/*
 * Copyright (C) Huawei Technologies Co., Ltd. 2001-2023. All rights reserved.
 *
 * Description: file name soc_npu_aicore_interface.h
 *              Auto gen from file "Hi36C0 V100 ES SOC¼Ä´æÆ÷ÊÖ²á_NPU_AICORE.xml"
 * Author     : Generated by tool
 * Create     : 2023-8-3 19:21:09
 */

#ifndef __SOC_NPU_AICORE_INTERFACE_H__
#define __SOC_NPU_AICORE_INTERFACE_H__


/*****************************************************************************
  1 Other head file
*****************************************************************************/


#ifdef __cplusplus
#if __cplusplus
    extern "C" {
#endif
#endif


/*****************************************************************************
  2 macro
*****************************************************************************/

/****************************************************************************
                     (1/11) kick_start_regs
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_START_PC_L_UNION */
#define SOC_NPU_AICORE_SU_KIS_START_PC_L_ADDR(base)           ((base) + (0x0080UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_START_PC_H_UNION */
#define SOC_NPU_AICORE_SU_KIS_START_PC_H_ADDR(base)           ((base) + (0x0084UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_PARAM_BASE_L_UNION */
#define SOC_NPU_AICORE_SU_KIS_PARAM_BASE_L_ADDR(base)         ((base) + (0x0088UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_PARAM_BASE_H_UNION */
#define SOC_NPU_AICORE_SU_KIS_PARAM_BASE_H_ADDR(base)         ((base) + (0x008CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_BLOCK_ID_DIM_UNION */
#define SOC_NPU_AICORE_SU_KIS_BLOCK_ID_DIM_ADDR(base)         ((base) + (0x0090UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_THREAD_ID_DIM_UNION */
#define SOC_NPU_AICORE_SU_KIS_THREAD_ID_DIM_ADDR(base)        ((base) + (0x0094UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_SUBBLOCK_ID_UNION */
#define SOC_NPU_AICORE_SU_KIS_SUBBLOCK_ID_ADDR(base)          ((base) + (0x0098UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_DATA_SIZE_UNION */
#define SOC_NPU_AICORE_SU_KIS_DATA_SIZE_ADDR(base)            ((base) + (0x009CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_STACK_PHY_BASE_L_UNION */
#define SOC_NPU_AICORE_SU_KIS_STACK_PHY_BASE_L_ADDR(base)     ((base) + (0x00A0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_STACK_PHY_BASE_H_UNION */
#define SOC_NPU_AICORE_SU_KIS_STACK_PHY_BASE_H_ADDR(base)     ((base) + (0x00A4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_SMMU_SUBSTREAMID_UNION */
#define SOC_NPU_AICORE_KIS_SMMU_SUBSTREAMID_ADDR(base)        ((base) + (0x00A8UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_SMMU_SUBSTREAMID_EN_UNION */
#define SOC_NPU_AICORE_KIS_SMMU_SUBSTREAMID_EN_ADDR(base)     ((base) + (0x00ACUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_SU_PRELOAD_SAT_MODE_UNION */
#define SOC_NPU_AICORE_KIS_SU_PRELOAD_SAT_MODE_ADDR(base)     ((base) + (0x00B0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_TASK_CFG_UNION */
#define SOC_NPU_AICORE_KIS_TASK_CFG_ADDR(base)                ((base) + (0x00B4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_BIU_AXPROT_UNION */
#define SOC_NPU_AICORE_KIS_BIU_AXPROT_ADDR(base)              ((base) + (0x00B8UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_PCIE_AXUSER_CFG_UNION */
#define SOC_NPU_AICORE_KIS_PCIE_AXUSER_CFG_ADDR(base)         ((base) + (0x00BCUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_FLOW_PARTID_CFG_UNION */
#define SOC_NPU_AICORE_KIS_FLOW_PARTID_CFG_ADDR(base)         ((base) + (0x00C0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_MTE_RATIO_CFG_UNION */
#define SOC_NPU_AICORE_KIS_MTE_RATIO_CFG_ADDR(base)           ((base) + (0x00C4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_DATA_MAIN_BASE_L_UNION */
#define SOC_NPU_AICORE_SU_KIS_DATA_MAIN_BASE_L_ADDR(base)     ((base) + (0x00D0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_DATA_MAIN_BASE_H_UNION */
#define SOC_NPU_AICORE_SU_KIS_DATA_MAIN_BASE_H_ADDR(base)     ((base) + (0x00D4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_DATA_UB_BASE_L_UNION */
#define SOC_NPU_AICORE_SU_KIS_DATA_UB_BASE_L_ADDR(base)       ((base) + (0x00D8UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_DATA_UB_BASE_H_UNION */
#define SOC_NPU_AICORE_SU_KIS_DATA_UB_BASE_H_ADDR(base)       ((base) + (0x00DCUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_CFG_RSV_1_UNION */
#define SOC_NPU_AICORE_KIS_CFG_RSV_1_ADDR(base)               ((base) + (0x00E0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_CFG_RSV_2_UNION */
#define SOC_NPU_AICORE_KIS_CFG_RSV_2_ADDR(base)               ((base) + (0x00E4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_CFG_RSV_3_UNION */
#define SOC_NPU_AICORE_KIS_CFG_RSV_3_ADDR(base)               ((base) + (0x00E8UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_CFG_RSV_4_UNION */
#define SOC_NPU_AICORE_KIS_CFG_RSV_4_ADDR(base)               ((base) + (0x00ECUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_CFG_RSV_5_UNION */
#define SOC_NPU_AICORE_KIS_CFG_RSV_5_ADDR(base)               ((base) + (0x00F0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_CFG_RSV_6_UNION */
#define SOC_NPU_AICORE_KIS_CFG_RSV_6_ADDR(base)               ((base) + (0x00F4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_CFG_RSV_7_UNION */
#define SOC_NPU_AICORE_KIS_CFG_RSV_7_ADDR(base)               ((base) + (0x00F8UL))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_START_PC_L_UNION */
#define SOC_NPU_AICORE_SU_KIS_START_PC_L_ADDR(base)           ((base) + (0x0080))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_START_PC_H_UNION */
#define SOC_NPU_AICORE_SU_KIS_START_PC_H_ADDR(base)           ((base) + (0x0084))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_PARAM_BASE_L_UNION */
#define SOC_NPU_AICORE_SU_KIS_PARAM_BASE_L_ADDR(base)         ((base) + (0x0088))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_PARAM_BASE_H_UNION */
#define SOC_NPU_AICORE_SU_KIS_PARAM_BASE_H_ADDR(base)         ((base) + (0x008C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_BLOCK_ID_DIM_UNION */
#define SOC_NPU_AICORE_SU_KIS_BLOCK_ID_DIM_ADDR(base)         ((base) + (0x0090))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_THREAD_ID_DIM_UNION */
#define SOC_NPU_AICORE_SU_KIS_THREAD_ID_DIM_ADDR(base)        ((base) + (0x0094))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_SUBBLOCK_ID_UNION */
#define SOC_NPU_AICORE_SU_KIS_SUBBLOCK_ID_ADDR(base)          ((base) + (0x0098))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_DATA_SIZE_UNION */
#define SOC_NPU_AICORE_SU_KIS_DATA_SIZE_ADDR(base)            ((base) + (0x009C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_STACK_PHY_BASE_L_UNION */
#define SOC_NPU_AICORE_SU_KIS_STACK_PHY_BASE_L_ADDR(base)     ((base) + (0x00A0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_STACK_PHY_BASE_H_UNION */
#define SOC_NPU_AICORE_SU_KIS_STACK_PHY_BASE_H_ADDR(base)     ((base) + (0x00A4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_SMMU_SUBSTREAMID_UNION */
#define SOC_NPU_AICORE_KIS_SMMU_SUBSTREAMID_ADDR(base)        ((base) + (0x00A8))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_SMMU_SUBSTREAMID_EN_UNION */
#define SOC_NPU_AICORE_KIS_SMMU_SUBSTREAMID_EN_ADDR(base)     ((base) + (0x00AC))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_SU_PRELOAD_SAT_MODE_UNION */
#define SOC_NPU_AICORE_KIS_SU_PRELOAD_SAT_MODE_ADDR(base)     ((base) + (0x00B0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_TASK_CFG_UNION */
#define SOC_NPU_AICORE_KIS_TASK_CFG_ADDR(base)                ((base) + (0x00B4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_BIU_AXPROT_UNION */
#define SOC_NPU_AICORE_KIS_BIU_AXPROT_ADDR(base)              ((base) + (0x00B8))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_PCIE_AXUSER_CFG_UNION */
#define SOC_NPU_AICORE_KIS_PCIE_AXUSER_CFG_ADDR(base)         ((base) + (0x00BC))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_FLOW_PARTID_CFG_UNION */
#define SOC_NPU_AICORE_KIS_FLOW_PARTID_CFG_ADDR(base)         ((base) + (0x00C0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_MTE_RATIO_CFG_UNION */
#define SOC_NPU_AICORE_KIS_MTE_RATIO_CFG_ADDR(base)           ((base) + (0x00C4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_DATA_MAIN_BASE_L_UNION */
#define SOC_NPU_AICORE_SU_KIS_DATA_MAIN_BASE_L_ADDR(base)     ((base) + (0x00D0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_DATA_MAIN_BASE_H_UNION */
#define SOC_NPU_AICORE_SU_KIS_DATA_MAIN_BASE_H_ADDR(base)     ((base) + (0x00D4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_DATA_UB_BASE_L_UNION */
#define SOC_NPU_AICORE_SU_KIS_DATA_UB_BASE_L_ADDR(base)       ((base) + (0x00D8))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_KIS_DATA_UB_BASE_H_UNION */
#define SOC_NPU_AICORE_SU_KIS_DATA_UB_BASE_H_ADDR(base)       ((base) + (0x00DC))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_CFG_RSV_1_UNION */
#define SOC_NPU_AICORE_KIS_CFG_RSV_1_ADDR(base)               ((base) + (0x00E0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_CFG_RSV_2_UNION */
#define SOC_NPU_AICORE_KIS_CFG_RSV_2_ADDR(base)               ((base) + (0x00E4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_CFG_RSV_3_UNION */
#define SOC_NPU_AICORE_KIS_CFG_RSV_3_ADDR(base)               ((base) + (0x00E8))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_CFG_RSV_4_UNION */
#define SOC_NPU_AICORE_KIS_CFG_RSV_4_ADDR(base)               ((base) + (0x00EC))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_CFG_RSV_5_UNION */
#define SOC_NPU_AICORE_KIS_CFG_RSV_5_ADDR(base)               ((base) + (0x00F0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_CFG_RSV_6_UNION */
#define SOC_NPU_AICORE_KIS_CFG_RSV_6_ADDR(base)               ((base) + (0x00F4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_KIS_CFG_RSV_7_UNION */
#define SOC_NPU_AICORE_KIS_CFG_RSV_7_ADDR(base)               ((base) + (0x00F8))


#endif


/****************************************************************************
                     (2/11) secure_regs
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_AIC_SEC_EN_UNION */
#define SOC_NPU_AICORE_SEC_AIC_SEC_EN_ADDR(base)              ((base) + (0x1000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_AIC_ERR_RESP_EN_UNION */
#define SOC_NPU_AICORE_SEC_AIC_ERR_RESP_EN_ADDR(base)         ((base) + (0x1004UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_AIC_RAM_ALWAYS_NOT_CLEAR_UNION */
#define SOC_NPU_AICORE_SEC_AIC_RAM_ALWAYS_NOT_CLEAR_ADDR(base) ((base) + (0x1008UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_REGS_SEC_ACCESS_EN_UNION */
#define SOC_NPU_AICORE_SC_REGS_SEC_ACCESS_EN_ADDR(base)       ((base) + (0x11F0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_SYS_VA_BASE_L_UNION */
#define SOC_NPU_AICORE_SEC_SYS_VA_BASE_L_ADDR(base)           ((base) + (0x1200UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_SYS_VA_BASE_H_UNION */
#define SOC_NPU_AICORE_SEC_SYS_VA_BASE_H_ADDR(base)           ((base) + (0x1204UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_AIC_UB_BASE_OFFSET_UNION */
#define SOC_NPU_AICORE_AIC_UB_BASE_OFFSET_ADDR(base)          ((base) + (0x1210UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_BIU_STREAM_NS_UNION */
#define SOC_NPU_AICORE_SEC_BIU_STREAM_NS_ADDR(base)           ((base) + (0x1400UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_SMMU_SEC_STREAMID_UNION */
#define SOC_NPU_AICORE_SEC_SMMU_SEC_STREAMID_ADDR(base)       ((base) + (0x1404UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_AIC_ASIL_UNION */
#define SOC_NPU_AICORE_SEC_AIC_ASIL_ADDR(base)                ((base) + (0x1408UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_BIU_PARTID_CFG_UNION */
#define SOC_NPU_AICORE_SEC_BIU_PARTID_CFG_ADDR(base)          ((base) + (0x140CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_BIU_PER_MON_AXPORT_UNION */
#define SOC_NPU_AICORE_SEC_BIU_PER_MON_AXPORT_ADDR(base)      ((base) + (0x1410UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_MTE_PCIE_TYPE_BST_LN_UNION */
#define SOC_NPU_AICORE_SEC_MTE_PCIE_TYPE_BST_LN_ADDR(base)    ((base) + (0x1500UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_MTE_PCIE_WIN_SZ_UNION */
#define SOC_NPU_AICORE_SEC_MTE_PCIE_WIN_SZ_ADDR(base)         ((base) + (0x1504UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_MTE_PCIE_WIN_BS_UNION */
#define SOC_NPU_AICORE_SEC_MTE_PCIE_WIN_BS_ADDR(base)         ((base) + (0x1508UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_MTE_PCIE_ENABLE_UNION */
#define SOC_NPU_AICORE_SEC_MTE_PCIE_ENABLE_ADDR(base)         ((base) + (0x150CUL))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_AIC_SEC_EN_UNION */
#define SOC_NPU_AICORE_SEC_AIC_SEC_EN_ADDR(base)              ((base) + (0x1000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_AIC_ERR_RESP_EN_UNION */
#define SOC_NPU_AICORE_SEC_AIC_ERR_RESP_EN_ADDR(base)         ((base) + (0x1004))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_AIC_RAM_ALWAYS_NOT_CLEAR_UNION */
#define SOC_NPU_AICORE_SEC_AIC_RAM_ALWAYS_NOT_CLEAR_ADDR(base) ((base) + (0x1008))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_REGS_SEC_ACCESS_EN_UNION */
#define SOC_NPU_AICORE_SC_REGS_SEC_ACCESS_EN_ADDR(base)       ((base) + (0x11F0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_SYS_VA_BASE_L_UNION */
#define SOC_NPU_AICORE_SEC_SYS_VA_BASE_L_ADDR(base)           ((base) + (0x1200))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_SYS_VA_BASE_H_UNION */
#define SOC_NPU_AICORE_SEC_SYS_VA_BASE_H_ADDR(base)           ((base) + (0x1204))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_AIC_UB_BASE_OFFSET_UNION */
#define SOC_NPU_AICORE_AIC_UB_BASE_OFFSET_ADDR(base)          ((base) + (0x1210))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_BIU_STREAM_NS_UNION */
#define SOC_NPU_AICORE_SEC_BIU_STREAM_NS_ADDR(base)           ((base) + (0x1400))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_SMMU_SEC_STREAMID_UNION */
#define SOC_NPU_AICORE_SEC_SMMU_SEC_STREAMID_ADDR(base)       ((base) + (0x1404))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_AIC_ASIL_UNION */
#define SOC_NPU_AICORE_SEC_AIC_ASIL_ADDR(base)                ((base) + (0x1408))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_BIU_PARTID_CFG_UNION */
#define SOC_NPU_AICORE_SEC_BIU_PARTID_CFG_ADDR(base)          ((base) + (0x140C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_BIU_PER_MON_AXPORT_UNION */
#define SOC_NPU_AICORE_SEC_BIU_PER_MON_AXPORT_ADDR(base)      ((base) + (0x1410))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_MTE_PCIE_TYPE_BST_LN_UNION */
#define SOC_NPU_AICORE_SEC_MTE_PCIE_TYPE_BST_LN_ADDR(base)    ((base) + (0x1500))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_MTE_PCIE_WIN_SZ_UNION */
#define SOC_NPU_AICORE_SEC_MTE_PCIE_WIN_SZ_ADDR(base)         ((base) + (0x1504))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_MTE_PCIE_WIN_BS_UNION */
#define SOC_NPU_AICORE_SEC_MTE_PCIE_WIN_BS_ADDR(base)         ((base) + (0x1508))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SEC_MTE_PCIE_ENABLE_UNION */
#define SOC_NPU_AICORE_SEC_MTE_PCIE_ENABLE_ADDR(base)         ((base) + (0x150C))


#endif


/****************************************************************************
                     (3/11) share_regs
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_GLB_AIC_CLK_GATE_MASK_UNION */
#define SOC_NPU_AICORE_GLB_AIC_CLK_GATE_MASK_ADDR(base)       ((base) + (0x2000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_GLB_AIC_EXCPT_CLR_UNION */
#define SOC_NPU_AICORE_GLB_AIC_EXCPT_CLR_ADDR(base)           ((base) + (0x2010UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_GLB_AIC_SAFETY_REG_PTY_CTL_UNION */
#define SOC_NPU_AICORE_GLB_AIC_SAFETY_REG_PTY_CTL_ADDR(base)  ((base) + (0x2020UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_GLB_CONTEXT_SWITCH_CTRL_0_UNION */
#define SOC_NPU_AICORE_GLB_CONTEXT_SWITCH_CTRL_0_ADDR(base)   ((base) + (0x2030UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_GLB_CONTEXT_SWITCH_CTRL_1_UNION */
#define SOC_NPU_AICORE_GLB_CONTEXT_SWITCH_CTRL_1_ADDR(base)   ((base) + (0x2034UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_GLB_PMU_EN_UNION */
#define SOC_NPU_AICORE_GLB_PMU_EN_ADDR(base)                  ((base) + (0x2400UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_GLB_L2_VADDR_BASE_L_UNION */
#define SOC_NPU_AICORE_GLB_L2_VADDR_BASE_L_ADDR(base)         ((base) + (0x2410UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_GLB_L2_VADDR_BASE_H_UNION */
#define SOC_NPU_AICORE_GLB_L2_VADDR_BASE_H_ADDR(base)         ((base) + (0x2414UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_GLB_PMU_IDX_UNION */
#define SOC_NPU_AICORE_GLB_PMU_IDX_ADDR(base, pmu_cnt_n)      ((base) + (0x2500+0x4*(pmu_cnt_n)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_GLB_ADDR_INTLV_CFG_UNION */
#define SOC_NPU_AICORE_GLB_ADDR_INTLV_CFG_ADDR(base)          ((base) + (0x2808UL))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_GLB_AIC_CLK_GATE_MASK_UNION */
#define SOC_NPU_AICORE_GLB_AIC_CLK_GATE_MASK_ADDR(base)       ((base) + (0x2000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_GLB_AIC_EXCPT_CLR_UNION */
#define SOC_NPU_AICORE_GLB_AIC_EXCPT_CLR_ADDR(base)           ((base) + (0x2010))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_GLB_AIC_SAFETY_REG_PTY_CTL_UNION */
#define SOC_NPU_AICORE_GLB_AIC_SAFETY_REG_PTY_CTL_ADDR(base)  ((base) + (0x2020))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_GLB_CONTEXT_SWITCH_CTRL_0_UNION */
#define SOC_NPU_AICORE_GLB_CONTEXT_SWITCH_CTRL_0_ADDR(base)   ((base) + (0x2030))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_GLB_CONTEXT_SWITCH_CTRL_1_UNION */
#define SOC_NPU_AICORE_GLB_CONTEXT_SWITCH_CTRL_1_ADDR(base)   ((base) + (0x2034))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_GLB_PMU_EN_UNION */
#define SOC_NPU_AICORE_GLB_PMU_EN_ADDR(base)                  ((base) + (0x2400))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_GLB_L2_VADDR_BASE_L_UNION */
#define SOC_NPU_AICORE_GLB_L2_VADDR_BASE_L_ADDR(base)         ((base) + (0x2410))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_GLB_L2_VADDR_BASE_H_UNION */
#define SOC_NPU_AICORE_GLB_L2_VADDR_BASE_H_ADDR(base)         ((base) + (0x2414))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_GLB_PMU_IDX_UNION */
#define SOC_NPU_AICORE_GLB_PMU_IDX_ADDR(base, pmu_cnt_n)      ((base) + (0x2500+0x4*(pmu_cnt_n)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_GLB_ADDR_INTLV_CFG_UNION */
#define SOC_NPU_AICORE_GLB_ADDR_INTLV_CFG_ADDR(base)          ((base) + (0x2808))


#endif


/****************************************************************************
                     (4/11) sc
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_RUN_STALL_UNION */
#define SOC_NPU_AICORE_SC_RUN_STALL_ADDR(base)                ((base) + (0x4000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_TASK_SCHEDULE_MODE_UNION */
#define SOC_NPU_AICORE_SC_TASK_SCHEDULE_MODE_ADDR(base)       ((base) + (0x4004UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_MEM_INIT_CFG_AND_STA_UNION */
#define SOC_NPU_AICORE_SC_MEM_INIT_CFG_AND_STA_ADDR(base)     ((base) + (0x4008UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_START_GLB_CTRL_UNION */
#define SOC_NPU_AICORE_SC_START_GLB_CTRL_ADDR(base)           ((base) + (0x4010UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_AIC_CORE_INT_UNION */
#define SOC_NPU_AICORE_SC_AIC_CORE_INT_ADDR(base)             ((base) + (0x4020UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_AIC_CORE_INT_MASK_UNION */
#define SOC_NPU_AICORE_SC_AIC_CORE_INT_MASK_ADDR(base)        ((base) + (0x4024UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_AIC_FIRST_ERR_ID_UNION */
#define SOC_NPU_AICORE_SC_AIC_FIRST_ERR_ID_ADDR(base)         ((base) + (0x4028UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_AIC_CURRENT_RUN_ID_UNION */
#define SOC_NPU_AICORE_SC_AIC_CURRENT_RUN_ID_ADDR(base)       ((base) + (0x402CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_RST_CNT_CFG_UNION */
#define SOC_NPU_AICORE_SC_RST_CNT_CFG_ADDR(base)              ((base) + (0x4030UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_SOFT_RST_CFG_AND_STA_UNION */
#define SOC_NPU_AICORE_SC_SOFT_RST_CFG_AND_STA_ADDR(base)     ((base) + (0x4034UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_CACHE_PRELOAD_INV_CFG_UNION */
#define SOC_NPU_AICORE_SC_CACHE_PRELOAD_INV_CFG_ADDR(base)    ((base) + (0x4038UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_SU_IC_INV_STATUS_UNION */
#define SOC_NPU_AICORE_SC_SU_IC_INV_STATUS_ADDR(base)         ((base) + (0x403CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_AIC_INNER_STATUS_UNION */
#define SOC_NPU_AICORE_SC_AIC_INNER_STATUS_ADDR(base)         ((base) + (0x4040UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_CLK_GATE_MASK_0_UNION */
#define SOC_NPU_AICORE_SC_CLK_GATE_MASK_0_ADDR(base)          ((base) + (0x4050UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DJTAG_CLK_BYPASS_UNION */
#define SOC_NPU_AICORE_SC_DJTAG_CLK_BYPASS_ADDR(base)         ((base) + (0x4054UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_CLK_DELAY_CNT_UNION */
#define SOC_NPU_AICORE_SC_CLK_DELAY_CNT_ADDR(base)            ((base) + (0x4058UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_CFG_DELAY_CNT_UNION */
#define SOC_NPU_AICORE_SC_CFG_DELAY_CNT_ADDR(base)            ((base) + (0x405CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_LOCK_BYPASS_0_UNION */
#define SOC_NPU_AICORE_SC_LOCK_BYPASS_0_ADDR(base)            ((base) + (0x4070UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_LOCK_BYPASS_1_UNION */
#define SOC_NPU_AICORE_SC_LOCK_BYPASS_1_ADDR(base)            ((base) + (0x4074UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_SYSCTRL_LOCK_UNION */
#define SOC_NPU_AICORE_SC_SYSCTRL_LOCK_ADDR(base)             ((base) + (0x4078UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_BUS_TIMEOUT_CFG_L_UNION */
#define SOC_NPU_AICORE_SC_BUS_TIMEOUT_CFG_L_ADDR(base)        ((base) + (0x40F0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_BUS_TIMEOUT_CFG_H_UNION */
#define SOC_NPU_AICORE_SC_BUS_TIMEOUT_CFG_H_ADDR(base)        ((base) + (0x40F4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_RW_CTRL_UNION */
#define SOC_NPU_AICORE_SC_DBG_RW_CTRL_ADDR(base)              ((base) + (0x4100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_ADDR_L_UNION */
#define SOC_NPU_AICORE_SC_DBG_ADDR_L_ADDR(base)               ((base) + (0x4108UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_ADDR_H_UNION */
#define SOC_NPU_AICORE_SC_DBG_ADDR_H_ADDR(base)               ((base) + (0x410CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_DATA_0_UNION */
#define SOC_NPU_AICORE_SC_DBG_DATA_0_ADDR(base)               ((base) + (0x4110UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_DATA_1_UNION */
#define SOC_NPU_AICORE_SC_DBG_DATA_1_ADDR(base)               ((base) + (0x4114UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_DATA_2_UNION */
#define SOC_NPU_AICORE_SC_DBG_DATA_2_ADDR(base)               ((base) + (0x4118UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_DATA_3_UNION */
#define SOC_NPU_AICORE_SC_DBG_DATA_3_ADDR(base)               ((base) + (0x411CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_DATA_4_UNION */
#define SOC_NPU_AICORE_SC_DBG_DATA_4_ADDR(base)               ((base) + (0x4120UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_DATA_5_UNION */
#define SOC_NPU_AICORE_SC_DBG_DATA_5_ADDR(base)               ((base) + (0x4124UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_DATA_6_UNION */
#define SOC_NPU_AICORE_SC_DBG_DATA_6_ADDR(base)               ((base) + (0x4128UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_DATA_7_UNION */
#define SOC_NPU_AICORE_SC_DBG_DATA_7_ADDR(base)               ((base) + (0x412CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_STATUS_UNION */
#define SOC_NPU_AICORE_SC_DBG_STATUS_ADDR(base)               ((base) + (0x4130UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_EXIT_DBG_CTRL_UNION */
#define SOC_NPU_AICORE_SC_EXIT_DBG_CTRL_ADDR(base)            ((base) + (0x4140UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_CTRL_CFG_UNION */
#define SOC_NPU_AICORE_SC_PMU_CTRL_CFG_ADDR(base)             ((base) + (0x4200UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_CNT_STATUS_UNION */
#define SOC_NPU_AICORE_SC_PMU_CNT_STATUS_ADDR(base)           ((base) + (0x4204UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_MIN_OV_CNT_L_UNION */
#define SOC_NPU_AICORE_SC_PMU_MIN_OV_CNT_L_ADDR(base)         ((base) + (0x4208UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_MIN_OV_CNT_H_UNION */
#define SOC_NPU_AICORE_SC_PMU_MIN_OV_CNT_H_ADDR(base)         ((base) + (0x420CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_CNT_UNION */
#define SOC_NPU_AICORE_SC_PMU_CNT_ADDR(base, pmu_cnt_n)       ((base) + (0x4210+0x8*(pmu_cnt_n)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_TASK_CYC_CNT_L_UNION */
#define SOC_NPU_AICORE_SC_PMU_TASK_CYC_CNT_L_ADDR(base)       ((base) + (0x4250UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_TASK_CYC_CNT_H_UNION */
#define SOC_NPU_AICORE_SC_PMU_TASK_CYC_CNT_H_ADDR(base)       ((base) + (0x4254UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_RESERVED_0_UNION */
#define SOC_NPU_AICORE_SC_PMU_RESERVED_0_ADDR(base)           ((base) + (0x4258UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_RESERVED_1_UNION */
#define SOC_NPU_AICORE_SC_PMU_RESERVED_1_ADDR(base)           ((base) + (0x425CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_START_CNT_CYC_L_UNION */
#define SOC_NPU_AICORE_SC_PMU_START_CNT_CYC_L_ADDR(base)      ((base) + (0x42A0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_START_CNT_CYC_H_UNION */
#define SOC_NPU_AICORE_SC_PMU_START_CNT_CYC_H_ADDR(base)      ((base) + (0x42A4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_STOP_CNT_CYC_L_UNION */
#define SOC_NPU_AICORE_SC_PMU_STOP_CNT_CYC_L_ADDR(base)       ((base) + (0x42A8UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_STOP_CNT_CYC_H_UNION */
#define SOC_NPU_AICORE_SC_PMU_STOP_CNT_CYC_H_ADDR(base)       ((base) + (0x42ACUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_AIC_TASK_CYC_CNT_L_UNION */
#define SOC_NPU_AICORE_SC_AIC_TASK_CYC_CNT_L_ADDR(base)       ((base) + (0x42B0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_AIC_TASK_CYC_CNT_H_UNION */
#define SOC_NPU_AICORE_SC_AIC_TASK_CYC_CNT_H_ADDR(base)       ((base) + (0x42B4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_ERROR_T0_0_UNION */
#define SOC_NPU_AICORE_SC_ERROR_T0_0_ADDR(base)               ((base) + (0x4700UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_ERROR_MASK_0_UNION */
#define SOC_NPU_AICORE_SC_ERROR_MASK_0_ADDR(base)             ((base) + (0x4720UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_ERR_INF0_T0_0_UNION */
#define SOC_NPU_AICORE_SC_ERR_INF0_T0_0_ADDR(base)            ((base) + (0x4730UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_ERR_INFO_T0_1_UNION */
#define SOC_NPU_AICORE_SC_ERR_INFO_T0_1_ADDR(base)            ((base) + (0x4734UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_SAFETY_INT_UNION */
#define SOC_NPU_AICORE_SC_SAFETY_INT_ADDR(base)               ((base) + (0x4750UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_SAFETY_INT_MASK_UNION */
#define SOC_NPU_AICORE_SC_SAFETY_INT_MASK_ADDR(base)          ((base) + (0x4754UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_SAFETY_ERR_MASK_UNION */
#define SOC_NPU_AICORE_SC_SAFETY_ERR_MASK_ADDR(base)          ((base) + (0x4758UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_SAFETY_INT_INJECT_UNION */
#define SOC_NPU_AICORE_SC_SAFETY_INT_INJECT_ADDR(base)        ((base) + (0x4760UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_RESERVED_RO_REG0_UNION */
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG0_ADDR(base)         ((base) + (0x4800UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_RESERVED_RO_REG1_UNION */
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG1_ADDR(base)         ((base) + (0x4804UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_RESERVED_RO_REG2_RSV_UNION */
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG2_RSV_ADDR(base)     ((base) + (0x4808UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_RESERVED_RO_REG3_RSV_UNION */
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG3_RSV_ADDR(base)     ((base) + (0x480CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_RESERVED_RW_REG0_UNION */
#define SOC_NPU_AICORE_SC_RESERVED_RW_REG0_ADDR(base)         ((base) + (0x4810UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_RESERVED_RW_REG1_UNION */
#define SOC_NPU_AICORE_SC_RESERVED_RW_REG1_ADDR(base)         ((base) + (0x4814UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_RESERVED_RW_REG2_RSV_UNION */
#define SOC_NPU_AICORE_SC_RESERVED_RW_REG2_RSV_ADDR(base)     ((base) + (0x4818UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_RESERVED_RW_REG3_RSV_UNION */
#define SOC_NPU_AICORE_SC_RESERVED_RW_REG3_RSV_ADDR(base)     ((base) + (0x481CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PRE_RST_STALL_CTRL_UNION */
#define SOC_NPU_AICORE_SC_PRE_RST_STALL_CTRL_ADDR(base)       ((base) + (0x48A0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PRE_RST_STATUS_UNION */
#define SOC_NPU_AICORE_SC_PRE_RST_STATUS_ADDR(base)           ((base) + (0x48A4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PENDING_TASK_STATUS_UNION */
#define SOC_NPU_AICORE_SC_PENDING_TASK_STATUS_ADDR(base)      ((base) + (0x48B0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_CONTEXT_SWITCH_CFG_ST_UNION */
#define SOC_NPU_AICORE_SC_CONTEXT_SWITCH_CFG_ST_ADDR(base)    ((base) + (0x4980UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_CHICKEN_BIT_CTRL_UNION */
#define SOC_NPU_AICORE_SC_CHICKEN_BIT_CTRL_ADDR(base)         ((base) + (0x4990UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_INNER_STATUS_UNION */
#define SOC_NPU_AICORE_SC_INNER_STATUS_ADDR(base)             ((base) + (0x4998UL))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_RUN_STALL_UNION */
#define SOC_NPU_AICORE_SC_RUN_STALL_ADDR(base)                ((base) + (0x4000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_TASK_SCHEDULE_MODE_UNION */
#define SOC_NPU_AICORE_SC_TASK_SCHEDULE_MODE_ADDR(base)       ((base) + (0x4004))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_MEM_INIT_CFG_AND_STA_UNION */
#define SOC_NPU_AICORE_SC_MEM_INIT_CFG_AND_STA_ADDR(base)     ((base) + (0x4008))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_START_GLB_CTRL_UNION */
#define SOC_NPU_AICORE_SC_START_GLB_CTRL_ADDR(base)           ((base) + (0x4010))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_AIC_CORE_INT_UNION */
#define SOC_NPU_AICORE_SC_AIC_CORE_INT_ADDR(base)             ((base) + (0x4020))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_AIC_CORE_INT_MASK_UNION */
#define SOC_NPU_AICORE_SC_AIC_CORE_INT_MASK_ADDR(base)        ((base) + (0x4024))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_AIC_FIRST_ERR_ID_UNION */
#define SOC_NPU_AICORE_SC_AIC_FIRST_ERR_ID_ADDR(base)         ((base) + (0x4028))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_AIC_CURRENT_RUN_ID_UNION */
#define SOC_NPU_AICORE_SC_AIC_CURRENT_RUN_ID_ADDR(base)       ((base) + (0x402C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_RST_CNT_CFG_UNION */
#define SOC_NPU_AICORE_SC_RST_CNT_CFG_ADDR(base)              ((base) + (0x4030))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_SOFT_RST_CFG_AND_STA_UNION */
#define SOC_NPU_AICORE_SC_SOFT_RST_CFG_AND_STA_ADDR(base)     ((base) + (0x4034))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_CACHE_PRELOAD_INV_CFG_UNION */
#define SOC_NPU_AICORE_SC_CACHE_PRELOAD_INV_CFG_ADDR(base)    ((base) + (0x4038))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_SU_IC_INV_STATUS_UNION */
#define SOC_NPU_AICORE_SC_SU_IC_INV_STATUS_ADDR(base)         ((base) + (0x403C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_AIC_INNER_STATUS_UNION */
#define SOC_NPU_AICORE_SC_AIC_INNER_STATUS_ADDR(base)         ((base) + (0x4040))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_CLK_GATE_MASK_0_UNION */
#define SOC_NPU_AICORE_SC_CLK_GATE_MASK_0_ADDR(base)          ((base) + (0x4050))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DJTAG_CLK_BYPASS_UNION */
#define SOC_NPU_AICORE_SC_DJTAG_CLK_BYPASS_ADDR(base)         ((base) + (0x4054))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_CLK_DELAY_CNT_UNION */
#define SOC_NPU_AICORE_SC_CLK_DELAY_CNT_ADDR(base)            ((base) + (0x4058))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_CFG_DELAY_CNT_UNION */
#define SOC_NPU_AICORE_SC_CFG_DELAY_CNT_ADDR(base)            ((base) + (0x405C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_LOCK_BYPASS_0_UNION */
#define SOC_NPU_AICORE_SC_LOCK_BYPASS_0_ADDR(base)            ((base) + (0x4070))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_LOCK_BYPASS_1_UNION */
#define SOC_NPU_AICORE_SC_LOCK_BYPASS_1_ADDR(base)            ((base) + (0x4074))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_SYSCTRL_LOCK_UNION */
#define SOC_NPU_AICORE_SC_SYSCTRL_LOCK_ADDR(base)             ((base) + (0x4078))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_BUS_TIMEOUT_CFG_L_UNION */
#define SOC_NPU_AICORE_SC_BUS_TIMEOUT_CFG_L_ADDR(base)        ((base) + (0x40F0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_BUS_TIMEOUT_CFG_H_UNION */
#define SOC_NPU_AICORE_SC_BUS_TIMEOUT_CFG_H_ADDR(base)        ((base) + (0x40F4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_RW_CTRL_UNION */
#define SOC_NPU_AICORE_SC_DBG_RW_CTRL_ADDR(base)              ((base) + (0x4100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_ADDR_L_UNION */
#define SOC_NPU_AICORE_SC_DBG_ADDR_L_ADDR(base)               ((base) + (0x4108))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_ADDR_H_UNION */
#define SOC_NPU_AICORE_SC_DBG_ADDR_H_ADDR(base)               ((base) + (0x410C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_DATA_0_UNION */
#define SOC_NPU_AICORE_SC_DBG_DATA_0_ADDR(base)               ((base) + (0x4110))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_DATA_1_UNION */
#define SOC_NPU_AICORE_SC_DBG_DATA_1_ADDR(base)               ((base) + (0x4114))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_DATA_2_UNION */
#define SOC_NPU_AICORE_SC_DBG_DATA_2_ADDR(base)               ((base) + (0x4118))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_DATA_3_UNION */
#define SOC_NPU_AICORE_SC_DBG_DATA_3_ADDR(base)               ((base) + (0x411C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_DATA_4_UNION */
#define SOC_NPU_AICORE_SC_DBG_DATA_4_ADDR(base)               ((base) + (0x4120))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_DATA_5_UNION */
#define SOC_NPU_AICORE_SC_DBG_DATA_5_ADDR(base)               ((base) + (0x4124))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_DATA_6_UNION */
#define SOC_NPU_AICORE_SC_DBG_DATA_6_ADDR(base)               ((base) + (0x4128))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_DATA_7_UNION */
#define SOC_NPU_AICORE_SC_DBG_DATA_7_ADDR(base)               ((base) + (0x412C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_DBG_STATUS_UNION */
#define SOC_NPU_AICORE_SC_DBG_STATUS_ADDR(base)               ((base) + (0x4130))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_EXIT_DBG_CTRL_UNION */
#define SOC_NPU_AICORE_SC_EXIT_DBG_CTRL_ADDR(base)            ((base) + (0x4140))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_CTRL_CFG_UNION */
#define SOC_NPU_AICORE_SC_PMU_CTRL_CFG_ADDR(base)             ((base) + (0x4200))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_CNT_STATUS_UNION */
#define SOC_NPU_AICORE_SC_PMU_CNT_STATUS_ADDR(base)           ((base) + (0x4204))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_MIN_OV_CNT_L_UNION */
#define SOC_NPU_AICORE_SC_PMU_MIN_OV_CNT_L_ADDR(base)         ((base) + (0x4208))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_MIN_OV_CNT_H_UNION */
#define SOC_NPU_AICORE_SC_PMU_MIN_OV_CNT_H_ADDR(base)         ((base) + (0x420C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_CNT_UNION */
#define SOC_NPU_AICORE_SC_PMU_CNT_ADDR(base, pmu_cnt_n)       ((base) + (0x4210+0x8*(pmu_cnt_n)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_TASK_CYC_CNT_L_UNION */
#define SOC_NPU_AICORE_SC_PMU_TASK_CYC_CNT_L_ADDR(base)       ((base) + (0x4250))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_TASK_CYC_CNT_H_UNION */
#define SOC_NPU_AICORE_SC_PMU_TASK_CYC_CNT_H_ADDR(base)       ((base) + (0x4254))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_RESERVED_0_UNION */
#define SOC_NPU_AICORE_SC_PMU_RESERVED_0_ADDR(base)           ((base) + (0x4258))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_RESERVED_1_UNION */
#define SOC_NPU_AICORE_SC_PMU_RESERVED_1_ADDR(base)           ((base) + (0x425C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_START_CNT_CYC_L_UNION */
#define SOC_NPU_AICORE_SC_PMU_START_CNT_CYC_L_ADDR(base)      ((base) + (0x42A0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_START_CNT_CYC_H_UNION */
#define SOC_NPU_AICORE_SC_PMU_START_CNT_CYC_H_ADDR(base)      ((base) + (0x42A4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_STOP_CNT_CYC_L_UNION */
#define SOC_NPU_AICORE_SC_PMU_STOP_CNT_CYC_L_ADDR(base)       ((base) + (0x42A8))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PMU_STOP_CNT_CYC_H_UNION */
#define SOC_NPU_AICORE_SC_PMU_STOP_CNT_CYC_H_ADDR(base)       ((base) + (0x42AC))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_AIC_TASK_CYC_CNT_L_UNION */
#define SOC_NPU_AICORE_SC_AIC_TASK_CYC_CNT_L_ADDR(base)       ((base) + (0x42B0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_AIC_TASK_CYC_CNT_H_UNION */
#define SOC_NPU_AICORE_SC_AIC_TASK_CYC_CNT_H_ADDR(base)       ((base) + (0x42B4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_ERROR_T0_0_UNION */
#define SOC_NPU_AICORE_SC_ERROR_T0_0_ADDR(base)               ((base) + (0x4700))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_ERROR_MASK_0_UNION */
#define SOC_NPU_AICORE_SC_ERROR_MASK_0_ADDR(base)             ((base) + (0x4720))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_ERR_INF0_T0_0_UNION */
#define SOC_NPU_AICORE_SC_ERR_INF0_T0_0_ADDR(base)            ((base) + (0x4730))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_ERR_INFO_T0_1_UNION */
#define SOC_NPU_AICORE_SC_ERR_INFO_T0_1_ADDR(base)            ((base) + (0x4734))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_SAFETY_INT_UNION */
#define SOC_NPU_AICORE_SC_SAFETY_INT_ADDR(base)               ((base) + (0x4750))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_SAFETY_INT_MASK_UNION */
#define SOC_NPU_AICORE_SC_SAFETY_INT_MASK_ADDR(base)          ((base) + (0x4754))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_SAFETY_ERR_MASK_UNION */
#define SOC_NPU_AICORE_SC_SAFETY_ERR_MASK_ADDR(base)          ((base) + (0x4758))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_SAFETY_INT_INJECT_UNION */
#define SOC_NPU_AICORE_SC_SAFETY_INT_INJECT_ADDR(base)        ((base) + (0x4760))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_RESERVED_RO_REG0_UNION */
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG0_ADDR(base)         ((base) + (0x4800))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_RESERVED_RO_REG1_UNION */
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG1_ADDR(base)         ((base) + (0x4804))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_RESERVED_RO_REG2_RSV_UNION */
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG2_RSV_ADDR(base)     ((base) + (0x4808))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_RESERVED_RO_REG3_RSV_UNION */
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG3_RSV_ADDR(base)     ((base) + (0x480C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_RESERVED_RW_REG0_UNION */
#define SOC_NPU_AICORE_SC_RESERVED_RW_REG0_ADDR(base)         ((base) + (0x4810))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_RESERVED_RW_REG1_UNION */
#define SOC_NPU_AICORE_SC_RESERVED_RW_REG1_ADDR(base)         ((base) + (0x4814))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_RESERVED_RW_REG2_RSV_UNION */
#define SOC_NPU_AICORE_SC_RESERVED_RW_REG2_RSV_ADDR(base)     ((base) + (0x4818))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_RESERVED_RW_REG3_RSV_UNION */
#define SOC_NPU_AICORE_SC_RESERVED_RW_REG3_RSV_ADDR(base)     ((base) + (0x481C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PRE_RST_STALL_CTRL_UNION */
#define SOC_NPU_AICORE_SC_PRE_RST_STALL_CTRL_ADDR(base)       ((base) + (0x48A0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PRE_RST_STATUS_UNION */
#define SOC_NPU_AICORE_SC_PRE_RST_STATUS_ADDR(base)           ((base) + (0x48A4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_PENDING_TASK_STATUS_UNION */
#define SOC_NPU_AICORE_SC_PENDING_TASK_STATUS_ADDR(base)      ((base) + (0x48B0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_CONTEXT_SWITCH_CFG_ST_UNION */
#define SOC_NPU_AICORE_SC_CONTEXT_SWITCH_CFG_ST_ADDR(base)    ((base) + (0x4980))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_CHICKEN_BIT_CTRL_UNION */
#define SOC_NPU_AICORE_SC_CHICKEN_BIT_CTRL_ADDR(base)         ((base) + (0x4990))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SC_INNER_STATUS_UNION */
#define SOC_NPU_AICORE_SC_INNER_STATUS_ADDR(base)             ((base) + (0x4998))


#endif


/****************************************************************************
                     (5/11) su
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_CLK_GATE_MASK_0_UNION */
#define SOC_NPU_AICORE_SU_CLK_GATE_MASK_0_ADDR(base)          ((base) + (0x5000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_CLK_DELAY_CNT_0_UNION */
#define SOC_NPU_AICORE_SU_CLK_DELAY_CNT_0_ADDR(base)          ((base) + (0x5008UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_CLK_DELAY_CNT_1_UNION */
#define SOC_NPU_AICORE_SU_CLK_DELAY_CNT_1_ADDR(base)          ((base) + (0x500CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ECC_CTRL_0_UNION */
#define SOC_NPU_AICORE_SU_ECC_CTRL_0_ADDR(base)               ((base) + (0x5020UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_UNION */
#define SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_ADDR(base)        ((base) + (0x5024UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_IFU_CTRL_UNION */
#define SOC_NPU_AICORE_SU_IFU_CTRL_ADDR(base)                 ((base) + (0x5030UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_CCU_CTRL_UNION */
#define SOC_NPU_AICORE_SU_CCU_CTRL_ADDR(base)                 ((base) + (0x5040UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_UNION */
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_ADDR(base)          ((base) + (0x5044UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_LSU_CTRL_UNION */
#define SOC_NPU_AICORE_SU_LSU_CTRL_ADDR(base)                 ((base) + (0x5050UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_LSU_MPU_CTRL_UNION */
#define SOC_NPU_AICORE_SU_LSU_MPU_CTRL_ADDR(base)             ((base) + (0x5054UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_LSU_STB_CTRL_UNION */
#define SOC_NPU_AICORE_SU_LSU_STB_CTRL_ADDR(base)             ((base) + (0x5058UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SEQ_CTRL_UNION */
#define SOC_NPU_AICORE_SU_SEQ_CTRL_ADDR(base)                 ((base) + (0x5060UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SPR_STATUS_L_UNION */
#define SOC_NPU_AICORE_SU_SPR_STATUS_L_ADDR(base)             ((base) + (0x5100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SPR_STATUS_H_UNION */
#define SOC_NPU_AICORE_SU_SPR_STATUS_H_ADDR(base)             ((base) + (0x5104UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SPR_CONDITION_L_UNION */
#define SOC_NPU_AICORE_SU_SPR_CONDITION_L_ADDR(base)          ((base) + (0x5108UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SPR_CONDITION_H_UNION */
#define SOC_NPU_AICORE_SU_SPR_CONDITION_H_ADDR(base)          ((base) + (0x510CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SPR_ARCH_VER_L_UNION */
#define SOC_NPU_AICORE_SU_SPR_ARCH_VER_L_ADDR(base)           ((base) + (0x5110UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SPR_ARCH_VER_H_UNION */
#define SOC_NPU_AICORE_SU_SPR_ARCH_VER_H_ADDR(base)           ((base) + (0x5114UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SPR_COREID_UNION */
#define SOC_NPU_AICORE_SU_SPR_COREID_ADDR(base)               ((base) + (0x5118UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_AIC_CORE_MODEL_ID_UNION */
#define SOC_NPU_AICORE_SU_AIC_CORE_MODEL_ID_ADDR(base)        ((base) + (0x511CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_AIC_ISA_VER_L_UNION */
#define SOC_NPU_AICORE_SU_AIC_ISA_VER_L_ADDR(base)            ((base) + (0x5120UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_AIC_ISA_VER_H_UNION */
#define SOC_NPU_AICORE_SU_AIC_ISA_VER_H_ADDR(base)            ((base) + (0x5124UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_AIC_UARCH_VER_L_UNION */
#define SOC_NPU_AICORE_SU_AIC_UARCH_VER_L_ADDR(base)          ((base) + (0x5128UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_AIC_UARCH_VER_H_UNION */
#define SOC_NPU_AICORE_SU_AIC_UARCH_VER_H_ADDR(base)          ((base) + (0x512CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_AIC_GEN_HW_CFG_L_UNION */
#define SOC_NPU_AICORE_SU_AIC_GEN_HW_CFG_L_ADDR(base)         ((base) + (0x5130UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_AIC_GEN_HW_CFG_H_UNION */
#define SOC_NPU_AICORE_SU_AIC_GEN_HW_CFG_H_ADDR(base)         ((base) + (0x5134UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_AIC_BRANCH_VER_L_UNION */
#define SOC_NPU_AICORE_SU_AIC_BRANCH_VER_L_ADDR(base)         ((base) + (0x5138UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_AIC_BRANCH_VER_H_UNION */
#define SOC_NPU_AICORE_SU_AIC_BRANCH_VER_H_ADDR(base)         ((base) + (0x513CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_IC_INV_VA_L_UNION */
#define SOC_NPU_AICORE_SU_IC_INV_VA_L_ADDR(base)              ((base) + (0x5200UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_IC_INV_VA_H_UNION */
#define SOC_NPU_AICORE_SU_IC_INV_VA_H_ADDR(base)              ((base) + (0x5204UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_DBG_CTRL_UNION */
#define SOC_NPU_AICORE_SU_DBG_CTRL_ADDR(base)                 ((base) + (0x5300UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_DBG_INT_MASK_UNION */
#define SOC_NPU_AICORE_SU_DBG_INT_MASK_ADDR(base)             ((base) + (0x5304UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_DBG_STATUS_UNION */
#define SOC_NPU_AICORE_SU_DBG_STATUS_ADDR(base)               ((base) + (0x5308UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT_EN_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT_EN_ADDR(base)               ((base) + (0x5310UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT0_PC_L_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT0_PC_L_ADDR(base)            ((base) + (0x5320UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT0_PC_H_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT0_PC_H_ADDR(base)            ((base) + (0x5324UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT1_PC_L_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT1_PC_L_ADDR(base)            ((base) + (0x5328UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT1_PC_H_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT1_PC_H_ADDR(base)            ((base) + (0x532CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT2_PC_L_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT2_PC_L_ADDR(base)            ((base) + (0x5330UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT2_PC_H_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT2_PC_H_ADDR(base)            ((base) + (0x5334UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT3_PC_L_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT3_PC_L_ADDR(base)            ((base) + (0x5338UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT3_PC_H_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT3_PC_H_ADDR(base)            ((base) + (0x533CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT0_TWO_LEVLE_SMID_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT0_TWO_LEVLE_SMID_ADDR(base)  ((base) + (0x53a0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT1_TWO_LEVLE_SMID_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT1_TWO_LEVLE_SMID_ADDR(base)  ((base) + (0x53a4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT2_TWO_LEVLE_SMID_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT2_TWO_LEVLE_SMID_ADDR(base)  ((base) + (0x53a8UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT3_TWO_LEVLE_SMID_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT3_TWO_LEVLE_SMID_ADDR(base)  ((base) + (0x53aCUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_PRE_RST_STALL_CTRL_UNION */
#define SOC_NPU_AICORE_SU_PRE_RST_STALL_CTRL_ADDR(base)       ((base) + (0x5600UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_PRE_RST_STATUS_UNION */
#define SOC_NPU_AICORE_SU_PRE_RST_STATUS_ADDR(base)           ((base) + (0x5604UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERROR_T0_0_UNION */
#define SOC_NPU_AICORE_SU_ERROR_T0_0_ADDR(base)               ((base) + (0x5700UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERROR_T1_0_UNION */
#define SOC_NPU_AICORE_SU_ERROR_T1_0_ADDR(base)               ((base) + (0x5710UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERROR_MASK_0_UNION */
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_ADDR(base)             ((base) + (0x5720UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERR_INFO_T0_0_UNION */
#define SOC_NPU_AICORE_SU_ERR_INFO_T0_0_ADDR(base)            ((base) + (0x5730UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERR_INFO_T0_1_UNION */
#define SOC_NPU_AICORE_SU_ERR_INFO_T0_1_ADDR(base)            ((base) + (0x5734UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERR_INFO_T0_2_UNION */
#define SOC_NPU_AICORE_SU_ERR_INFO_T0_2_ADDR(base)            ((base) + (0x5738UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERR_INFO_T0_3_UNION */
#define SOC_NPU_AICORE_SU_ERR_INFO_T0_3_ADDR(base)            ((base) + (0x573CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERR_INFO_T1_0_UNION */
#define SOC_NPU_AICORE_SU_ERR_INFO_T1_0_ADDR(base)            ((base) + (0x5750UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERR_INFO_T1_1_UNION */
#define SOC_NPU_AICORE_SU_ERR_INFO_T1_1_ADDR(base)            ((base) + (0x5754UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERR_INFO_T1_2_UNION */
#define SOC_NPU_AICORE_SU_ERR_INFO_T1_2_ADDR(base)            ((base) + (0x5758UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERR_INFO_T1_3_UNION */
#define SOC_NPU_AICORE_SU_ERR_INFO_T1_3_ADDR(base)            ((base) + (0x575CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_WARN_T0_0_UNION */
#define SOC_NPU_AICORE_SU_WARN_T0_0_ADDR(base)                ((base) + (0x5900UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_WARN_T1_0_UNION */
#define SOC_NPU_AICORE_SU_WARN_T1_0_ADDR(base)                ((base) + (0x5908UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_WARN_MASK_0_UNION */
#define SOC_NPU_AICORE_SU_WARN_MASK_0_ADDR(base)              ((base) + (0x5910UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_1BIT_ECC_ERR_PB_ADDR_UNION */
#define SOC_NPU_AICORE_SU_1BIT_ECC_ERR_PB_ADDR_ADDR(base)     ((base) + (0x5920UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_1BIT_ECC_ERR_DTAG_ADDR_UNION */
#define SOC_NPU_AICORE_SU_1BIT_ECC_ERR_DTAG_ADDR_ADDR(base)   ((base) + (0x5924UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_1BIT_ECC_ERR_DDAT_ADDR_UNION */
#define SOC_NPU_AICORE_SU_1BIT_ECC_ERR_DDAT_ADDR_ADDR(base)   ((base) + (0x5928UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SPR_STATUS_DFX_L_UNION */
#define SOC_NPU_AICORE_SU_SPR_STATUS_DFX_L_ADDR(base)         ((base) + (0x5930UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SPR_STATUS_DFX_H_UNION */
#define SOC_NPU_AICORE_SU_SPR_STATUS_DFX_H_ADDR(base)         ((base) + (0x5934UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SAFETY_1BIT_ECC_ERR_NUM_UNION */
#define SOC_NPU_AICORE_SU_SAFETY_1BIT_ECC_ERR_NUM_ADDR(base)  ((base) + (0x5a00UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_1BIT_ECC_MHIT_CNT_REG_UNION */
#define SOC_NPU_AICORE_SU_1BIT_ECC_MHIT_CNT_REG_ADDR(base)    ((base) + (0x5a04UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SAFETY_1BIT_ECC_ERR_TH_UNION */
#define SOC_NPU_AICORE_SU_SAFETY_1BIT_ECC_ERR_TH_ADDR(base)   ((base) + (0x5a08UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_TASK_START_PC_L_UNION */
#define SOC_NPU_AICORE_SU_TASK_START_PC_L_ADDR(base)          ((base) + (0x5a80UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_TASK_START_PC_H_UNION */
#define SOC_NPU_AICORE_SU_TASK_START_PC_H_ADDR(base)          ((base) + (0x5a84UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_RESERVED_RO_REG0_UNION */
#define SOC_NPU_AICORE_SU_RESERVED_RO_REG0_ADDR(base)         ((base) + (0x5b00UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_RESERVED_RO_REG1_UNION */
#define SOC_NPU_AICORE_SU_RESERVED_RO_REG1_ADDR(base)         ((base) + (0x5b04UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_RESERVED_RW_REG0_UNION */
#define SOC_NPU_AICORE_SU_RESERVED_RW_REG0_ADDR(base)         ((base) + (0x5b08UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_RESERVED_RW_REG1_UNION */
#define SOC_NPU_AICORE_SU_RESERVED_RW_REG1_ADDR(base)         ((base) + (0x5b0CUL))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_CLK_GATE_MASK_0_UNION */
#define SOC_NPU_AICORE_SU_CLK_GATE_MASK_0_ADDR(base)          ((base) + (0x5000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_CLK_DELAY_CNT_0_UNION */
#define SOC_NPU_AICORE_SU_CLK_DELAY_CNT_0_ADDR(base)          ((base) + (0x5008))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_CLK_DELAY_CNT_1_UNION */
#define SOC_NPU_AICORE_SU_CLK_DELAY_CNT_1_ADDR(base)          ((base) + (0x500C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ECC_CTRL_0_UNION */
#define SOC_NPU_AICORE_SU_ECC_CTRL_0_ADDR(base)               ((base) + (0x5020))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_UNION */
#define SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_ADDR(base)        ((base) + (0x5024))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_IFU_CTRL_UNION */
#define SOC_NPU_AICORE_SU_IFU_CTRL_ADDR(base)                 ((base) + (0x5030))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_CCU_CTRL_UNION */
#define SOC_NPU_AICORE_SU_CCU_CTRL_ADDR(base)                 ((base) + (0x5040))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_UNION */
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_ADDR(base)          ((base) + (0x5044))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_LSU_CTRL_UNION */
#define SOC_NPU_AICORE_SU_LSU_CTRL_ADDR(base)                 ((base) + (0x5050))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_LSU_MPU_CTRL_UNION */
#define SOC_NPU_AICORE_SU_LSU_MPU_CTRL_ADDR(base)             ((base) + (0x5054))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_LSU_STB_CTRL_UNION */
#define SOC_NPU_AICORE_SU_LSU_STB_CTRL_ADDR(base)             ((base) + (0x5058))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SEQ_CTRL_UNION */
#define SOC_NPU_AICORE_SU_SEQ_CTRL_ADDR(base)                 ((base) + (0x5060))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SPR_STATUS_L_UNION */
#define SOC_NPU_AICORE_SU_SPR_STATUS_L_ADDR(base)             ((base) + (0x5100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SPR_STATUS_H_UNION */
#define SOC_NPU_AICORE_SU_SPR_STATUS_H_ADDR(base)             ((base) + (0x5104))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SPR_CONDITION_L_UNION */
#define SOC_NPU_AICORE_SU_SPR_CONDITION_L_ADDR(base)          ((base) + (0x5108))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SPR_CONDITION_H_UNION */
#define SOC_NPU_AICORE_SU_SPR_CONDITION_H_ADDR(base)          ((base) + (0x510C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SPR_ARCH_VER_L_UNION */
#define SOC_NPU_AICORE_SU_SPR_ARCH_VER_L_ADDR(base)           ((base) + (0x5110))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SPR_ARCH_VER_H_UNION */
#define SOC_NPU_AICORE_SU_SPR_ARCH_VER_H_ADDR(base)           ((base) + (0x5114))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SPR_COREID_UNION */
#define SOC_NPU_AICORE_SU_SPR_COREID_ADDR(base)               ((base) + (0x5118))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_AIC_CORE_MODEL_ID_UNION */
#define SOC_NPU_AICORE_SU_AIC_CORE_MODEL_ID_ADDR(base)        ((base) + (0x511C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_AIC_ISA_VER_L_UNION */
#define SOC_NPU_AICORE_SU_AIC_ISA_VER_L_ADDR(base)            ((base) + (0x5120))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_AIC_ISA_VER_H_UNION */
#define SOC_NPU_AICORE_SU_AIC_ISA_VER_H_ADDR(base)            ((base) + (0x5124))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_AIC_UARCH_VER_L_UNION */
#define SOC_NPU_AICORE_SU_AIC_UARCH_VER_L_ADDR(base)          ((base) + (0x5128))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_AIC_UARCH_VER_H_UNION */
#define SOC_NPU_AICORE_SU_AIC_UARCH_VER_H_ADDR(base)          ((base) + (0x512C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_AIC_GEN_HW_CFG_L_UNION */
#define SOC_NPU_AICORE_SU_AIC_GEN_HW_CFG_L_ADDR(base)         ((base) + (0x5130))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_AIC_GEN_HW_CFG_H_UNION */
#define SOC_NPU_AICORE_SU_AIC_GEN_HW_CFG_H_ADDR(base)         ((base) + (0x5134))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_AIC_BRANCH_VER_L_UNION */
#define SOC_NPU_AICORE_SU_AIC_BRANCH_VER_L_ADDR(base)         ((base) + (0x5138))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_AIC_BRANCH_VER_H_UNION */
#define SOC_NPU_AICORE_SU_AIC_BRANCH_VER_H_ADDR(base)         ((base) + (0x513C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_IC_INV_VA_L_UNION */
#define SOC_NPU_AICORE_SU_IC_INV_VA_L_ADDR(base)              ((base) + (0x5200))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_IC_INV_VA_H_UNION */
#define SOC_NPU_AICORE_SU_IC_INV_VA_H_ADDR(base)              ((base) + (0x5204))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_DBG_CTRL_UNION */
#define SOC_NPU_AICORE_SU_DBG_CTRL_ADDR(base)                 ((base) + (0x5300))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_DBG_INT_MASK_UNION */
#define SOC_NPU_AICORE_SU_DBG_INT_MASK_ADDR(base)             ((base) + (0x5304))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_DBG_STATUS_UNION */
#define SOC_NPU_AICORE_SU_DBG_STATUS_ADDR(base)               ((base) + (0x5308))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT_EN_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT_EN_ADDR(base)               ((base) + (0x5310))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT0_PC_L_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT0_PC_L_ADDR(base)            ((base) + (0x5320))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT0_PC_H_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT0_PC_H_ADDR(base)            ((base) + (0x5324))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT1_PC_L_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT1_PC_L_ADDR(base)            ((base) + (0x5328))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT1_PC_H_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT1_PC_H_ADDR(base)            ((base) + (0x532C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT2_PC_L_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT2_PC_L_ADDR(base)            ((base) + (0x5330))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT2_PC_H_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT2_PC_H_ADDR(base)            ((base) + (0x5334))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT3_PC_L_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT3_PC_L_ADDR(base)            ((base) + (0x5338))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT3_PC_H_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT3_PC_H_ADDR(base)            ((base) + (0x533C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT0_TWO_LEVLE_SMID_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT0_TWO_LEVLE_SMID_ADDR(base)  ((base) + (0x53a0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT1_TWO_LEVLE_SMID_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT1_TWO_LEVLE_SMID_ADDR(base)  ((base) + (0x53a4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT2_TWO_LEVLE_SMID_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT2_TWO_LEVLE_SMID_ADDR(base)  ((base) + (0x53a8))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_HW_BKPT3_TWO_LEVLE_SMID_UNION */
#define SOC_NPU_AICORE_SU_HW_BKPT3_TWO_LEVLE_SMID_ADDR(base)  ((base) + (0x53aC))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_PRE_RST_STALL_CTRL_UNION */
#define SOC_NPU_AICORE_SU_PRE_RST_STALL_CTRL_ADDR(base)       ((base) + (0x5600))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_PRE_RST_STATUS_UNION */
#define SOC_NPU_AICORE_SU_PRE_RST_STATUS_ADDR(base)           ((base) + (0x5604))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERROR_T0_0_UNION */
#define SOC_NPU_AICORE_SU_ERROR_T0_0_ADDR(base)               ((base) + (0x5700))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERROR_T1_0_UNION */
#define SOC_NPU_AICORE_SU_ERROR_T1_0_ADDR(base)               ((base) + (0x5710))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERROR_MASK_0_UNION */
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_ADDR(base)             ((base) + (0x5720))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERR_INFO_T0_0_UNION */
#define SOC_NPU_AICORE_SU_ERR_INFO_T0_0_ADDR(base)            ((base) + (0x5730))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERR_INFO_T0_1_UNION */
#define SOC_NPU_AICORE_SU_ERR_INFO_T0_1_ADDR(base)            ((base) + (0x5734))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERR_INFO_T0_2_UNION */
#define SOC_NPU_AICORE_SU_ERR_INFO_T0_2_ADDR(base)            ((base) + (0x5738))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERR_INFO_T0_3_UNION */
#define SOC_NPU_AICORE_SU_ERR_INFO_T0_3_ADDR(base)            ((base) + (0x573C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERR_INFO_T1_0_UNION */
#define SOC_NPU_AICORE_SU_ERR_INFO_T1_0_ADDR(base)            ((base) + (0x5750))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERR_INFO_T1_1_UNION */
#define SOC_NPU_AICORE_SU_ERR_INFO_T1_1_ADDR(base)            ((base) + (0x5754))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERR_INFO_T1_2_UNION */
#define SOC_NPU_AICORE_SU_ERR_INFO_T1_2_ADDR(base)            ((base) + (0x5758))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_ERR_INFO_T1_3_UNION */
#define SOC_NPU_AICORE_SU_ERR_INFO_T1_3_ADDR(base)            ((base) + (0x575C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_WARN_T0_0_UNION */
#define SOC_NPU_AICORE_SU_WARN_T0_0_ADDR(base)                ((base) + (0x5900))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_WARN_T1_0_UNION */
#define SOC_NPU_AICORE_SU_WARN_T1_0_ADDR(base)                ((base) + (0x5908))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_WARN_MASK_0_UNION */
#define SOC_NPU_AICORE_SU_WARN_MASK_0_ADDR(base)              ((base) + (0x5910))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_1BIT_ECC_ERR_PB_ADDR_UNION */
#define SOC_NPU_AICORE_SU_1BIT_ECC_ERR_PB_ADDR_ADDR(base)     ((base) + (0x5920))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_1BIT_ECC_ERR_DTAG_ADDR_UNION */
#define SOC_NPU_AICORE_SU_1BIT_ECC_ERR_DTAG_ADDR_ADDR(base)   ((base) + (0x5924))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_1BIT_ECC_ERR_DDAT_ADDR_UNION */
#define SOC_NPU_AICORE_SU_1BIT_ECC_ERR_DDAT_ADDR_ADDR(base)   ((base) + (0x5928))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SPR_STATUS_DFX_L_UNION */
#define SOC_NPU_AICORE_SU_SPR_STATUS_DFX_L_ADDR(base)         ((base) + (0x5930))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SPR_STATUS_DFX_H_UNION */
#define SOC_NPU_AICORE_SU_SPR_STATUS_DFX_H_ADDR(base)         ((base) + (0x5934))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SAFETY_1BIT_ECC_ERR_NUM_UNION */
#define SOC_NPU_AICORE_SU_SAFETY_1BIT_ECC_ERR_NUM_ADDR(base)  ((base) + (0x5a00))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_1BIT_ECC_MHIT_CNT_REG_UNION */
#define SOC_NPU_AICORE_SU_1BIT_ECC_MHIT_CNT_REG_ADDR(base)    ((base) + (0x5a04))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_SAFETY_1BIT_ECC_ERR_TH_UNION */
#define SOC_NPU_AICORE_SU_SAFETY_1BIT_ECC_ERR_TH_ADDR(base)   ((base) + (0x5a08))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_TASK_START_PC_L_UNION */
#define SOC_NPU_AICORE_SU_TASK_START_PC_L_ADDR(base)          ((base) + (0x5a80))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_TASK_START_PC_H_UNION */
#define SOC_NPU_AICORE_SU_TASK_START_PC_H_ADDR(base)          ((base) + (0x5a84))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_RESERVED_RO_REG0_UNION */
#define SOC_NPU_AICORE_SU_RESERVED_RO_REG0_ADDR(base)         ((base) + (0x5b00))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_RESERVED_RO_REG1_UNION */
#define SOC_NPU_AICORE_SU_RESERVED_RO_REG1_ADDR(base)         ((base) + (0x5b04))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_RESERVED_RW_REG0_UNION */
#define SOC_NPU_AICORE_SU_RESERVED_RW_REG0_ADDR(base)         ((base) + (0x5b08))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_SU_RESERVED_RW_REG1_UNION */
#define SOC_NPU_AICORE_SU_RESERVED_RW_REG1_ADDR(base)         ((base) + (0x5b0C))


#endif


/****************************************************************************
                     (6/11) mte
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_CLK_GATE_MASK_0_UNION */
#define SOC_NPU_AICORE_MTE_CLK_GATE_MASK_0_ADDR(base)         ((base) + (0x6000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_CLK_GATE_MASK_1_UNION */
#define SOC_NPU_AICORE_MTE_CLK_GATE_MASK_1_ADDR(base)         ((base) + (0x6004UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ECC_CTRL_0_UNION */
#define SOC_NPU_AICORE_MTE_ECC_CTRL_0_ADDR(base)              ((base) + (0x6020UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_UNION */
#define SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_ADDR(base)       ((base) + (0x6024UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_FAULT_INJ_EN_UNION */
#define SOC_NPU_AICORE_MTE_FAULT_INJ_EN_ADDR(base)            ((base) + (0x6028UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_FAULT_INJ_MASK_UNION */
#define SOC_NPU_AICORE_MTE_FAULT_INJ_MASK_ADDR(base)          ((base) + (0x602CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_PRE_RST_STALL_CTRL_UNION */
#define SOC_NPU_AICORE_MTE_PRE_RST_STALL_CTRL_ADDR(base)      ((base) + (0x6600UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_PRE_RST_STATUS_UNION */
#define SOC_NPU_AICORE_MTE_PRE_RST_STATUS_ADDR(base)          ((base) + (0x6604UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ERROR_T0_0_UNION */
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_ADDR(base)              ((base) + (0x6700UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ERROR_T0_1_UNION */
#define SOC_NPU_AICORE_MTE_ERROR_T0_1_ADDR(base)              ((base) + (0x6704UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ERROR_T1_0_UNION */
#define SOC_NPU_AICORE_MTE_ERROR_T1_0_ADDR(base)              ((base) + (0x6708UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ERROR_T1_1_UNION */
#define SOC_NPU_AICORE_MTE_ERROR_T1_1_ADDR(base)              ((base) + (0x670CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ERROR_MASK_0_UNION */
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_ADDR(base)            ((base) + (0x6710UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ERROR_MASK_1_UNION */
#define SOC_NPU_AICORE_MTE_ERROR_MASK_1_ADDR(base)            ((base) + (0x6714UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ERR_INFO_T0_0_UNION */
#define SOC_NPU_AICORE_MTE_ERR_INFO_T0_0_ADDR(base)           ((base) + (0x6718UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ERR_INFO_T0_1_UNION */
#define SOC_NPU_AICORE_MTE_ERR_INFO_T0_1_ADDR(base)           ((base) + (0x671CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ERR_INFO_T1_0_UNION */
#define SOC_NPU_AICORE_MTE_ERR_INFO_T1_0_ADDR(base)           ((base) + (0x6720UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ERR_INFO_T1_1_UNION */
#define SOC_NPU_AICORE_MTE_ERR_INFO_T1_1_ADDR(base)           ((base) + (0x6724UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_WARN_T0_0_UNION */
#define SOC_NPU_AICORE_MTE_WARN_T0_0_ADDR(base)               ((base) + (0x6900UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_WARN_T1_0_UNION */
#define SOC_NPU_AICORE_MTE_WARN_T1_0_ADDR(base)               ((base) + (0x6904UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_WARN_MASK_0_UNION */
#define SOC_NPU_AICORE_MTE_WARN_MASK_0_ADDR(base)             ((base) + (0x6908UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_1BIT_ECC_ERR_ADDR_0_UNION */
#define SOC_NPU_AICORE_MTE_1BIT_ECC_ERR_ADDR_0_ADDR(base)     ((base) + (0x6910UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_1BIT_ECC_ERR_ADDR_1_UNION */
#define SOC_NPU_AICORE_MTE_1BIT_ECC_ERR_ADDR_1_ADDR(base)     ((base) + (0x6914UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_CTRL_UNION */
#define SOC_NPU_AICORE_MTE_CTRL_ADDR(base)                    ((base) + (0x6A00UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_WATER_LINE_CTRL_UNION */
#define SOC_NPU_AICORE_MTE_WATER_LINE_CTRL_ADDR(base)         ((base) + (0x6A04UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_AIPP_CTRL_UNION */
#define SOC_NPU_AICORE_MTE_AIPP_CTRL_ADDR(base)               ((base) + (0x6A08UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_WAIPP_CTRL_UNION */
#define SOC_NPU_AICORE_MTE_WAIPP_CTRL_ADDR(base)              ((base) + (0x6A0CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_HEBCE_CTRL_UNION */
#define SOC_NPU_AICORE_MTE_HEBCE_CTRL_ADDR(base)              ((base) + (0x6A10UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_WARMUP_0_UNION */
#define SOC_NPU_AICORE_MTE_WARMUP_0_ADDR(base)                ((base) + (0x6A14UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_WARMUP_1_UNION */
#define SOC_NPU_AICORE_MTE_WARMUP_1_ADDR(base)                ((base) + (0x6A18UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_RESERVED_RO_REG0_UNION */
#define SOC_NPU_AICORE_MTE_RESERVED_RO_REG0_ADDR(base)        ((base) + (0x6A1CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_RESERVED_RO_REG1_UNION */
#define SOC_NPU_AICORE_MTE_RESERVED_RO_REG1_ADDR(base)        ((base) + (0x6A20UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_RESERVED_RW_REG0_UNION */
#define SOC_NPU_AICORE_MTE_RESERVED_RW_REG0_ADDR(base)        ((base) + (0x6A24UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_RESERVED_RW_REG1_UNION */
#define SOC_NPU_AICORE_MTE_RESERVED_RW_REG1_ADDR(base)        ((base) + (0x6A28UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_COMMON_BK_KIS_MTE_RATIO_CFG_UNION */
#define SOC_NPU_AICORE_COMMON_BK_KIS_MTE_RATIO_CFG_ADDR(base) ((base) + (0x6B00UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_COMMON_BK_GLB_CLK_GATE_MASK_UNION */
#define SOC_NPU_AICORE_COMMON_BK_GLB_CLK_GATE_MASK_ADDR(base) ((base) + (0x6B04UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_COMMON_BK_MTE_CLK_GATE_MASK_0_UNION */
#define SOC_NPU_AICORE_COMMON_BK_MTE_CLK_GATE_MASK_0_ADDR(base) ((base) + (0x6B08UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_COMMON_BK_MTE_CLK_GATE_MASK_1_UNION */
#define SOC_NPU_AICORE_COMMON_BK_MTE_CLK_GATE_MASK_1_ADDR(base) ((base) + (0x6B0CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_COMMON_BK_MTE_WARN_MASK_0_UNION */
#define SOC_NPU_AICORE_COMMON_BK_MTE_WARN_MASK_0_ADDR(base)   ((base) + (0x6B10UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_COMMON_BK_MTE_ERROR_MASK_0_UNION */
#define SOC_NPU_AICORE_COMMON_BK_MTE_ERROR_MASK_0_ADDR(base)  ((base) + (0x6B14UL))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_CLK_GATE_MASK_0_UNION */
#define SOC_NPU_AICORE_MTE_CLK_GATE_MASK_0_ADDR(base)         ((base) + (0x6000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_CLK_GATE_MASK_1_UNION */
#define SOC_NPU_AICORE_MTE_CLK_GATE_MASK_1_ADDR(base)         ((base) + (0x6004))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ECC_CTRL_0_UNION */
#define SOC_NPU_AICORE_MTE_ECC_CTRL_0_ADDR(base)              ((base) + (0x6020))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_UNION */
#define SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_ADDR(base)       ((base) + (0x6024))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_FAULT_INJ_EN_UNION */
#define SOC_NPU_AICORE_MTE_FAULT_INJ_EN_ADDR(base)            ((base) + (0x6028))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_FAULT_INJ_MASK_UNION */
#define SOC_NPU_AICORE_MTE_FAULT_INJ_MASK_ADDR(base)          ((base) + (0x602C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_PRE_RST_STALL_CTRL_UNION */
#define SOC_NPU_AICORE_MTE_PRE_RST_STALL_CTRL_ADDR(base)      ((base) + (0x6600))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_PRE_RST_STATUS_UNION */
#define SOC_NPU_AICORE_MTE_PRE_RST_STATUS_ADDR(base)          ((base) + (0x6604))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ERROR_T0_0_UNION */
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_ADDR(base)              ((base) + (0x6700))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ERROR_T0_1_UNION */
#define SOC_NPU_AICORE_MTE_ERROR_T0_1_ADDR(base)              ((base) + (0x6704))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ERROR_T1_0_UNION */
#define SOC_NPU_AICORE_MTE_ERROR_T1_0_ADDR(base)              ((base) + (0x6708))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ERROR_T1_1_UNION */
#define SOC_NPU_AICORE_MTE_ERROR_T1_1_ADDR(base)              ((base) + (0x670C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ERROR_MASK_0_UNION */
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_ADDR(base)            ((base) + (0x6710))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ERROR_MASK_1_UNION */
#define SOC_NPU_AICORE_MTE_ERROR_MASK_1_ADDR(base)            ((base) + (0x6714))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ERR_INFO_T0_0_UNION */
#define SOC_NPU_AICORE_MTE_ERR_INFO_T0_0_ADDR(base)           ((base) + (0x6718))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ERR_INFO_T0_1_UNION */
#define SOC_NPU_AICORE_MTE_ERR_INFO_T0_1_ADDR(base)           ((base) + (0x671C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ERR_INFO_T1_0_UNION */
#define SOC_NPU_AICORE_MTE_ERR_INFO_T1_0_ADDR(base)           ((base) + (0x6720))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_ERR_INFO_T1_1_UNION */
#define SOC_NPU_AICORE_MTE_ERR_INFO_T1_1_ADDR(base)           ((base) + (0x6724))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_WARN_T0_0_UNION */
#define SOC_NPU_AICORE_MTE_WARN_T0_0_ADDR(base)               ((base) + (0x6900))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_WARN_T1_0_UNION */
#define SOC_NPU_AICORE_MTE_WARN_T1_0_ADDR(base)               ((base) + (0x6904))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_WARN_MASK_0_UNION */
#define SOC_NPU_AICORE_MTE_WARN_MASK_0_ADDR(base)             ((base) + (0x6908))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_1BIT_ECC_ERR_ADDR_0_UNION */
#define SOC_NPU_AICORE_MTE_1BIT_ECC_ERR_ADDR_0_ADDR(base)     ((base) + (0x6910))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_1BIT_ECC_ERR_ADDR_1_UNION */
#define SOC_NPU_AICORE_MTE_1BIT_ECC_ERR_ADDR_1_ADDR(base)     ((base) + (0x6914))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_CTRL_UNION */
#define SOC_NPU_AICORE_MTE_CTRL_ADDR(base)                    ((base) + (0x6A00))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_WATER_LINE_CTRL_UNION */
#define SOC_NPU_AICORE_MTE_WATER_LINE_CTRL_ADDR(base)         ((base) + (0x6A04))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_AIPP_CTRL_UNION */
#define SOC_NPU_AICORE_MTE_AIPP_CTRL_ADDR(base)               ((base) + (0x6A08))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_WAIPP_CTRL_UNION */
#define SOC_NPU_AICORE_MTE_WAIPP_CTRL_ADDR(base)              ((base) + (0x6A0C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_HEBCE_CTRL_UNION */
#define SOC_NPU_AICORE_MTE_HEBCE_CTRL_ADDR(base)              ((base) + (0x6A10))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_WARMUP_0_UNION */
#define SOC_NPU_AICORE_MTE_WARMUP_0_ADDR(base)                ((base) + (0x6A14))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_WARMUP_1_UNION */
#define SOC_NPU_AICORE_MTE_WARMUP_1_ADDR(base)                ((base) + (0x6A18))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_RESERVED_RO_REG0_UNION */
#define SOC_NPU_AICORE_MTE_RESERVED_RO_REG0_ADDR(base)        ((base) + (0x6A1C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_RESERVED_RO_REG1_UNION */
#define SOC_NPU_AICORE_MTE_RESERVED_RO_REG1_ADDR(base)        ((base) + (0x6A20))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_RESERVED_RW_REG0_UNION */
#define SOC_NPU_AICORE_MTE_RESERVED_RW_REG0_ADDR(base)        ((base) + (0x6A24))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_MTE_RESERVED_RW_REG1_UNION */
#define SOC_NPU_AICORE_MTE_RESERVED_RW_REG1_ADDR(base)        ((base) + (0x6A28))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_COMMON_BK_KIS_MTE_RATIO_CFG_UNION */
#define SOC_NPU_AICORE_COMMON_BK_KIS_MTE_RATIO_CFG_ADDR(base) ((base) + (0x6B00))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_COMMON_BK_GLB_CLK_GATE_MASK_UNION */
#define SOC_NPU_AICORE_COMMON_BK_GLB_CLK_GATE_MASK_ADDR(base) ((base) + (0x6B04))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_COMMON_BK_MTE_CLK_GATE_MASK_0_UNION */
#define SOC_NPU_AICORE_COMMON_BK_MTE_CLK_GATE_MASK_0_ADDR(base) ((base) + (0x6B08))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_COMMON_BK_MTE_CLK_GATE_MASK_1_UNION */
#define SOC_NPU_AICORE_COMMON_BK_MTE_CLK_GATE_MASK_1_ADDR(base) ((base) + (0x6B0C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_COMMON_BK_MTE_WARN_MASK_0_UNION */
#define SOC_NPU_AICORE_COMMON_BK_MTE_WARN_MASK_0_ADDR(base)   ((base) + (0x6B10))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_COMMON_BK_MTE_ERROR_MASK_0_UNION */
#define SOC_NPU_AICORE_COMMON_BK_MTE_ERROR_MASK_0_ADDR(base)  ((base) + (0x6B14))


#endif


/****************************************************************************
                     (7/11) vec
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ECC_CTRL_0_UNION */
#define SOC_NPU_AICORE_VEC_ECC_CTRL_0_ADDR(base)              ((base) + (0x7000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ECC_INJECT_CTRL_0_UNION */
#define SOC_NPU_AICORE_VEC_ECC_INJECT_CTRL_0_ADDR(base)       ((base) + (0x7004UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_CFG_UNION */
#define SOC_NPU_AICORE_VEC_CFG_ADDR(base)                     ((base) + (0x7008UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_CLK_GATE_MASK_0_UNION */
#define SOC_NPU_AICORE_VEC_CLK_GATE_MASK_0_ADDR(base)         ((base) + (0x7040UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_CLK_GATE_MASK_1_UNION */
#define SOC_NPU_AICORE_VEC_CLK_GATE_MASK_1_ADDR(base)         ((base) + (0x7044UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_FCSW_PERIOD_UNION */
#define SOC_NPU_AICORE_VEC_FCSW_PERIOD_ADDR(base)             ((base) + (0x7080UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_FCSW_THR_LOW_UNION */
#define SOC_NPU_AICORE_VEC_FCSW_THR_LOW_ADDR(base)            ((base) + (0x7084UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_FCSW_THR_HIGH_UNION */
#define SOC_NPU_AICORE_VEC_FCSW_THR_HIGH_ADDR(base)           ((base) + (0x7088UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_PRE_RST_STALL_CTRL_UNION */
#define SOC_NPU_AICORE_VEC_PRE_RST_STALL_CTRL_ADDR(base)      ((base) + (0x70C0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_PRE_RST_STATUS_UNION */
#define SOC_NPU_AICORE_VEC_PRE_RST_STATUS_ADDR(base)          ((base) + (0x70C4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_SISS_MODE_EN_CFG_UNION */
#define SOC_NPU_AICORE_VEC_SISS_MODE_EN_CFG_ADDR(base)        ((base) + (0x7100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_DBG_HW_BKPT_EN_UNION */
#define SOC_NPU_AICORE_VEC_DBG_HW_BKPT_EN_ADDR(base)          ((base) + (0x7104UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_DBG_CTRL_CFG_UNION */
#define SOC_NPU_AICORE_VEC_DBG_CTRL_CFG_ADDR(base)            ((base) + (0x7108UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_DBG_STATUS_UNION */
#define SOC_NPU_AICORE_VEC_DBG_STATUS_ADDR(base)              ((base) + (0x710CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_DBG_BKPT_SID_CFG_UNION */
#define SOC_NPU_AICORE_VEC_DBG_BKPT_SID_CFG_ADDR(base)        ((base) + (0x7110UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_DBG_BKPT_SSID_CFG_UNION */
#define SOC_NPU_AICORE_VEC_DBG_BKPT_SSID_CFG_ADDR(base)       ((base) + (0x7114UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_DBG_BKPT_ADDR_UNION */
#define SOC_NPU_AICORE_VEC_DBG_BKPT_ADDR_ADDR(base, dbg_bkpt_num)  ((base) + (0x7118+0x4*(dbg_bkpt_num)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERROR_T0_0_UNION */
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_ADDR(base)              ((base) + (0x7700UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERROR_T1_0_UNION */
#define SOC_NPU_AICORE_VEC_ERROR_T1_0_ADDR(base)              ((base) + (0x7710UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERROR_MASK_0_UNION */
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_ADDR(base)            ((base) + (0x7720UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERR_INFO_T0_0_UNION */
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_0_ADDR(base)           ((base) + (0x7730UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERR_INFO_T0_1_UNION */
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_1_ADDR(base)           ((base) + (0x7734UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERR_INFO_T0_2_UNION */
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_2_ADDR(base)           ((base) + (0x7738UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERR_INFO_T0_3_UNION */
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_3_ADDR(base)           ((base) + (0x773CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERR_INFO_T0_4_UNION */
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_4_ADDR(base)           ((base) + (0x7740UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERR_INFO_T1_0_UNION */
#define SOC_NPU_AICORE_VEC_ERR_INFO_T1_0_ADDR(base)           ((base) + (0x7750UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERR_INFO_T1_1_UNION */
#define SOC_NPU_AICORE_VEC_ERR_INFO_T1_1_ADDR(base)           ((base) + (0x7754UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERR_INFO_T1_2_UNION */
#define SOC_NPU_AICORE_VEC_ERR_INFO_T1_2_ADDR(base)           ((base) + (0x7758UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERR_INFO_T1_3_UNION */
#define SOC_NPU_AICORE_VEC_ERR_INFO_T1_3_ADDR(base)           ((base) + (0x775CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERR_INFO_T1_4_UNION */
#define SOC_NPU_AICORE_VEC_ERR_INFO_T1_4_ADDR(base)           ((base) + (0x7760UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_WARN_T0_0_UNION */
#define SOC_NPU_AICORE_VEC_WARN_T0_0_ADDR(base)               ((base) + (0x7900UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_WARN_T1_0_UNION */
#define SOC_NPU_AICORE_VEC_WARN_T1_0_ADDR(base)               ((base) + (0x7910UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_WARN_MASK_0_UNION */
#define SOC_NPU_AICORE_VEC_WARN_MASK_0_ADDR(base)             ((base) + (0x7920UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_WARN_INFO_T0_0_UNION */
#define SOC_NPU_AICORE_VEC_WARN_INFO_T0_0_ADDR(base)          ((base) + (0x7930UL))

/* Register description: ±£Áô¼Ä´æÆ÷
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_RESERVED_REG0_UNION */
#define SOC_NPU_AICORE_VEC_RESERVED_REG0_ADDR(base)           ((base) + (0x7FE0UL))

/* Register description: ±£Áô¼Ä´æÆ÷
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_RESERVED_REG1_UNION */
#define SOC_NPU_AICORE_VEC_RESERVED_REG1_ADDR(base)           ((base) + (0x7FE4UL))

/* Register description: ±£Áô¼Ä´æÆ÷
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_RESERVED_RO_REG0_UNION */
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG0_ADDR(base)        ((base) + (0x7FF0UL))

/* Register description: ±£Áô¼Ä´æÆ÷
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_RESERVED_RO_REG1_UNION */
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG1_ADDR(base)        ((base) + (0x7FF4UL))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ECC_CTRL_0_UNION */
#define SOC_NPU_AICORE_VEC_ECC_CTRL_0_ADDR(base)              ((base) + (0x7000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ECC_INJECT_CTRL_0_UNION */
#define SOC_NPU_AICORE_VEC_ECC_INJECT_CTRL_0_ADDR(base)       ((base) + (0x7004))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_CFG_UNION */
#define SOC_NPU_AICORE_VEC_CFG_ADDR(base)                     ((base) + (0x7008))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_CLK_GATE_MASK_0_UNION */
#define SOC_NPU_AICORE_VEC_CLK_GATE_MASK_0_ADDR(base)         ((base) + (0x7040))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_CLK_GATE_MASK_1_UNION */
#define SOC_NPU_AICORE_VEC_CLK_GATE_MASK_1_ADDR(base)         ((base) + (0x7044))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_FCSW_PERIOD_UNION */
#define SOC_NPU_AICORE_VEC_FCSW_PERIOD_ADDR(base)             ((base) + (0x7080))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_FCSW_THR_LOW_UNION */
#define SOC_NPU_AICORE_VEC_FCSW_THR_LOW_ADDR(base)            ((base) + (0x7084))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_FCSW_THR_HIGH_UNION */
#define SOC_NPU_AICORE_VEC_FCSW_THR_HIGH_ADDR(base)           ((base) + (0x7088))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_PRE_RST_STALL_CTRL_UNION */
#define SOC_NPU_AICORE_VEC_PRE_RST_STALL_CTRL_ADDR(base)      ((base) + (0x70C0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_PRE_RST_STATUS_UNION */
#define SOC_NPU_AICORE_VEC_PRE_RST_STATUS_ADDR(base)          ((base) + (0x70C4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_SISS_MODE_EN_CFG_UNION */
#define SOC_NPU_AICORE_VEC_SISS_MODE_EN_CFG_ADDR(base)        ((base) + (0x7100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_DBG_HW_BKPT_EN_UNION */
#define SOC_NPU_AICORE_VEC_DBG_HW_BKPT_EN_ADDR(base)          ((base) + (0x7104))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_DBG_CTRL_CFG_UNION */
#define SOC_NPU_AICORE_VEC_DBG_CTRL_CFG_ADDR(base)            ((base) + (0x7108))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_DBG_STATUS_UNION */
#define SOC_NPU_AICORE_VEC_DBG_STATUS_ADDR(base)              ((base) + (0x710C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_DBG_BKPT_SID_CFG_UNION */
#define SOC_NPU_AICORE_VEC_DBG_BKPT_SID_CFG_ADDR(base)        ((base) + (0x7110))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_DBG_BKPT_SSID_CFG_UNION */
#define SOC_NPU_AICORE_VEC_DBG_BKPT_SSID_CFG_ADDR(base)       ((base) + (0x7114))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_DBG_BKPT_ADDR_UNION */
#define SOC_NPU_AICORE_VEC_DBG_BKPT_ADDR_ADDR(base, dbg_bkpt_num)  ((base) + (0x7118+0x4*(dbg_bkpt_num)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERROR_T0_0_UNION */
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_ADDR(base)              ((base) + (0x7700))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERROR_T1_0_UNION */
#define SOC_NPU_AICORE_VEC_ERROR_T1_0_ADDR(base)              ((base) + (0x7710))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERROR_MASK_0_UNION */
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_ADDR(base)            ((base) + (0x7720))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERR_INFO_T0_0_UNION */
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_0_ADDR(base)           ((base) + (0x7730))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERR_INFO_T0_1_UNION */
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_1_ADDR(base)           ((base) + (0x7734))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERR_INFO_T0_2_UNION */
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_2_ADDR(base)           ((base) + (0x7738))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERR_INFO_T0_3_UNION */
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_3_ADDR(base)           ((base) + (0x773C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERR_INFO_T0_4_UNION */
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_4_ADDR(base)           ((base) + (0x7740))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERR_INFO_T1_0_UNION */
#define SOC_NPU_AICORE_VEC_ERR_INFO_T1_0_ADDR(base)           ((base) + (0x7750))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERR_INFO_T1_1_UNION */
#define SOC_NPU_AICORE_VEC_ERR_INFO_T1_1_ADDR(base)           ((base) + (0x7754))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERR_INFO_T1_2_UNION */
#define SOC_NPU_AICORE_VEC_ERR_INFO_T1_2_ADDR(base)           ((base) + (0x7758))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERR_INFO_T1_3_UNION */
#define SOC_NPU_AICORE_VEC_ERR_INFO_T1_3_ADDR(base)           ((base) + (0x775C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_ERR_INFO_T1_4_UNION */
#define SOC_NPU_AICORE_VEC_ERR_INFO_T1_4_ADDR(base)           ((base) + (0x7760))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_WARN_T0_0_UNION */
#define SOC_NPU_AICORE_VEC_WARN_T0_0_ADDR(base)               ((base) + (0x7900))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_WARN_T1_0_UNION */
#define SOC_NPU_AICORE_VEC_WARN_T1_0_ADDR(base)               ((base) + (0x7910))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_WARN_MASK_0_UNION */
#define SOC_NPU_AICORE_VEC_WARN_MASK_0_ADDR(base)             ((base) + (0x7920))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_WARN_INFO_T0_0_UNION */
#define SOC_NPU_AICORE_VEC_WARN_INFO_T0_0_ADDR(base)          ((base) + (0x7930))

/* Register description: ±£Áô¼Ä´æÆ÷
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_RESERVED_REG0_UNION */
#define SOC_NPU_AICORE_VEC_RESERVED_REG0_ADDR(base)           ((base) + (0x7FE0))

/* Register description: ±£Áô¼Ä´æÆ÷
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_RESERVED_REG1_UNION */
#define SOC_NPU_AICORE_VEC_RESERVED_REG1_ADDR(base)           ((base) + (0x7FE4))

/* Register description: ±£Áô¼Ä´æÆ÷
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_RESERVED_RO_REG0_UNION */
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG0_ADDR(base)        ((base) + (0x7FF0))

/* Register description: ±£Áô¼Ä´æÆ÷
   Bit domain definition UNION:  SOC_NPU_AICORE_VEC_RESERVED_RO_REG1_UNION */
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG1_ADDR(base)        ((base) + (0x7FF4))


#endif


/****************************************************************************
                     (8/11) cube
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_START_DMY_CTRL_0_UNION */
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_0_ADDR(base)       ((base) + (0x8000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_START_DMY_CTRL_1_UNION */
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_1_ADDR(base)       ((base) + (0x8004UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_START_DMY_CTRL_2_UNION */
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_2_ADDR(base)       ((base) + (0x8008UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_START_DMY_CTRL_3_UNION */
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_3_ADDR(base)       ((base) + (0x800CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_END_DMY_CTRL_0_UNION */
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_0_ADDR(base)         ((base) + (0x8010UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_END_DMY_CTRL_1_UNION */
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_1_ADDR(base)         ((base) + (0x8014UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_END_DMY_CTRL_2_UNION */
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_2_ADDR(base)         ((base) + (0x8018UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_END_DMY_CTRL_3_UNION */
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_3_ADDR(base)         ((base) + (0x801CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_VDROP_CTRL_0_UNION */
#define SOC_NPU_AICORE_CUBE_VDROP_CTRL_0_ADDR(base)           ((base) + (0x8020UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ACTIVE_CTRL_0_UNION */
#define SOC_NPU_AICORE_CUBE_ACTIVE_CTRL_0_ADDR(base)          ((base) + (0x8030UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_0_UNION */
#define SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_0_ADDR(base)       ((base) + (0x8040UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_1_UNION */
#define SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_1_ADDR(base)       ((base) + (0x8044UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ECC_CTRL_0_UNION */
#define SOC_NPU_AICORE_CUBE_ECC_CTRL_0_ADDR(base)             ((base) + (0x8050UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_UNION */
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_ADDR(base)      ((base) + (0x8054UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0A_0_UNION */
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0A_0_ADDR(base)  ((base) + (0x8058UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0A_WINO_0_UNION */
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0A_WINO_0_ADDR(base) ((base) + (0x805cUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0B_0_UNION */
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0B_0_ADDR(base)  ((base) + (0x8060UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0B_WINO_0_UNION */
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0B_WINO_0_ADDR(base) ((base) + (0x8064UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0C_0_UNION */
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0C_0_ADDR(base)  ((base) + (0x8068UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0C_1_UNION */
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0C_1_ADDR(base)  ((base) + (0x806cUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_CTRL_0_UNION */
#define SOC_NPU_AICORE_CUBE_CTRL_0_ADDR(base)                 ((base) + (0x8080UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ICG_MASK_0_UNION */
#define SOC_NPU_AICORE_CUBE_ICG_MASK_0_ADDR(base)             ((base) + (0x8088UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_0_UNION */
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_0_ADDR(base)  ((base) + (0x8090UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_1_UNION */
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_1_ADDR(base)  ((base) + (0x8094UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_0_UNION */
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_0_ADDR(base)  ((base) + (0x8098UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_1_UNION */
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_1_ADDR(base)  ((base) + (0x809CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_PRE_RST_STALL_CTRL_UNION */
#define SOC_NPU_AICORE_CUBE_PRE_RST_STALL_CTRL_ADDR(base)     ((base) + (0x8100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_PRE_RST_STATUS_UNION */
#define SOC_NPU_AICORE_CUBE_PRE_RST_STATUS_ADDR(base)         ((base) + (0x8104UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ERROR_T0_0_UNION */
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_ADDR(base)             ((base) + (0x8700UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ERROR_T1_0_UNION */
#define SOC_NPU_AICORE_CUBE_ERROR_T1_0_ADDR(base)             ((base) + (0x8710UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ERROR_MASK_0_UNION */
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_ADDR(base)           ((base) + (0x8720UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ERR_INFO_T0_0_UNION */
#define SOC_NPU_AICORE_CUBE_ERR_INFO_T0_0_ADDR(base)          ((base) + (0x8730UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ERR_INFO_T0_1_UNION */
#define SOC_NPU_AICORE_CUBE_ERR_INFO_T0_1_ADDR(base)          ((base) + (0x8734UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ERR_INFO_T1_0_UNION */
#define SOC_NPU_AICORE_CUBE_ERR_INFO_T1_0_ADDR(base)          ((base) + (0x8740UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ERR_INFO_T1_1_UNION */
#define SOC_NPU_AICORE_CUBE_ERR_INFO_T1_1_ADDR(base)          ((base) + (0x8744UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_WARN_T0_0_UNION */
#define SOC_NPU_AICORE_CUBE_WARN_T0_0_ADDR(base)              ((base) + (0x8900UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_WARN_T1_0_UNION */
#define SOC_NPU_AICORE_CUBE_WARN_T1_0_ADDR(base)              ((base) + (0x8910UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_WARN_MASK_0_UNION */
#define SOC_NPU_AICORE_CUBE_WARN_MASK_0_ADDR(base)            ((base) + (0x8920UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_WARN_INFO_T0_0_UNION */
#define SOC_NPU_AICORE_CUBE_WARN_INFO_T0_0_ADDR(base)         ((base) + (0x8930UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_WARN_INFO_T0_1_UNION */
#define SOC_NPU_AICORE_CUBE_WARN_INFO_T0_1_ADDR(base)         ((base) + (0x8934UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_WARN_INFO_T1_0_UNION */
#define SOC_NPU_AICORE_CUBE_WARN_INFO_T1_0_ADDR(base)         ((base) + (0x8940UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_RESERVED_REG_0_UNION */
#define SOC_NPU_AICORE_CUBE_RESERVED_REG_0_ADDR(base)         ((base) + (0x8FE0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_RESERVED_REG_1_UNION */
#define SOC_NPU_AICORE_CUBE_RESERVED_REG_1_ADDR(base)         ((base) + (0x8FE4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_RESERVED_RO_REG_0_UNION */
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG_0_ADDR(base)      ((base) + (0x8FF0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_RESERVED_RO_REG_1_UNION */
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG_1_ADDR(base)      ((base) + (0x8FF4UL))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_START_DMY_CTRL_0_UNION */
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_0_ADDR(base)       ((base) + (0x8000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_START_DMY_CTRL_1_UNION */
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_1_ADDR(base)       ((base) + (0x8004))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_START_DMY_CTRL_2_UNION */
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_2_ADDR(base)       ((base) + (0x8008))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_START_DMY_CTRL_3_UNION */
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_3_ADDR(base)       ((base) + (0x800C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_END_DMY_CTRL_0_UNION */
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_0_ADDR(base)         ((base) + (0x8010))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_END_DMY_CTRL_1_UNION */
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_1_ADDR(base)         ((base) + (0x8014))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_END_DMY_CTRL_2_UNION */
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_2_ADDR(base)         ((base) + (0x8018))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_END_DMY_CTRL_3_UNION */
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_3_ADDR(base)         ((base) + (0x801C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_VDROP_CTRL_0_UNION */
#define SOC_NPU_AICORE_CUBE_VDROP_CTRL_0_ADDR(base)           ((base) + (0x8020))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ACTIVE_CTRL_0_UNION */
#define SOC_NPU_AICORE_CUBE_ACTIVE_CTRL_0_ADDR(base)          ((base) + (0x8030))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_0_UNION */
#define SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_0_ADDR(base)       ((base) + (0x8040))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_1_UNION */
#define SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_1_ADDR(base)       ((base) + (0x8044))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ECC_CTRL_0_UNION */
#define SOC_NPU_AICORE_CUBE_ECC_CTRL_0_ADDR(base)             ((base) + (0x8050))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_UNION */
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_ADDR(base)      ((base) + (0x8054))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0A_0_UNION */
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0A_0_ADDR(base)  ((base) + (0x8058))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0A_WINO_0_UNION */
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0A_WINO_0_ADDR(base) ((base) + (0x805c))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0B_0_UNION */
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0B_0_ADDR(base)  ((base) + (0x8060))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0B_WINO_0_UNION */
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0B_WINO_0_ADDR(base) ((base) + (0x8064))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0C_0_UNION */
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0C_0_ADDR(base)  ((base) + (0x8068))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0C_1_UNION */
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0C_1_ADDR(base)  ((base) + (0x806c))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_CTRL_0_UNION */
#define SOC_NPU_AICORE_CUBE_CTRL_0_ADDR(base)                 ((base) + (0x8080))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ICG_MASK_0_UNION */
#define SOC_NPU_AICORE_CUBE_ICG_MASK_0_ADDR(base)             ((base) + (0x8088))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_0_UNION */
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_0_ADDR(base)  ((base) + (0x8090))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_1_UNION */
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_1_ADDR(base)  ((base) + (0x8094))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_0_UNION */
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_0_ADDR(base)  ((base) + (0x8098))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_1_UNION */
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_1_ADDR(base)  ((base) + (0x809C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_PRE_RST_STALL_CTRL_UNION */
#define SOC_NPU_AICORE_CUBE_PRE_RST_STALL_CTRL_ADDR(base)     ((base) + (0x8100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_PRE_RST_STATUS_UNION */
#define SOC_NPU_AICORE_CUBE_PRE_RST_STATUS_ADDR(base)         ((base) + (0x8104))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ERROR_T0_0_UNION */
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_ADDR(base)             ((base) + (0x8700))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ERROR_T1_0_UNION */
#define SOC_NPU_AICORE_CUBE_ERROR_T1_0_ADDR(base)             ((base) + (0x8710))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ERROR_MASK_0_UNION */
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_ADDR(base)           ((base) + (0x8720))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ERR_INFO_T0_0_UNION */
#define SOC_NPU_AICORE_CUBE_ERR_INFO_T0_0_ADDR(base)          ((base) + (0x8730))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ERR_INFO_T0_1_UNION */
#define SOC_NPU_AICORE_CUBE_ERR_INFO_T0_1_ADDR(base)          ((base) + (0x8734))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ERR_INFO_T1_0_UNION */
#define SOC_NPU_AICORE_CUBE_ERR_INFO_T1_0_ADDR(base)          ((base) + (0x8740))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_ERR_INFO_T1_1_UNION */
#define SOC_NPU_AICORE_CUBE_ERR_INFO_T1_1_ADDR(base)          ((base) + (0x8744))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_WARN_T0_0_UNION */
#define SOC_NPU_AICORE_CUBE_WARN_T0_0_ADDR(base)              ((base) + (0x8900))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_WARN_T1_0_UNION */
#define SOC_NPU_AICORE_CUBE_WARN_T1_0_ADDR(base)              ((base) + (0x8910))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_WARN_MASK_0_UNION */
#define SOC_NPU_AICORE_CUBE_WARN_MASK_0_ADDR(base)            ((base) + (0x8920))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_WARN_INFO_T0_0_UNION */
#define SOC_NPU_AICORE_CUBE_WARN_INFO_T0_0_ADDR(base)         ((base) + (0x8930))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_WARN_INFO_T0_1_UNION */
#define SOC_NPU_AICORE_CUBE_WARN_INFO_T0_1_ADDR(base)         ((base) + (0x8934))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_WARN_INFO_T1_0_UNION */
#define SOC_NPU_AICORE_CUBE_WARN_INFO_T1_0_ADDR(base)         ((base) + (0x8940))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_RESERVED_REG_0_UNION */
#define SOC_NPU_AICORE_CUBE_RESERVED_REG_0_ADDR(base)         ((base) + (0x8FE0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_RESERVED_REG_1_UNION */
#define SOC_NPU_AICORE_CUBE_RESERVED_REG_1_ADDR(base)         ((base) + (0x8FE4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_RESERVED_RO_REG_0_UNION */
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG_0_ADDR(base)      ((base) + (0x8FF0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_CUBE_RESERVED_RO_REG_1_UNION */
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG_1_ADDR(base)      ((base) + (0x8FF4))


#endif


/****************************************************************************
                     (9/11) biu_mini
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷0
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL0_0_UNION */
#define SOC_NPU_AICORE_BIU_CTRL0_0_ADDR(base)                 ((base) + (0x9500UL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷0
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL0_1_UNION */
#define SOC_NPU_AICORE_BIU_CTRL0_1_ADDR(base)                 ((base) + (0x9504UL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷1
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL1_0_UNION */
#define SOC_NPU_AICORE_BIU_CTRL1_0_ADDR(base)                 ((base) + (0x9508UL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷1
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL1_1_UNION */
#define SOC_NPU_AICORE_BIU_CTRL1_1_ADDR(base)                 ((base) + (0x950cUL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷2
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL2_0_UNION */
#define SOC_NPU_AICORE_BIU_CTRL2_0_ADDR(base)                 ((base) + (0x9510UL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷2
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL2_1_UNION */
#define SOC_NPU_AICORE_BIU_CTRL2_1_ADDR(base)                 ((base) + (0x9514UL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷6
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL6_0_UNION */
#define SOC_NPU_AICORE_BIU_CTRL6_0_ADDR(base)                 ((base) + (0x9570UL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷6
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL6_1_UNION */
#define SOC_NPU_AICORE_BIU_CTRL6_1_ADDR(base)                 ((base) + (0x9574UL))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷8
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS8_0_UNION */
#define SOC_NPU_AICORE_BIU_STATUS8_0_ADDR(base)               ((base) + (0x9578UL))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷8
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS8_1_UNION */
#define SOC_NPU_AICORE_BIU_STATUS8_1_ADDR(base)               ((base) + (0x957cUL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷7
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL7_UNION */
#define SOC_NPU_AICORE_BIU_CTRL7_ADDR(base)                   ((base) + (0x9580UL))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷9
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS9_0_UNION */
#define SOC_NPU_AICORE_BIU_STATUS9_0_ADDR(base)               ((base) + (0x9590UL))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷9
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS9_1_UNION */
#define SOC_NPU_AICORE_BIU_STATUS9_1_ADDR(base)               ((base) + (0x9594UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_TH_DIRECT_UNION */
#define SOC_NPU_AICORE_BIU_TH_DIRECT_ADDR(base)               ((base) + (0x9598UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_ERROR_T0_0_UNION */
#define SOC_NPU_AICORE_BIU_ERROR_T0_0_ADDR(base)              ((base) + (0x9700UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_ERROR_MASK_0_UNION */
#define SOC_NPU_AICORE_BIU_ERROR_MASK_0_ADDR(base)            ((base) + (0x9710UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_ERR_INFO_T0_0_UNION */
#define SOC_NPU_AICORE_BIU_ERR_INFO_T0_0_ADDR(base)           ((base) + (0x9720UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_ERR_INFO_T1_0_UNION */
#define SOC_NPU_AICORE_BIU_ERR_INFO_T1_0_ADDR(base)           ((base) + (0x9730UL))


#else


/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷0
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL0_0_UNION */
#define SOC_NPU_AICORE_BIU_CTRL0_0_ADDR(base)                 ((base) + (0x9500))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷0
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL0_1_UNION */
#define SOC_NPU_AICORE_BIU_CTRL0_1_ADDR(base)                 ((base) + (0x9504))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷1
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL1_0_UNION */
#define SOC_NPU_AICORE_BIU_CTRL1_0_ADDR(base)                 ((base) + (0x9508))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷1
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL1_1_UNION */
#define SOC_NPU_AICORE_BIU_CTRL1_1_ADDR(base)                 ((base) + (0x950c))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷2
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL2_0_UNION */
#define SOC_NPU_AICORE_BIU_CTRL2_0_ADDR(base)                 ((base) + (0x9510))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷2
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL2_1_UNION */
#define SOC_NPU_AICORE_BIU_CTRL2_1_ADDR(base)                 ((base) + (0x9514))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷6
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL6_0_UNION */
#define SOC_NPU_AICORE_BIU_CTRL6_0_ADDR(base)                 ((base) + (0x9570))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷6
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL6_1_UNION */
#define SOC_NPU_AICORE_BIU_CTRL6_1_ADDR(base)                 ((base) + (0x9574))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷8
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS8_0_UNION */
#define SOC_NPU_AICORE_BIU_STATUS8_0_ADDR(base)               ((base) + (0x9578))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷8
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS8_1_UNION */
#define SOC_NPU_AICORE_BIU_STATUS8_1_ADDR(base)               ((base) + (0x957c))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷7
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL7_UNION */
#define SOC_NPU_AICORE_BIU_CTRL7_ADDR(base)                   ((base) + (0x9580))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷9
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS9_0_UNION */
#define SOC_NPU_AICORE_BIU_STATUS9_0_ADDR(base)               ((base) + (0x9590))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷9
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS9_1_UNION */
#define SOC_NPU_AICORE_BIU_STATUS9_1_ADDR(base)               ((base) + (0x9594))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_TH_DIRECT_UNION */
#define SOC_NPU_AICORE_BIU_TH_DIRECT_ADDR(base)               ((base) + (0x9598))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_ERROR_T0_0_UNION */
#define SOC_NPU_AICORE_BIU_ERROR_T0_0_ADDR(base)              ((base) + (0x9700))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_ERROR_MASK_0_UNION */
#define SOC_NPU_AICORE_BIU_ERROR_MASK_0_ADDR(base)            ((base) + (0x9710))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_ERR_INFO_T0_0_UNION */
#define SOC_NPU_AICORE_BIU_ERR_INFO_T0_0_ADDR(base)           ((base) + (0x9720))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_ERR_INFO_T1_0_UNION */
#define SOC_NPU_AICORE_BIU_ERR_INFO_T1_0_ADDR(base)           ((base) + (0x9730))


#endif


/****************************************************************************
                     (10/11) biu_lite
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷3
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL3_0_UNION */
#define SOC_NPU_AICORE_BIU_CTRL3_0_ADDR(base)                 ((base) + (0x9000UL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷3
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL3_1_UNION */
#define SOC_NPU_AICORE_BIU_CTRL3_1_ADDR(base)                 ((base) + (0x9004UL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷4
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL4_0_UNION */
#define SOC_NPU_AICORE_BIU_CTRL4_0_ADDR(base)                 ((base) + (0x9008UL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷4
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL4_1_UNION */
#define SOC_NPU_AICORE_BIU_CTRL4_1_ADDR(base)                 ((base) + (0x900CUL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷5
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL5_0_UNION */
#define SOC_NPU_AICORE_BIU_CTRL5_0_ADDR(base)                 ((base) + (0x9010UL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷5
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL5_1_UNION */
#define SOC_NPU_AICORE_BIU_CTRL5_1_ADDR(base)                 ((base) + (0x9014UL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷8
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL8_0_UNION */
#define SOC_NPU_AICORE_BIU_CTRL8_0_ADDR(base)                 ((base) + (0x9018UL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷8
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL8_1_UNION */
#define SOC_NPU_AICORE_BIU_CTRL8_1_ADDR(base)                 ((base) + (0x901CUL))

/* Register description: THE CONFIG_FOR BIU
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_SMMU_CFG_UNION */
#define SOC_NPU_AICORE_BIU_SMMU_CFG_ADDR(base)                ((base) + (0x9020UL))

/* Register description: THE STREAMID_FOR BIU
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_SMMU_STREAMID_UNION */
#define SOC_NPU_AICORE_BIU_SMMU_STREAMID_ADDR(base)           ((base) + (0x9024UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_AXI_CLAMP_CTRL_UNION */
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_CTRL_ADDR(base)          ((base) + (0x9028UL))

/* Register description: ALL
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_AIC_ERROR_MASK_0_UNION */
#define SOC_NPU_AICORE_BIU_AIC_ERROR_MASK_0_ADDR(base)        ((base) + (0x902CUL))

/* Register description: BIU
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_ERR_INFO_0_UNION */
#define SOC_NPU_AICORE_BIU_ERR_INFO_0_ADDR(base)              ((base) + (0x9030UL))

/* Register description: BIU
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_ERR_INFO_1_UNION */
#define SOC_NPU_AICORE_BIU_ERR_INFO_1_ADDR(base)              ((base) + (0x9034UL))

/* Register description: L2 PHY_ADDR_BASE
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_0_UNION */
#define SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_0_ADDR(base)   ((base) + (0x9140UL))

/* Register description: L2 PHY_ADDR_BASE
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_1_UNION */
#define SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_1_ADDR(base)   ((base) + (0x9144UL))

/* Register description: L2_PAGE_SIZE
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_L2_PAGE_SIZE_UNION */
#define SOC_NPU_AICORE_BIU_L2_PAGE_SIZE_ADDR(base)            ((base) + (0x9148UL))

/* Register description: L2 SIZE
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_L2_SIZE_0_UNION */
#define SOC_NPU_AICORE_BIU_L2_SIZE_0_ADDR(base)               ((base) + (0x914CUL))

/* Register description: L2 SIZE
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_L2_SIZE_1_UNION */
#define SOC_NPU_AICORE_BIU_L2_SIZE_1_ADDR(base)               ((base) + (0x9150UL))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷0
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS0_0_UNION */
#define SOC_NPU_AICORE_BIU_STATUS0_0_ADDR(base)               ((base) + (0x9200UL))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷0
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS0_1_UNION */
#define SOC_NPU_AICORE_BIU_STATUS0_1_ADDR(base)               ((base) + (0x9204UL))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷1
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS1_0_UNION */
#define SOC_NPU_AICORE_BIU_STATUS1_0_ADDR(base)               ((base) + (0x9208UL))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷1
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS1_1_UNION */
#define SOC_NPU_AICORE_BIU_STATUS1_1_ADDR(base)               ((base) + (0x920CUL))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷2
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS2_0_UNION */
#define SOC_NPU_AICORE_BIU_STATUS2_0_ADDR(base)               ((base) + (0x9210UL))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷2
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS2_1_UNION */
#define SOC_NPU_AICORE_BIU_STATUS2_1_ADDR(base)               ((base) + (0x9214UL))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷3
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS3_0_UNION */
#define SOC_NPU_AICORE_BIU_STATUS3_0_ADDR(base)               ((base) + (0x9218UL))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷3
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS3_1_UNION */
#define SOC_NPU_AICORE_BIU_STATUS3_1_ADDR(base)               ((base) + (0x921CUL))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷4
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS4_0_UNION */
#define SOC_NPU_AICORE_BIU_STATUS4_0_ADDR(base)               ((base) + (0x9220UL))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷4
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS4_1_UNION */
#define SOC_NPU_AICORE_BIU_STATUS4_1_ADDR(base)               ((base) + (0x9224UL))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷5
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS5_0_UNION */
#define SOC_NPU_AICORE_BIU_STATUS5_0_ADDR(base)               ((base) + (0x9228UL))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷5
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS5_1_UNION */
#define SOC_NPU_AICORE_BIU_STATUS5_1_ADDR(base)               ((base) + (0x922CUL))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷6
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU8_STATUS6_0_UNION */
#define SOC_NPU_AICORE_BIU8_STATUS6_0_ADDR(base)              ((base) + (0x9230UL))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷6
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU8_STATUS6_1_UNION */
#define SOC_NPU_AICORE_BIU8_STATUS6_1_ADDR(base)              ((base) + (0x9234UL))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷7
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU8_STATUS7_0_UNION */
#define SOC_NPU_AICORE_BIU8_STATUS7_0_ADDR(base)              ((base) + (0x9238UL))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷7
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU8_STATUS7_1_UNION */
#define SOC_NPU_AICORE_BIU8_STATUS7_1_ADDR(base)              ((base) + (0x923CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_0_UNION */
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_0_ADDR(base)       ((base) + (0x9240UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_1_UNION */
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_1_ADDR(base)       ((base) + (0x9244UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_AXI_CLAMP_STATE_2_UNION */
#define SOC_NPU_AICORE_AXI_CLAMP_STATE_2_ADDR(base)           ((base) + (0x9248UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_3_UNION */
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_3_ADDR(base)       ((base) + (0x924CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_merge_reg0_UNION */
#define SOC_NPU_AICORE_merge_reg0_ADDR(base)                  ((base) + (0x9250UL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷3»Ø¶Á
   Bit domain definition UNION:  SOC_NPU_AICORE_merge_reg1_UNION */
#define SOC_NPU_AICORE_merge_reg1_ADDR(base)                  ((base) + (0x9254UL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷3»Ø¶Á
   Bit domain definition UNION:  SOC_NPU_AICORE_merge_reg2_UNION */
#define SOC_NPU_AICORE_merge_reg2_ADDR(base)                  ((base) + (0x9258UL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷4»Ø¶Á
   Bit domain definition UNION:  SOC_NPU_AICORE_merge_reg3_UNION */
#define SOC_NPU_AICORE_merge_reg3_ADDR(base)                  ((base) + (0x925CUL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷4»Ø¶Á
   Bit domain definition UNION:  SOC_NPU_AICORE_merge_reg4_UNION */
#define SOC_NPU_AICORE_merge_reg4_ADDR(base)                  ((base) + (0x9260UL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷5»Ø¶Á
   Bit domain definition UNION:  SOC_NPU_AICORE_merge_reg5_UNION */
#define SOC_NPU_AICORE_merge_reg5_ADDR(base)                  ((base) + (0x9264UL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷5»Ø¶Á
   Bit domain definition UNION:  SOC_NPU_AICORE_merge_reg6_UNION */
#define SOC_NPU_AICORE_merge_reg6_ADDR(base)                  ((base) + (0x9268UL))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷8»Ø¶Á
   Bit domain definition UNION:  SOC_NPU_AICORE_merge_reg7_UNION */
#define SOC_NPU_AICORE_merge_reg7_ADDR(base)                  ((base) + (0x926CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_merge_reg8_UNION */
#define SOC_NPU_AICORE_merge_reg8_ADDR(base)                  ((base) + (0x9270UL))


#else


/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷3
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL3_0_UNION */
#define SOC_NPU_AICORE_BIU_CTRL3_0_ADDR(base)                 ((base) + (0x9000))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷3
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL3_1_UNION */
#define SOC_NPU_AICORE_BIU_CTRL3_1_ADDR(base)                 ((base) + (0x9004))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷4
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL4_0_UNION */
#define SOC_NPU_AICORE_BIU_CTRL4_0_ADDR(base)                 ((base) + (0x9008))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷4
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL4_1_UNION */
#define SOC_NPU_AICORE_BIU_CTRL4_1_ADDR(base)                 ((base) + (0x900C))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷5
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL5_0_UNION */
#define SOC_NPU_AICORE_BIU_CTRL5_0_ADDR(base)                 ((base) + (0x9010))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷5
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL5_1_UNION */
#define SOC_NPU_AICORE_BIU_CTRL5_1_ADDR(base)                 ((base) + (0x9014))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷8
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL8_0_UNION */
#define SOC_NPU_AICORE_BIU_CTRL8_0_ADDR(base)                 ((base) + (0x9018))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷8
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_CTRL8_1_UNION */
#define SOC_NPU_AICORE_BIU_CTRL8_1_ADDR(base)                 ((base) + (0x901C))

/* Register description: THE CONFIG_FOR BIU
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_SMMU_CFG_UNION */
#define SOC_NPU_AICORE_BIU_SMMU_CFG_ADDR(base)                ((base) + (0x9020))

/* Register description: THE STREAMID_FOR BIU
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_SMMU_STREAMID_UNION */
#define SOC_NPU_AICORE_BIU_SMMU_STREAMID_ADDR(base)           ((base) + (0x9024))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_AXI_CLAMP_CTRL_UNION */
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_CTRL_ADDR(base)          ((base) + (0x9028))

/* Register description: ALL
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_AIC_ERROR_MASK_0_UNION */
#define SOC_NPU_AICORE_BIU_AIC_ERROR_MASK_0_ADDR(base)        ((base) + (0x902C))

/* Register description: BIU
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_ERR_INFO_0_UNION */
#define SOC_NPU_AICORE_BIU_ERR_INFO_0_ADDR(base)              ((base) + (0x9030))

/* Register description: BIU
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_ERR_INFO_1_UNION */
#define SOC_NPU_AICORE_BIU_ERR_INFO_1_ADDR(base)              ((base) + (0x9034))

/* Register description: L2 PHY_ADDR_BASE
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_0_UNION */
#define SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_0_ADDR(base)   ((base) + (0x9140))

/* Register description: L2 PHY_ADDR_BASE
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_1_UNION */
#define SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_1_ADDR(base)   ((base) + (0x9144))

/* Register description: L2_PAGE_SIZE
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_L2_PAGE_SIZE_UNION */
#define SOC_NPU_AICORE_BIU_L2_PAGE_SIZE_ADDR(base)            ((base) + (0x9148))

/* Register description: L2 SIZE
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_L2_SIZE_0_UNION */
#define SOC_NPU_AICORE_BIU_L2_SIZE_0_ADDR(base)               ((base) + (0x914C))

/* Register description: L2 SIZE
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_L2_SIZE_1_UNION */
#define SOC_NPU_AICORE_BIU_L2_SIZE_1_ADDR(base)               ((base) + (0x9150))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷0
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS0_0_UNION */
#define SOC_NPU_AICORE_BIU_STATUS0_0_ADDR(base)               ((base) + (0x9200))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷0
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS0_1_UNION */
#define SOC_NPU_AICORE_BIU_STATUS0_1_ADDR(base)               ((base) + (0x9204))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷1
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS1_0_UNION */
#define SOC_NPU_AICORE_BIU_STATUS1_0_ADDR(base)               ((base) + (0x9208))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷1
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS1_1_UNION */
#define SOC_NPU_AICORE_BIU_STATUS1_1_ADDR(base)               ((base) + (0x920C))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷2
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS2_0_UNION */
#define SOC_NPU_AICORE_BIU_STATUS2_0_ADDR(base)               ((base) + (0x9210))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷2
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS2_1_UNION */
#define SOC_NPU_AICORE_BIU_STATUS2_1_ADDR(base)               ((base) + (0x9214))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷3
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS3_0_UNION */
#define SOC_NPU_AICORE_BIU_STATUS3_0_ADDR(base)               ((base) + (0x9218))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷3
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS3_1_UNION */
#define SOC_NPU_AICORE_BIU_STATUS3_1_ADDR(base)               ((base) + (0x921C))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷4
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS4_0_UNION */
#define SOC_NPU_AICORE_BIU_STATUS4_0_ADDR(base)               ((base) + (0x9220))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷4
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS4_1_UNION */
#define SOC_NPU_AICORE_BIU_STATUS4_1_ADDR(base)               ((base) + (0x9224))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷5
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS5_0_UNION */
#define SOC_NPU_AICORE_BIU_STATUS5_0_ADDR(base)               ((base) + (0x9228))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷5
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_STATUS5_1_UNION */
#define SOC_NPU_AICORE_BIU_STATUS5_1_ADDR(base)               ((base) + (0x922C))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷6
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU8_STATUS6_0_UNION */
#define SOC_NPU_AICORE_BIU8_STATUS6_0_ADDR(base)              ((base) + (0x9230))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷6
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU8_STATUS6_1_UNION */
#define SOC_NPU_AICORE_BIU8_STATUS6_1_ADDR(base)              ((base) + (0x9234))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷7
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU8_STATUS7_0_UNION */
#define SOC_NPU_AICORE_BIU8_STATUS7_0_ADDR(base)              ((base) + (0x9238))

/* Register description: BIU×´Ì¬¼Ä´æÆ÷7
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU8_STATUS7_1_UNION */
#define SOC_NPU_AICORE_BIU8_STATUS7_1_ADDR(base)              ((base) + (0x923C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_0_UNION */
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_0_ADDR(base)       ((base) + (0x9240))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_1_UNION */
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_1_ADDR(base)       ((base) + (0x9244))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_AXI_CLAMP_STATE_2_UNION */
#define SOC_NPU_AICORE_AXI_CLAMP_STATE_2_ADDR(base)           ((base) + (0x9248))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_3_UNION */
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_3_ADDR(base)       ((base) + (0x924C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_merge_reg0_UNION */
#define SOC_NPU_AICORE_merge_reg0_ADDR(base)                  ((base) + (0x9250))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷3»Ø¶Á
   Bit domain definition UNION:  SOC_NPU_AICORE_merge_reg1_UNION */
#define SOC_NPU_AICORE_merge_reg1_ADDR(base)                  ((base) + (0x9254))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷3»Ø¶Á
   Bit domain definition UNION:  SOC_NPU_AICORE_merge_reg2_UNION */
#define SOC_NPU_AICORE_merge_reg2_ADDR(base)                  ((base) + (0x9258))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷4»Ø¶Á
   Bit domain definition UNION:  SOC_NPU_AICORE_merge_reg3_UNION */
#define SOC_NPU_AICORE_merge_reg3_ADDR(base)                  ((base) + (0x925C))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷4»Ø¶Á
   Bit domain definition UNION:  SOC_NPU_AICORE_merge_reg4_UNION */
#define SOC_NPU_AICORE_merge_reg4_ADDR(base)                  ((base) + (0x9260))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷5»Ø¶Á
   Bit domain definition UNION:  SOC_NPU_AICORE_merge_reg5_UNION */
#define SOC_NPU_AICORE_merge_reg5_ADDR(base)                  ((base) + (0x9264))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷5»Ø¶Á
   Bit domain definition UNION:  SOC_NPU_AICORE_merge_reg6_UNION */
#define SOC_NPU_AICORE_merge_reg6_ADDR(base)                  ((base) + (0x9268))

/* Register description: BIU¿ØÖÆ¼Ä´æÆ÷8»Ø¶Á
   Bit domain definition UNION:  SOC_NPU_AICORE_merge_reg7_UNION */
#define SOC_NPU_AICORE_merge_reg7_ADDR(base)                  ((base) + (0x926C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_merge_reg8_UNION */
#define SOC_NPU_AICORE_merge_reg8_ADDR(base)                  ((base) + (0x9270))


#endif


/****************************************************************************
                     (11/11) L1
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_CLK_GATE_MASK_0_UNION */
#define SOC_NPU_AICORE_L1_CLK_GATE_MASK_0_ADDR(base)          ((base) + (0xA000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ECC_CTRL_0_UNION */
#define SOC_NPU_AICORE_L1_ECC_CTRL_0_ADDR(base)               ((base) + (0xA020UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ECC_INJECT_CTRL_0_UNION */
#define SOC_NPU_AICORE_L1_ECC_INJECT_CTRL_0_ADDR(base)        ((base) + (0xA024UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ERROR_T0_0_UNION */
#define SOC_NPU_AICORE_L1_ERROR_T0_0_ADDR(base)               ((base) + (0xA700UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ERROR_T0_1_UNION */
#define SOC_NPU_AICORE_L1_ERROR_T0_1_ADDR(base)               ((base) + (0xA704UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ERROR_T1_0_UNION */
#define SOC_NPU_AICORE_L1_ERROR_T1_0_ADDR(base)               ((base) + (0xA708UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ERROR_T1_1_UNION */
#define SOC_NPU_AICORE_L1_ERROR_T1_1_ADDR(base)               ((base) + (0xA70CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ERROR_MASK_0_UNION */
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_ADDR(base)             ((base) + (0xA710UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ERROR_MASK_1_UNION */
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_ADDR(base)             ((base) + (0xA714UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ERR_INFO_T0_0_UNION */
#define SOC_NPU_AICORE_L1_ERR_INFO_T0_0_ADDR(base)            ((base) + (0xA718UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ERR_INFO_T0_1_UNION */
#define SOC_NPU_AICORE_L1_ERR_INFO_T0_1_ADDR(base)            ((base) + (0xA71CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ERR_INFO_T1_0_UNION */
#define SOC_NPU_AICORE_L1_ERR_INFO_T1_0_ADDR(base)            ((base) + (0xA720UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ERR_INFO_T1_1_UNION */
#define SOC_NPU_AICORE_L1_ERR_INFO_T1_1_ADDR(base)            ((base) + (0xA724UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_WARN_T0_0_UNION */
#define SOC_NPU_AICORE_L1_WARN_T0_0_ADDR(base)                ((base) + (0xA900UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_WARN_T1_0_UNION */
#define SOC_NPU_AICORE_L1_WARN_T1_0_ADDR(base)                ((base) + (0xA904UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_WARN_MASK_0_UNION */
#define SOC_NPU_AICORE_L1_WARN_MASK_0_ADDR(base)              ((base) + (0xA908UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_1BIT_ECC_ERR_ADDR_0_UNION */
#define SOC_NPU_AICORE_L1_1BIT_ECC_ERR_ADDR_0_ADDR(base)      ((base) + (0xA910UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_FIXP_CTRL_UNION */
#define SOC_NPU_AICORE_L1_FIXP_CTRL_ADDR(base)                ((base) + (0xAA00UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_RESERVED_RO_REG0_UNION */
#define SOC_NPU_AICORE_L1_RESERVED_RO_REG0_ADDR(base)         ((base) + (0xAA04UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_RESERVED_RO_REG1_UNION */
#define SOC_NPU_AICORE_L1_RESERVED_RO_REG1_ADDR(base)         ((base) + (0xAA08UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_RESERVED_RW_REG0_UNION */
#define SOC_NPU_AICORE_L1_RESERVED_RW_REG0_ADDR(base)         ((base) + (0xAA0CUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_RESERVED_RW_REG1_UNION */
#define SOC_NPU_AICORE_L1_RESERVED_RW_REG1_ADDR(base)         ((base) + (0xAA10UL))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_CLK_GATE_MASK_0_UNION */
#define SOC_NPU_AICORE_L1_CLK_GATE_MASK_0_ADDR(base)          ((base) + (0xA000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ECC_CTRL_0_UNION */
#define SOC_NPU_AICORE_L1_ECC_CTRL_0_ADDR(base)               ((base) + (0xA020))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ECC_INJECT_CTRL_0_UNION */
#define SOC_NPU_AICORE_L1_ECC_INJECT_CTRL_0_ADDR(base)        ((base) + (0xA024))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ERROR_T0_0_UNION */
#define SOC_NPU_AICORE_L1_ERROR_T0_0_ADDR(base)               ((base) + (0xA700))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ERROR_T0_1_UNION */
#define SOC_NPU_AICORE_L1_ERROR_T0_1_ADDR(base)               ((base) + (0xA704))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ERROR_T1_0_UNION */
#define SOC_NPU_AICORE_L1_ERROR_T1_0_ADDR(base)               ((base) + (0xA708))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ERROR_T1_1_UNION */
#define SOC_NPU_AICORE_L1_ERROR_T1_1_ADDR(base)               ((base) + (0xA70C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ERROR_MASK_0_UNION */
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_ADDR(base)             ((base) + (0xA710))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ERROR_MASK_1_UNION */
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_ADDR(base)             ((base) + (0xA714))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ERR_INFO_T0_0_UNION */
#define SOC_NPU_AICORE_L1_ERR_INFO_T0_0_ADDR(base)            ((base) + (0xA718))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ERR_INFO_T0_1_UNION */
#define SOC_NPU_AICORE_L1_ERR_INFO_T0_1_ADDR(base)            ((base) + (0xA71C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ERR_INFO_T1_0_UNION */
#define SOC_NPU_AICORE_L1_ERR_INFO_T1_0_ADDR(base)            ((base) + (0xA720))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_ERR_INFO_T1_1_UNION */
#define SOC_NPU_AICORE_L1_ERR_INFO_T1_1_ADDR(base)            ((base) + (0xA724))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_WARN_T0_0_UNION */
#define SOC_NPU_AICORE_L1_WARN_T0_0_ADDR(base)                ((base) + (0xA900))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_WARN_T1_0_UNION */
#define SOC_NPU_AICORE_L1_WARN_T1_0_ADDR(base)                ((base) + (0xA904))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_WARN_MASK_0_UNION */
#define SOC_NPU_AICORE_L1_WARN_MASK_0_ADDR(base)              ((base) + (0xA908))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_1BIT_ECC_ERR_ADDR_0_UNION */
#define SOC_NPU_AICORE_L1_1BIT_ECC_ERR_ADDR_0_ADDR(base)      ((base) + (0xA910))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_FIXP_CTRL_UNION */
#define SOC_NPU_AICORE_L1_FIXP_CTRL_ADDR(base)                ((base) + (0xAA00))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_RESERVED_RO_REG0_UNION */
#define SOC_NPU_AICORE_L1_RESERVED_RO_REG0_ADDR(base)         ((base) + (0xAA04))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_RESERVED_RO_REG1_UNION */
#define SOC_NPU_AICORE_L1_RESERVED_RO_REG1_ADDR(base)         ((base) + (0xAA08))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_RESERVED_RW_REG0_UNION */
#define SOC_NPU_AICORE_L1_RESERVED_RW_REG0_ADDR(base)         ((base) + (0xAA0C))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_AICORE_L1_RESERVED_RW_REG1_UNION */
#define SOC_NPU_AICORE_L1_RESERVED_RW_REG1_ADDR(base)         ((base) + (0xAA10))


#endif




/*****************************************************************************
  3 enums
*****************************************************************************/



/*****************************************************************************
  4 message head
*****************************************************************************/



/*****************************************************************************
  5 message
*****************************************************************************/



/*****************************************************************************
  6 struct
*****************************************************************************/



/*****************************************************************************
  7 union
*****************************************************************************/

/****************************************************************************
                     (1/11) kick_start_regs
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_KIS_START_PC_L_UNION
 struct description   : SU_KIS_START_PC_L Register structure definition
                        Address Offset:0x0080 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved          : 2;  /* bit[0-1] : ±£Áô */
        unsigned int  kis_su_start_pc_l : 30; /* bit[2-31]: 48-bit virtual address, here is just the low part [31:2]
                                                            only [47:2] is valid latched to the PC at IFU if RUN_STALL is set to 2(bit 1 == 1 implies reload PC, bit 0 == 0 implies stall); for context switch, it is used for restore-buffer address[47:2], the restore-buffer address shall be 128B align, or axi will report bus error */
    } reg;
} SOC_NPU_AICORE_SU_KIS_START_PC_L_UNION;
#endif
#define SOC_NPU_AICORE_SU_KIS_START_PC_L_kis_su_start_pc_l_START  (2)
#define SOC_NPU_AICORE_SU_KIS_START_PC_L_kis_su_start_pc_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_KIS_START_PC_H_UNION
 struct description   : SU_KIS_START_PC_H Register structure definition
                        Address Offset:0x0084 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_su_start_pc_h : 16; /* bit[0-15] : 48-bit virtual address,here is just the high part [47:32]
                                                             only [47:2] is valid latched to the PC at IFU if RUN_STALL is set to 2(bit 1 == 1 implies reload PC, bit 0 == 0 implies stall);for context switch, it is used for restore-buffer address[47:2], the restore-buffer address shall be 128B align, or axi will report bus error */
        unsigned int  reserved          : 8;  /* bit[16-23]: ±£Áô */
        unsigned int  kis_l2_in_main    : 8;  /* bit[24-31]: l2_in_main 8 bit register that would help tell programmer that whether the low priority l2 pages of the corresponding buffer that the bit represents had been swapped out to main memory or not */
    } reg;
} SOC_NPU_AICORE_SU_KIS_START_PC_H_UNION;
#endif
#define SOC_NPU_AICORE_SU_KIS_START_PC_H_kis_su_start_pc_h_START  (0)
#define SOC_NPU_AICORE_SU_KIS_START_PC_H_kis_su_start_pc_h_END    (15)
#define SOC_NPU_AICORE_SU_KIS_START_PC_H_kis_l2_in_main_START     (24)
#define SOC_NPU_AICORE_SU_KIS_START_PC_H_kis_l2_in_main_END       (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_KIS_PARAM_BASE_L_UNION
 struct description   : SU_KIS_PARAM_BASE_L Register structure definition
                        Address Offset:0x0088 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_param_base_addr_l : 32; /* bit[0-31]: low part of virtual address for the parameter in main memory, compiler would generate code to do an DMA copy to UB */
    } reg;
} SOC_NPU_AICORE_SU_KIS_PARAM_BASE_L_UNION;
#endif
#define SOC_NPU_AICORE_SU_KIS_PARAM_BASE_L_kis_param_base_addr_l_START  (0)
#define SOC_NPU_AICORE_SU_KIS_PARAM_BASE_L_kis_param_base_addr_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_KIS_PARAM_BASE_H_UNION
 struct description   : SU_KIS_PARAM_BASE_H Register structure definition
                        Address Offset:0x008C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_param_base_addr_h : 32; /* bit[0-31]: high part of virtual address for the parameter in main memory, compiler would generate code to do an DMA copy to UB */
    } reg;
} SOC_NPU_AICORE_SU_KIS_PARAM_BASE_H_UNION;
#endif
#define SOC_NPU_AICORE_SU_KIS_PARAM_BASE_H_kis_param_base_addr_h_START  (0)
#define SOC_NPU_AICORE_SU_KIS_PARAM_BASE_H_kis_param_base_addr_h_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_KIS_BLOCK_ID_DIM_UNION
 struct description   : SU_KIS_BLOCK_ID_DIM Register structure definition
                        Address Offset:0x0090 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_block_id  : 16; /* bit[0-15] : block_id register that helps programmer to know which logical block should be working on */
        unsigned int  kis_block_dim : 16; /* bit[16-31]: when task done, PMU whether shall push PMU information into FIFO, FFTS will read PMU information, this bit just for the core which has 'OST kick start' feature */
    } reg;
} SOC_NPU_AICORE_SU_KIS_BLOCK_ID_DIM_UNION;
#endif
#define SOC_NPU_AICORE_SU_KIS_BLOCK_ID_DIM_kis_block_id_START   (0)
#define SOC_NPU_AICORE_SU_KIS_BLOCK_ID_DIM_kis_block_id_END     (15)
#define SOC_NPU_AICORE_SU_KIS_BLOCK_ID_DIM_kis_block_dim_START  (16)
#define SOC_NPU_AICORE_SU_KIS_BLOCK_ID_DIM_kis_block_dim_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_KIS_THREAD_ID_DIM_UNION
 struct description   : SU_KIS_THREAD_ID_DIM Register structure definition
                        Address Offset:0x0094 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_thread_id  : 16; /* bit[0-15] : task µÄ thread_id */
        unsigned int  kis_thread_dim : 16; /* bit[16-31]: task µÄ thread_dim  */
    } reg;
} SOC_NPU_AICORE_SU_KIS_THREAD_ID_DIM_UNION;
#endif
#define SOC_NPU_AICORE_SU_KIS_THREAD_ID_DIM_kis_thread_id_START   (0)
#define SOC_NPU_AICORE_SU_KIS_THREAD_ID_DIM_kis_thread_id_END     (15)
#define SOC_NPU_AICORE_SU_KIS_THREAD_ID_DIM_kis_thread_dim_START  (16)
#define SOC_NPU_AICORE_SU_KIS_THREAD_ID_DIM_kis_thread_dim_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_KIS_SUBBLOCK_ID_UNION
 struct description   : SU_KIS_SUBBLOCK_ID Register structure definition
                        Address Offset:0x0098 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_sub_block_id  : 16; /* bit[0-15] : sub_blockµÄthread_dim */
        unsigned int  kis_sub_block_dim : 16; /* bit[16-31]: sub_blockµÄthread_id */
    } reg;
} SOC_NPU_AICORE_SU_KIS_SUBBLOCK_ID_UNION;
#endif
#define SOC_NPU_AICORE_SU_KIS_SUBBLOCK_ID_kis_sub_block_id_START   (0)
#define SOC_NPU_AICORE_SU_KIS_SUBBLOCK_ID_kis_sub_block_id_END     (15)
#define SOC_NPU_AICORE_SU_KIS_SUBBLOCK_ID_kis_sub_block_dim_START  (16)
#define SOC_NPU_AICORE_SU_KIS_SUBBLOCK_ID_kis_sub_block_dim_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_KIS_DATA_SIZE_UNION
 struct description   : SU_KIS_DATA_SIZE Register structure definition
                        Address Offset:0x009C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_data_size : 32; /* bit[0-31]: data_size[31:0] is the length of the data segment to be copied to UB. Used by compiler¡¯s stub code */
    } reg;
} SOC_NPU_AICORE_SU_KIS_DATA_SIZE_UNION;
#endif
#define SOC_NPU_AICORE_SU_KIS_DATA_SIZE_kis_data_size_START  (0)
#define SOC_NPU_AICORE_SU_KIS_DATA_SIZE_kis_data_size_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_KIS_STACK_PHY_BASE_L_UNION
 struct description   : SU_KIS_STACK_PHY_BASE_L Register structure definition
                        Address Offset:0x00A0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_stack_phy_base_l : 32; /* bit[0-31]: low part of STACK base */
    } reg;
} SOC_NPU_AICORE_SU_KIS_STACK_PHY_BASE_L_UNION;
#endif
#define SOC_NPU_AICORE_SU_KIS_STACK_PHY_BASE_L_kis_stack_phy_base_l_START  (0)
#define SOC_NPU_AICORE_SU_KIS_STACK_PHY_BASE_L_kis_stack_phy_base_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_KIS_STACK_PHY_BASE_H_UNION
 struct description   : SU_KIS_STACK_PHY_BASE_H Register structure definition
                        Address Offset:0x00A4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_stack_phy_base_h : 17; /* bit[0-16] : high part of STACK base */
        unsigned int  reserved             : 15; /* bit[17-31]: high part of STACK base */
    } reg;
} SOC_NPU_AICORE_SU_KIS_STACK_PHY_BASE_H_UNION;
#endif
#define SOC_NPU_AICORE_SU_KIS_STACK_PHY_BASE_H_kis_stack_phy_base_h_START  (0)
#define SOC_NPU_AICORE_SU_KIS_STACK_PHY_BASE_H_kis_stack_phy_base_h_END    (16)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_KIS_SMMU_SUBSTREAMID_UNION
 struct description   : KIS_SMMU_SUBSTREAMID Register structure definition
                        Address Offset:0x00A8 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_smmu_substreamid        : 16; /* bit[0-15] : substreamID used for BIU to SMMU, 16 bit only, their mean may be different for different version. For example:
                                                                       Baltimore:
                                                                       if ssidv=1,only low 8 bits active
                                                                       other: ¡­ */
        unsigned int  kis_two_level_smmu_streamid : 16; /* bit[16-31]: the level two streamid */
    } reg;
} SOC_NPU_AICORE_KIS_SMMU_SUBSTREAMID_UNION;
#endif
#define SOC_NPU_AICORE_KIS_SMMU_SUBSTREAMID_kis_smmu_substreamid_START         (0)
#define SOC_NPU_AICORE_KIS_SMMU_SUBSTREAMID_kis_smmu_substreamid_END           (15)
#define SOC_NPU_AICORE_KIS_SMMU_SUBSTREAMID_kis_two_level_smmu_streamid_START  (16)
#define SOC_NPU_AICORE_KIS_SMMU_SUBSTREAMID_kis_two_level_smmu_streamid_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_KIS_SMMU_SUBSTREAMID_EN_UNION
 struct description   : KIS_SMMU_SUBSTREAMID_EN Register structure definition
                        Address Offset:0x00AC Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_two_level_en : 1;  /* bit[0]   : enable bit for two level streamID */
        unsigned int  reserved         : 31; /* bit[1-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_KIS_SMMU_SUBSTREAMID_EN_UNION;
#endif
#define SOC_NPU_AICORE_KIS_SMMU_SUBSTREAMID_EN_kis_two_level_en_START  (0)
#define SOC_NPU_AICORE_KIS_SMMU_SUBSTREAMID_EN_kis_two_level_en_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_KIS_SU_PRELOAD_SAT_MODE_UNION
 struct description   : KIS_SU_PRELOAD_SAT_MODE Register structure definition
                        Address Offset:0x00B0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_ifu_preload_cnt : 5;  /* bit[0-4] : ifu preload number of 2KB blocks from PC_start */
        unsigned int  reserved            : 26; /* bit[5-30]: ±£Áô */
        unsigned int  kis_sat_mode        : 1;  /* bit[31]  : saturation mode;for CUBE/FIXP/VEC/SU,
                                                              when sta_mode=1 and FP16 computation with none INF inputs overflows/underflows, results will be +/-INF of FP16
                                                              when sta_mode=0 and FP16 computation with none INF inputs overflows/underflows, results will be saturated to +/-MAX of FP16 */
    } reg;
} SOC_NPU_AICORE_KIS_SU_PRELOAD_SAT_MODE_UNION;
#endif
#define SOC_NPU_AICORE_KIS_SU_PRELOAD_SAT_MODE_kis_ifu_preload_cnt_START  (0)
#define SOC_NPU_AICORE_KIS_SU_PRELOAD_SAT_MODE_kis_ifu_preload_cnt_END    (4)
#define SOC_NPU_AICORE_KIS_SU_PRELOAD_SAT_MODE_kis_sat_mode_START         (31)
#define SOC_NPU_AICORE_KIS_SU_PRELOAD_SAT_MODE_kis_sat_mode_END           (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_KIS_TASK_CFG_UNION
 struct description   : KIS_TASK_CFG Register structure definition
                        Address Offset:0x00B4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_pmu_fifo_push_en         : 1;  /* bit[0]   : when task done, PMU whether shall push PMU information into FIFO, FFTS will read PMU information, this bit just for the core which has 'OST kick start' feature */
        unsigned int  kis_task_restore             : 1;  /* bit[1]   : 1:this is task restore 0:normal start task */
        unsigned int  kis_mix_mode_task_en         : 1;  /* bit[2]   : 1:AIC task is a mix mode ,that is AIC_AIV£» 0:AIC task is just AIC_only; this bit automatically be set to 0 by HW,when block has finished executed(done/warn), Èç¹ûÊÇtrap¡¢Òì³££¬ÄÇÔÚ
                                                                       Òì³£´¦ÀíÁ÷³ÌÖÐ£¬SWÅäÖÃÒì³£ÇåÀíÊ±Çå³ý£»¸ÃÅäÖÃÖ»ÓÃÔÚ¾ÍÓÐmix taskµÄ¼Ü¹¹ÖÐ£¬Ä¿Ç°Ö»ÓÐ1911LÊ¹ÓÃ£¬ÆäËü²»ÓÃ */
        unsigned int  reserved                     : 26; /* bit[3-28]: ±£Áô */
        unsigned int  kis_disable_ram_clear        : 1;  /* bit[29]  : 1:close mem init before kick start; 0:need mem init  */
        unsigned int  kis_cache_inv_before_startup : 1;  /* bit[30]  : scalar-icache,vec-icache and scalar-dcache invalidated before fast startup and pipeline reset */
        unsigned int  kis_pipe_rst_before_startup  : 1;  /* bit[31]  : pipeline resetted before fast startup */
    } reg;
} SOC_NPU_AICORE_KIS_TASK_CFG_UNION;
#endif
#define SOC_NPU_AICORE_KIS_TASK_CFG_kis_pmu_fifo_push_en_START          (0)
#define SOC_NPU_AICORE_KIS_TASK_CFG_kis_pmu_fifo_push_en_END            (0)
#define SOC_NPU_AICORE_KIS_TASK_CFG_kis_task_restore_START              (1)
#define SOC_NPU_AICORE_KIS_TASK_CFG_kis_task_restore_END                (1)
#define SOC_NPU_AICORE_KIS_TASK_CFG_kis_mix_mode_task_en_START          (2)
#define SOC_NPU_AICORE_KIS_TASK_CFG_kis_mix_mode_task_en_END            (2)
#define SOC_NPU_AICORE_KIS_TASK_CFG_kis_disable_ram_clear_START         (29)
#define SOC_NPU_AICORE_KIS_TASK_CFG_kis_disable_ram_clear_END           (29)
#define SOC_NPU_AICORE_KIS_TASK_CFG_kis_cache_inv_before_startup_START  (30)
#define SOC_NPU_AICORE_KIS_TASK_CFG_kis_cache_inv_before_startup_END    (30)
#define SOC_NPU_AICORE_KIS_TASK_CFG_kis_pipe_rst_before_startup_START   (31)
#define SOC_NPU_AICORE_KIS_TASK_CFG_kis_pipe_rst_before_startup_END     (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_KIS_BIU_AXPROT_UNION
 struct description   : KIS_BIU_AXPROT Register structure definition
                        Address Offset:0x00B8 Initial:0x00000002 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_biu_privilege  : 1;  /* bit[0]   : the setting of this bit would be reflected the the axi_prot bit 0 to smmu. The setting would be cleared immediately after block has finished executed. */
        unsigned int  kis_biu_non_secure : 1;  /* bit[1]   : the setting of this bit would be reflected the the axi_prot bit 1 to smmu. The setting would be setimmediately after block has finished executed.¸ÃbitÐ´0ÐèÒª°²È«È¨ÏÞ£¬·ñÔòÕû¸ö¼Ä´æÆ÷Ð´Ê§°Ü£¬¿ÉÄÜµ¼ÖÂkick start²»³É¹¦¡£Ð´1Ã»ÓÐÏÞÖÆ¡£ */
        unsigned int  kis_biu_instr      : 1;  /* bit[2]   : the setting of this bit would be reflected the the axi_prot bit 2 to smmu. The setting would be cleared immediately after block has finished executed. */
        unsigned int  kis_lite_tiny      : 1;  /* bit[3]   : 1:lite task; 0:tiny task (just for tiny or lite version) */
        unsigned int  reserved           : 28; /* bit[4-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_KIS_BIU_AXPROT_UNION;
#endif
#define SOC_NPU_AICORE_KIS_BIU_AXPROT_kis_biu_privilege_START   (0)
#define SOC_NPU_AICORE_KIS_BIU_AXPROT_kis_biu_privilege_END     (0)
#define SOC_NPU_AICORE_KIS_BIU_AXPROT_kis_biu_non_secure_START  (1)
#define SOC_NPU_AICORE_KIS_BIU_AXPROT_kis_biu_non_secure_END    (1)
#define SOC_NPU_AICORE_KIS_BIU_AXPROT_kis_biu_instr_START       (2)
#define SOC_NPU_AICORE_KIS_BIU_AXPROT_kis_biu_instr_END         (2)
#define SOC_NPU_AICORE_KIS_BIU_AXPROT_kis_lite_tiny_START       (3)
#define SOC_NPU_AICORE_KIS_BIU_AXPROT_kis_lite_tiny_END         (3)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_KIS_PCIE_AXUSER_CFG_UNION
 struct description   : KIS_PCIE_AXUSER_CFG Register structure definition
                        Address Offset:0x00BC Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_pcie_axuser : 16; /* bit[0-15] : high part of virtual address[47:32] that points to the data segment of the current task being dispatched to this particular AI core in main memory, compiler would generate dma copy code to ub. OR Replace the axuser[15:0] with this set of value, if the access to main memory would use pci-e through */
        unsigned int  reserved        : 16; /* bit[16-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_KIS_PCIE_AXUSER_CFG_UNION;
#endif
#define SOC_NPU_AICORE_KIS_PCIE_AXUSER_CFG_kis_pcie_axuser_START  (0)
#define SOC_NPU_AICORE_KIS_PCIE_AXUSER_CFG_kis_pcie_axuser_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_KIS_FLOW_PARTID_CFG_UNION
 struct description   : KIS_FLOW_PARTID_CFG Register structure definition
                        Address Offset:0x00C0 Initial:0x00400304 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_partid_for_data   : 8;  /* bit[0-7]  : partid for BIU , when data */
        unsigned int  kis_partid_for_inst   : 8;  /* bit[8-15] : partid for BIU , when instrcution */
        unsigned int  kis_cfg_ax_qos        : 4;  /* bit[16-19]: cfg for arqos/awqos, for biu to smmu */
        unsigned int  kis_e2e_flow_ctrl_pmg : 2;  /* bit[20-21]: end to end flow control solution's PMG field */
        unsigned int  kis_e2e_flow_ctrl_ns  : 1;  /* bit[22]   : end to end flow control solution's NS field£»¸ÃbitÐ´0ÐèÒª°²È«È¨ÏÞ£¬·ñÔòÕû¸ö¼Ä´æÆ÷Ð´Ê§°Ü£¬¿ÉÄÜµ¼ÖÂkick start²»³É¹¦¡£Ð´1Ã»ÓÐÏÞÖÆ¡£ */
        unsigned int  kis_stl_mode          : 1;  /* bit[23]   : STL mode */
        unsigned int  kis_stl_mode_ssv      : 1;  /* bit[24]   : When STL mode set, use this bit as axuser ssv bit */
        unsigned int  reserved              : 7;  /* bit[25-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_KIS_FLOW_PARTID_CFG_UNION;
#endif
#define SOC_NPU_AICORE_KIS_FLOW_PARTID_CFG_kis_partid_for_data_START    (0)
#define SOC_NPU_AICORE_KIS_FLOW_PARTID_CFG_kis_partid_for_data_END      (7)
#define SOC_NPU_AICORE_KIS_FLOW_PARTID_CFG_kis_partid_for_inst_START    (8)
#define SOC_NPU_AICORE_KIS_FLOW_PARTID_CFG_kis_partid_for_inst_END      (15)
#define SOC_NPU_AICORE_KIS_FLOW_PARTID_CFG_kis_cfg_ax_qos_START         (16)
#define SOC_NPU_AICORE_KIS_FLOW_PARTID_CFG_kis_cfg_ax_qos_END           (19)
#define SOC_NPU_AICORE_KIS_FLOW_PARTID_CFG_kis_e2e_flow_ctrl_pmg_START  (20)
#define SOC_NPU_AICORE_KIS_FLOW_PARTID_CFG_kis_e2e_flow_ctrl_pmg_END    (21)
#define SOC_NPU_AICORE_KIS_FLOW_PARTID_CFG_kis_e2e_flow_ctrl_ns_START   (22)
#define SOC_NPU_AICORE_KIS_FLOW_PARTID_CFG_kis_e2e_flow_ctrl_ns_END     (22)
#define SOC_NPU_AICORE_KIS_FLOW_PARTID_CFG_kis_stl_mode_START           (23)
#define SOC_NPU_AICORE_KIS_FLOW_PARTID_CFG_kis_stl_mode_END             (23)
#define SOC_NPU_AICORE_KIS_FLOW_PARTID_CFG_kis_stl_mode_ssv_START       (24)
#define SOC_NPU_AICORE_KIS_FLOW_PARTID_CFG_kis_stl_mode_ssv_END         (24)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_KIS_MTE_RATIO_CFG_UNION
 struct description   : KIS_MTE_RATIO_CFG Register structure definition
                        Address Offset:0x00C4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_wrr_ratio_rd : 2;  /* bit[0-1] : 0/3 - Í¨ÓÃAIC:AIV:ÄÜÐ§AIC = 1:1:1
                                                           1 - Í¨ÓÃAIC:AIV:ÄÜÐ§AIC = 1:1:2
                                                           2 - Í¨ÓÃAIC:AIV:ÄÜÐ§AIC = 1:2:1 */
        unsigned int  kis_wrr_ratio_wr : 2;  /* bit[2-3] : 0/3 - Í¨ÓÃAIC:AIV:ÄÜÐ§AIC = 1:1:1
                                                           1 - Í¨ÓÃAIC:AIV:ÄÜÐ§AIC = 1:1:2
                                                           2 - Í¨ÓÃAIC:AIV:ÄÜÐ§AIC = 1:2:1 */
        unsigned int  reserved         : 28; /* bit[4-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_KIS_MTE_RATIO_CFG_UNION;
#endif
#define SOC_NPU_AICORE_KIS_MTE_RATIO_CFG_kis_wrr_ratio_rd_START  (0)
#define SOC_NPU_AICORE_KIS_MTE_RATIO_CFG_kis_wrr_ratio_rd_END    (1)
#define SOC_NPU_AICORE_KIS_MTE_RATIO_CFG_kis_wrr_ratio_wr_START  (2)
#define SOC_NPU_AICORE_KIS_MTE_RATIO_CFG_kis_wrr_ratio_wr_END    (3)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_KIS_DATA_MAIN_BASE_L_UNION
 struct description   : SU_KIS_DATA_MAIN_BASE_L Register structure definition
                        Address Offset:0x00D0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_data_main_base_l : 32; /* bit[0-31]: low part of virtual address that points to the data segment of the current task being dispatched to this particular AI core in main memory, compiler would generate dma copy code to ub */
    } reg;
} SOC_NPU_AICORE_SU_KIS_DATA_MAIN_BASE_L_UNION;
#endif
#define SOC_NPU_AICORE_SU_KIS_DATA_MAIN_BASE_L_kis_data_main_base_l_START  (0)
#define SOC_NPU_AICORE_SU_KIS_DATA_MAIN_BASE_L_kis_data_main_base_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_KIS_DATA_MAIN_BASE_H_UNION
 struct description   : SU_KIS_DATA_MAIN_BASE_H Register structure definition
                        Address Offset:0x00D4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_data_main_base_h : 32; /* bit[0-31]: high part of virtual address[63:48] that points to the data segment of the current task being dispatched to this particular AI core in main memory, compiler would generate dma copy code to ub. OR Replace the axuser[15:0] with this set of value, if the access to main memory would use pci-e through */
    } reg;
} SOC_NPU_AICORE_SU_KIS_DATA_MAIN_BASE_H_UNION;
#endif
#define SOC_NPU_AICORE_SU_KIS_DATA_MAIN_BASE_H_kis_data_main_base_h_START  (0)
#define SOC_NPU_AICORE_SU_KIS_DATA_MAIN_BASE_H_kis_data_main_base_h_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_KIS_DATA_UB_BASE_L_UNION
 struct description   : SU_KIS_DATA_UB_BASE_L Register structure definition
                        Address Offset:0x00D8 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_data_ub_base_l : 32; /* bit[0-31]: ub base_addressµÄµÍ32Î» */
    } reg;
} SOC_NPU_AICORE_SU_KIS_DATA_UB_BASE_L_UNION;
#endif
#define SOC_NPU_AICORE_SU_KIS_DATA_UB_BASE_L_kis_data_ub_base_l_START  (0)
#define SOC_NPU_AICORE_SU_KIS_DATA_UB_BASE_L_kis_data_ub_base_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_KIS_DATA_UB_BASE_H_UNION
 struct description   : SU_KIS_DATA_UB_BASE_H Register structure definition
                        Address Offset:0x00DC Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_data_ub_base_h : 32; /* bit[0-31]: ub base_addressµÄ¸ß32Î» */
    } reg;
} SOC_NPU_AICORE_SU_KIS_DATA_UB_BASE_H_UNION;
#endif
#define SOC_NPU_AICORE_SU_KIS_DATA_UB_BASE_H_kis_data_ub_base_h_START  (0)
#define SOC_NPU_AICORE_SU_KIS_DATA_UB_BASE_H_kis_data_ub_base_h_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_KIS_CFG_RSV_1_UNION
 struct description   : KIS_CFG_RSV_1 Register structure definition
                        Address Offset:0x00E0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_KIS_CFG_RSV_1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_KIS_CFG_RSV_2_UNION
 struct description   : KIS_CFG_RSV_2 Register structure definition
                        Address Offset:0x00E4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_KIS_CFG_RSV_2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_KIS_CFG_RSV_3_UNION
 struct description   : KIS_CFG_RSV_3 Register structure definition
                        Address Offset:0x00E8 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_KIS_CFG_RSV_3_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_KIS_CFG_RSV_4_UNION
 struct description   : KIS_CFG_RSV_4 Register structure definition
                        Address Offset:0x00EC Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_KIS_CFG_RSV_4_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_KIS_CFG_RSV_5_UNION
 struct description   : KIS_CFG_RSV_5 Register structure definition
                        Address Offset:0x00F0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_KIS_CFG_RSV_5_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_KIS_CFG_RSV_6_UNION
 struct description   : KIS_CFG_RSV_6 Register structure definition
                        Address Offset:0x00F4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_KIS_CFG_RSV_6_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_KIS_CFG_RSV_7_UNION
 struct description   : KIS_CFG_RSV_7 Register structure definition
                        Address Offset:0x00F8 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_KIS_CFG_RSV_7_UNION;
#endif




/****************************************************************************
                     (2/11) secure_regs
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_AICORE_SEC_AIC_SEC_EN_UNION
 struct description   : SEC_AIC_SEC_EN Register structure definition
                        Address Offset:0x1000 Initial:0x0000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_sec_en : 1;  /* bit[0]   : AICÅäÖÃ¼Ä´æÆ÷°²È«·ÃÎÊÊ¹ÄÜ;1'b1£ºËùÓÐÅäÖÃ¼Ä´æÆ÷¶¼ÐèÒªÔÚ°²È«Ì¬ÏÂ²ÅÄÜ·ÃÎÊ£»1'b0:·Ç°²È«Ì¬ÏÂÒ²¿ÉÒÔ·ÃÎÊ */
        unsigned int  reserved   : 31; /* bit[1-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SEC_AIC_SEC_EN_UNION;
#endif
#define SOC_NPU_AICORE_SEC_AIC_SEC_EN_aic_sec_en_START  (0)
#define SOC_NPU_AICORE_SEC_AIC_SEC_EN_aic_sec_en_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SEC_AIC_ERR_RESP_EN_UNION
 struct description   : SEC_AIC_ERR_RESP_EN Register structure definition
                        Address Offset:0x1004 Initial:0x0000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_err_resp_en : 1;  /* bit[0]   : µ±·ÃÎÊ¼Ä´æÆ÷³ö´íÊ±£¬ÊÇ·ñ·µ»Øerror respondµ½×ÜÏß£»1'b1:·µ»Ø£» 1'b0£º²»·µ»Ø */
        unsigned int  reserved        : 31; /* bit[1-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SEC_AIC_ERR_RESP_EN_UNION;
#endif
#define SOC_NPU_AICORE_SEC_AIC_ERR_RESP_EN_aic_err_resp_en_START  (0)
#define SOC_NPU_AICORE_SEC_AIC_ERR_RESP_EN_aic_err_resp_en_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SEC_AIC_RAM_ALWAYS_NOT_CLEAR_UNION
 struct description   : SEC_AIC_RAM_ALWAYS_NOT_CLEAR Register structure definition
                        Address Offset:0x1008 Initial:0x00000001 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kist_ram_clear_allow_en : 1;  /* bit[0]   : ÊÇ·ñÔÊÐíÔÚkick startÅäÖÃ0xFC bit[0]ÈÃmemory×ö³õÊ¼»¯£¬1'b1:µ±0xFC bit[0] kis_ram_clear=1Ê±£¬ÔÊÐí×ömemory³õÊ¼»¯£»1'b0:ºöÂÔ0xFC bit[0] kis_ram_clearµÄÅäÖÃ */
        unsigned int  reserved                : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_AICORE_SEC_AIC_RAM_ALWAYS_NOT_CLEAR_UNION;
#endif
#define SOC_NPU_AICORE_SEC_AIC_RAM_ALWAYS_NOT_CLEAR_kist_ram_clear_allow_en_START  (0)
#define SOC_NPU_AICORE_SEC_AIC_RAM_ALWAYS_NOT_CLEAR_kist_ram_clear_allow_en_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_REGS_SEC_ACCESS_EN_UNION
 struct description   : SC_REGS_SEC_ACCESS_EN Register structure definition
                        Address Offset:0x11F0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kis_page_regs_sec_en : 1;  /* bit[0]   : 1£º0x0000~0x0FFF¸Ã4KBµÄËùÓÐ¼Ä´æÆ÷µÄ·ÃÎÊ¶¼ÓÉÓ²¼þÖ÷¶¯×ö°²È«¼øÈ¨£»
                                                               0£º0x0000~0x0FFF¸Ã4KBÓÉÒ³±í¼øÈ¨ */
        unsigned int  sec_page_regs_sec_en : 1;  /* bit[1]   : 1£º0x1000~0x1FFF¸Ã4KBµÄËùÓÐ¼Ä´æÆ÷µÄ·ÃÎÊ¶¼ÓÉÓ²¼þÖ÷¶¯×ö°²È«¼øÈ¨£»
                                                               0£º0x1000~0x1FFF¸Ã4KBÓÉÒ³±í¼øÈ¨ */
        unsigned int  nsec_rd_sec_regs_dis : 1;  /* bit[2]   : 1:·Ç°²È«Ì¬ÏÂ²»ÔÊÐí¶ÁSC_REGS_SEC_ACCESS_EN¼Ä´æÆ÷£»0x0000~0x0FFFÕâ4KB±»ÉèÖÃÎªÓ²¼þÖ÷¶¯¼øÈ¨Ê±Ò²²»ÔÊÐí·Ç°²È«Ì¬ÏÂ¶Á·ÃÎÊ£»
                                                               0x1000~0x1FFFÕâ4KB±»ÉèÖÃÎªÓ²¼þÖ÷¶¯¼øÈ¨Ê±Ò²²»ÔÊÐí·Ç°²È«Ì¬ÏÂ¶Á·ÃÎÊ
                                                               0:·Ç°²È«Ì¬ÏÂ£¬ÔÊÐí¶ÁËùÓÐ°²È«¼Ä´æÆ÷ */
        unsigned int  reserved             : 29; /* bit[3-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SC_REGS_SEC_ACCESS_EN_UNION;
#endif
#define SOC_NPU_AICORE_SC_REGS_SEC_ACCESS_EN_kis_page_regs_sec_en_START  (0)
#define SOC_NPU_AICORE_SC_REGS_SEC_ACCESS_EN_kis_page_regs_sec_en_END    (0)
#define SOC_NPU_AICORE_SC_REGS_SEC_ACCESS_EN_sec_page_regs_sec_en_START  (1)
#define SOC_NPU_AICORE_SC_REGS_SEC_ACCESS_EN_sec_page_regs_sec_en_END    (1)
#define SOC_NPU_AICORE_SC_REGS_SEC_ACCESS_EN_nsec_rd_sec_regs_dis_START  (2)
#define SOC_NPU_AICORE_SC_REGS_SEC_ACCESS_EN_nsec_rd_sec_regs_dis_END    (2)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SEC_SYS_VA_BASE_L_UNION
 struct description   : SEC_SYS_VA_BASE_L Register structure definition
                        Address Offset:0x1200 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sys_va_base_l : 32; /* bit[0-31]: system VA base addrµÄµÍ32Î» */
    } reg;
} SOC_NPU_AICORE_SEC_SYS_VA_BASE_L_UNION;
#endif
#define SOC_NPU_AICORE_SEC_SYS_VA_BASE_L_sys_va_base_l_START  (0)
#define SOC_NPU_AICORE_SEC_SYS_VA_BASE_L_sys_va_base_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SEC_SYS_VA_BASE_H_UNION
 struct description   : SEC_SYS_VA_BASE_H Register structure definition
                        Address Offset:0x1204 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sys_va_base_h : 17; /* bit[0-16] : system VA base addrµÄ¸ß17Î» */
        unsigned int  reserved      : 15; /* bit[17-31]:  */
    } reg;
} SOC_NPU_AICORE_SEC_SYS_VA_BASE_H_UNION;
#endif
#define SOC_NPU_AICORE_SEC_SYS_VA_BASE_H_sys_va_base_h_START  (0)
#define SOC_NPU_AICORE_SEC_SYS_VA_BASE_H_sys_va_base_h_END    (16)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_AIC_UB_BASE_OFFSET_UNION
 struct description   : AIC_UB_BASE_OFFSET Register structure definition
                        Address Offset:0x1210 Initial:0x00030000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ub_base_offset : 22; /* bit[0-21] : ÒÔBÎªµ¥Î»£¬VECÄ¿Ç°ÊÇ1KB¶ÔÆë£»¶øslow context switchµÄÔ­Òò£¬ÖÁÉÙÒªÇóÊÇ128B¶ÔÆë£»ËùÒÔÈ¡1KB¶ÔÆë */
        unsigned int  reserved       : 10; /* bit[22-31]: ÓÃÀ´¸øAIC/AIVÏß³ÌÏÂ·ÃÎÊUBµÄµØÖ·Ôö¼ÓÒ»¸öÆ«ÒÆÁ¿,°²È«¿É·ÃÎÊ */
    } reg;
} SOC_NPU_AICORE_AIC_UB_BASE_OFFSET_UNION;
#endif
#define SOC_NPU_AICORE_AIC_UB_BASE_OFFSET_ub_base_offset_START  (0)
#define SOC_NPU_AICORE_AIC_UB_BASE_OFFSET_ub_base_offset_END    (21)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SEC_BIU_STREAM_NS_UNION
 struct description   : SEC_BIU_STREAM_NS Register structure definition
                        Address Offset:0x1400 Initial:0x00000001 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_stream_ns : 1;  /* bit[0]   : Non-secure bit of the current streamID, could only setup with access with AxProt[1]=1'b0 */
        unsigned int  reserved      : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_AICORE_SEC_BIU_STREAM_NS_UNION;
#endif
#define SOC_NPU_AICORE_SEC_BIU_STREAM_NS_biu_stream_ns_START  (0)
#define SOC_NPU_AICORE_SEC_BIU_STREAM_NS_biu_stream_ns_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SEC_SMMU_SEC_STREAMID_UNION
 struct description   : SEC_SMMU_SEC_STREAMID Register structure definition
                        Address Offset:0x1404 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  smmu_sec_strmid_unbp : 16; /* bit[0-15] : stream ID used if access is SMMU unbypass and secsid=1,only low 8bits active('these registers just can be accessed at secure status, that is : axport[1]=0) */
        unsigned int  smmu_sec_strmid_bp   : 16; /* bit[16-31]: stream ID used if access is smmu bypass and secsid=1,only low 8bits active('these registers just can be accessed at secure status, that is : axport[1]=0) */
    } reg;
} SOC_NPU_AICORE_SEC_SMMU_SEC_STREAMID_UNION;
#endif
#define SOC_NPU_AICORE_SEC_SMMU_SEC_STREAMID_smmu_sec_strmid_unbp_START  (0)
#define SOC_NPU_AICORE_SEC_SMMU_SEC_STREAMID_smmu_sec_strmid_unbp_END    (15)
#define SOC_NPU_AICORE_SEC_SMMU_SEC_STREAMID_smmu_sec_strmid_bp_START    (16)
#define SOC_NPU_AICORE_SEC_SMMU_SEC_STREAMID_smmu_sec_strmid_bp_END      (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SEC_AIC_ASIL_UNION
 struct description   : SEC_AIC_ASIL Register structure definition
                        Address Offset:0x1408 Initial:0x00000001 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_biu_asil : 3;  /* bit[0-2] : AIC's automotive safety integrity level; just can be access at secure status */
        unsigned int  reserved    : 29; /* bit[3-31]: Just for 1951 */
    } reg;
} SOC_NPU_AICORE_SEC_AIC_ASIL_UNION;
#endif
#define SOC_NPU_AICORE_SEC_AIC_ASIL_sc_biu_asil_START  (0)
#define SOC_NPU_AICORE_SEC_AIC_ASIL_sc_biu_asil_END    (2)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SEC_BIU_PARTID_CFG_UNION
 struct description   : SEC_BIU_PARTID_CFG Register structure definition
                        Address Offset:0x140C Initial:0x80000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_partid_for_data   : 8;  /* bit[0-7]  : global data partid */
        unsigned int  biu_partid_for_inst   : 8;  /* bit[8-15] : global instr partid setting */
        unsigned int  reserved              : 15; /* bit[16-30]:  */
        unsigned int  biu_partid_qos_enable : 1;  /* bit[31]   : just can be written when axport[1]=0, that is secure write
                                                                 1: use the config in BIU CFG regs
                                                                 0: use the config in KIS_FLOW_PARTID_CFG[partid / ax_qos] */
    } reg;
} SOC_NPU_AICORE_SEC_BIU_PARTID_CFG_UNION;
#endif
#define SOC_NPU_AICORE_SEC_BIU_PARTID_CFG_biu_partid_for_data_START    (0)
#define SOC_NPU_AICORE_SEC_BIU_PARTID_CFG_biu_partid_for_data_END      (7)
#define SOC_NPU_AICORE_SEC_BIU_PARTID_CFG_biu_partid_for_inst_START    (8)
#define SOC_NPU_AICORE_SEC_BIU_PARTID_CFG_biu_partid_for_inst_END      (15)
#define SOC_NPU_AICORE_SEC_BIU_PARTID_CFG_biu_partid_qos_enable_START  (31)
#define SOC_NPU_AICORE_SEC_BIU_PARTID_CFG_biu_partid_qos_enable_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SEC_BIU_PER_MON_AXPORT_UNION
 struct description   : SEC_BIU_PER_MON_AXPORT Register structure definition
                        Address Offset:0x1410 Initial:0x00000002 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_axprot_perf : 3;  /* bit[0-2] : BIUÔÚ½øÐÐperformance monitoreÊý¾Ý´«ÊäÊ±£¬Ê¹ÓÃµÄaxprot.¸Ã¼Ä´æÆ÷Îª°²È«¿É·Ã¼Ä´æÆ÷ */
        unsigned int  reserved        : 29; /* bit[3-31]:  */
    } reg;
} SOC_NPU_AICORE_SEC_BIU_PER_MON_AXPORT_UNION;
#endif
#define SOC_NPU_AICORE_SEC_BIU_PER_MON_AXPORT_biu_axprot_perf_START  (0)
#define SOC_NPU_AICORE_SEC_BIU_PER_MON_AXPORT_biu_axprot_perf_END    (2)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SEC_MTE_PCIE_TYPE_BST_LN_UNION
 struct description   : SEC_MTE_PCIE_TYPE_BST_LN Register structure definition
                        Address Offset:0x1500 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_pcie_type_burst_len : 2;  /* bit[0-1] : &#160;(Ö»ÓÐÒ»·Ý,ÔÚAIV0µÄ),ÓÃíÖ¸Ê¾pcie_throughrMTE°l³öµÄburstµÄ´óÐ¡,2¡¯b00: 512B, 2¡¯b01: 256B, 2¡¯b10:128B, 2¡¯b11:reserved */
        unsigned int  reserved                : 30; /* bit[2-31]: ¸Ã¼Ä´æÆ÷Ö»ÓÐÔÚ°²È«Ì¬ÏÂ²Å¿ÉÒÔ·ÃÎÊ */
    } reg;
} SOC_NPU_AICORE_SEC_MTE_PCIE_TYPE_BST_LN_UNION;
#endif
#define SOC_NPU_AICORE_SEC_MTE_PCIE_TYPE_BST_LN_mte_pcie_type_burst_len_START  (0)
#define SOC_NPU_AICORE_SEC_MTE_PCIE_TYPE_BST_LN_mte_pcie_type_burst_len_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SEC_MTE_PCIE_WIN_SZ_UNION
 struct description   : SEC_MTE_PCIE_WIN_SZ Register structure definition
                        Address Offset:0x1504 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_pcie_win_size : 5;  /* bit[0-4] : (Ö»ÓÐÒ»·Ý,ÔÚAIV0µÄ),ÓÃíÖ¸Ê¾µØÖ·¶´µÄÒª¦±ÈÓÐ¶àÉÙbits,ÄMSB(bit47)µ½bit30,ËùÒÔÈ¡Öµ0-18.Èç¹û0,ÄÇ¾ÍÊÇËùÓÐµØÖ·¶¼ÊÇpcie_thµÄ(Èç¹ûenableÁË) */
        unsigned int  reserved          : 27; /* bit[5-31]: ¸Ã¼Ä´æÆ÷Ö»ÓÐÔÚ°²È«Ì¬ÏÂ²Å¿ÉÒÔ·ÃÎÊ */
    } reg;
} SOC_NPU_AICORE_SEC_MTE_PCIE_WIN_SZ_UNION;
#endif
#define SOC_NPU_AICORE_SEC_MTE_PCIE_WIN_SZ_mte_pcie_win_size_START  (0)
#define SOC_NPU_AICORE_SEC_MTE_PCIE_WIN_SZ_mte_pcie_win_size_END    (4)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SEC_MTE_PCIE_WIN_BS_UNION
 struct description   : SEC_MTE_PCIE_WIN_BS Register structure definition
                        Address Offset:0x1508 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_pcie_win_base : 18; /* bit[0-17] : (Ö»ÓÐÒ»·Ý,ÔÚAIV0µÄ),ÓÃíÖ¸Ê¾µØÖ·¶´µÄµØÖ·,×îÐ¡Á£¶Èé 1GB,ËùÒÔ¦±ÈµØÖ·¶´r,Ö»ÓÃ¦±È MSB(bit 47)µ½bit 30 (18bit). Èç¹ûMTE OUTÀàÐÍÃüÁîµÄ»ùµØÖ·,Âú×ãÒÔÏÂÌõ¼þ£º
                                                             Bit[47:0] sc_mte_pcie_win_base_tmp = {sc_mte_pcie_win_base, 30'h0};
                                                             sc_mte_pcie_win_base_tmp[47 -: sc_mte_pcie_win_size] == MTE_COMMNAD_OUT_BASE_ADDR[47 -:sc_mte_pcie_win_size] && sc_mte_pcie_en£¨¶ÔÓ¦AIV coreµÄ£© == 1;
                                                              ¼´´ú±í Ô mte ÃüÁîÖÐËùÓÐ OUT µÄÔL, ¶¼ÊÇ PCIE_TH îÐÍµÄ
                                                             (***×¢Òâ, Ö»°üÀ¨ AIV ºË, ²»°üÀ¨ AIC ºË) */
        unsigned int  reserved          : 14; /* bit[18-31]: ¸Ã¼Ä´æÆ÷Ö»ÓÐÔÚ°²È«Ì¬ÏÂ²Å¿ÉÒÔ·ÃÎÊ */
    } reg;
} SOC_NPU_AICORE_SEC_MTE_PCIE_WIN_BS_UNION;
#endif
#define SOC_NPU_AICORE_SEC_MTE_PCIE_WIN_BS_mte_pcie_win_base_START  (0)
#define SOC_NPU_AICORE_SEC_MTE_PCIE_WIN_BS_mte_pcie_win_base_END    (17)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SEC_MTE_PCIE_ENABLE_UNION
 struct description   : SEC_MTE_PCIE_ENABLE Register structure definition
                        Address Offset:0x150C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_pcie_en : 1;  /* bit[0]   : ÓÃí×îááêPÉÏß@ÒÔµØÖ·¶´í^·ÖoutÔLÊÇ·ñPCIE_THîÐÍ,per&#160;AIV&#160;core,&#160;aiv0&#160;/&#160;aiv1 */
        unsigned int  reserved    : 31; /* bit[1-31]: ¸Ã¼Ä´æÆ÷Ö»ÓÐÔÚ°²È«Ì¬ÏÂ²Å¿ÉÒÔ·ÃÎÊ */
    } reg;
} SOC_NPU_AICORE_SEC_MTE_PCIE_ENABLE_UNION;
#endif
#define SOC_NPU_AICORE_SEC_MTE_PCIE_ENABLE_mte_pcie_en_START  (0)
#define SOC_NPU_AICORE_SEC_MTE_PCIE_ENABLE_mte_pcie_en_END    (0)




/****************************************************************************
                     (3/11) share_regs
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_AICORE_GLB_AIC_CLK_GATE_MASK_UNION
 struct description   : GLB_AIC_CLK_GATE_MASK Register structure definition
                        Address Offset:0x2000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_all_clk_en_mask : 1;  /* bit[0]   : 1'b1:AICÄÚ²¿ËùÓÐÊ±ÖÓ±»Ç¿ÖÆ´ò¿ª£» 1'b0:AICÄÚ²¿Ê±ÖÓ×ÔÐÐ¿ØÖÆ */
        unsigned int  reserved            : 31; /* bit[1-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_GLB_AIC_CLK_GATE_MASK_UNION;
#endif
#define SOC_NPU_AICORE_GLB_AIC_CLK_GATE_MASK_aic_all_clk_en_mask_START  (0)
#define SOC_NPU_AICORE_GLB_AIC_CLK_GATE_MASK_aic_all_clk_en_mask_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_GLB_AIC_EXCPT_CLR_UNION
 struct description   : GLB_AIC_EXCPT_CLR Register structure definition
                        Address Offset:0x2010 Initial:0x0000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_exit_excpt_clr_p : 1;  /* bit[0]   : µ±Èí¼þÍË³öÒì³£/trapÊ±£¬ÅäÖÃ¸Ã¼Ä´æÆ÷£¬AICÇåÄ£¿éÄÚ²¿exception flag£¬SCÇåÀíÄÚ²¿²ÐÁôÐÅÏ¢ */
        unsigned int  reserved             : 31; /* bit[1-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_GLB_AIC_EXCPT_CLR_UNION;
#endif
#define SOC_NPU_AICORE_GLB_AIC_EXCPT_CLR_aic_exit_excpt_clr_p_START  (0)
#define SOC_NPU_AICORE_GLB_AIC_EXCPT_CLR_aic_exit_excpt_clr_p_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_GLB_AIC_SAFETY_REG_PTY_CTL_UNION
 struct description   : GLB_AIC_SAFETY_REG_PTY_CTL Register structure definition
                        Address Offset:0x2020 Initial:0x00000002 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_parity_stop : 1;  /* bit[0]   : ÊÇ·ñÍ£Ö¹safety parity checkµÄ¼ÆËãfor register, 1:Í£Ö¹£»0£º¿ªÊ¼;(×¢Òâ£¬Èç¹ûÅäÖÃ¸ÃbitÎª1£¬ÄÇÃ´»áÈÃSU¡¢VEC¡¢MTEµÄ¼Ä´æÆ÷½øÐÐ×¢´í£¬¼´¶ÁËüÃÇµÄ¼Ä´æÆ÷Ê±»á²úÉúÉÏ±¨parity error) */
        unsigned int  aic_parity_mask : 1;  /* bit[1]   : ÊÇ·ñ¹Ø±Õsafety parity checkµÄÉÏ±¨error¹¦ÄÜfor register, 1:¹Ø±Õ£»0£º´ò¿ª */
        unsigned int  reserved        : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_AICORE_GLB_AIC_SAFETY_REG_PTY_CTL_UNION;
#endif
#define SOC_NPU_AICORE_GLB_AIC_SAFETY_REG_PTY_CTL_aic_parity_stop_START  (0)
#define SOC_NPU_AICORE_GLB_AIC_SAFETY_REG_PTY_CTL_aic_parity_stop_END    (0)
#define SOC_NPU_AICORE_GLB_AIC_SAFETY_REG_PTY_CTL_aic_parity_mask_START  (1)
#define SOC_NPU_AICORE_GLB_AIC_SAFETY_REG_PTY_CTL_aic_parity_mask_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_GLB_CONTEXT_SWITCH_CTRL_0_UNION
 struct description   : GLB_CONTEXT_SWITCH_CTRL_0 Register structure definition
                        Address Offset:0x2030 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved        : 2;  /* bit[0-1] : ±£Áô */
        unsigned int  switch_buffer_0 : 30; /* bit[2-31]: switch buffer start address[47:2],128B align ,where SC shall back up datas to DDR. Start {switch_buffer_1,switch_buffer_0,2'b00} address */
    } reg;
} SOC_NPU_AICORE_GLB_CONTEXT_SWITCH_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_GLB_CONTEXT_SWITCH_CTRL_0_switch_buffer_0_START  (2)
#define SOC_NPU_AICORE_GLB_CONTEXT_SWITCH_CTRL_0_switch_buffer_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_GLB_CONTEXT_SWITCH_CTRL_1_UNION
 struct description   : GLB_CONTEXT_SWITCH_CTRL_1 Register structure definition
                        Address Offset:0x2034 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  switch_buffer_1   : 16; /* bit[0-15] : switch buffer start address[47:2],128B align ,SC shall back up datas to DDR. Start {switch_buffer_1,switch_buffer_0,2'b00} address */
        unsigned int  reserved          : 15; /* bit[16-30]: ±£Áô */
        unsigned int  context_switch_en : 1;  /* bit[31]   : AIV context stitch enable */
    } reg;
} SOC_NPU_AICORE_GLB_CONTEXT_SWITCH_CTRL_1_UNION;
#endif
#define SOC_NPU_AICORE_GLB_CONTEXT_SWITCH_CTRL_1_switch_buffer_1_START    (0)
#define SOC_NPU_AICORE_GLB_CONTEXT_SWITCH_CTRL_1_switch_buffer_1_END      (15)
#define SOC_NPU_AICORE_GLB_CONTEXT_SWITCH_CTRL_1_context_switch_en_START  (31)
#define SOC_NPU_AICORE_GLB_CONTEXT_SWITCH_CTRL_1_context_switch_en_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_GLB_PMU_EN_UNION
 struct description   : GLB_PMU_EN Register structure definition
                        Address Offset:0x2400 Initial:0x0000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_en   : 1;  /* bit[0]   : global pmu enable, 1'b1:¿ªÆôPMU²ÉÑù£»1'b0£º¹Ø±ÕPMU²ÉÑù¹¦ÄÜ£¬Êä³öºãÎª0 */
        unsigned int  reserved : 31; /* bit[1-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_GLB_PMU_EN_UNION;
#endif
#define SOC_NPU_AICORE_GLB_PMU_EN_pmu_en_START    (0)
#define SOC_NPU_AICORE_GLB_PMU_EN_pmu_en_END      (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_GLB_L2_VADDR_BASE_L_UNION
 struct description   : GLB_L2_VADDR_BASE_L Register structure definition
                        Address Offset:0x2410 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_vaddr_base_l : 32; /* bit[0-31]: low part of Per process L2 virtual base address */
    } reg;
} SOC_NPU_AICORE_GLB_L2_VADDR_BASE_L_UNION;
#endif
#define SOC_NPU_AICORE_GLB_L2_VADDR_BASE_L_l2_vaddr_base_l_START  (0)
#define SOC_NPU_AICORE_GLB_L2_VADDR_BASE_L_l2_vaddr_base_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_GLB_L2_VADDR_BASE_H_UNION
 struct description   : GLB_L2_VADDR_BASE_H Register structure definition
                        Address Offset:0x2414 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_vaddr_base_h : 32; /* bit[0-31]: high part of Per process L2 virtual base address */
    } reg;
} SOC_NPU_AICORE_GLB_L2_VADDR_BASE_H_UNION;
#endif
#define SOC_NPU_AICORE_GLB_L2_VADDR_BASE_H_l2_vaddr_base_h_START  (0)
#define SOC_NPU_AICORE_GLB_L2_VADDR_BASE_H_l2_vaddr_base_h_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_GLB_PMU_IDX_UNION
 struct description   : GLB_PMU_IDX Register structure definition
                        Address Offset:0x2500+0x4*(pmu_cnt_n) Initial:0x0000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_idx  : 12; /* bit[0-11] : pmu counter0~7 µÄevent-id index */
        unsigned int  reserved : 20; /* bit[12-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_GLB_PMU_IDX_UNION;
#endif
#define SOC_NPU_AICORE_GLB_PMU_IDX_pmu_idx_START   (0)
#define SOC_NPU_AICORE_GLB_PMU_IDX_pmu_idx_END     (11)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_GLB_ADDR_INTLV_CFG_UNION
 struct description   : GLB_ADDR_INTLV_CFG Register structure definition
                        Address Offset:0x2808 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  addr_intlv_cfg : 2;  /* bit[0-1] : 0x0£ºµØÖ·½»Ö¯Á£¶ÈÎª128B£»
                                                         0x1£ºµØÖ·½»Ö¯Á£¶ÈÎª256B£»
                                                         0x2£ºµØÖ·½»Ö¯Á£¶ÈÎª512B£»
                                                         0x3£ºµØÖ·½»Ö¯Á£¶ÈÎª1KB£» */
        unsigned int  reserved       : 30; /* bit[2-31]: switch buffer start address[47:2],128B align ,where SC shall back up datas to DDR. Start {switch_buffer_1,switch_buffer_0,2'b00} address */
    } reg;
} SOC_NPU_AICORE_GLB_ADDR_INTLV_CFG_UNION;
#endif
#define SOC_NPU_AICORE_GLB_ADDR_INTLV_CFG_addr_intlv_cfg_START  (0)
#define SOC_NPU_AICORE_GLB_ADDR_INTLV_CFG_addr_intlv_cfg_END    (1)




/****************************************************************************
                     (4/11) sc
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_RUN_STALL_UNION
 struct description   : SC_RUN_STALL Register structure definition
                        Address Offset:0x4000 Initial:0x00000001 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  psq_stop : 1;  /* bit[0]   : SW can only write 0 to this field
                                                   0 == PSQ starts running again, at execution complete, 1 == execution is completed(exception,trap or debug will also set this bit as 1), set by HW automatically. */
        unsigned int  reserved : 31; /* bit[1-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SC_RUN_STALL_UNION;
#endif
#define SOC_NPU_AICORE_SC_RUN_STALL_psq_stop_START  (0)
#define SOC_NPU_AICORE_SC_RUN_STALL_psq_stop_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_TASK_SCHEDULE_MODE_UNION
 struct description   : SC_TASK_SCHEDULE_MODE Register structure definition
                        Address Offset:0x4004 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_task_sch_host_cpu_mode : 1;  /* bit[0]   : 0:FFTS schdule task mode; 1:host cpu schdule task mode.
                                                                      Host cpu mode just used for task run one by one, and not support ost kick start/slow context switch.
                                                                     ¸Ãhost cpu modeÖ»ÓÃÓÚ¿ª·¢³õÆÚ£¬Ã»ÓÐfftsµ÷¶ÈÊ±£¬ÓÃ×÷taskµÄ¼òµ¥µ÷¶È¡¢debugºÍÒì³££¬²»¿¼ÂÇ¸´ÔÓ³¡¾°£¬ÓÐÆä¹Ì¶¨µÄÊ¹ÓÃÁ÷³Ì */
        unsigned int  reserved                   : 31; /* bit[1-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SC_TASK_SCHEDULE_MODE_UNION;
#endif
#define SOC_NPU_AICORE_SC_TASK_SCHEDULE_MODE_aic_task_sch_host_cpu_mode_START  (0)
#define SOC_NPU_AICORE_SC_TASK_SCHEDULE_MODE_aic_task_sch_host_cpu_mode_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_MEM_INIT_CFG_AND_STA_UNION
 struct description   : SC_MEM_INIT_CFG_AND_STA Register structure definition
                        Address Offset:0x4008 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_init_done     : 1;  /* bit[0]   : indicate VEC memory initialization is done,actually,it is RC type, it will be automatically cleared when send initial CMD to sub-module */
        unsigned int  mte_init_done     : 1;  /* bit[1]   : indicate MTE memories initialization is done,actually,it is RC type, it will be automatically cleared when send initial CMD to sub-module */
        unsigned int  cube_init_done    : 1;  /* bit[2]   : indicate CUBE memories initialization is done,actually,it is RC type, it will be automatically cleared when send initial CMD to sub-module */
        unsigned int  su_init_done      : 1;  /* bit[3]   : indicate SU memories initialization is done,actually,it is RC type, it will be automatically cleared when send initial CMD to sub-module */
        unsigned int  l1_init_done      : 1;  /* bit[4]   : indicate L1 memories initialization is done,actually,it is RC type, it will be automatically cleared when send initial CMD to sub-module */
        unsigned int  reserved          : 26; /* bit[5-30]: ±£Áô */
        unsigned int  mem_init_req_w1_p : 1;  /* bit[31]  : if write 1, the AIC memory will be initialized.  */
    } reg;
} SOC_NPU_AICORE_SC_MEM_INIT_CFG_AND_STA_UNION;
#endif
#define SOC_NPU_AICORE_SC_MEM_INIT_CFG_AND_STA_vec_init_done_START      (0)
#define SOC_NPU_AICORE_SC_MEM_INIT_CFG_AND_STA_vec_init_done_END        (0)
#define SOC_NPU_AICORE_SC_MEM_INIT_CFG_AND_STA_mte_init_done_START      (1)
#define SOC_NPU_AICORE_SC_MEM_INIT_CFG_AND_STA_mte_init_done_END        (1)
#define SOC_NPU_AICORE_SC_MEM_INIT_CFG_AND_STA_cube_init_done_START     (2)
#define SOC_NPU_AICORE_SC_MEM_INIT_CFG_AND_STA_cube_init_done_END       (2)
#define SOC_NPU_AICORE_SC_MEM_INIT_CFG_AND_STA_su_init_done_START       (3)
#define SOC_NPU_AICORE_SC_MEM_INIT_CFG_AND_STA_su_init_done_END         (3)
#define SOC_NPU_AICORE_SC_MEM_INIT_CFG_AND_STA_l1_init_done_START       (4)
#define SOC_NPU_AICORE_SC_MEM_INIT_CFG_AND_STA_l1_init_done_END         (4)
#define SOC_NPU_AICORE_SC_MEM_INIT_CFG_AND_STA_mem_init_req_w1_p_START  (31)
#define SOC_NPU_AICORE_SC_MEM_INIT_CFG_AND_STA_mem_init_req_w1_p_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_START_GLB_CTRL_UNION
 struct description   : SC_START_GLB_CTRL Register structure definition
                        Address Offset:0x4010 Initial:0x0000006B Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  kist_cfg_en            : 1;  /* bit[0]   : ÅäÖÃÎª1Ê±£¬ÅäÖÃ0x80~0xFCÄ¿µÄÎªFFTS/HWTS/SWÒª×ökick startµÄÅäÖÃ£»ÅäÖÃÎª0£ºSWÖ»ÊÇÊÖ¶¯ÅäÖÃ0x80~0xFCÄ³¸ö¼Ä´æÆ÷£¬²»Îªkick startÁ÷³ÌµÄÅäÖÃ,ÊÖ¶¯¸Ä¶¯ÍêºóÐèÒª½«¸ÃbitÅäÖÃ»Ø1 */
        unsigned int  kist_icache_inv_en     : 1;  /* bit[1]   : ÅäÖÃÎª1Ê±£¬ÔÚkick startÇ°£¬Èç¹ûÒª×öcache invalid²Ù×÷£¬ÔòAICµÄËùÓÐicache»á±»invalid */
        unsigned int  kist_pipe_rst_en       : 1;  /* bit[2]   : ÅäÖÃÎª1Ê±£¬ÔÚkick startÇ°£¬Èç¹ûÒª×öreset,ÔòAIC»á×ösoft reset£¬Çå³þÄÚ²¿²ÐÁô */
        unsigned int  kist_dcache_inv_en     : 1;  /* bit[3]   : ÅäÖÃÎª1Ê±£¬ÔÚkick startÇ°£¬Èç¹ûÒª×öcache invalid²Ù×÷£¬ÔòscalarµÄdcache»á±»invalid */
        unsigned int  kist_ram_always_clear  : 1;  /* bit[4]   : ÅäÖÃÎª1Ê±£ºÔÚkick startÇ°£¬all memory will be clear; */
        unsigned int  kist_warn_clr_en       : 1;  /* bit[5]   : ÅäÖÃÎª1Ê±£ºÔÚkick startÇ°£¬warn will be clear; */
        unsigned int  kist_event_flag_clr_en : 1;  /* bit[6]   : ÅäÖÃÎª1Ê±£ºÔÚkick startÇ°£¬²ÐÁôµÄevent table and unit will be clear; */
        unsigned int  reserved               : 25; /* bit[7-31]: ±£Áô;SC_START_GLB_CTRL¼Ä´æÆ÷ÓëSC_KIS_CTRLÅäºÏÊ¹ÓÃ£¬µ±SC_START_GLB_CTRLÊ¹ÄÜÈçÏÂ¹¦ÄÜºó£¬SC_KIS_CTRLÄÚµÄÏà¹ØÅäÖÃ²ÅÓÐÐ§ */
    } reg;
} SOC_NPU_AICORE_SC_START_GLB_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_SC_START_GLB_CTRL_kist_cfg_en_START             (0)
#define SOC_NPU_AICORE_SC_START_GLB_CTRL_kist_cfg_en_END               (0)
#define SOC_NPU_AICORE_SC_START_GLB_CTRL_kist_icache_inv_en_START      (1)
#define SOC_NPU_AICORE_SC_START_GLB_CTRL_kist_icache_inv_en_END        (1)
#define SOC_NPU_AICORE_SC_START_GLB_CTRL_kist_pipe_rst_en_START        (2)
#define SOC_NPU_AICORE_SC_START_GLB_CTRL_kist_pipe_rst_en_END          (2)
#define SOC_NPU_AICORE_SC_START_GLB_CTRL_kist_dcache_inv_en_START      (3)
#define SOC_NPU_AICORE_SC_START_GLB_CTRL_kist_dcache_inv_en_END        (3)
#define SOC_NPU_AICORE_SC_START_GLB_CTRL_kist_ram_always_clear_START   (4)
#define SOC_NPU_AICORE_SC_START_GLB_CTRL_kist_ram_always_clear_END     (4)
#define SOC_NPU_AICORE_SC_START_GLB_CTRL_kist_warn_clr_en_START        (5)
#define SOC_NPU_AICORE_SC_START_GLB_CTRL_kist_warn_clr_en_END          (5)
#define SOC_NPU_AICORE_SC_START_GLB_CTRL_kist_event_flag_clr_en_START  (6)
#define SOC_NPU_AICORE_SC_START_GLB_CTRL_kist_event_flag_clr_en_END    (6)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_AIC_CORE_INT_UNION
 struct description   : SC_AIC_CORE_INT Register structure definition
                        Address Offset:0x4020 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  task_done_int  : 1;  /* bit[0]   : taskÕý³£Ö´ÐÐ½áÊø */
        unsigned int  task_dbg_int   : 1;  /* bit[1]   : task hitÖÐÁËÈí¶Ïµã¡¢Ó²¶Ïµã»òsinglt step done */
        unsigned int  task_excpt_int : 1;  /* bit[2]   : taskÔËÐÐ¹ý³ÌÖÐ·¢ÉúÁËÒì³£ */
        unsigned int  reserved       : 29; /* bit[3-31]: actually, these registers are "INTWC" type, they can be cleared by write "1"; also ,when aicore kick start, SC will clear these registers */
    } reg;
} SOC_NPU_AICORE_SC_AIC_CORE_INT_UNION;
#endif
#define SOC_NPU_AICORE_SC_AIC_CORE_INT_task_done_int_START   (0)
#define SOC_NPU_AICORE_SC_AIC_CORE_INT_task_done_int_END     (0)
#define SOC_NPU_AICORE_SC_AIC_CORE_INT_task_dbg_int_START    (1)
#define SOC_NPU_AICORE_SC_AIC_CORE_INT_task_dbg_int_END      (1)
#define SOC_NPU_AICORE_SC_AIC_CORE_INT_task_excpt_int_START  (2)
#define SOC_NPU_AICORE_SC_AIC_CORE_INT_task_excpt_int_END    (2)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_AIC_CORE_INT_MASK_UNION
 struct description   : SC_AIC_CORE_INT_MASK Register structure definition
                        Address Offset:0x4024 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  task_done_int_mask : 1;  /* bit[0]   : taskÖ´ÐÐ½áÊø£¨·ÇÒì³£¡¢debug£©£¬ÊÇ·ñÉÏ±¨FFTS£¬0£ºÉÏ±¨£»1£º²»ÉÏ±¨£¬½ö½ö¼ÇÂ¼µ½0x4020ÖÐ */
        unsigned int  task_dbg_int_mask  : 1;  /* bit[1]   : µ±task hitÖÐÁËÈí¶Ïµã¡¢Ó²¶Ïµã»òsinglt step doneºó£¬ÊÇ·ñÉÏ±¨FFTS£¬0£ºÉÏ±¨£»1£º²»ÉÏ±¨£¬½ö½ö¼ÇÂ¼µ½0x4020ÖÐ */
        unsigned int  reserved_0         : 1;  /* bit[2]   : ±£Áô¶ÔÓ¦0x4020 bit[2],ÖÐ¶ÏÊÇ·ñÉÏ±¨FFTSÓÉ¶ÔÓ¦sub moduleµÄÒì³£mask¿ØÖÆ */
        unsigned int  reserved_1         : 29; /* bit[3-31]:  */
    } reg;
} SOC_NPU_AICORE_SC_AIC_CORE_INT_MASK_UNION;
#endif
#define SOC_NPU_AICORE_SC_AIC_CORE_INT_MASK_task_done_int_mask_START  (0)
#define SOC_NPU_AICORE_SC_AIC_CORE_INT_MASK_task_done_int_mask_END    (0)
#define SOC_NPU_AICORE_SC_AIC_CORE_INT_MASK_task_dbg_int_mask_START   (1)
#define SOC_NPU_AICORE_SC_AIC_CORE_INT_MASK_task_dbg_int_mask_END     (1)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_AIC_FIRST_ERR_ID_UNION
 struct description   : SC_AIC_FIRST_ERR_ID Register structure definition
                        Address Offset:0x4028 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_first_err_id : 1;  /* bit[0]   : µ±AICÏòFFTSÉÏ±¨Òì³£Ê±£¬¸ÃÉÏ±¨Òì³£ÔÚSCÄÚ²¿¶ÔÓ¦µÄtask id±àºÅ£¬SW¸ù¾Ý¸ÃIDÈ¥¶ÁÈ¡¶ÔÓ¦Ä£¿éÒì³£ÐÅÏ¢¼Ä´æÆ÷£»¶ÔÓÚ¾ßÓÐOST kick startµÄAIC£¬×î¶à2¸ötask²¢ÐÐÅÜ£¬ËùÒÔÓÃ0/1±ê¼ÇÁ½¸ötask£»µ±id=0Ê±£¬
                                                           È¥¶Ásub moduleÄÇtid=0µÄÄÇÌ×ÖÐ¶Ï¼Ä´æÆ÷ÐÅÏ¢£¬id=1¼´Îªtid=1µÄÄÇÌ×£»¶ÔÓÚÃ»ÓÐOST kick startµÄAIC£¬¹Ì¶¨id=0,¼´¹Ì¶¨È¥¶Átid=0µÄÄÇÌ×ÖÐ¶ÏÐÅÏ¢¼Ä´æÆ÷ */
        unsigned int  reserved         : 31; /* bit[1-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SC_AIC_FIRST_ERR_ID_UNION;
#endif
#define SOC_NPU_AICORE_SC_AIC_FIRST_ERR_ID_aic_first_err_id_START  (0)
#define SOC_NPU_AICORE_SC_AIC_FIRST_ERR_ID_aic_first_err_id_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_AIC_CURRENT_RUN_ID_UNION
 struct description   : SC_AIC_CURRENT_RUN_ID Register structure definition
                        Address Offset:0x402C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_cur_run_id : 1;  /* bit[0]   : AICÔËÐÐ×îÐÂtaskµÄÔÚSCÄÚ²¿µÄidºÅ£¬¶ÔÓÚ¾ßÓÐOST kick startµÄAIC£¬×î¶à2¸ötask²¢ÐÐÅÜ£¬ËùÒÔÓÃ0/1±ê¼ÇÁ½¸ötask */
        unsigned int  reserved       : 31; /* bit[1-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SC_AIC_CURRENT_RUN_ID_UNION;
#endif
#define SOC_NPU_AICORE_SC_AIC_CURRENT_RUN_ID_aic_cur_run_id_START  (0)
#define SOC_NPU_AICORE_SC_AIC_CURRENT_RUN_ID_aic_cur_run_id_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_RST_CNT_CFG_UNION
 struct description   : SC_RST_CNT_CFG Register structure definition
                        Address Offset:0x4030 Initial:0x00002010 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rst_cnt      : 8;  /* bit[0-7]  : Reset counter; Number of cycles AI Core needed for reset, programmable by Driver
                                                        Valid Range: 0x03-0xF0
                                                        The equation for number for cycles that AI core's flop under the software reset domain to be asserted is (rst_cnt + 4). The minimum pulse width of reset assertion would therefore be 7 AI core cycles */
        unsigned int  rst_done_cnt : 8;  /* bit[8-15] : Reset counter; Number of cycles rst_done asserted after rst_all is de-asserted
                                                        rst_done will be asserted after w1_pulse to rst_all "rst_cnt + rst_done_cnt + 2" cycles
                                                        Valid Range: rst_cnt + rst_done_cnt <= 0xFF
                                                        After w1_pulse to rst_all, there is no register write access allowed to AI CORE for "rst_cnt + rst_done_cnt + 3" cycles
                                                        £¨×¢£ºCRGÊµÏÖ¸´Î»Í¬²½³·Àë×öÁË´òÅÄ²Ù×÷£¬¹Êrst_done_cnt¼Ä´æÆ÷ÅäÖÃÖµ²»Ó¦¸ÃÐ¡ÓÚ20£© */
        unsigned int  reserved     : 16; /* bit[16-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SC_RST_CNT_CFG_UNION;
#endif
#define SOC_NPU_AICORE_SC_RST_CNT_CFG_rst_cnt_START       (0)
#define SOC_NPU_AICORE_SC_RST_CNT_CFG_rst_cnt_END         (7)
#define SOC_NPU_AICORE_SC_RST_CNT_CFG_rst_done_cnt_START  (8)
#define SOC_NPU_AICORE_SC_RST_CNT_CFG_rst_done_cnt_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_SOFT_RST_CFG_AND_STA_UNION
 struct description   : SC_SOFT_RST_CFG_AND_STA Register structure definition
                        Address Offset:0x4034 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rst_all  : 1;  /* bit[0]   : write 1 pulse, software resets the whole AI cores except sysctrl itself and ITag. */
        unsigned int  rst_done : 1;  /* bit[1]   : read clear flag to indicate software reset had completed if == 1. */
        unsigned int  reserved : 30; /* bit[2-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SC_SOFT_RST_CFG_AND_STA_UNION;
#endif
#define SOC_NPU_AICORE_SC_SOFT_RST_CFG_AND_STA_rst_all_START   (0)
#define SOC_NPU_AICORE_SC_SOFT_RST_CFG_AND_STA_rst_all_END     (0)
#define SOC_NPU_AICORE_SC_SOFT_RST_CFG_AND_STA_rst_done_START  (1)
#define SOC_NPU_AICORE_SC_SOFT_RST_CFG_AND_STA_rst_done_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_CACHE_PRELOAD_INV_CFG_UNION
 struct description   : SC_CACHE_PRELOAD_INV_CFG Register structure definition
                        Address Offset:0x4038 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_ic_inv_one         : 1;  /* bit[0]   : invalidate by VA in SU icache, the VA located @{0x5200,0x5204} */
        unsigned int  su_ic_inv_all         : 1;  /* bit[1]   : invalidate the whole SU icache */
        unsigned int  aic_all_cache_inv_req : 1;  /* bit[2]   : when this bit is configurate as 1, if @0x4010 bit[1]=1, su and vec's icache will be clear; and if @0x4010 bit[3]=1, su dcache will be clear,too */
        unsigned int  reserved              : 28; /* bit[3-30]: ±£Áô */
        unsigned int  su_ic_preload_req     : 1;  /* bit[31]  : scalar IC preload request,the preload VA is the kick start PC */
    } reg;
} SOC_NPU_AICORE_SC_CACHE_PRELOAD_INV_CFG_UNION;
#endif
#define SOC_NPU_AICORE_SC_CACHE_PRELOAD_INV_CFG_su_ic_inv_one_START          (0)
#define SOC_NPU_AICORE_SC_CACHE_PRELOAD_INV_CFG_su_ic_inv_one_END            (0)
#define SOC_NPU_AICORE_SC_CACHE_PRELOAD_INV_CFG_su_ic_inv_all_START          (1)
#define SOC_NPU_AICORE_SC_CACHE_PRELOAD_INV_CFG_su_ic_inv_all_END            (1)
#define SOC_NPU_AICORE_SC_CACHE_PRELOAD_INV_CFG_aic_all_cache_inv_req_START  (2)
#define SOC_NPU_AICORE_SC_CACHE_PRELOAD_INV_CFG_aic_all_cache_inv_req_END    (2)
#define SOC_NPU_AICORE_SC_CACHE_PRELOAD_INV_CFG_su_ic_preload_req_START      (31)
#define SOC_NPU_AICORE_SC_CACHE_PRELOAD_INV_CFG_su_ic_preload_req_END        (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_SU_IC_INV_STATUS_UNION
 struct description   : SC_SU_IC_INV_STATUS Register structure definition
                        Address Offset:0x403C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_ic_inv_done  : 1;  /* bit[0]   : == 1 SU Icache is invalidated
                                                          == 0 SU Icache invalidate is still in progress */
        unsigned int  vec_ic_inv_done : 1;  /* bit[1]   : == 1 VEC Icache is invalidated
                                                          == 0 VEC Icache invalidate is still in progress */
        unsigned int  reserved        : 30; /* bit[2-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SC_SU_IC_INV_STATUS_UNION;
#endif
#define SOC_NPU_AICORE_SC_SU_IC_INV_STATUS_su_ic_inv_done_START   (0)
#define SOC_NPU_AICORE_SC_SU_IC_INV_STATUS_su_ic_inv_done_END     (0)
#define SOC_NPU_AICORE_SC_SU_IC_INV_STATUS_vec_ic_inv_done_START  (1)
#define SOC_NPU_AICORE_SC_SU_IC_INV_STATUS_vec_ic_inv_done_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_AIC_INNER_STATUS_UNION
 struct description   : SC_AIC_INNER_STATUS Register structure definition
                        Address Offset:0x4040 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_all_idle : 1;  /* bit[0]   : AIC´¦ÓÚall idle×´Ì¬ */
        unsigned int  reserved     : 31; /* bit[1-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SC_AIC_INNER_STATUS_UNION;
#endif
#define SOC_NPU_AICORE_SC_AIC_INNER_STATUS_aic_all_idle_START  (0)
#define SOC_NPU_AICORE_SC_AIC_INNER_STATUS_aic_all_idle_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_CLK_GATE_MASK_0_UNION
 struct description   : SC_CLK_GATE_MASK_0 Register structure definition
                        Address Offset:0x4050 Initial:0x80000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dbg_clk_en_mask    : 1;  /* bit[0]   : scÄÚ²¿debugÄ£¿é¿ØÖÆÂß¼­Ê±ÖÓÃÅ¿Ø£¬1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓÃÅ¿Ø£» 0£º×Ô¶¯Ê±ÖÓÃÅ¿Ø */
        unsigned int  pmu_clk_en_mask    : 1;  /* bit[1]   : scÄÚ²¿pmuÄ£¿é¿ØÖÆÂß¼­Ê±ÖÓÃÅ¿Ø£¬1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓÃÅ¿Ø£» 0£º×Ô¶¯Ê±ÖÓÃÅ¿Ø */
        unsigned int  slcsw_clk_en_mask  : 1;  /* bit[2]   : scÄÚ²¿slow context switchÄ£¿é¿ØÖÆÂß¼­Ê±ÖÓÃÅ¿Ø£¬1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓÃÅ¿Ø£» 0£º×Ô¶¯Ê±ÖÓÃÅ¿Ø */
        unsigned int  reserved           : 28; /* bit[3-30]: ±£Áô */
        unsigned int  clk_global_en_mask : 1;  /* bit[31]  : ÊÇ·ñ´¥·¢top²ãµÚÒ»¼¶Ó²¼þÊ±ÖÓÃÅ¿Ø
                                                             1£ºÆÁ±ÎÓ²¼þÊ±ÖÓ×Ô¶¯ÃÅ¿Ø£¬¼´´ò¿ª
                                                             0£º²»ÆÁ±ÎÓ²¼þÊ±ÖÓÃÅ¿Ø */
    } reg;
} SOC_NPU_AICORE_SC_CLK_GATE_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_SC_CLK_GATE_MASK_0_dbg_clk_en_mask_START     (0)
#define SOC_NPU_AICORE_SC_CLK_GATE_MASK_0_dbg_clk_en_mask_END       (0)
#define SOC_NPU_AICORE_SC_CLK_GATE_MASK_0_pmu_clk_en_mask_START     (1)
#define SOC_NPU_AICORE_SC_CLK_GATE_MASK_0_pmu_clk_en_mask_END       (1)
#define SOC_NPU_AICORE_SC_CLK_GATE_MASK_0_slcsw_clk_en_mask_START   (2)
#define SOC_NPU_AICORE_SC_CLK_GATE_MASK_0_slcsw_clk_en_mask_END     (2)
#define SOC_NPU_AICORE_SC_CLK_GATE_MASK_0_clk_global_en_mask_START  (31)
#define SOC_NPU_AICORE_SC_CLK_GATE_MASK_0_clk_global_en_mask_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_DJTAG_CLK_BYPASS_UNION
 struct description   : SC_DJTAG_CLK_BYPASS Register structure definition
                        Address Offset:0x4054 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  djtag_clk_bypass_en : 1;  /* bit[0]   : Actually, this register is RW type;before DJTAG flow, SW need to configurate this register to open the ICG in AIC, and after DJTAG flow, need to close it.
                                                              1: open; 0: close */
        unsigned int  reserved            : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_AICORE_SC_DJTAG_CLK_BYPASS_UNION;
#endif
#define SOC_NPU_AICORE_SC_DJTAG_CLK_BYPASS_djtag_clk_bypass_en_START  (0)
#define SOC_NPU_AICORE_SC_DJTAG_CLK_BYPASS_djtag_clk_bypass_en_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_CLK_DELAY_CNT_UNION
 struct description   : SC_CLK_DELAY_CNT Register structure definition
                        Address Offset:0x4058 Initial:0x00008A0B Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_clk_top_off_dly_cnt : 8;  /* bit[0-7]  : µ±aicoreÈÎÎñ½áÊø£¬ÐèÒª¹Ø±ÕtopÊ±ÖÓÊ±£¬µÈ´ý¶à¾Ã²Å¹Ø±ÕÊ±ÖÓ;¸Ã¼Ä´æÆ÷ºóÆÚÓÉÓ²¼þÈËÔ±µ÷Õû£¬Èí¼þÈËÔ±ÎÞÐèÅäÖÃ */
        unsigned int  sc_mem_init_dly_cnt    : 4;  /* bit[8-11] : µ±HW resetÊ±£¬´ýECCµÄmemoryÐèÒª³õÊ¼»¯£¬SC delay¶àÉÙ¸öcycleÏÂ·¢memory ³õÊ¼»¯ÇëÇó£¬¸Ã¼Ä´æÆ÷ºóÆÚÓÉÓ²¼þÈËÔ±µ÷Õû£¬Èí¼þÈËÔ±ÎÞÐèÅäÖÃ */
        unsigned int  sc_top_en_clk_dly_cnt  : 4;  /* bit[12-15]: µ±SC¿ªÆôTOP clkµÄicg enºó£¬delay¶àÉÙ¸öcycleºó²ÅÏÂ·¢ÅäÖÃ£¬±£Ö¤sub moduleÊÕµ½ÅäÖÃÇ°£¬¶¥²ãÊ±ÖÓÒÑ¾­¿ªÆô£¬¸Ã¼Ä´æÆ÷ºóÆÚÓÉÓ²¼þÈËÔ±µ÷Õû£¬Èí¼þÈËÔ±ÎÞÐèÅäÖÃ */
        unsigned int  reserved               : 16; /* bit[16-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SC_CLK_DELAY_CNT_UNION;
#endif
#define SOC_NPU_AICORE_SC_CLK_DELAY_CNT_sc_clk_top_off_dly_cnt_START  (0)
#define SOC_NPU_AICORE_SC_CLK_DELAY_CNT_sc_clk_top_off_dly_cnt_END    (7)
#define SOC_NPU_AICORE_SC_CLK_DELAY_CNT_sc_mem_init_dly_cnt_START     (8)
#define SOC_NPU_AICORE_SC_CLK_DELAY_CNT_sc_mem_init_dly_cnt_END       (11)
#define SOC_NPU_AICORE_SC_CLK_DELAY_CNT_sc_top_en_clk_dly_cnt_START   (12)
#define SOC_NPU_AICORE_SC_CLK_DELAY_CNT_sc_top_en_clk_dly_cnt_END     (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_CFG_DELAY_CNT_UNION
 struct description   : SC_CFG_DELAY_CNT Register structure definition
                        Address Offset:0x405C Initial:0x00080610 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cfg_write_done_dly_cnt : 8;  /* bit[0-7]  : ÅäÖÃÐ´AICÅäÖÃ¼Ä´æÆ÷£¬¼¸¸öcycleÄÜ¹»Ð´½øÈ¥£¬¸Ã¼Ä´æÆ÷ºóÆÚÓÉÓ²¼þÈËÔ±µ÷Õû£¬Èí¼þÈËÔ±ÎÞÐèÅäÖÃ */
        unsigned int  task_done_rpt_dly_cnt  : 8;  /* bit[8-15] : SUÉÏ±¨true endºó£¬SC delay¼¸¸öcycleºó£¬¿ªÊ¼ÉÏ±¨µ÷¶ÈÆ÷£¬¸Ã¼Ä´æÆ÷ºóÆÚÓÉÓ²¼þÈËÔ±µ÷Õû£¬Èí¼þÈËÔ±ÎÞÐèÅäÖÃ */
        unsigned int  task_dbg_rpt_dly_cnt   : 8;  /* bit[16-23]: SUÉÏ±¨debugºó£¬SC delay¼¸¸öcycleºó£¬¿ªÊ¼ÉÏ±¨µ÷¶ÈÆ÷£¬ÅäÖÃÖµÐèÒª´óÓÚtask_done_rpt_dly_cntÖÁÉÙ1£¬¸Ã¼Ä´æÆ÷ºóÆÚÓÉÓ²¼þÈËÔ±µ÷Õû£¬Èí¼þÈËÔ±ÎÞÐèÅäÖÃ */
        unsigned int  cfg_read_dly_cnt       : 8;  /* bit[24-31]: pipe line¶ÁÊ±£¬Èç¹ûlink busÓÐÑ¹ËõÎ»¿í£¬µØÖ·ÏßºÍÊý¾ÝÏßÑ¹ËõÂÊ²»Ò»ÑùÊ±£¬¿ÉÄÜµ¼ÖÂ²»ÄÜback¿¿back·ÃÎÊ£¬¸Ã¼Ä´æÆ÷ÓÃÓÚ¸ô¿ª¶Á·ÃÎÊ¼¸¸öcycle£¬
                                                                  ¸Ã¼Ä´æÆ÷ºóÆÚÓÉÓ²¼þÈËÔ±µ÷Õû£¬Èí¼þÈËÔ±ÎÞÐèÅäÖÃ */
    } reg;
} SOC_NPU_AICORE_SC_CFG_DELAY_CNT_UNION;
#endif
#define SOC_NPU_AICORE_SC_CFG_DELAY_CNT_cfg_write_done_dly_cnt_START  (0)
#define SOC_NPU_AICORE_SC_CFG_DELAY_CNT_cfg_write_done_dly_cnt_END    (7)
#define SOC_NPU_AICORE_SC_CFG_DELAY_CNT_task_done_rpt_dly_cnt_START   (8)
#define SOC_NPU_AICORE_SC_CFG_DELAY_CNT_task_done_rpt_dly_cnt_END     (15)
#define SOC_NPU_AICORE_SC_CFG_DELAY_CNT_task_dbg_rpt_dly_cnt_START    (16)
#define SOC_NPU_AICORE_SC_CFG_DELAY_CNT_task_dbg_rpt_dly_cnt_END      (23)
#define SOC_NPU_AICORE_SC_CFG_DELAY_CNT_cfg_read_dly_cnt_START        (24)
#define SOC_NPU_AICORE_SC_CFG_DELAY_CNT_cfg_read_dly_cnt_END          (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_LOCK_BYPASS_0_UNION
 struct description   : SC_LOCK_BYPASS_0 Register structure definition
                        Address Offset:0x4070 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  lock_bypass0_srcid  : 12; /* bit[0-11] : Ò»¸öcluster±àºÅ»òÕßÒ»¸ösubsys±àºÅ£¬ÓÃÓÚÇø·ÖÒ»¸öclusterºÅ»òÕßÒ»¸ösubsysºÅ */
        unsigned int  reserved            : 1;  /* bit[12]   : ±£Áô */
        unsigned int  lock_bypass0_lpid   : 3;  /* bit[13-15]: Ò»¸öclusterÄÚºË±àºÅ»òÕßÒ»¸ösmmuÉÏµÄmaster±àºÅ£¬ÓÃÓÚÇø·ÖÒ»¸öclusterÄÚµÄcpuºËºÅ»òÕßÓÃÓÚÇø·ÖÒ»¸ösubsysÉÏµÄ¼ÓËÙÆ÷±àºÅ */
        unsigned int  lock_bypass0_mask_n : 15; /* bit[16-30]: ¶ÔÓ¦src_idºÍlp_idµÄmaskÎ»£¬{src_id[11:0],lp_id[2:0]} */
        unsigned int  lock_bypass0_en     : 1;  /* bit[31]   : a) lock_bypass0_en - é 1 r, ´ú±í ÏÂÃæµÄ lock_bypass_axuser µÄÖµþ¿ÉÒÔÔÚ ]ÓÐ é_æiµÄÇérÏÂ ×x/ µ½
                                                               b) lock_bypass0_axuser - Î»12bit for mini, ®axuser µÄ¦ª bit ºÍ ÅäÖÃÖµÏàµÈ, ¾Í¿ÉÒÔ ×®Ç°ÃüÁî, bypass ·À´ôæi SYSCTRL_LOCK ×x/µ½ sysctrl register
                                                               Lite: Î»1bit , Ö»ÓÐlock_bypass0_lpid[0] */
    } reg;
} SOC_NPU_AICORE_SC_LOCK_BYPASS_0_UNION;
#endif
#define SOC_NPU_AICORE_SC_LOCK_BYPASS_0_lock_bypass0_srcid_START   (0)
#define SOC_NPU_AICORE_SC_LOCK_BYPASS_0_lock_bypass0_srcid_END     (11)
#define SOC_NPU_AICORE_SC_LOCK_BYPASS_0_lock_bypass0_lpid_START    (13)
#define SOC_NPU_AICORE_SC_LOCK_BYPASS_0_lock_bypass0_lpid_END      (15)
#define SOC_NPU_AICORE_SC_LOCK_BYPASS_0_lock_bypass0_mask_n_START  (16)
#define SOC_NPU_AICORE_SC_LOCK_BYPASS_0_lock_bypass0_mask_n_END    (30)
#define SOC_NPU_AICORE_SC_LOCK_BYPASS_0_lock_bypass0_en_START      (31)
#define SOC_NPU_AICORE_SC_LOCK_BYPASS_0_lock_bypass0_en_END        (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_LOCK_BYPASS_1_UNION
 struct description   : SC_LOCK_BYPASS_1 Register structure definition
                        Address Offset:0x4074 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  lock_bypass1_srcid  : 12; /* bit[0-11] : Ò»¸öcluster±àºÅ»òÕßÒ»¸ösubsys±àºÅ£¬ÓÃÓÚÇø·ÖÒ»¸öclusterºÅ»òÕßÒ»¸ösubsysºÅ */
        unsigned int  reserved            : 1;  /* bit[12]   : ±£Áô */
        unsigned int  lock_bypass1_lpid   : 3;  /* bit[13-15]: Ò»¸öclusterÄÚºË±àºÅ»òÕßÒ»¸ösmmuÉÏµÄmaster±àºÅ£¬ÓÃÓÚÇø·ÖÒ»¸öclusterÄÚµÄcpuºËºÅ»òÕßÓÃÓÚÇø·ÖÒ»¸ösubsysÉÏµÄ¼ÓËÙÆ÷±àºÅ */
        unsigned int  lock_bypass1_mask_n : 15; /* bit[16-30]: ¶ÔÓ¦src_idºÍlp_idµÄmaskÎ»£¬{src_id[11:0],lp_id[2:0]} */
        unsigned int  lock_bypass1_en     : 1;  /* bit[31]   : a) lock_bypass1_en - é 1 r, ´ú±í ÏÂÃæµÄ lock_bypass_axuser µÄÖµþ¿ÉÒÔÔÚ ]ÓÐ é_æiµÄÇérÏÂ ×x/ µ½
                                                               b) lock_bypass1_axuser - Î»12bit for mini, ®axuser µÄ¦ª bit ºÍ ÅäÖÃÖµÏàµÈ, ¾Í¿ÉÒÔ ×®Ç°ÃüÁî, bypass ·À´ôæi SYSCTRL_LOCK ×x/µ½ sysctrl register
                                                               Lite: Î»1bit , Ö»ÓÐlock_bypass1_lpid[0] */
    } reg;
} SOC_NPU_AICORE_SC_LOCK_BYPASS_1_UNION;
#endif
#define SOC_NPU_AICORE_SC_LOCK_BYPASS_1_lock_bypass1_srcid_START   (0)
#define SOC_NPU_AICORE_SC_LOCK_BYPASS_1_lock_bypass1_srcid_END     (11)
#define SOC_NPU_AICORE_SC_LOCK_BYPASS_1_lock_bypass1_lpid_START    (13)
#define SOC_NPU_AICORE_SC_LOCK_BYPASS_1_lock_bypass1_lpid_END      (15)
#define SOC_NPU_AICORE_SC_LOCK_BYPASS_1_lock_bypass1_mask_n_START  (16)
#define SOC_NPU_AICORE_SC_LOCK_BYPASS_1_lock_bypass1_mask_n_END    (30)
#define SOC_NPU_AICORE_SC_LOCK_BYPASS_1_lock_bypass1_en_START      (31)
#define SOC_NPU_AICORE_SC_LOCK_BYPASS_1_lock_bypass1_en_END        (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_SYSCTRL_LOCK_UNION
 struct description   : SC_SYSCTRL_LOCK Register structure definition
                        Address Offset:0x4078 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sysctrl_lock : 32; /* bit[0-31]: 32-bit lock register
                                                       SC register cannot be read/write accessed if value != 0x19101920
                                                       Default = 0x0000_0000 */
    } reg;
} SOC_NPU_AICORE_SC_SYSCTRL_LOCK_UNION;
#endif
#define SOC_NPU_AICORE_SC_SYSCTRL_LOCK_sysctrl_lock_START  (0)
#define SOC_NPU_AICORE_SC_SYSCTRL_LOCK_sysctrl_lock_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_BUS_TIMEOUT_CFG_L_UNION
 struct description   : SC_BUS_TIMEOUT_CFG_L Register structure definition
                        Address Offset:0x40F0 Initial:0xFFFFFFFF Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_timeout_cnt : 32; /* bit[0-31]: slave bus ·ÃÎÊÃ»·µ»ØrespµÄtimeout counterµÄµÍ32ÅäÖÃ */
    } reg;
} SOC_NPU_AICORE_SC_BUS_TIMEOUT_CFG_L_UNION;
#endif
#define SOC_NPU_AICORE_SC_BUS_TIMEOUT_CFG_L_sc_timeout_cnt_START  (0)
#define SOC_NPU_AICORE_SC_BUS_TIMEOUT_CFG_L_sc_timeout_cnt_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_BUS_TIMEOUT_CFG_H_UNION
 struct description   : SC_BUS_TIMEOUT_CFG_H Register structure definition
                        Address Offset:0x40F4 Initial:0x80000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved               : 31; /* bit[0-30]:  */
        unsigned int  sc_bus_resp_timeout_en : 1;  /* bit[31]  : slave bus ·ÃÎÊÃ»·µ»ØrespµÄtimeout counterÊ¹ÄÜ£¬1£º¿ªÆô£» 0£º¹Ø±Õ */
    } reg;
} SOC_NPU_AICORE_SC_BUS_TIMEOUT_CFG_H_UNION;
#endif
#define SOC_NPU_AICORE_SC_BUS_TIMEOUT_CFG_H_sc_bus_resp_timeout_en_START  (31)
#define SOC_NPU_AICORE_SC_BUS_TIMEOUT_CFG_H_sc_bus_resp_timeout_en_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_DBG_RW_CTRL_UNION
 struct description   : SC_DBG_RW_CTRL Register structure definition
                        Address Offset:0x4100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dbg_ctrl_wr  : 1;  /* bit[0]   : Write 1 pulse signal to write the data in {debug_data3, 2,1,0} into the destination */
        unsigned int  dbg_ctrl_rd  : 1;  /* bit[1]   : Write 1 pulse signal to read the address debug memory element to the debug data register. */
        unsigned int  su_dbg_stall : 1;  /* bit[2]   : Write 1 pulse signal to stall AIC for debug */
        unsigned int  reserved     : 29; /* bit[3-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SC_DBG_RW_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_SC_DBG_RW_CTRL_dbg_ctrl_wr_START   (0)
#define SOC_NPU_AICORE_SC_DBG_RW_CTRL_dbg_ctrl_wr_END     (0)
#define SOC_NPU_AICORE_SC_DBG_RW_CTRL_dbg_ctrl_rd_START   (1)
#define SOC_NPU_AICORE_SC_DBG_RW_CTRL_dbg_ctrl_rd_END     (1)
#define SOC_NPU_AICORE_SC_DBG_RW_CTRL_su_dbg_stall_START  (2)
#define SOC_NPU_AICORE_SC_DBG_RW_CTRL_su_dbg_stall_END    (2)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_DBG_ADDR_L_UNION
 struct description   : SC_DBG_ADDR_L Register structure definition
                        Address Offset:0x4108 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dbg_addr_l : 32; /* bit[0-31]: debug·ÃÎÊµØÖ·µÄµÍ32Î» */
    } reg;
} SOC_NPU_AICORE_SC_DBG_ADDR_L_UNION;
#endif
#define SOC_NPU_AICORE_SC_DBG_ADDR_L_dbg_addr_l_START  (0)
#define SOC_NPU_AICORE_SC_DBG_ADDR_L_dbg_addr_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_DBG_ADDR_H_UNION
 struct description   : SC_DBG_ADDR_H Register structure definition
                        Address Offset:0x410C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dbg_addr_h : 24; /* bit[0-23] : debug·ÃÎÊµØÖ·µÄ¸ß24Î» */
        unsigned int  reserved   : 8;  /* bit[24-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SC_DBG_ADDR_H_UNION;
#endif
#define SOC_NPU_AICORE_SC_DBG_ADDR_H_dbg_addr_h_START  (0)
#define SOC_NPU_AICORE_SC_DBG_ADDR_H_dbg_addr_h_END    (23)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_DBG_DATA_0_UNION
 struct description   : SC_DBG_DATA_0 Register structure definition
                        Address Offset:0x4110 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dbg_data_0 : 32; /* bit[0-31]: debug ¶Á/Ð´µÄdata0[31:0] */
    } reg;
} SOC_NPU_AICORE_SC_DBG_DATA_0_UNION;
#endif
#define SOC_NPU_AICORE_SC_DBG_DATA_0_dbg_data_0_START  (0)
#define SOC_NPU_AICORE_SC_DBG_DATA_0_dbg_data_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_DBG_DATA_1_UNION
 struct description   : SC_DBG_DATA_1 Register structure definition
                        Address Offset:0x4114 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dbg_data_1 : 32; /* bit[0-31]: debug ¶Á/Ð´µÄdata1[31:0] */
    } reg;
} SOC_NPU_AICORE_SC_DBG_DATA_1_UNION;
#endif
#define SOC_NPU_AICORE_SC_DBG_DATA_1_dbg_data_1_START  (0)
#define SOC_NPU_AICORE_SC_DBG_DATA_1_dbg_data_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_DBG_DATA_2_UNION
 struct description   : SC_DBG_DATA_2 Register structure definition
                        Address Offset:0x4118 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dbg_data_2 : 32; /* bit[0-31]: debug ¶Á/Ð´µÄdata2[31:0] */
    } reg;
} SOC_NPU_AICORE_SC_DBG_DATA_2_UNION;
#endif
#define SOC_NPU_AICORE_SC_DBG_DATA_2_dbg_data_2_START  (0)
#define SOC_NPU_AICORE_SC_DBG_DATA_2_dbg_data_2_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_DBG_DATA_3_UNION
 struct description   : SC_DBG_DATA_3 Register structure definition
                        Address Offset:0x411C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dbg_data_3 : 32; /* bit[0-31]: debug ¶Á/Ð´µÄdata3[31:0] */
    } reg;
} SOC_NPU_AICORE_SC_DBG_DATA_3_UNION;
#endif
#define SOC_NPU_AICORE_SC_DBG_DATA_3_dbg_data_3_START  (0)
#define SOC_NPU_AICORE_SC_DBG_DATA_3_dbg_data_3_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_DBG_DATA_4_UNION
 struct description   : SC_DBG_DATA_4 Register structure definition
                        Address Offset:0x4120 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dbg_data_4 : 32; /* bit[0-31]: debug ¶Á/Ð´µÄdata4[31:0] */
    } reg;
} SOC_NPU_AICORE_SC_DBG_DATA_4_UNION;
#endif
#define SOC_NPU_AICORE_SC_DBG_DATA_4_dbg_data_4_START  (0)
#define SOC_NPU_AICORE_SC_DBG_DATA_4_dbg_data_4_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_DBG_DATA_5_UNION
 struct description   : SC_DBG_DATA_5 Register structure definition
                        Address Offset:0x4124 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dbg_data_5 : 32; /* bit[0-31]: debug ¶Á/Ð´µÄdata5[31:0] */
    } reg;
} SOC_NPU_AICORE_SC_DBG_DATA_5_UNION;
#endif
#define SOC_NPU_AICORE_SC_DBG_DATA_5_dbg_data_5_START  (0)
#define SOC_NPU_AICORE_SC_DBG_DATA_5_dbg_data_5_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_DBG_DATA_6_UNION
 struct description   : SC_DBG_DATA_6 Register structure definition
                        Address Offset:0x4128 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dbg_data_6 : 32; /* bit[0-31]: debug ¶Á/Ð´µÄdata6[31:0] */
    } reg;
} SOC_NPU_AICORE_SC_DBG_DATA_6_UNION;
#endif
#define SOC_NPU_AICORE_SC_DBG_DATA_6_dbg_data_6_START  (0)
#define SOC_NPU_AICORE_SC_DBG_DATA_6_dbg_data_6_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_DBG_DATA_7_UNION
 struct description   : SC_DBG_DATA_7 Register structure definition
                        Address Offset:0x412C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dbg_data_7 : 32; /* bit[0-31]: debug ¶Á/Ð´µÄdata7[31:0] */
    } reg;
} SOC_NPU_AICORE_SC_DBG_DATA_7_UNION;
#endif
#define SOC_NPU_AICORE_SC_DBG_DATA_7_dbg_data_7_START  (0)
#define SOC_NPU_AICORE_SC_DBG_DATA_7_dbg_data_7_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_DBG_STATUS_UNION
 struct description   : SC_DBG_STATUS Register structure definition
                        Address Offset:0x4130 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dbg_cache_invalid : 1;  /* bit[0]   : ·ÃÎÊcache£¬·¢Éúmiss»òÕßECC´íÎó */
        unsigned int  dbg_access_fail   : 1;  /* bit[1]   : BIU·ÃÎÊDDR·¢Éú´íÎó£¬»òÕßdebug·ÃÎÊÁË²»ÄÜÊ¶±ðµÄµØÖ· */
        unsigned int  dbg_read_err      : 1;  /* bit[2]   : ·ÃÎÊ·ÇcacheµÄmemoryÊ±£¬·¢Éú2-bit ECC´íÎó */
        unsigned int  reserved          : 28; /* bit[3-30]: ±£Áô */
        unsigned int  dbg_rw_done       : 1;  /* bit[31]  : Read clear register to show the debug data read / write is finished */
    } reg;
} SOC_NPU_AICORE_SC_DBG_STATUS_UNION;
#endif
#define SOC_NPU_AICORE_SC_DBG_STATUS_dbg_cache_invalid_START  (0)
#define SOC_NPU_AICORE_SC_DBG_STATUS_dbg_cache_invalid_END    (0)
#define SOC_NPU_AICORE_SC_DBG_STATUS_dbg_access_fail_START    (1)
#define SOC_NPU_AICORE_SC_DBG_STATUS_dbg_access_fail_END      (1)
#define SOC_NPU_AICORE_SC_DBG_STATUS_dbg_read_err_START       (2)
#define SOC_NPU_AICORE_SC_DBG_STATUS_dbg_read_err_END         (2)
#define SOC_NPU_AICORE_SC_DBG_STATUS_dbg_rw_done_START        (31)
#define SOC_NPU_AICORE_SC_DBG_STATUS_dbg_rw_done_END          (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_EXIT_DBG_CTRL_UNION
 struct description   : SC_EXIT_DBG_CTRL Register structure definition
                        Address Offset:0x4140 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dbg_resume_aic_p  : 1;  /* bit[0]   : µ±ÒªÍË³ödebugÊ±£¬Èç¹û·¢ÏÖAICÒÑ¾­Ö´ÐÐÁËENDÖ¸Áî£¨²éÑ¯@0x20£©,²¢ÇÒ²éÑ¯AIC»¹ÓÐpendingµÄtask»¹Î´Ö´ÐÐ£¨²éÑ¯@0x48B0£©,ÔòÅäÖÃ¸Ãresume,ÈÃAICÍË³ödebugÌ¬£¬¼ÌÐøÖ´ÐÐpendingµÄtask */
        unsigned int  dbg_resume_sc_p   : 1;  /* bit[1]   : µ±AIC½øÈëdebugÌ¬£¬SC»ábarrier×¡ÐÂtaskÏÂ·¢µ½SU£¬ÅäÖÃ¸Ãresume bit¿ÉÒÔ½â³ýSCµÄbarrier¡££¨¸ÃbitÖ»Ê¹ÓÃÓÐOST kick start¹¦ÄÜµÄ°æ±¾£© */
        unsigned int  aiv_dbg_over      : 1;  /* bit[2]   : debugÍê³Éºó£¬SWÐèÒªÏÈÐ´¸Ãbit£¬Í¨ÖªAIV£¬ÒÑ¾­debugÍê£¬½Ó×ÅÔÙÐ´resume£¨Èç¹ûÓÐ±ØÒªµÄ»°£©£¬¸ÃbitÓÃÀ´·ÀÖ¹HWTS¿´µ½TSFW resume AIVºó£¬HTTSÏÂ·¢ÁËslow context switchÃüÁî£¬¶øAIV¸øºöÂÔÁË¸ÃÃüÁî¡££¨¸ÃbitÖ»Ê¹ÓÃÓÐslow context switch¹¦ÄÜ°æ±¾£© */
        unsigned int  dbg_ctrl_reserved : 29; /* bit[3-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_SC_EXIT_DBG_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_SC_EXIT_DBG_CTRL_dbg_resume_aic_p_START   (0)
#define SOC_NPU_AICORE_SC_EXIT_DBG_CTRL_dbg_resume_aic_p_END     (0)
#define SOC_NPU_AICORE_SC_EXIT_DBG_CTRL_dbg_resume_sc_p_START    (1)
#define SOC_NPU_AICORE_SC_EXIT_DBG_CTRL_dbg_resume_sc_p_END      (1)
#define SOC_NPU_AICORE_SC_EXIT_DBG_CTRL_aiv_dbg_over_START       (2)
#define SOC_NPU_AICORE_SC_EXIT_DBG_CTRL_aiv_dbg_over_END         (2)
#define SOC_NPU_AICORE_SC_EXIT_DBG_CTRL_dbg_ctrl_reserved_START  (3)
#define SOC_NPU_AICORE_SC_EXIT_DBG_CTRL_dbg_ctrl_reserved_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_PMU_CTRL_CFG_UNION
 struct description   : SC_PMU_CTRL_CFG Register structure definition
                        Address Offset:0x4200 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  user_profile_mode   : 1;  /* bit[0]   : PMU User Profile mode */
        unsigned int  sample_profile_mode : 1;  /* bit[1]   : PMU Sample Base Profiling enable */
        unsigned int  aic_task_cyc_cnt_en : 1;  /* bit[2]   : µ±¿ªÆô¸ÃbitÊ±£¬PMU»áÔÚAICOREÔËÐÐÊ±¼ÆËãcycleÊý£»1£º¿ªÆô£» 0£º¹Ø±Õ */
        unsigned int  reserved            : 29; /* bit[3-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SC_PMU_CTRL_CFG_UNION;
#endif
#define SOC_NPU_AICORE_SC_PMU_CTRL_CFG_user_profile_mode_START    (0)
#define SOC_NPU_AICORE_SC_PMU_CTRL_CFG_user_profile_mode_END      (0)
#define SOC_NPU_AICORE_SC_PMU_CTRL_CFG_sample_profile_mode_START  (1)
#define SOC_NPU_AICORE_SC_PMU_CTRL_CFG_sample_profile_mode_END    (1)
#define SOC_NPU_AICORE_SC_PMU_CTRL_CFG_aic_task_cyc_cnt_en_START  (2)
#define SOC_NPU_AICORE_SC_PMU_CTRL_CFG_aic_task_cyc_cnt_en_END    (2)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_PMU_CNT_STATUS_UNION
 struct description   : SC_PMU_CNT_STATUS Register structure definition
                        Address Offset:0x4204 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_overflow : 1;  /* bit[0]   : actually, it is RC register; Read clear flag of certain PMU counter had been overflowed
                                                       - Count overflow cycle, updated at certain count¡¯s overflow, if the count value is smaller than the latched value, would update to the smaller value.

                                                       ***** hardware reset only *****
                                                       i.e. modified generated code such that the reset is connected to hardware reset */
        unsigned int  reserved     : 31; /* bit[1-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SC_PMU_CNT_STATUS_UNION;
#endif
#define SOC_NPU_AICORE_SC_PMU_CNT_STATUS_pmu_overflow_START  (0)
#define SOC_NPU_AICORE_SC_PMU_CNT_STATUS_pmu_overflow_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_PMU_MIN_OV_CNT_L_UNION
 struct description   : SC_PMU_MIN_OV_CNT_L Register structure definition
                        Address Offset:0x4208 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_min_ov_cnt_l : 32; /* bit[0-31]: low part of the 64bit read clear counter that latches the minimum value of the cycle that certain event have count overflow */
    } reg;
} SOC_NPU_AICORE_SC_PMU_MIN_OV_CNT_L_UNION;
#endif
#define SOC_NPU_AICORE_SC_PMU_MIN_OV_CNT_L_pmu_min_ov_cnt_l_START  (0)
#define SOC_NPU_AICORE_SC_PMU_MIN_OV_CNT_L_pmu_min_ov_cnt_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_PMU_MIN_OV_CNT_H_UNION
 struct description   : SC_PMU_MIN_OV_CNT_H Register structure definition
                        Address Offset:0x420C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_min_ov_cnt_h : 32; /* bit[0-31]: high part of the 64bit read clear counter that latches the minimum value of the cycle that certain event have count overflow */
    } reg;
} SOC_NPU_AICORE_SC_PMU_MIN_OV_CNT_H_UNION;
#endif
#define SOC_NPU_AICORE_SC_PMU_MIN_OV_CNT_H_pmu_min_ov_cnt_h_START  (0)
#define SOC_NPU_AICORE_SC_PMU_MIN_OV_CNT_H_pmu_min_ov_cnt_h_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_PMU_CNT_UNION
 struct description   : SC_PMU_CNT Register structure definition
                        Address Offset:0x4210+0x8*(pmu_cnt_n) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_cnt : 32; /* bit[0-31]: 32 bit read clear PMU event counter 0~7 */
    } reg;
} SOC_NPU_AICORE_SC_PMU_CNT_UNION;
#endif
#define SOC_NPU_AICORE_SC_PMU_CNT_pmu_cnt_START  (0)
#define SOC_NPU_AICORE_SC_PMU_CNT_pmu_cnt_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_PMU_TASK_CYC_CNT_L_UNION
 struct description   : SC_PMU_TASK_CYC_CNT_L Register structure definition
                        Address Offset:0x4250 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_task_cyc_cnt_l : 32; /* bit[0-31]: the low part of the 64 bit read clear task cycle counter */
    } reg;
} SOC_NPU_AICORE_SC_PMU_TASK_CYC_CNT_L_UNION;
#endif
#define SOC_NPU_AICORE_SC_PMU_TASK_CYC_CNT_L_pmu_task_cyc_cnt_l_START  (0)
#define SOC_NPU_AICORE_SC_PMU_TASK_CYC_CNT_L_pmu_task_cyc_cnt_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_PMU_TASK_CYC_CNT_H_UNION
 struct description   : SC_PMU_TASK_CYC_CNT_H Register structure definition
                        Address Offset:0x4254 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_task_cyc_cnt_h : 32; /* bit[0-31]: the high part of the 64 bit read clear task cycle counter */
    } reg;
} SOC_NPU_AICORE_SC_PMU_TASK_CYC_CNT_H_UNION;
#endif
#define SOC_NPU_AICORE_SC_PMU_TASK_CYC_CNT_H_pmu_task_cyc_cnt_h_START  (0)
#define SOC_NPU_AICORE_SC_PMU_TASK_CYC_CNT_H_pmu_task_cyc_cnt_h_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_PMU_RESERVED_0_UNION
 struct description   : SC_PMU_RESERVED_0 Register structure definition
                        Address Offset:0x4258 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SC_PMU_RESERVED_0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_PMU_RESERVED_1_UNION
 struct description   : SC_PMU_RESERVED_1 Register structure definition
                        Address Offset:0x425C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SC_PMU_RESERVED_1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_PMU_START_CNT_CYC_L_UNION
 struct description   : SC_PMU_START_CNT_CYC_L Register structure definition
                        Address Offset:0x42A0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_start_cnt_cyc_l : 32; /* bit[0-31]: the low part of the 64bit counter value to be compared against task cycle counter, counts performance events only if the cycle counter is within the PMU_START_CNT_CYC and PMU_STOP_CNT_CYC */
    } reg;
} SOC_NPU_AICORE_SC_PMU_START_CNT_CYC_L_UNION;
#endif
#define SOC_NPU_AICORE_SC_PMU_START_CNT_CYC_L_pmu_start_cnt_cyc_l_START  (0)
#define SOC_NPU_AICORE_SC_PMU_START_CNT_CYC_L_pmu_start_cnt_cyc_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_PMU_START_CNT_CYC_H_UNION
 struct description   : SC_PMU_START_CNT_CYC_H Register structure definition
                        Address Offset:0x42A4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_start_cnt_cyc_h : 32; /* bit[0-31]: the high part of the 64bit counter value to be compared against task cycle counter, counts performance events only if the cycle counter is within the PMU_START_CNT_CYC and PMU_STOP_CNT_CYC */
    } reg;
} SOC_NPU_AICORE_SC_PMU_START_CNT_CYC_H_UNION;
#endif
#define SOC_NPU_AICORE_SC_PMU_START_CNT_CYC_H_pmu_start_cnt_cyc_h_START  (0)
#define SOC_NPU_AICORE_SC_PMU_START_CNT_CYC_H_pmu_start_cnt_cyc_h_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_PMU_STOP_CNT_CYC_L_UNION
 struct description   : SC_PMU_STOP_CNT_CYC_L Register structure definition
                        Address Offset:0x42A8 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_stop_cnt_cyc_l : 32; /* bit[0-31]: pmuÍ£Ö¹¼ÆÊýµÄstop cycle counterµÍ32Î» */
    } reg;
} SOC_NPU_AICORE_SC_PMU_STOP_CNT_CYC_L_UNION;
#endif
#define SOC_NPU_AICORE_SC_PMU_STOP_CNT_CYC_L_pmu_stop_cnt_cyc_l_START  (0)
#define SOC_NPU_AICORE_SC_PMU_STOP_CNT_CYC_L_pmu_stop_cnt_cyc_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_PMU_STOP_CNT_CYC_H_UNION
 struct description   : SC_PMU_STOP_CNT_CYC_H Register structure definition
                        Address Offset:0x42AC Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_stop_cnt_cyc_h : 32; /* bit[0-31]: pmuÍ£Ö¹¼ÆÊýµÄstop cycle counter¸ß32Î» */
    } reg;
} SOC_NPU_AICORE_SC_PMU_STOP_CNT_CYC_H_UNION;
#endif
#define SOC_NPU_AICORE_SC_PMU_STOP_CNT_CYC_H_pmu_stop_cnt_cyc_h_START  (0)
#define SOC_NPU_AICORE_SC_PMU_STOP_CNT_CYC_H_pmu_stop_cnt_cyc_h_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_AIC_TASK_CYC_CNT_L_UNION
 struct description   : SC_AIC_TASK_CYC_CNT_L Register structure definition
                        Address Offset:0x42B0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_task_cyc_cnt_l : 32; /* bit[0-31]: the high part of the 64 bit read clear aicore tasks running cycle conter */
    } reg;
} SOC_NPU_AICORE_SC_AIC_TASK_CYC_CNT_L_UNION;
#endif
#define SOC_NPU_AICORE_SC_AIC_TASK_CYC_CNT_L_aic_task_cyc_cnt_l_START  (0)
#define SOC_NPU_AICORE_SC_AIC_TASK_CYC_CNT_L_aic_task_cyc_cnt_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_AIC_TASK_CYC_CNT_H_UNION
 struct description   : SC_AIC_TASK_CYC_CNT_H Register structure definition
                        Address Offset:0x42B4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_task_cyc_cnt_h : 32; /* bit[0-31]: the low part of the 64 bit read clear aicore tasks running cycle conter */
    } reg;
} SOC_NPU_AICORE_SC_AIC_TASK_CYC_CNT_H_UNION;
#endif
#define SOC_NPU_AICORE_SC_AIC_TASK_CYC_CNT_H_aic_task_cyc_cnt_h_START  (0)
#define SOC_NPU_AICORE_SC_AIC_TASK_CYC_CNT_H_aic_task_cyc_cnt_h_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_ERROR_T0_0_UNION
 struct description   : SC_ERROR_T0_0 Register structure definition
                        Address Offset:0x4700 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_cnt_sw_bus_err_t0       : 1;  /* bit[0]   : SCÔÚ×öslow context switch°áÔËÊý¾ÝÊ±£¬×ÜÏß·¢ÉúÒì³£ */
        unsigned int  sc_reg_parity_err_t0       : 1;  /* bit[1]   : scÄÚ·¢Éúcfg ¼Ä´æÆ÷parityÐ£Ñé³ö´í */
        unsigned int  sc_slow_csw_rob_ecc_err_t0 : 1;  /* bit[2]   : SCÔÚ×öslow cswÊ±£¬¸´ÓÃSUÖÐIFUµÄROB ram£¬¶Á·¢Éú2-bit ecc error,Ö»ÓÐÓÐslow context switch¹¦ÄÜµÄ°æ±¾²ÅÓÐ¸ÃÒì³£ */
        unsigned int  sc_bus_resp_timeout_err    : 1;  /* bit[3]   : slave bus·ÃÎÊSC£¬³¤Ê±¼äµÈ²»µ½»ØÓ¦£¬timeout */
        unsigned int  reserved                   : 28; /* bit[4-31]: ±£Áô £¨ÒòÎªSCµÄ×Ô¼º´¥·¢µÄÒì³£¶¼²»»áÓëOST kick start¹¦ÄÜ×öcross£¬¹ÊSCÓÐÇÒ½öÐèÓÐÒ»Ì×ÖÐ¶ÏÐÅÏ¢¼Ä´æÆ÷£¬OST kick startÊ±£¬Ö»²éÑ¯0x4700~0x4714ÖÐ¶ÏÐÅÏ¢¼Ä´æÆ÷£© */
    } reg;
} SOC_NPU_AICORE_SC_ERROR_T0_0_UNION;
#endif
#define SOC_NPU_AICORE_SC_ERROR_T0_0_sc_cnt_sw_bus_err_t0_START        (0)
#define SOC_NPU_AICORE_SC_ERROR_T0_0_sc_cnt_sw_bus_err_t0_END          (0)
#define SOC_NPU_AICORE_SC_ERROR_T0_0_sc_reg_parity_err_t0_START        (1)
#define SOC_NPU_AICORE_SC_ERROR_T0_0_sc_reg_parity_err_t0_END          (1)
#define SOC_NPU_AICORE_SC_ERROR_T0_0_sc_slow_csw_rob_ecc_err_t0_START  (2)
#define SOC_NPU_AICORE_SC_ERROR_T0_0_sc_slow_csw_rob_ecc_err_t0_END    (2)
#define SOC_NPU_AICORE_SC_ERROR_T0_0_sc_bus_resp_timeout_err_START     (3)
#define SOC_NPU_AICORE_SC_ERROR_T0_0_sc_bus_resp_timeout_err_END       (3)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_ERROR_MASK_0_UNION
 struct description   : SC_ERROR_MASK_0 Register structure definition
                        Address Offset:0x4720 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_cnt_sw_bus_err_mask       : 1;  /* bit[0]   : exception mask signal£¬¶ÔÓ¦0x4700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  sc_reg_parity_err_mask       : 1;  /* bit[1]   : exception mask signal£¬¶ÔÓ¦0x4700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  sc_slow_csw_rob_ecc_err_mask : 1;  /* bit[2]   : exception mask signal£¬¶ÔÓ¦0x4700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  sc_bus_resp_timeout_err_mask : 1;  /* bit[3]   : exception mask signal£¬¶ÔÓ¦0x4700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  reserved                     : 28; /* bit[4-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SC_ERROR_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_SC_ERROR_MASK_0_sc_cnt_sw_bus_err_mask_START        (0)
#define SOC_NPU_AICORE_SC_ERROR_MASK_0_sc_cnt_sw_bus_err_mask_END          (0)
#define SOC_NPU_AICORE_SC_ERROR_MASK_0_sc_reg_parity_err_mask_START        (1)
#define SOC_NPU_AICORE_SC_ERROR_MASK_0_sc_reg_parity_err_mask_END          (1)
#define SOC_NPU_AICORE_SC_ERROR_MASK_0_sc_slow_csw_rob_ecc_err_mask_START  (2)
#define SOC_NPU_AICORE_SC_ERROR_MASK_0_sc_slow_csw_rob_ecc_err_mask_END    (2)
#define SOC_NPU_AICORE_SC_ERROR_MASK_0_sc_bus_resp_timeout_err_mask_START  (3)
#define SOC_NPU_AICORE_SC_ERROR_MASK_0_sc_bus_resp_timeout_err_mask_END    (3)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_ERR_INF0_T0_0_UNION
 struct description   : SC_ERR_INF0_T0_0 Register structure definition
                        Address Offset:0x4730 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_cnt_sw_err_addr_l_t0 : 32; /* bit[0-31]: scÔÚslow context switch°áÔËÊý¾Ý·¢Éú×ÜÏß´íÎóµÄµØÖ·µÍÎ»²¿·Ö */
    } reg;
} SOC_NPU_AICORE_SC_ERR_INF0_T0_0_UNION;
#endif
#define SOC_NPU_AICORE_SC_ERR_INF0_T0_0_sc_cnt_sw_err_addr_l_t0_START  (0)
#define SOC_NPU_AICORE_SC_ERR_INF0_T0_0_sc_cnt_sw_err_addr_l_t0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_ERR_INFO_T0_1_UNION
 struct description   : SC_ERR_INFO_T0_1 Register structure definition
                        Address Offset:0x4734 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_cnt_sw_err_addr_h_t0 : 16; /* bit[0-15] : scÔÚslow context switch°áÔËÊý¾Ý·¢Éú×ÜÏß´íÎóµÄµØÖ·¸ßÎ»²¿·Ö */
        unsigned int  reserved                : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_AICORE_SC_ERR_INFO_T0_1_UNION;
#endif
#define SOC_NPU_AICORE_SC_ERR_INFO_T0_1_sc_cnt_sw_err_addr_h_t0_START  (0)
#define SOC_NPU_AICORE_SC_ERR_INFO_T0_1_sc_cnt_sw_err_addr_h_t0_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_SAFETY_INT_UNION
 struct description   : SC_SAFETY_INT Register structure definition
                        Address Offset:0x4750 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  safety_ecc_err_int     : 1;  /* bit[0]   : 2bit ecc error */
        unsigned int  safety_bus_err_int     : 1;  /* bit[1]   : bus error */
        unsigned int  safety_crc_err_int     : 1;  /* bit[2]   : CRC error */
        unsigned int  safety_ecc_warm_int    : 1;  /* bit[3]   : 1bit ecc warning */
        unsigned int  safety_reg_pty_err_int : 1;  /* bit[4]   : nmanager register patiry error */
        unsigned int  reserved               : 27; /* bit[5-31]:  */
    } reg;
} SOC_NPU_AICORE_SC_SAFETY_INT_UNION;
#endif
#define SOC_NPU_AICORE_SC_SAFETY_INT_safety_ecc_err_int_START      (0)
#define SOC_NPU_AICORE_SC_SAFETY_INT_safety_ecc_err_int_END        (0)
#define SOC_NPU_AICORE_SC_SAFETY_INT_safety_bus_err_int_START      (1)
#define SOC_NPU_AICORE_SC_SAFETY_INT_safety_bus_err_int_END        (1)
#define SOC_NPU_AICORE_SC_SAFETY_INT_safety_crc_err_int_START      (2)
#define SOC_NPU_AICORE_SC_SAFETY_INT_safety_crc_err_int_END        (2)
#define SOC_NPU_AICORE_SC_SAFETY_INT_safety_ecc_warm_int_START     (3)
#define SOC_NPU_AICORE_SC_SAFETY_INT_safety_ecc_warm_int_END       (3)
#define SOC_NPU_AICORE_SC_SAFETY_INT_safety_reg_pty_err_int_START  (4)
#define SOC_NPU_AICORE_SC_SAFETY_INT_safety_reg_pty_err_int_END    (4)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_SAFETY_INT_MASK_UNION
 struct description   : SC_SAFETY_INT_MASK Register structure definition
                        Address Offset:0x4754 Initial:0x0000001F Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  safety_int_ecc_err_mask     : 1;  /* bit[0]   : 2bit ecc error safety_int */
        unsigned int  safety_int_bus_err_mask     : 1;  /* bit[1]   : bus error safety_int */
        unsigned int  safety_int_crc_err_mask     : 1;  /* bit[2]   : CRC error safety_int */
        unsigned int  safety_int_ecc_warm_mask    : 1;  /* bit[3]   : 1bit ecc warning mask for safety_int */
        unsigned int  safety_int_reg_pty_err_mask : 1;  /* bit[4]   : nmanager register patiry error mask for safety_int */
        unsigned int  reserved                    : 27; /* bit[5-31]:  */
    } reg;
} SOC_NPU_AICORE_SC_SAFETY_INT_MASK_UNION;
#endif
#define SOC_NPU_AICORE_SC_SAFETY_INT_MASK_safety_int_ecc_err_mask_START      (0)
#define SOC_NPU_AICORE_SC_SAFETY_INT_MASK_safety_int_ecc_err_mask_END        (0)
#define SOC_NPU_AICORE_SC_SAFETY_INT_MASK_safety_int_bus_err_mask_START      (1)
#define SOC_NPU_AICORE_SC_SAFETY_INT_MASK_safety_int_bus_err_mask_END        (1)
#define SOC_NPU_AICORE_SC_SAFETY_INT_MASK_safety_int_crc_err_mask_START      (2)
#define SOC_NPU_AICORE_SC_SAFETY_INT_MASK_safety_int_crc_err_mask_END        (2)
#define SOC_NPU_AICORE_SC_SAFETY_INT_MASK_safety_int_ecc_warm_mask_START     (3)
#define SOC_NPU_AICORE_SC_SAFETY_INT_MASK_safety_int_ecc_warm_mask_END       (3)
#define SOC_NPU_AICORE_SC_SAFETY_INT_MASK_safety_int_reg_pty_err_mask_START  (4)
#define SOC_NPU_AICORE_SC_SAFETY_INT_MASK_safety_int_reg_pty_err_mask_END    (4)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_SAFETY_ERR_MASK_UNION
 struct description   : SC_SAFETY_ERR_MASK Register structure definition
                        Address Offset:0x4758 Initial:0x0000001F Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  safety_err_ecc_err_mask     : 1;  /* bit[0]   : 2bit ecc error safety_err */
        unsigned int  safety_err_bus_err_mask     : 1;  /* bit[1]   : bus error safety_err */
        unsigned int  safety_err_crc_err_mask     : 1;  /* bit[2]   : CRC error safety_err */
        unsigned int  safety_err_ecc_warm_mask    : 1;  /* bit[3]   : 1bit ecc warning mask for safety_err */
        unsigned int  safety_err_reg_pty_err_mask : 1;  /* bit[4]   : nmanager register patiry error mask for safety_err */
        unsigned int  reserved                    : 27; /* bit[5-31]:  */
    } reg;
} SOC_NPU_AICORE_SC_SAFETY_ERR_MASK_UNION;
#endif
#define SOC_NPU_AICORE_SC_SAFETY_ERR_MASK_safety_err_ecc_err_mask_START      (0)
#define SOC_NPU_AICORE_SC_SAFETY_ERR_MASK_safety_err_ecc_err_mask_END        (0)
#define SOC_NPU_AICORE_SC_SAFETY_ERR_MASK_safety_err_bus_err_mask_START      (1)
#define SOC_NPU_AICORE_SC_SAFETY_ERR_MASK_safety_err_bus_err_mask_END        (1)
#define SOC_NPU_AICORE_SC_SAFETY_ERR_MASK_safety_err_crc_err_mask_START      (2)
#define SOC_NPU_AICORE_SC_SAFETY_ERR_MASK_safety_err_crc_err_mask_END        (2)
#define SOC_NPU_AICORE_SC_SAFETY_ERR_MASK_safety_err_ecc_warm_mask_START     (3)
#define SOC_NPU_AICORE_SC_SAFETY_ERR_MASK_safety_err_ecc_warm_mask_END       (3)
#define SOC_NPU_AICORE_SC_SAFETY_ERR_MASK_safety_err_reg_pty_err_mask_START  (4)
#define SOC_NPU_AICORE_SC_SAFETY_ERR_MASK_safety_err_reg_pty_err_mask_END    (4)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_SAFETY_INT_INJECT_UNION
 struct description   : SC_SAFETY_INT_INJECT Register structure definition
                        Address Offset:0x4760 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  safety_ecc_err_int_inject     : 1;  /* bit[0]   : 2bit ecc error inject, 1: inject; 0:not error£»injectÖ®ºó£¬Èç¹û0x4754/0x4758¶ÔÓ¦µÄmaskÃ»ÓÐ´ò¿ª£¬ÔòÉÏ±¨¶ÔÓ¦µÄsafety int/errorµ½SOC */
        unsigned int  safety_bus_err_int_inject     : 1;  /* bit[1]   : bus error inject, 1: inject; 0:not error£»injectÖ®ºó£¬Èç¹û0x4754/0x4758¶ÔÓ¦µÄmaskÃ»ÓÐ´ò¿ª£¬ÔòÉÏ±¨¶ÔÓ¦µÄsafety int/errorµ½SOC */
        unsigned int  safety_crc_err_int_inject     : 1;  /* bit[2]   : CRC error inject, 1: inject; 0:not error£»injectÖ®ºó£¬Èç¹û0x4754/0x4758¶ÔÓ¦µÄmaskÃ»ÓÐ´ò¿ª£¬ÔòÉÏ±¨¶ÔÓ¦µÄsafety int/errorµ½SOC */
        unsigned int  safety_ecc_warm_int_inject    : 1;  /* bit[3]   : 1bit ecc warning inject, 1: inject; 0:not error£»injectÖ®ºó£¬Èç¹û0x4754/0x4758¶ÔÓ¦µÄmaskÃ»ÓÐ´ò¿ª£¬ÔòÉÏ±¨¶ÔÓ¦µÄsafety int/errorµ½SOC */
        unsigned int  safety_reg_pty_err_int_inject : 1;  /* bit[4]   : nmanager register patiry error inject, 1: inject; 0:not error£»injectÖ®ºó£¬Èç¹û0x4754/0x4758¶ÔÓ¦µÄmaskÃ»ÓÐ´ò¿ª£¬ÔòÉÏ±¨¶ÔÓ¦µÄsafety int/errorµ½SOC */
        unsigned int  reserved                      : 27; /* bit[5-31]:  */
    } reg;
} SOC_NPU_AICORE_SC_SAFETY_INT_INJECT_UNION;
#endif
#define SOC_NPU_AICORE_SC_SAFETY_INT_INJECT_safety_ecc_err_int_inject_START      (0)
#define SOC_NPU_AICORE_SC_SAFETY_INT_INJECT_safety_ecc_err_int_inject_END        (0)
#define SOC_NPU_AICORE_SC_SAFETY_INT_INJECT_safety_bus_err_int_inject_START      (1)
#define SOC_NPU_AICORE_SC_SAFETY_INT_INJECT_safety_bus_err_int_inject_END        (1)
#define SOC_NPU_AICORE_SC_SAFETY_INT_INJECT_safety_crc_err_int_inject_START      (2)
#define SOC_NPU_AICORE_SC_SAFETY_INT_INJECT_safety_crc_err_int_inject_END        (2)
#define SOC_NPU_AICORE_SC_SAFETY_INT_INJECT_safety_ecc_warm_int_inject_START     (3)
#define SOC_NPU_AICORE_SC_SAFETY_INT_INJECT_safety_ecc_warm_int_inject_END       (3)
#define SOC_NPU_AICORE_SC_SAFETY_INT_INJECT_safety_reg_pty_err_int_inject_START  (4)
#define SOC_NPU_AICORE_SC_SAFETY_INT_INJECT_safety_reg_pty_err_int_inject_END    (4)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_RESERVED_RO_REG0_UNION
 struct description   : SC_RESERVED_RO_REG0 Register structure definition
                        Address Offset:0x4800 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_reserved_ro_reg0 : 32; /* bit[0-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_SC_RESERVED_RO_REG0_UNION;
#endif
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG0_sc_reserved_ro_reg0_START  (0)
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG0_sc_reserved_ro_reg0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_RESERVED_RO_REG1_UNION
 struct description   : SC_RESERVED_RO_REG1 Register structure definition
                        Address Offset:0x4804 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_reserved_ro_reg1 : 32; /* bit[0-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_SC_RESERVED_RO_REG1_UNION;
#endif
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG1_sc_reserved_ro_reg1_START  (0)
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG1_sc_reserved_ro_reg1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_RESERVED_RO_REG2_RSV_UNION
 struct description   : SC_RESERVED_RO_REG2_RSV Register structure definition
                        Address Offset:0x4808 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_SC_RESERVED_RO_REG2_RSV_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_RESERVED_RO_REG3_RSV_UNION
 struct description   : SC_RESERVED_RO_REG3_RSV Register structure definition
                        Address Offset:0x480C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_SC_RESERVED_RO_REG3_RSV_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_RESERVED_RW_REG0_UNION
 struct description   : SC_RESERVED_RW_REG0 Register structure definition
                        Address Offset:0x4810 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_reserved_rw_reg0 : 32; /* bit[0-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_SC_RESERVED_RW_REG0_UNION;
#endif
#define SOC_NPU_AICORE_SC_RESERVED_RW_REG0_sc_reserved_rw_reg0_START  (0)
#define SOC_NPU_AICORE_SC_RESERVED_RW_REG0_sc_reserved_rw_reg0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_RESERVED_RW_REG1_UNION
 struct description   : SC_RESERVED_RW_REG1 Register structure definition
                        Address Offset:0x4814 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_reserved_rw_reg1 : 32; /* bit[0-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_SC_RESERVED_RW_REG1_UNION;
#endif
#define SOC_NPU_AICORE_SC_RESERVED_RW_REG1_sc_reserved_rw_reg1_START  (0)
#define SOC_NPU_AICORE_SC_RESERVED_RW_REG1_sc_reserved_rw_reg1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_RESERVED_RW_REG2_RSV_UNION
 struct description   : SC_RESERVED_RW_REG2_RSV Register structure definition
                        Address Offset:0x4818 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_SC_RESERVED_RW_REG2_RSV_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_RESERVED_RW_REG3_RSV_UNION
 struct description   : SC_RESERVED_RW_REG3_RSV Register structure definition
                        Address Offset:0x481C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_SC_RESERVED_RW_REG3_RSV_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_PRE_RST_STALL_CTRL_UNION
 struct description   : SC_PRE_RST_STALL_CTRL Register structure definition
                        Address Offset:0x48A0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_pre_rst_stall : 1;  /* bit[0]   : µ±³öÏÖÒì³£/trapÊ±£¬Èç¹ûÐèÒª½øÐÐºË¶ÀÁ¢Èí¸´Î»£¬ÏÈÅäÖÃ¸Ãbit£¬Ê¹SCÄÚ²¿¸÷Ä£¿é×îºó¼ÓÈëstallÌ¬ */
        unsigned int  reserved         : 31; /* bit[1-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SC_PRE_RST_STALL_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_SC_PRE_RST_STALL_CTRL_sc_pre_rst_stall_START  (0)
#define SOC_NPU_AICORE_SC_PRE_RST_STALL_CTRL_sc_pre_rst_stall_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_PRE_RST_STATUS_UNION
 struct description   : SC_PRE_RST_STATUS Register structure definition
                        Address Offset:0x48A4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_pre_rst_rdy : 1;  /* bit[0]   : 1:SCÒÑ¾­ready for ºË¶ÀÁ¢¸´Î»£»0£ºSCÄ¿Ç°×´Ì¬²»ready for ºË¶ÀÁ¢¸´Î» */
        unsigned int  reserved       : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_AICORE_SC_PRE_RST_STATUS_UNION;
#endif
#define SOC_NPU_AICORE_SC_PRE_RST_STATUS_sc_pre_rst_rdy_START  (0)
#define SOC_NPU_AICORE_SC_PRE_RST_STATUS_sc_pre_rst_rdy_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_PENDING_TASK_STATUS_UNION
 struct description   : SC_PENDING_TASK_STATUS Register structure definition
                        Address Offset:0x48B0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_pending_task_sta : 1;  /* bit[0]   : AICÊÇ·ñÓÐpendingµÄtask»¹Î´Ö´ÐÐÍê */
        unsigned int  reserved             : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_AICORE_SC_PENDING_TASK_STATUS_UNION;
#endif
#define SOC_NPU_AICORE_SC_PENDING_TASK_STATUS_aic_pending_task_sta_START  (0)
#define SOC_NPU_AICORE_SC_PENDING_TASK_STATUS_aic_pending_task_sta_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_CONTEXT_SWITCH_CFG_ST_UNION
 struct description   : SC_CONTEXT_SWITCH_CFG_ST Register structure definition
                        Address Offset:0x4980 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aiv_slow_csw_stop  : 1;  /* bit[0]   : Èç¹ûAIVÔÚ×öslow context switchµÄ»°£¬ÔòÍ£Ö¹;¸ÃbitÓÉ¾ßÓÐslow csw¹¦ÄÜµÄAIV coreÑ¡Åä£»0£º½â³ý£»1£ºstopÉúÐ§£» */
        unsigned int  aiv_slow_csw_stall : 1;  /* bit[1]   : µ±AICÐèÒª×ö¶ÀÁ¢¸´Î»Ê±£¬ÐèÒªÏÈÈÃAIV²àÔÝÊ±stall slow csw£¬¼´»¹Ã»¿ªÊ¼slow cswÔòÐèÒªÔÝ»º£¬Èç¹ûÒÑ¾­¿ªÊ¼ÔòÈÃAIV×öÍêslow csw,¸ÃbitÓÉAIC coreÑ¡Åä£»0£º½â³ý£»1£ºstallÉúÐ§ */
        unsigned int  reserved           : 29; /* bit[2-30]: ±£Áô */
        unsigned int  slw_csw_busy       : 1;  /* bit[31]  : AIV core is busy doing slow context switch */
    } reg;
} SOC_NPU_AICORE_SC_CONTEXT_SWITCH_CFG_ST_UNION;
#endif
#define SOC_NPU_AICORE_SC_CONTEXT_SWITCH_CFG_ST_aiv_slow_csw_stop_START   (0)
#define SOC_NPU_AICORE_SC_CONTEXT_SWITCH_CFG_ST_aiv_slow_csw_stop_END     (0)
#define SOC_NPU_AICORE_SC_CONTEXT_SWITCH_CFG_ST_aiv_slow_csw_stall_START  (1)
#define SOC_NPU_AICORE_SC_CONTEXT_SWITCH_CFG_ST_aiv_slow_csw_stall_END    (1)
#define SOC_NPU_AICORE_SC_CONTEXT_SWITCH_CFG_ST_slw_csw_busy_START        (31)
#define SOC_NPU_AICORE_SC_CONTEXT_SWITCH_CFG_ST_slw_csw_busy_END          (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_CHICKEN_BIT_CTRL_UNION
 struct description   : SC_CHICKEN_BIT_CTRL Register structure definition
                        Address Offset:0x4990 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_run_task_one_by_one_en      : 1;  /* bit[0]   : 0:AIC OST kick start task; 1:AIC disable task overlap running,though FFTS send 2 task into AIC, the 2th task will be kick start after the 1st task completed finish,that is all idle */
        unsigned int  aic_cross_core_bus_press_dis_en : 1;  /* bit[1]   : 0:cross core feature will press axi bus bresp, after FFTS configurate all fast-path registers; 1:SC will not press axi bresp, though FFTS configurate all fast-path registers */
        unsigned int  reserved_0                      : 1;  /* bit[2]   : ±£Áô */
        unsigned int  aic_sc_active_excpt_dis         : 1;  /* bit[3]   : 0: µ±Ã»ÓÐtask ÔËÐÐÊ±£¬Èç¹û·¢ÉúÒì³£/trap£¬À­¸ßexception_stop
                                                                          1£ºµ±Ã»ÓÐtask ÔËÐÐÊ±£¬Èç¹û·¢ÉúÒì³£/trap£¬²»À­¸ßexception_stop */
        unsigned int  aic_sc_slow_csw_allow_dis       : 1;  /* bit[4]   : 0:allow slow context switch, if HWTS send slow context switch CMD
                                                                          1:not allow slow context switch, though HWTS send slow context switch CMD */
        unsigned int  reserved_1                      : 27; /* bit[5-31]:  */
    } reg;
} SOC_NPU_AICORE_SC_CHICKEN_BIT_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_SC_CHICKEN_BIT_CTRL_aic_run_task_one_by_one_en_START       (0)
#define SOC_NPU_AICORE_SC_CHICKEN_BIT_CTRL_aic_run_task_one_by_one_en_END         (0)
#define SOC_NPU_AICORE_SC_CHICKEN_BIT_CTRL_aic_cross_core_bus_press_dis_en_START  (1)
#define SOC_NPU_AICORE_SC_CHICKEN_BIT_CTRL_aic_cross_core_bus_press_dis_en_END    (1)
#define SOC_NPU_AICORE_SC_CHICKEN_BIT_CTRL_aic_sc_active_excpt_dis_START          (3)
#define SOC_NPU_AICORE_SC_CHICKEN_BIT_CTRL_aic_sc_active_excpt_dis_END            (3)
#define SOC_NPU_AICORE_SC_CHICKEN_BIT_CTRL_aic_sc_slow_csw_allow_dis_START        (4)
#define SOC_NPU_AICORE_SC_CHICKEN_BIT_CTRL_aic_sc_slow_csw_allow_dis_END          (4)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SC_INNER_STATUS_UNION
 struct description   : SC_INNER_STATUS Register structure definition
                        Address Offset:0x4998 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_sc_inner_status : 32; /* bit[0-31]: bit[3:0]:slow context switchÊ±£¬switch FSM
                                                              bit[6:4]:slow context switchÊ±£¬restore FSM
                                                              bit[9:7]:kick startÊ±£¬³õÊ¼»¯Á÷³ÌFSM
                                                              bit[24:0]:±£Áô
                                                              bit[25]:SCµÈ´ýcube syscommand done
                                                              bit[26]:SCµÈ´ýbiu syscommand done
                                                              bit[27]:SCµÈ´ýL1 syscommand done
                                                              bit[28]:SCµÈ´ývec syscommand done
                                                              bit[29]:SCµÈ´ýmte syscommand done
                                                              bit[30]:SCµÈ´ýsu syscommand done
                                                              bit[31]:SCµÈ´ýÄ³ÏÂÓÎÄ£¿éµÄsyscommand done */
    } reg;
} SOC_NPU_AICORE_SC_INNER_STATUS_UNION;
#endif
#define SOC_NPU_AICORE_SC_INNER_STATUS_aic_sc_inner_status_START  (0)
#define SOC_NPU_AICORE_SC_INNER_STATUS_aic_sc_inner_status_END    (31)




/****************************************************************************
                     (5/11) su
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_CLK_GATE_MASK_0_UNION
 struct description   : SU_CLK_GATE_MASK_0 Register structure definition
                        Address Offset:0x5000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  clk_su_en_mask : 32; /* bit[0-31]: [0]:SU ³Ë·¨Ëã×ÓÄ£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [1]:SU scalar set event Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [2]:SU LSU evict buffer Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [3]:SU LSU MSHRÄ£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [4]:SU LSU store buffer Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [5]:SU MBSB SBA Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [6]:SU delay counter Âß¼­Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [7]:SU ccu Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [8]:SU debugÄ£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [9]:SU LSU DC Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [10]:LSU TOPÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [11]:SU MISCÄ£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [12]:SU systm Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [13]:SU VEC IQ Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [14]:SU CUBE IQ Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [15]:SU MTE1 IQ Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [16]:SU MTE2 IQ Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [17]:SU MTE3 IQ Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [18]:SU FIXP IQ Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [19]:SU UB ·ÃÎÊÄ£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [20]:SU VEC ½Ó¿Ú Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [23:21]:±£Áô
                                                         [24]:SU DIVËã×ÓÄ£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [25]:SU FPUËã×ÓÄ£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [26]:SU SQRTËã×ÓÄ£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [27]:SU IFU¿ØÖÆÄ£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [28]:SU IBÄ£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [31:29]:±£Áô */
    } reg;
} SOC_NPU_AICORE_SU_CLK_GATE_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_SU_CLK_GATE_MASK_0_clk_su_en_mask_START  (0)
#define SOC_NPU_AICORE_SU_CLK_GATE_MASK_0_clk_su_en_mask_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_CLK_DELAY_CNT_0_UNION
 struct description   : SU_CLK_DELAY_CNT_0 Register structure definition
                        Address Offset:0x5008 Initial:0x0804040A Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  clk_su_vec_delay_cnt  : 5;  /* bit[0-4]  : min value = 0x2£¬ËùÓÐÖ¸Áîretireºó£¬SU delay¶àÉÙ¸öcycle¹Ø±ÕVECÊ±ÖÓ */
        unsigned int  reserved_0            : 3;  /* bit[5-7]  : ±£Áô */
        unsigned int  clk_su_mte_delay_cnt  : 5;  /* bit[8-12] : min value = 0x2£¬ËùÓÐÖ¸Áîretireºó£¬SU delay¶àÉÙ¸öcycle¹Ø±ÕMTEÊ±ÖÓ */
        unsigned int  reserved_1            : 3;  /* bit[13-15]: ±£Áô */
        unsigned int  clk_su_cube_delay_cnt : 5;  /* bit[16-20]: min value = 0x4£¬ËùÓÐÖ¸Áîretireºó£¬SU delay¶àÉÙ¸öcycle¹Ø±ÕCUBEÊ±ÖÓ */
        unsigned int  reserved_2            : 3;  /* bit[21-23]: ±£Áô */
        unsigned int  clk_su_ub_delay_cnt   : 5;  /* bit[24-28]: ËùÓÐÖ¸Áîretireºó£¬SU delay¶àÉÙ¸öcycle¹Ø±ÕUBÊ±ÖÓ */
        unsigned int  reserved_3            : 3;  /* bit[29-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SU_CLK_DELAY_CNT_0_UNION;
#endif
#define SOC_NPU_AICORE_SU_CLK_DELAY_CNT_0_clk_su_vec_delay_cnt_START   (0)
#define SOC_NPU_AICORE_SU_CLK_DELAY_CNT_0_clk_su_vec_delay_cnt_END     (4)
#define SOC_NPU_AICORE_SU_CLK_DELAY_CNT_0_clk_su_mte_delay_cnt_START   (8)
#define SOC_NPU_AICORE_SU_CLK_DELAY_CNT_0_clk_su_mte_delay_cnt_END     (12)
#define SOC_NPU_AICORE_SU_CLK_DELAY_CNT_0_clk_su_cube_delay_cnt_START  (16)
#define SOC_NPU_AICORE_SU_CLK_DELAY_CNT_0_clk_su_cube_delay_cnt_END    (20)
#define SOC_NPU_AICORE_SU_CLK_DELAY_CNT_0_clk_su_ub_delay_cnt_START    (24)
#define SOC_NPU_AICORE_SU_CLK_DELAY_CNT_0_clk_su_ub_delay_cnt_END      (28)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_CLK_DELAY_CNT_1_UNION
 struct description   : SU_CLK_DELAY_CNT_1 Register structure definition
                        Address Offset:0x500C Initial:0x00001108 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  clk_su_fixp_delay_cnt      : 5;  /* bit[0-4]  : fixp retireºó£¬SU delay¶àÉÙcycle¹Ø±ÕfixpµÄÊ±ÖÓ */
        unsigned int  clk_su_iq_delay_cnt        : 5;  /* bit[5-9]  : IQ¿Õºódelay¶àÉÙcycle¹Ø±ÕÊ±ÖÓ */
        unsigned int  clk_su_sc_active_delay_cnt : 4;  /* bit[10-13]: SCÏÂ·¢µÄcommand»òÕßdebug·ÃÎÊ½áÊøºó£¬µÈ´ý¶àÉÙ¸öcycle¹Ø±ÕËùÓÐÊ±ÖÓ£¬¸Ãcnt×îÐ¡Îª4 */
        unsigned int  reserved                   : 18; /* bit[14-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SU_CLK_DELAY_CNT_1_UNION;
#endif
#define SOC_NPU_AICORE_SU_CLK_DELAY_CNT_1_clk_su_fixp_delay_cnt_START       (0)
#define SOC_NPU_AICORE_SU_CLK_DELAY_CNT_1_clk_su_fixp_delay_cnt_END         (4)
#define SOC_NPU_AICORE_SU_CLK_DELAY_CNT_1_clk_su_iq_delay_cnt_START         (5)
#define SOC_NPU_AICORE_SU_CLK_DELAY_CNT_1_clk_su_iq_delay_cnt_END           (9)
#define SOC_NPU_AICORE_SU_CLK_DELAY_CNT_1_clk_su_sc_active_delay_cnt_START  (10)
#define SOC_NPU_AICORE_SU_CLK_DELAY_CNT_1_clk_su_sc_active_delay_cnt_END    (13)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_ECC_CTRL_0_UNION
 struct description   : SU_ECC_CTRL_0 Register structure definition
                        Address Offset:0x5020 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_ecc_en_n    : 1;  /* bit[0]   : SU ECC checkÊ¹ÄÜ£¬ 0£º¼ì²é£» 1£º²»¼ì²é */
        unsigned int  su_ecc_wb_en_n : 1;  /* bit[1]   : SU ECC¾À´íºó£¬»ØÐ´memoryÊ¹ÄÜ£¬0£º»ØÐ´£»1£º²»»ØÐ´£»SUÄ¿Ç°Ö»ÓÐPBÖ§³Ö»ØÐ´£¬Dcache²»Ö§³Ö»ØÐ´ */
        unsigned int  reserved       : 30; /* bit[2-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SU_ECC_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_SU_ECC_CTRL_0_su_ecc_en_n_START     (0)
#define SOC_NPU_AICORE_SU_ECC_CTRL_0_su_ecc_en_n_END       (0)
#define SOC_NPU_AICORE_SU_ECC_CTRL_0_su_ecc_wb_en_n_START  (1)
#define SOC_NPU_AICORE_SU_ECC_CTRL_0_su_ecc_wb_en_n_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_UNION
 struct description   : SU_ECC_INJECT_CTRL_0 Register structure definition
                        Address Offset:0x5024 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_icache_ecc_sb_inject : 1;  /* bit[0]   : scalar IC µ¥bit ECC ×¢´í */
        unsigned int  su_icache_ecc_mb_inject : 1;  /* bit[1]   : scalar IC ¶àbit ECC ×¢´í */
        unsigned int  su_dcache_ecc_sb_inject : 1;  /* bit[2]   : scalar DC µ¥bit ECC ×¢´í */
        unsigned int  su_dcache_ecc_mb_inject : 1;  /* bit[3]   : scalar DC ¶àbit ECC ×¢´í */
        unsigned int  su_veciq_ecc_sb_inject  : 1;  /* bit[4]   : scalar VEC PB µ¥bit ECC ×¢´í */
        unsigned int  su_veciq_ecc_mb_inject  : 1;  /* bit[5]   : scalar VEC PB ¶àbit ECC ×¢´í */
        unsigned int  su_rob_ecc_sb_inject    : 1;  /* bit[6]   : scalar ROB µ¥bit ECC ×¢´í */
        unsigned int  su_rob_ecc_mb_inject    : 1;  /* bit[7]   : scalar ROB ¶àbit ECC ×¢´í */
        unsigned int  reserved                : 24; /* bit[8-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_su_icache_ecc_sb_inject_START  (0)
#define SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_su_icache_ecc_sb_inject_END    (0)
#define SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_su_icache_ecc_mb_inject_START  (1)
#define SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_su_icache_ecc_mb_inject_END    (1)
#define SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_su_dcache_ecc_sb_inject_START  (2)
#define SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_su_dcache_ecc_sb_inject_END    (2)
#define SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_su_dcache_ecc_mb_inject_START  (3)
#define SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_su_dcache_ecc_mb_inject_END    (3)
#define SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_su_veciq_ecc_sb_inject_START   (4)
#define SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_su_veciq_ecc_sb_inject_END     (4)
#define SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_su_veciq_ecc_mb_inject_START   (5)
#define SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_su_veciq_ecc_mb_inject_END     (5)
#define SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_su_rob_ecc_sb_inject_START     (6)
#define SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_su_rob_ecc_sb_inject_END       (6)
#define SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_su_rob_ecc_mb_inject_START     (7)
#define SOC_NPU_AICORE_SU_ECC_INJECT_CTRL_0_su_rob_ecc_mb_inject_END       (7)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_IFU_CTRL_UNION
 struct description   : SU_IFU_CTRL Register structure definition
                        Address Offset:0x5030 Initial:0x00000652 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_ifu_prefetch_en      : 2;  /* bit[0-1]  : 11:prefetch three more cache lien; 10:prefetch two more cache lien; 01:prefetch one more cache lien; 00: disable IC prefetch */
        unsigned int  reserved_0              : 2;  /* bit[2-3]  :  */
        unsigned int  su_ifu_ic_en            : 1;  /* bit[4]    : == 1 icache enable
                                                                   == 0 icache disable */
        unsigned int  su_ifu_priority_push_en : 1;  /* bit[5]    : 1:memsh will push IFU's requirement;0: no push */
        unsigned int  su_ifu_read_merge_en    : 1;  /* bit[6]    : IFU BIU interface supports request burst. =1: burst enable =0: burst disable */
        unsigned int  ifu_preload_stop        : 1;  /* bit[7]    : scalar IC preload stop */
        unsigned int  su_ifu_prefet_ost_lmt   : 5;  /* bit[8-12] : the maximum outstanding number of prefetch+preload request on BIU, when prefetch_en or sc_ifu_preload_req is enabled, the value should be not less than 2, shall not be 0, and it shall be not bigger than (IFU_BIU_OST -2)£»¸Ã¼Ä´æÆ÷defaultÖµÊÇ²ÎÊý»¯£¬NSV°æ±¾Îª6£¬195liteÎªE */
        unsigned int  reserved_1              : 19; /* bit[13-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SU_IFU_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_SU_IFU_CTRL_su_ifu_prefetch_en_START       (0)
#define SOC_NPU_AICORE_SU_IFU_CTRL_su_ifu_prefetch_en_END         (1)
#define SOC_NPU_AICORE_SU_IFU_CTRL_su_ifu_ic_en_START             (4)
#define SOC_NPU_AICORE_SU_IFU_CTRL_su_ifu_ic_en_END               (4)
#define SOC_NPU_AICORE_SU_IFU_CTRL_su_ifu_priority_push_en_START  (5)
#define SOC_NPU_AICORE_SU_IFU_CTRL_su_ifu_priority_push_en_END    (5)
#define SOC_NPU_AICORE_SU_IFU_CTRL_su_ifu_read_merge_en_START     (6)
#define SOC_NPU_AICORE_SU_IFU_CTRL_su_ifu_read_merge_en_END       (6)
#define SOC_NPU_AICORE_SU_IFU_CTRL_ifu_preload_stop_START         (7)
#define SOC_NPU_AICORE_SU_IFU_CTRL_ifu_preload_stop_END           (7)
#define SOC_NPU_AICORE_SU_IFU_CTRL_su_ifu_prefet_ost_lmt_START    (8)
#define SOC_NPU_AICORE_SU_IFU_CTRL_su_ifu_prefet_ost_lmt_END      (12)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_CCU_CTRL_UNION
 struct description   : SU_CCU_CTRL Register structure definition
                        Address Offset:0x5040 Initial:0x00001000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_ccu_single_issue_mode    : 1;  /* bit[0]    : CCU Single Issue Mode, active high */
        unsigned int  su_mte1_single_commit       : 1;  /* bit[1]    : mte1Ö¸Áî single commit Ê¹ÄÜ£¬1£ºÊ¹ÄÜ£» 0£º¹Ø±Õ */
        unsigned int  su_mte2_single_commit       : 1;  /* bit[2]    : mte2Ö¸Áî single commit Ê¹ÄÜ£¬1£ºÊ¹ÄÜ£» 0£º¹Ø±Õ */
        unsigned int  su_mte3_single_commit       : 1;  /* bit[3]    : mte3Ö¸Áî single commit Ê¹ÄÜ£¬1£ºÊ¹ÄÜ£» 0£º¹Ø±Õ */
        unsigned int  su_vec_single_commit        : 1;  /* bit[4]    : vecÖ¸Áî single commit Ê¹ÄÜ£¬1£ºÊ¹ÄÜ£» 0£º¹Ø±Õ */
        unsigned int  su_cube_single_commit       : 1;  /* bit[5]    : cubeÖ¸Áî single commit Ê¹ÄÜ£¬1£ºÊ¹ÄÜ£» 0£º¹Ø±Õ */
        unsigned int  su_global_single_commit     : 1;  /* bit[6]    : ËùÓÐÖ¸Áî¶¼Îªsingle commit Ê¹ÄÜ£¬1£ºÊ¹ÄÜ£» 0£º¹Ø±Õ */
        unsigned int  reserved_0                  : 1;  /* bit[7]    : ±£Áô */
        unsigned int  su_mte4_single_commit       : 1;  /* bit[8]    : mte4Ö¸Áî single commit Ê¹ÄÜ£¬1£ºÊ¹ÄÜ£» 0£º¹Ø±Õ */
        unsigned int  su_mte5_single_commit       : 1;  /* bit[9]    : mte5Ö¸Áî single commit Ê¹ÄÜ£¬1£ºÊ¹ÄÜ£» 0£º¹Ø±Õ */
        unsigned int  su_dc_single_commit         : 1;  /* bit[10]   : SU DcacheÖ¸Áîsingle commit Ê¹ÄÜ£¬1£ºÊ¹ÄÜ£» 0£º¹Ø±Õ */
        unsigned int  su_fixp_single_commit       : 1;  /* bit[11]   : fixpÖ¸Áî single commit Ê¹ÄÜ£¬1£ºÊ¹ÄÜ£» 0£º¹Ø±Õ */
        unsigned int  su_record_1st_ovflw_pc_en   : 1;  /* bit[12]   : ¶ÔÓ¦ÔÚstatus-sprÀïÃæ¼ÇÂ¼µÄPCÊÇscalr/vec/mte/¡­µÚÒ»´Î·¢ÉúoverflowÊ±µÄPC£¬»òÕß×îºóÒ»´Î£»1£ºµÚÒ»´Î£¬0£º×îºóÒ»´Î */
        unsigned int  su_ctrl_instrs_single_issue : 1;  /* bit[13]   : control flow instructions signle issue */
        unsigned int  reserved_1                  : 18; /* bit[14-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_SU_CCU_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_ccu_single_issue_mode_START     (0)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_ccu_single_issue_mode_END       (0)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_mte1_single_commit_START        (1)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_mte1_single_commit_END          (1)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_mte2_single_commit_START        (2)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_mte2_single_commit_END          (2)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_mte3_single_commit_START        (3)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_mte3_single_commit_END          (3)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_vec_single_commit_START         (4)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_vec_single_commit_END           (4)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_cube_single_commit_START        (5)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_cube_single_commit_END          (5)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_global_single_commit_START      (6)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_global_single_commit_END        (6)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_mte4_single_commit_START        (8)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_mte4_single_commit_END          (8)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_mte5_single_commit_START        (9)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_mte5_single_commit_END          (9)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_dc_single_commit_START          (10)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_dc_single_commit_END            (10)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_fixp_single_commit_START        (11)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_fixp_single_commit_END          (11)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_record_1st_ovflw_pc_en_START    (12)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_record_1st_ovflw_pc_en_END      (12)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_ctrl_instrs_single_issue_START  (13)
#define SOC_NPU_AICORE_SU_CCU_CTRL_su_ctrl_instrs_single_issue_END    (13)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_UNION
 struct description   : SU_CROSS_CORE_FLAG Register structure definition
                        Address Offset:0x5044 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cross_core_flag0  : 1;  /* bit[0]    : 1: +1 to cross core flag 0
                                                             0: no change */
        unsigned int  cross_core_flag1  : 1;  /* bit[1]    : 1: +1 to cross core flag 1
                                                             0: no change */
        unsigned int  cross_core_flag2  : 1;  /* bit[2]    : 1: +1 to cross core flag 2
                                                             0: no change */
        unsigned int  cross_core_flag3  : 1;  /* bit[3]    : 1: +1 to cross core flag 3
                                                             0: no change */
        unsigned int  cross_core_flag4  : 1;  /* bit[4]    : 1: +1 to cross core flag 4
                                                             0: no change */
        unsigned int  cross_core_flag5  : 1;  /* bit[5]    : 1: +1 to cross core flag 5
                                                             0: no change */
        unsigned int  cross_core_flag6  : 1;  /* bit[6]    : 1: +1 to cross core flag 6
                                                             0: no change */
        unsigned int  cross_core_flag7  : 1;  /* bit[7]    : 1: +1 to cross core flag 7
                                                             0: no change */
        unsigned int  cross_core_flag8  : 1;  /* bit[8]    : 1: +1 to cross core flag 8
                                                             0: no change */
        unsigned int  cross_core_flag9  : 1;  /* bit[9]    : 1: +1 to cross core flag 9
                                                             0: no change */
        unsigned int  cross_core_flag10 : 1;  /* bit[10]   : 1: +1 to cross core flag 10
                                                             0: no change */
        unsigned int  cross_core_flag11 : 1;  /* bit[11]   : 1: +1 to cross core flag 11
                                                             0: no change */
        unsigned int  cross_core_flag12 : 1;  /* bit[12]   : 1: +1 to cross core flag 12
                                                             0: no change */
        unsigned int  cross_core_flag13 : 1;  /* bit[13]   : 1: +1 to cross core flag 13
                                                             0: no change */
        unsigned int  cross_core_flag14 : 1;  /* bit[14]   : 1: +1 to cross core flag 14
                                                             0: no change */
        unsigned int  cross_core_flag15 : 1;  /* bit[15]   : 1: +1 to cross core flag 15
                                                             0: no change */
        unsigned int  reserved          : 16; /* bit[16-31]: register should be protected, only master ID that passes the filter at 0xf18 can writes to this register
                                                             in other words, only FFTS could distribute this flag, prevent any hacker's attack! */
    } reg;
} SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_UNION;
#endif
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag0_START   (0)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag0_END     (0)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag1_START   (1)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag1_END     (1)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag2_START   (2)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag2_END     (2)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag3_START   (3)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag3_END     (3)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag4_START   (4)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag4_END     (4)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag5_START   (5)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag5_END     (5)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag6_START   (6)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag6_END     (6)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag7_START   (7)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag7_END     (7)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag8_START   (8)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag8_END     (8)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag9_START   (9)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag9_END     (9)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag10_START  (10)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag10_END    (10)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag11_START  (11)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag11_END    (11)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag12_START  (12)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag12_END    (12)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag13_START  (13)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag13_END    (13)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag14_START  (14)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag14_END    (14)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag15_START  (15)
#define SOC_NPU_AICORE_SU_CROSS_CORE_FLAG_cross_core_flag15_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_LSU_CTRL_UNION
 struct description   : SU_LSU_CTRL Register structure definition
                        Address Offset:0x5050 Initial:0x0000188A Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_stack_buffer_mode         : 1;  /* bit[0]    : SU stack buffer modeÊ¹ÄÜ£¬1£ºÊ¹ÄÜ£» 0£º¹Ø±Õ */
        unsigned int  su_lsu_fetcher_en            : 1;  /* bit[1]    : SU lsu prefetchÊ¹ÄÜ£¬1£ºÊ¹ÄÜ£» 0£º¹Ø±Õ */
        unsigned int  su_lsu_fetcher_fetchnum      : 3;  /* bit[2-4]  : SU lsu missºó£¬prefetch cache lineÊý */
        unsigned int  su_lsu_fetcher_ost_cnt_lmt   : 4;  /* bit[5-8]  : ost prefetch×î´óÊÇ¶àÉÙ£¬´óÓÚscËÍ¹ýÀ´µÄÊýÖµºó£¬²»»áÔÙ·¢³öprefetch */
        unsigned int  su_lsu_fetcher_line_disp_num : 3;  /* bit[9-11] : fetchqueÀï£¬Èç¹ûÁ¬Ðø¶àÉÙÖ¸ÁîÃ»ÓÐhit base addr£¬ÄÇÃ´Çåµô¸Ãfetchque */
        unsigned int  su_lsu_fetcher_priority      : 1;  /* bit[12]   : prefetchÓënormal read¾ºÕù·ÃÎÊTAG RAMÊ±£¬ÊÇ²ÉÓÃRRÂÖÑ¯·½Ê½»¹ÊÇÓÅÏÈÑ¡Ôñnormal read; 1:RR ÂÖÑ¯£¬ 0£ºnormal readÓÅÏÈ */
        unsigned int  reserved                     : 19; /* bit[13-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_SU_LSU_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_SU_LSU_CTRL_su_stack_buffer_mode_START          (0)
#define SOC_NPU_AICORE_SU_LSU_CTRL_su_stack_buffer_mode_END            (0)
#define SOC_NPU_AICORE_SU_LSU_CTRL_su_lsu_fetcher_en_START             (1)
#define SOC_NPU_AICORE_SU_LSU_CTRL_su_lsu_fetcher_en_END               (1)
#define SOC_NPU_AICORE_SU_LSU_CTRL_su_lsu_fetcher_fetchnum_START       (2)
#define SOC_NPU_AICORE_SU_LSU_CTRL_su_lsu_fetcher_fetchnum_END         (4)
#define SOC_NPU_AICORE_SU_LSU_CTRL_su_lsu_fetcher_ost_cnt_lmt_START    (5)
#define SOC_NPU_AICORE_SU_LSU_CTRL_su_lsu_fetcher_ost_cnt_lmt_END      (8)
#define SOC_NPU_AICORE_SU_LSU_CTRL_su_lsu_fetcher_line_disp_num_START  (9)
#define SOC_NPU_AICORE_SU_LSU_CTRL_su_lsu_fetcher_line_disp_num_END    (11)
#define SOC_NPU_AICORE_SU_LSU_CTRL_su_lsu_fetcher_priority_START       (12)
#define SOC_NPU_AICORE_SU_LSU_CTRL_su_lsu_fetcher_priority_END         (12)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_LSU_MPU_CTRL_UNION
 struct description   : SU_LSU_MPU_CTRL Register structure definition
                        Address Offset:0x5054 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ub_mem_attribute    : 1;  /* bit[0]    : store UBÊÇwrite through»¹ÊÇwrite back, 0:write through; 1:write back */
        unsigned int  reserved_0          : 7;  /* bit[1-7]  :  */
        unsigned int  out_mem_attribute   : 1;  /* bit[8]    : store DDR ÊÇwrite through»¹ÊÇwrite back, 0:write through; 1:write back (Ä¿Ç°Ã»Ê¹ÓÃ£¬¶¼ÊÇwrite back) */
        unsigned int  reserved_1          : 7;  /* bit[9-15] :  */
        unsigned int  stack_mem_attribute : 1;  /* bit[16]   : store stack memoryÊÇwrite through»¹ÊÇwrite back, 0:write through; 1:write back (Ä¿Ç°Ã»Ê¹ÓÃ) */
        unsigned int  reserved_2          : 15; /* bit[17-31]:  */
    } reg;
} SOC_NPU_AICORE_SU_LSU_MPU_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_SU_LSU_MPU_CTRL_ub_mem_attribute_START     (0)
#define SOC_NPU_AICORE_SU_LSU_MPU_CTRL_ub_mem_attribute_END       (0)
#define SOC_NPU_AICORE_SU_LSU_MPU_CTRL_out_mem_attribute_START    (8)
#define SOC_NPU_AICORE_SU_LSU_MPU_CTRL_out_mem_attribute_END      (8)
#define SOC_NPU_AICORE_SU_LSU_MPU_CTRL_stack_mem_attribute_START  (16)
#define SOC_NPU_AICORE_SU_LSU_MPU_CTRL_stack_mem_attribute_END    (16)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_LSU_STB_CTRL_UNION
 struct description   : SU_LSU_STB_CTRL Register structure definition
                        Address Offset:0x5058 Initial:0x80000020 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_stb_timeout_cnt : 10; /* bit[0-9]  : store buffer »ØÐ´Ê±¼äÅäÖÃ */
        unsigned int  reserved           : 21; /* bit[10-30]: ±£Áô */
        unsigned int  su_stb_timeout_en  : 1;  /* bit[31]   : store buffer »ØÐ´Ê±¼ätime out¿ªÆô£¬1£ºenable; 0:disable */
    } reg;
} SOC_NPU_AICORE_SU_LSU_STB_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_SU_LSU_STB_CTRL_su_stb_timeout_cnt_START  (0)
#define SOC_NPU_AICORE_SU_LSU_STB_CTRL_su_stb_timeout_cnt_END    (9)
#define SOC_NPU_AICORE_SU_LSU_STB_CTRL_su_stb_timeout_en_START   (31)
#define SOC_NPU_AICORE_SU_LSU_STB_CTRL_su_stb_timeout_en_END     (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_SEQ_CTRL_UNION
 struct description   : SU_SEQ_CTRL Register structure definition
                        Address Offset:0x5060 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_mte1_pld_pend_mask : 1;  /* bit[0]   : 1:µ±Ð´mte1 IQ»òÕßmte1 IQÓÐÖ¸ÁîÊ±£¬À­¸ßpld pend¸ømte1¿ªÊ±ÖÓ£» 0£ºSU¸ù¾ÝÖ¸ÁîµÈ³¡¾°¾«È·ÅÐ¶ÏÊÇ·ñ¸ÃÀ­¸ßpld pend¸ømte1¿ªÊ±ÖÓ £»(×¢£¬Î´Ö§³Ö¹¦ÄÜ£¬²»ÔÊÐíÅäÖÃ) */
        unsigned int  su_mte2_pld_pend_mask : 1;  /* bit[1]   : 1:µ±Ð´mte2 IQ»òÕßmte2 IQÓÐÖ¸ÁîÊ±£¬À­¸ßpld pend¸ømte2¿ªÊ±ÖÓ£» 0£ºSU¸ù¾ÝÖ¸ÁîµÈ³¡¾°¾«È·ÅÐ¶ÏÊÇ·ñ¸ÃÀ­¸ßpld pend¸ømte2¿ªÊ±ÖÓ £»(×¢£¬Î´Ö§³Ö¹¦ÄÜ£¬²»ÔÊÐíÅäÖÃ) */
        unsigned int  su_mte3_pld_pend_mask : 1;  /* bit[2]   : 1:µ±Ð´mte3 IQ»òÕßmte3 IQÓÐÖ¸ÁîÊ±£¬À­¸ßpld pend¸ømte3¿ªÊ±ÖÓ£» 0£ºSU¸ù¾ÝÖ¸ÁîµÈ³¡¾°¾«È·ÅÐ¶ÏÊÇ·ñ¸ÃÀ­¸ßpld pend¸ømte3¿ªÊ±ÖÓ £»(×¢£¬Î´Ö§³Ö¹¦ÄÜ£¬²»ÔÊÐíÅäÖÃ) */
        unsigned int  su_vec_pld_pend_mask  : 1;  /* bit[3]   : 1:µ±Ð´VEC IQ»òÕßvec IQÓÐÖ¸ÁîÊ±£¬À­¸ßpld pend¸øvec¿ªÊ±ÖÓ£» 0£ºSU¸ù¾ÝÖ¸ÁîµÈ³¡¾°¾«È·ÅÐ¶ÏÊÇ·ñ¸ÃÀ­¸ßpld pend¸øvec¿ªÊ±ÖÓ £»(×¢£¬Î´Ö§³Ö¹¦ÄÜ£¬²»ÔÊÐíÅäÖÃ) */
        unsigned int  su_cube_pld_pend_mask : 1;  /* bit[4]   : 1:µ±Ð´cube IQ»òÕßcube IQÓÐÖ¸ÁîÊ±£¬À­¸ßpld pend¸øcube¿ªÊ±ÖÓ£» 0£ºSU¸ù¾ÝÖ¸ÁîµÈ³¡¾°¾«È·ÅÐ¶ÏÊÇ·ñ¸ÃÀ­¸ßpld pend¸øcube¿ªÊ±ÖÓ £»(×¢£¬Î´Ö§³Ö¹¦ÄÜ£¬²»ÔÊÐíÅäÖÃ) */
        unsigned int  su_fixp_pld_pend_mask : 1;  /* bit[5]   : 1:µ±Ð´fixp IQ»òÕßfixp IQÓÐÖ¸ÁîÊ±£¬À­¸ßpld pend¸øfixp¿ªÊ±ÖÓ£» 0£ºSU¸ù¾ÝÖ¸ÁîµÈ³¡¾°¾«È·ÅÐ¶ÏÊÇ·ñ¸ÃÀ­¸ßpld pend¸øfixp¿ªÊ±ÖÓ £»(×¢£¬Î´Ö§³Ö¹¦ÄÜ£¬²»ÔÊÐíÅäÖÃ) */
        unsigned int  reserved              : 26; /* bit[6-31]: SU_SEQ_CTRL is not support yet, software shall not CFG them as 1 */
    } reg;
} SOC_NPU_AICORE_SU_SEQ_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_SU_SEQ_CTRL_su_mte1_pld_pend_mask_START  (0)
#define SOC_NPU_AICORE_SU_SEQ_CTRL_su_mte1_pld_pend_mask_END    (0)
#define SOC_NPU_AICORE_SU_SEQ_CTRL_su_mte2_pld_pend_mask_START  (1)
#define SOC_NPU_AICORE_SU_SEQ_CTRL_su_mte2_pld_pend_mask_END    (1)
#define SOC_NPU_AICORE_SU_SEQ_CTRL_su_mte3_pld_pend_mask_START  (2)
#define SOC_NPU_AICORE_SU_SEQ_CTRL_su_mte3_pld_pend_mask_END    (2)
#define SOC_NPU_AICORE_SU_SEQ_CTRL_su_vec_pld_pend_mask_START   (3)
#define SOC_NPU_AICORE_SU_SEQ_CTRL_su_vec_pld_pend_mask_END     (3)
#define SOC_NPU_AICORE_SU_SEQ_CTRL_su_cube_pld_pend_mask_START  (4)
#define SOC_NPU_AICORE_SU_SEQ_CTRL_su_cube_pld_pend_mask_END    (4)
#define SOC_NPU_AICORE_SU_SEQ_CTRL_su_fixp_pld_pend_mask_START  (5)
#define SOC_NPU_AICORE_SU_SEQ_CTRL_su_fixp_pld_pend_mask_END    (5)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_SPR_STATUS_L_UNION
 struct description   : SU_SPR_STATUS_L Register structure definition
                        Address Offset:0x5100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_spr_status_l : 32; /* bit[0-31]: low part of SPR STATUS register; have no side effects of status register in CCU */
    } reg;
} SOC_NPU_AICORE_SU_SPR_STATUS_L_UNION;
#endif
#define SOC_NPU_AICORE_SU_SPR_STATUS_L_su_spr_status_l_START  (0)
#define SOC_NPU_AICORE_SU_SPR_STATUS_L_su_spr_status_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_SPR_STATUS_H_UNION
 struct description   : SU_SPR_STATUS_H Register structure definition
                        Address Offset:0x5104 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_spr_status_h : 32; /* bit[0-31]: high part of SPR STATUS register; have no side effects of status register in CCU */
    } reg;
} SOC_NPU_AICORE_SU_SPR_STATUS_H_UNION;
#endif
#define SOC_NPU_AICORE_SU_SPR_STATUS_H_su_spr_status_h_START  (0)
#define SOC_NPU_AICORE_SU_SPR_STATUS_H_su_spr_status_h_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_SPR_CONDITION_L_UNION
 struct description   : SU_SPR_CONDITION_L Register structure definition
                        Address Offset:0x5108 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_spr_condition_l : 32; /* bit[0-31]: low part of condition spr */
    } reg;
} SOC_NPU_AICORE_SU_SPR_CONDITION_L_UNION;
#endif
#define SOC_NPU_AICORE_SU_SPR_CONDITION_L_su_spr_condition_l_START  (0)
#define SOC_NPU_AICORE_SU_SPR_CONDITION_L_su_spr_condition_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_SPR_CONDITION_H_UNION
 struct description   : SU_SPR_CONDITION_H Register structure definition
                        Address Offset:0x510C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_spr_condition_h : 32; /* bit[0-31]: high part of condition spr */
    } reg;
} SOC_NPU_AICORE_SU_SPR_CONDITION_H_UNION;
#endif
#define SOC_NPU_AICORE_SU_SPR_CONDITION_H_su_spr_condition_h_START  (0)
#define SOC_NPU_AICORE_SU_SPR_CONDITION_H_su_spr_condition_h_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_SPR_ARCH_VER_L_UNION
 struct description   : SU_SPR_ARCH_VER_L Register structure definition
                        Address Offset:0x5110 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_spr_arch_ver_l : 32; /* bit[0-31]: SPR ARCH_VER low part :DATE
                                                            Bit [31:16]: year
                                                            Bit [15:8]: month
                                                            Bit [7:0]: day */
    } reg;
} SOC_NPU_AICORE_SU_SPR_ARCH_VER_L_UNION;
#endif
#define SOC_NPU_AICORE_SU_SPR_ARCH_VER_L_su_spr_arch_ver_l_START  (0)
#define SOC_NPU_AICORE_SU_SPR_ARCH_VER_L_su_spr_arch_ver_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_SPR_ARCH_VER_H_UNION
 struct description   : SU_SPR_ARCH_VER_H Register structure definition
                        Address Offset:0x5114 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_spr_arch_ver_h : 32; /* bit[0-31]: SPR ARCH_VER high part: ISA_RELEASE_VERSION
                                                            31:24:MAJOR
                                                            23:20:MINOR
                                                            19:16:REVISION
                                                            15:12:CORE_TYPE
                                                            11:0:ARCH */
    } reg;
} SOC_NPU_AICORE_SU_SPR_ARCH_VER_H_UNION;
#endif
#define SOC_NPU_AICORE_SU_SPR_ARCH_VER_H_su_spr_arch_ver_h_START  (0)
#define SOC_NPU_AICORE_SU_SPR_ARCH_VER_H_su_spr_arch_ver_h_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_SPR_COREID_UNION
 struct description   : SU_SPR_COREID Register structure definition
                        Address Offset:0x5118 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_spr_coreid : 16; /* bit[0-15] : SPR COREID : Physical coreID
                                                         Value from AIC_TOP's port
                                                         0~27£¨1920 DaVinci)¡¢0~1£¨1910 Mini)¡¢0£¨LITE V100)  */
        unsigned int  reserved      : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_AICORE_SU_SPR_COREID_UNION;
#endif
#define SOC_NPU_AICORE_SU_SPR_COREID_su_spr_coreid_START  (0)
#define SOC_NPU_AICORE_SU_SPR_COREID_su_spr_coreid_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_AIC_CORE_MODEL_ID_UNION
 struct description   : SU_AIC_CORE_MODEL_ID Register structure definition
                        Address Offset:0x511C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_core_model_id : 32; /* bit[0-31]: CORE MODEL ID */
    } reg;
} SOC_NPU_AICORE_SU_AIC_CORE_MODEL_ID_UNION;
#endif
#define SOC_NPU_AICORE_SU_AIC_CORE_MODEL_ID_aic_core_model_id_START  (0)
#define SOC_NPU_AICORE_SU_AIC_CORE_MODEL_ID_aic_core_model_id_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_AIC_ISA_VER_L_UNION
 struct description   : SU_AIC_ISA_VER_L Register structure definition
                        Address Offset:0x5120 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_isa_ver_l : 32; /* bit[0-31]: ISA version low 32bit */
    } reg;
} SOC_NPU_AICORE_SU_AIC_ISA_VER_L_UNION;
#endif
#define SOC_NPU_AICORE_SU_AIC_ISA_VER_L_aic_isa_ver_l_START  (0)
#define SOC_NPU_AICORE_SU_AIC_ISA_VER_L_aic_isa_ver_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_AIC_ISA_VER_H_UNION
 struct description   : SU_AIC_ISA_VER_H Register structure definition
                        Address Offset:0x5124 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_isa_ver_h : 32; /* bit[0-31]: ISA version high 32bit */
    } reg;
} SOC_NPU_AICORE_SU_AIC_ISA_VER_H_UNION;
#endif
#define SOC_NPU_AICORE_SU_AIC_ISA_VER_H_aic_isa_ver_h_START  (0)
#define SOC_NPU_AICORE_SU_AIC_ISA_VER_H_aic_isa_ver_h_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_AIC_UARCH_VER_L_UNION
 struct description   : SU_AIC_UARCH_VER_L Register structure definition
                        Address Offset:0x5128 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_uarch_ver_l : 32; /* bit[0-31]: AIC UARCH version low 32bit */
    } reg;
} SOC_NPU_AICORE_SU_AIC_UARCH_VER_L_UNION;
#endif
#define SOC_NPU_AICORE_SU_AIC_UARCH_VER_L_aic_uarch_ver_l_START  (0)
#define SOC_NPU_AICORE_SU_AIC_UARCH_VER_L_aic_uarch_ver_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_AIC_UARCH_VER_H_UNION
 struct description   : SU_AIC_UARCH_VER_H Register structure definition
                        Address Offset:0x512C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_uarch_ver_h : 32; /* bit[0-31]: AIC UARCH version high 32bit */
    } reg;
} SOC_NPU_AICORE_SU_AIC_UARCH_VER_H_UNION;
#endif
#define SOC_NPU_AICORE_SU_AIC_UARCH_VER_H_aic_uarch_ver_h_START  (0)
#define SOC_NPU_AICORE_SU_AIC_UARCH_VER_H_aic_uarch_ver_h_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_AIC_GEN_HW_CFG_L_UNION
 struct description   : SU_AIC_GEN_HW_CFG_L Register structure definition
                        Address Offset:0x5130 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_gen_hw_cfg_l : 32; /* bit[0-31]: low part of generator hw configuration */
    } reg;
} SOC_NPU_AICORE_SU_AIC_GEN_HW_CFG_L_UNION;
#endif
#define SOC_NPU_AICORE_SU_AIC_GEN_HW_CFG_L_aic_gen_hw_cfg_l_START  (0)
#define SOC_NPU_AICORE_SU_AIC_GEN_HW_CFG_L_aic_gen_hw_cfg_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_AIC_GEN_HW_CFG_H_UNION
 struct description   : SU_AIC_GEN_HW_CFG_H Register structure definition
                        Address Offset:0x5134 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_gen_hw_cfg_h : 32; /* bit[0-31]: high part of generator hw configuration */
    } reg;
} SOC_NPU_AICORE_SU_AIC_GEN_HW_CFG_H_UNION;
#endif
#define SOC_NPU_AICORE_SU_AIC_GEN_HW_CFG_H_aic_gen_hw_cfg_h_START  (0)
#define SOC_NPU_AICORE_SU_AIC_GEN_HW_CFG_H_aic_gen_hw_cfg_h_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_AIC_BRANCH_VER_L_UNION
 struct description   : SU_AIC_BRANCH_VER_L Register structure definition
                        Address Offset:0x5138 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_branch_ver_l : 32; /* bit[0-31]: low part of branch version */
    } reg;
} SOC_NPU_AICORE_SU_AIC_BRANCH_VER_L_UNION;
#endif
#define SOC_NPU_AICORE_SU_AIC_BRANCH_VER_L_aic_branch_ver_l_START  (0)
#define SOC_NPU_AICORE_SU_AIC_BRANCH_VER_L_aic_branch_ver_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_AIC_BRANCH_VER_H_UNION
 struct description   : SU_AIC_BRANCH_VER_H Register structure definition
                        Address Offset:0x513C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_branch_ver_h : 32; /* bit[0-31]: high part of branch version */
    } reg;
} SOC_NPU_AICORE_SU_AIC_BRANCH_VER_H_UNION;
#endif
#define SOC_NPU_AICORE_SU_AIC_BRANCH_VER_H_aic_branch_ver_h_START  (0)
#define SOC_NPU_AICORE_SU_AIC_BRANCH_VER_H_aic_branch_ver_h_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_IC_INV_VA_L_UNION
 struct description   : SU_IC_INV_VA_L Register structure definition
                        Address Offset:0x5200 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved       : 7;  /* bit[0-6] : ±£Áô */
        unsigned int  su_ic_inv_va_l : 25; /* bit[7-31]: the low part of the virtual address to be checked against the tag ram to see which line is to be invalidated */
    } reg;
} SOC_NPU_AICORE_SU_IC_INV_VA_L_UNION;
#endif
#define SOC_NPU_AICORE_SU_IC_INV_VA_L_su_ic_inv_va_l_START  (7)
#define SOC_NPU_AICORE_SU_IC_INV_VA_L_su_ic_inv_va_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_IC_INV_VA_H_UNION
 struct description   : SU_IC_INV_VA_H Register structure definition
                        Address Offset:0x5204 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_ic_inv_va_h : 16; /* bit[0-15] : virtual address to be checked against the tag ram to see which line is to be invalidated, the high part of VA */
        unsigned int  reserved       : 16; /* bit[16-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SU_IC_INV_VA_H_UNION;
#endif
#define SOC_NPU_AICORE_SU_IC_INV_VA_H_su_ic_inv_va_h_START  (0)
#define SOC_NPU_AICORE_SU_IC_INV_VA_H_su_ic_inv_va_h_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_DBG_CTRL_UNION
 struct description   : SU_DBG_CTRL Register structure definition
                        Address Offset:0x5300 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  single_step_p   : 1;  /* bit[0]   : ÔÚ¶Ïµãµ÷ÊÔÖÐ£¬single stepÒ»´Î¡£1£ºÈÃSU¼ÌÐøÖ´ÐÐÒ»ÌõÖ¸Áî£¬Ö´ÐÐÍêºó±¨single step done */
        unsigned int  su_redirect_ifu : 1;  /* bit[1]   : ÔÚÈí¶ÏµãÌæ»»¹ý³ÌÖÐ£¬make su redirect IFU with CCU's current PC; 0: nothing. (just use for software break point Single Step flow) */
        unsigned int  reserved        : 30; /* bit[2-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SU_DBG_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_SU_DBG_CTRL_single_step_p_START    (0)
#define SOC_NPU_AICORE_SU_DBG_CTRL_single_step_p_END      (0)
#define SOC_NPU_AICORE_SU_DBG_CTRL_su_redirect_ifu_START  (1)
#define SOC_NPU_AICORE_SU_DBG_CTRL_su_redirect_ifu_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_DBG_INT_MASK_UNION
 struct description   : SU_DBG_INT_MASK Register structure definition
                        Address Offset:0x5304 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  single_step_done_int_mask   : 1;  /* bit[0]   : SU hitÖ´ÐÐÍêÒ»´Îsingle stepºóÉÏ±¨dbg_int¸øSC£¬0£ºÉÏ±¨£»1£º²»ÉÏ±¨£¬µ«»á½«single step done×´Ì¬¼ÇÂ¼µ½0x5308 */
        unsigned int  hw_break_point_hit_int_mask : 1;  /* bit[1]   : SU hitµ½ÁËÓ²¶ÏµãºóÉÏ±¨dbg_int¸øSC£¬0£ºÉÏ±¨£»1£º²»ÉÏ±¨£¬µ«»á½«hitµ½hw break point×´Ì¬¼ÇÂ¼µ½0x5308 */
        unsigned int  sw_break_point_hit_int_mask : 1;  /* bit[2]   : SU hitµ½ÁËÈí¶ÏµãºóÉÏ±¨dbg_int¸øSC£¬0£ºÉÏ±¨£»1£º²»ÉÏ±¨£¬µ«»á½«hitµ½sw break point×´Ì¬¼ÇÂ¼µ½0x5308 */
        unsigned int  su_dbg_stall_int_mask       : 1;  /* bit[3]   : su_stall_w1_plsÀ­Í£ÁËSUÉÏ±¨dbg_int¸øSC£¬0£ºÉÏ±¨£»1£º²»ÉÏ±¨£¬µ«»á½«su stall×´Ì¬¼ÇÂ¼µ½0x5308 */
        unsigned int  reserved                    : 28; /* bit[4-31]: ±£Áô£¬¸Ã¼Ä´æÆ÷Êµ¼ÊÉÏÊÇINTWCÀàÐÍ¼Ä´æÆ÷£¬¼´¶ÔÓ¦bitÐ´1Çå£¬Í¬Ê±ÔÚkick startÊ±Çå */
    } reg;
} SOC_NPU_AICORE_SU_DBG_INT_MASK_UNION;
#endif
#define SOC_NPU_AICORE_SU_DBG_INT_MASK_single_step_done_int_mask_START    (0)
#define SOC_NPU_AICORE_SU_DBG_INT_MASK_single_step_done_int_mask_END      (0)
#define SOC_NPU_AICORE_SU_DBG_INT_MASK_hw_break_point_hit_int_mask_START  (1)
#define SOC_NPU_AICORE_SU_DBG_INT_MASK_hw_break_point_hit_int_mask_END    (1)
#define SOC_NPU_AICORE_SU_DBG_INT_MASK_sw_break_point_hit_int_mask_START  (2)
#define SOC_NPU_AICORE_SU_DBG_INT_MASK_sw_break_point_hit_int_mask_END    (2)
#define SOC_NPU_AICORE_SU_DBG_INT_MASK_su_dbg_stall_int_mask_START        (3)
#define SOC_NPU_AICORE_SU_DBG_INT_MASK_su_dbg_stall_int_mask_END          (3)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_DBG_STATUS_UNION
 struct description   : SU_DBG_STATUS Register structure definition
                        Address Offset:0x5308 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  single_step_done   : 1;  /* bit[0]   : SU single step done,¼´µ¥²½Ö´ÐÐÍêÒ»ÌõÖ¸Áî */
        unsigned int  hw_break_point_hit : 1;  /* bit[1]   : SU hitµ½ÁËÓ²¶Ïµã */
        unsigned int  sw_break_point_hit : 1;  /* bit[2]   : SU hitµ½ÁËÈí¶Ïµã */
        unsigned int  su_dbg_stall_int   : 1;  /* bit[3]   : SU ±»su_stall_w1_pÀ­Í£ÁË */
        unsigned int  reserved           : 28; /* bit[4-31]: ±£Áô£¬¸Ã¼Ä´æÆ÷Êµ¼ÊÉÏÊÇINTWCÀàÐÍ¼Ä´æÆ÷£¬¼´¶ÔÓ¦bitÐ´1Çå£¬Í¬Ê±ÔÚkick startÊ±Çå */
    } reg;
} SOC_NPU_AICORE_SU_DBG_STATUS_UNION;
#endif
#define SOC_NPU_AICORE_SU_DBG_STATUS_single_step_done_START    (0)
#define SOC_NPU_AICORE_SU_DBG_STATUS_single_step_done_END      (0)
#define SOC_NPU_AICORE_SU_DBG_STATUS_hw_break_point_hit_START  (1)
#define SOC_NPU_AICORE_SU_DBG_STATUS_hw_break_point_hit_END    (1)
#define SOC_NPU_AICORE_SU_DBG_STATUS_sw_break_point_hit_START  (2)
#define SOC_NPU_AICORE_SU_DBG_STATUS_sw_break_point_hit_END    (2)
#define SOC_NPU_AICORE_SU_DBG_STATUS_su_dbg_stall_int_START    (3)
#define SOC_NPU_AICORE_SU_DBG_STATUS_su_dbg_stall_int_END      (3)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_HW_BKPT_EN_UNION
 struct description   : SU_HW_BKPT_EN Register structure definition
                        Address Offset:0x5310 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hw_bkpt_en : 4;  /* bit[0-3] : ==0 disabled, == 1 enabled
                                                     bit 0: HW breakpoint 0 enable
                                                     ...
                                                     bit3: HW breakpoint 3 enable */
        unsigned int  reserved   : 28; /* bit[4-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SU_HW_BKPT_EN_UNION;
#endif
#define SOC_NPU_AICORE_SU_HW_BKPT_EN_hw_bkpt_en_START  (0)
#define SOC_NPU_AICORE_SU_HW_BKPT_EN_hw_bkpt_en_END    (3)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_HW_BKPT0_PC_L_UNION
 struct description   : SU_HW_BKPT0_PC_L Register structure definition
                        Address Offset:0x5320 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved      : 2;  /* bit[0-1] :  */
        unsigned int  hw_bkpt0_pc_l : 30; /* bit[2-31]: The low part of the pc of the hardware breakpoint 0
                                                        [47:2] - valid
                                                        [1:0] always 0 */
    } reg;
} SOC_NPU_AICORE_SU_HW_BKPT0_PC_L_UNION;
#endif
#define SOC_NPU_AICORE_SU_HW_BKPT0_PC_L_hw_bkpt0_pc_l_START  (2)
#define SOC_NPU_AICORE_SU_HW_BKPT0_PC_L_hw_bkpt0_pc_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_HW_BKPT0_PC_H_UNION
 struct description   : SU_HW_BKPT0_PC_H Register structure definition
                        Address Offset:0x5324 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hw_bkpt0_pc_h : 16; /* bit[0-15] : The high part pc of the hardware breakpoint 0 */
        unsigned int  hw_bkpt0_id   : 16; /* bit[16-31]: Substream ID of the hardware breakpoint 0 */
    } reg;
} SOC_NPU_AICORE_SU_HW_BKPT0_PC_H_UNION;
#endif
#define SOC_NPU_AICORE_SU_HW_BKPT0_PC_H_hw_bkpt0_pc_h_START  (0)
#define SOC_NPU_AICORE_SU_HW_BKPT0_PC_H_hw_bkpt0_pc_h_END    (15)
#define SOC_NPU_AICORE_SU_HW_BKPT0_PC_H_hw_bkpt0_id_START    (16)
#define SOC_NPU_AICORE_SU_HW_BKPT0_PC_H_hw_bkpt0_id_END      (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_HW_BKPT1_PC_L_UNION
 struct description   : SU_HW_BKPT1_PC_L Register structure definition
                        Address Offset:0x5328 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved      : 2;  /* bit[0-1] :  */
        unsigned int  hw_bkpt1_pc_l : 30; /* bit[2-31]: The low part of the pc of the hardware breakpoint 1
                                                        [47:2] - valid
                                                        [1:0] always 0 */
    } reg;
} SOC_NPU_AICORE_SU_HW_BKPT1_PC_L_UNION;
#endif
#define SOC_NPU_AICORE_SU_HW_BKPT1_PC_L_hw_bkpt1_pc_l_START  (2)
#define SOC_NPU_AICORE_SU_HW_BKPT1_PC_L_hw_bkpt1_pc_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_HW_BKPT1_PC_H_UNION
 struct description   : SU_HW_BKPT1_PC_H Register structure definition
                        Address Offset:0x532C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hw_bkpt1_pc_h : 16; /* bit[0-15] : The high part pc of the hardware breakpoint 1 */
        unsigned int  hw_bkpt1_id   : 16; /* bit[16-31]: Substream ID of the hardware breakpoint 1 */
    } reg;
} SOC_NPU_AICORE_SU_HW_BKPT1_PC_H_UNION;
#endif
#define SOC_NPU_AICORE_SU_HW_BKPT1_PC_H_hw_bkpt1_pc_h_START  (0)
#define SOC_NPU_AICORE_SU_HW_BKPT1_PC_H_hw_bkpt1_pc_h_END    (15)
#define SOC_NPU_AICORE_SU_HW_BKPT1_PC_H_hw_bkpt1_id_START    (16)
#define SOC_NPU_AICORE_SU_HW_BKPT1_PC_H_hw_bkpt1_id_END      (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_HW_BKPT2_PC_L_UNION
 struct description   : SU_HW_BKPT2_PC_L Register structure definition
                        Address Offset:0x5330 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved      : 2;  /* bit[0-1] :  */
        unsigned int  hw_bkpt2_pc_l : 30; /* bit[2-31]: The low part of the pc of the hardware breakpoint 2
                                                        [47:2] - valid
                                                        [1:0] always 0 */
    } reg;
} SOC_NPU_AICORE_SU_HW_BKPT2_PC_L_UNION;
#endif
#define SOC_NPU_AICORE_SU_HW_BKPT2_PC_L_hw_bkpt2_pc_l_START  (2)
#define SOC_NPU_AICORE_SU_HW_BKPT2_PC_L_hw_bkpt2_pc_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_HW_BKPT2_PC_H_UNION
 struct description   : SU_HW_BKPT2_PC_H Register structure definition
                        Address Offset:0x5334 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hw_bkpt2_pc_h : 16; /* bit[0-15] : The high part pc of the hardware breakpoint 2 */
        unsigned int  hw_bkpt2_id   : 16; /* bit[16-31]: Substream ID of the hardware breakpoint 2 */
    } reg;
} SOC_NPU_AICORE_SU_HW_BKPT2_PC_H_UNION;
#endif
#define SOC_NPU_AICORE_SU_HW_BKPT2_PC_H_hw_bkpt2_pc_h_START  (0)
#define SOC_NPU_AICORE_SU_HW_BKPT2_PC_H_hw_bkpt2_pc_h_END    (15)
#define SOC_NPU_AICORE_SU_HW_BKPT2_PC_H_hw_bkpt2_id_START    (16)
#define SOC_NPU_AICORE_SU_HW_BKPT2_PC_H_hw_bkpt2_id_END      (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_HW_BKPT3_PC_L_UNION
 struct description   : SU_HW_BKPT3_PC_L Register structure definition
                        Address Offset:0x5338 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved      : 2;  /* bit[0-1] :  */
        unsigned int  hw_bkpt3_pc_l : 30; /* bit[2-31]: The low part of the pc of the hardware breakpoint 3
                                                        [47:2] - valid
                                                        [1:0] always 0 */
    } reg;
} SOC_NPU_AICORE_SU_HW_BKPT3_PC_L_UNION;
#endif
#define SOC_NPU_AICORE_SU_HW_BKPT3_PC_L_hw_bkpt3_pc_l_START  (2)
#define SOC_NPU_AICORE_SU_HW_BKPT3_PC_L_hw_bkpt3_pc_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_HW_BKPT3_PC_H_UNION
 struct description   : SU_HW_BKPT3_PC_H Register structure definition
                        Address Offset:0x533C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hw_bkpt3_pc_h : 16; /* bit[0-15] : The high part pc of the hardware breakpoint 3 */
        unsigned int  hw_bkpt3_id   : 16; /* bit[16-31]: Substream ID of the hardware breakpoint 3 */
    } reg;
} SOC_NPU_AICORE_SU_HW_BKPT3_PC_H_UNION;
#endif
#define SOC_NPU_AICORE_SU_HW_BKPT3_PC_H_hw_bkpt3_pc_h_START  (0)
#define SOC_NPU_AICORE_SU_HW_BKPT3_PC_H_hw_bkpt3_pc_h_END    (15)
#define SOC_NPU_AICORE_SU_HW_BKPT3_PC_H_hw_bkpt3_id_START    (16)
#define SOC_NPU_AICORE_SU_HW_BKPT3_PC_H_hw_bkpt3_id_END      (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_HW_BKPT0_TWO_LEVLE_SMID_UNION
 struct description   : SU_HW_BKPT0_TWO_LEVLE_SMID Register structure definition
                        Address Offset:0x53a0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hw_bkpt0_id_2 : 16; /* bit[0-15] : the level two streamid for HW_BKPT0 */
        unsigned int  reserved      : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_AICORE_SU_HW_BKPT0_TWO_LEVLE_SMID_UNION;
#endif
#define SOC_NPU_AICORE_SU_HW_BKPT0_TWO_LEVLE_SMID_hw_bkpt0_id_2_START  (0)
#define SOC_NPU_AICORE_SU_HW_BKPT0_TWO_LEVLE_SMID_hw_bkpt0_id_2_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_HW_BKPT1_TWO_LEVLE_SMID_UNION
 struct description   : SU_HW_BKPT1_TWO_LEVLE_SMID Register structure definition
                        Address Offset:0x53a4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hw_bkpt1_id_2 : 16; /* bit[0-15] : the level two streamid for HW_BKPT1 */
        unsigned int  reserved      : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_AICORE_SU_HW_BKPT1_TWO_LEVLE_SMID_UNION;
#endif
#define SOC_NPU_AICORE_SU_HW_BKPT1_TWO_LEVLE_SMID_hw_bkpt1_id_2_START  (0)
#define SOC_NPU_AICORE_SU_HW_BKPT1_TWO_LEVLE_SMID_hw_bkpt1_id_2_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_HW_BKPT2_TWO_LEVLE_SMID_UNION
 struct description   : SU_HW_BKPT2_TWO_LEVLE_SMID Register structure definition
                        Address Offset:0x53a8 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hw_bkpt2_id_2 : 16; /* bit[0-15] : the level two streamid for HW_BKPT2 */
        unsigned int  reserved      : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_AICORE_SU_HW_BKPT2_TWO_LEVLE_SMID_UNION;
#endif
#define SOC_NPU_AICORE_SU_HW_BKPT2_TWO_LEVLE_SMID_hw_bkpt2_id_2_START  (0)
#define SOC_NPU_AICORE_SU_HW_BKPT2_TWO_LEVLE_SMID_hw_bkpt2_id_2_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_HW_BKPT3_TWO_LEVLE_SMID_UNION
 struct description   : SU_HW_BKPT3_TWO_LEVLE_SMID Register structure definition
                        Address Offset:0x53aC Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hw_bkpt3_id_2 : 16; /* bit[0-15] : the level two streamid for HW_BKPT3 */
        unsigned int  reserved      : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_AICORE_SU_HW_BKPT3_TWO_LEVLE_SMID_UNION;
#endif
#define SOC_NPU_AICORE_SU_HW_BKPT3_TWO_LEVLE_SMID_hw_bkpt3_id_2_START  (0)
#define SOC_NPU_AICORE_SU_HW_BKPT3_TWO_LEVLE_SMID_hw_bkpt3_id_2_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_PRE_RST_STALL_CTRL_UNION
 struct description   : SU_PRE_RST_STALL_CTRL Register structure definition
                        Address Offset:0x5600 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_pre_rst_stall : 1;  /* bit[0]   : µ±³öÏÖÒì³£/trapÊ±£¬Èç¹ûÐèÒª½øÐÐºË¶ÀÁ¢Èí¸´Î»£¬ÏÈÅäÖÃ¸Ãbit£¬Ê¹SU¸÷Ä£¿é×îºó¼ÓÈëstallÌ¬ */
        unsigned int  reserved         : 31; /* bit[1-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_SU_PRE_RST_STALL_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_SU_PRE_RST_STALL_CTRL_su_pre_rst_stall_START  (0)
#define SOC_NPU_AICORE_SU_PRE_RST_STALL_CTRL_su_pre_rst_stall_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_PRE_RST_STATUS_UNION
 struct description   : SU_PRE_RST_STATUS Register structure definition
                        Address Offset:0x5604 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_pre_rst_rdy : 1;  /* bit[0]   : 1£ºSUÒÑ¾­ready for ºË¶ÀÁ¢¸´Î»£»0£ºSUÄ¿Ç°×´Ì¬²»ready for ºË¶ÀÁ¢¸´Î» */
        unsigned int  reserved       : 31; /* bit[1-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_SU_PRE_RST_STATUS_UNION;
#endif
#define SOC_NPU_AICORE_SU_PRE_RST_STATUS_su_pre_rst_rdy_START  (0)
#define SOC_NPU_AICORE_SU_PRE_RST_STATUS_su_pre_rst_rdy_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_ERROR_T0_0_UNION
 struct description   : SU_ERROR_T0_0 Register structure definition
                        Address Offset:0x5700 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_ifu_bus_err_t0               : 1;  /* bit[0]    : biu ×ÜÏß¶Á´íÎó */
        unsigned int  su_ccu_call_depth_ovrflw_t0     : 1;  /* bit[1]    : scalar CALLº¯ÊýÇ¶Ì×³¬¹ýÅäÖÃµÄãÐÖµ */
        unsigned int  su_ccu_div0_t0                  : 1;  /* bit[2]    : int DIV 0 ´íÎó */
        unsigned int  su_ccu_illegal_instr_t0         : 1;  /* bit[3]    : ¼ì²âµ½²»Ö§³ÖµÄ·Ç·¨Ö¸Áî */
        unsigned int  su_ccu_neg_sqrt_t0              : 1;  /* bit[4]    : intÐÍSQRT¼ÆËãµ¥ÔªµÄÊäÈëÊÇ¸ºÊý */
        unsigned int  su_ccu_ub_ecc_t0                : 1;  /* bit[5]    : SU¶ÁUB·¢Éú2bit ECC´íÎó */
        unsigned int  su_ccu_inf_nan_t0               : 1;  /* bit[6]    : ccu ÅÜµÄ¸¡µãÖ¸ÁîµÄÊäÈëÊÇnan/inf */
        unsigned int  su_ccu_addr_err_t0              : 1;  /* bit[7]    : SU pipeline Ö¸ÁîµÄµØÖ·overflow ºÍld/st µØÖ·overflow ¡¢unalign */
        unsigned int  su_ccu_bus_err_t0               : 1;  /* bit[8]    : SU µÄdcache·ÃÎÊ·¢Éúbus error */
        unsigned int  su_ccu_dc_data_ecc_t0           : 1;  /* bit[9]    : data-cache data-ram ECC 2bit´íÎó */
        unsigned int  su_ccu_dc_tag_ecc_t0            : 1;  /* bit[10]   : data-cache tag-ram ECC 2bit´íÎó */
        unsigned int  su_ccu_div0_fp_t0               : 1;  /* bit[11]   : FP32 DIV0´íÎó */
        unsigned int  su_ccu_neg_sqrt_fp_t0           : 1;  /* bit[12]   : FPÐÍSQRT¼ÆËãµ¥ÔªµÄÊäÈëÊÇ¸ºÊý */
        unsigned int  su_ccu_err_parity_err_t0        : 1;  /* bit[13]   : suÄÚ²¿fifo parity bit±È¦³öåe */
        unsigned int  su_ccu_seq_err_t0               : 1;  /* bit[14]   : su¼ì²âµ½SEQ Ö¸ÁîÐòÁÐ´íÎó */
        unsigned int  su_ccu_mpu_err_t0               : 1;  /* bit[15]   : su¼ì²âµ½MPUµØÖ·´íÎó */
        unsigned int  su_ccu_lsu_err_t0               : 1;  /* bit[16]   : su LSU stack Buffer ÅäÖÃ´íÎó */
        unsigned int  su_ccu_pb_ecc_err_t0            : 1;  /* bit[17]   : Parameter Buffer ECC 2bit´íÎó */
        unsigned int  su_ccu_safety_crc_err_t0        : 1;  /* bit[18]   : MTE CRC Ð£Ñé´íÎó */
        unsigned int  su_ccu_lsu_atomic_err_t0        : 1;  /* bit[19]   : scalar LSU Ö´ÐÐatomic³ö´í  */
        unsigned int  su_ccu_cc_set_ovfl_err_t0       : 1;  /* bit[20]   : cross core set flag overflow */
        unsigned int  su_safety_1bit_ecc_ovflw_err_t0 : 1;  /* bit[21]   : aic 1bit ecc·¢ÉúµÄ´ÎÊý³¬¹ýË®Ïß£¬ÉÏ±¨Òì³£ £¨×¢£º¸ÃÒì³£ÉÏ±¨Òì³£ºó£¬Òì³£½áÊøºó£¬Èí¼þÐèÒªÇåÀí1 bit eccÍ³¼Æ¼ÆÊýÆ÷£© */
        unsigned int  reserved                        : 8;  /* bit[22-29]: ±£Áô */
        unsigned int  su_hit_trap_err_t0              : 1;  /* bit[30]   : suÖ´ÐÐµ½ÁËtrapÖ¸Áî£¬´¥·¢Òì³£ */
        unsigned int  warn_as_exception_t0            : 1;  /* bit[31]   : taskÔÚÔËÐÐ¹ý³ÌÖÐ£¬·¢Éú³¬¹ý15´ÎµÄ1bit ECC´íÎó»òÕßIFUµÄmulti hitÊÂ¼þ£¬task½áÊøÊ±£¬ÉÏ±¨exception. ×¢Òâ£º¾ßÓÐOST kick start¹¦ÄÜµÄAIC°æ±¾£¬0x5700¼Ä´æÆ÷¼ÇÂ¼µÄÊÇ±ê¼ÇÎªtask-idÎª0µÄÖÐ¶ÏÐÅÏ¢£¬
                                                                           Í¬Ñù£¬²»¾ßÓÐOST kick start°æ±¾µÄAIC£¬Òì³£·¢ÉúÊ±¶¼»á¼ÇÂ¼µ½0x5700¼Ä´æÆ÷£¬ÒòÎª´ËÊ±task-idÖ»ÄÜÎª0 */
    } reg;
} SOC_NPU_AICORE_SU_ERROR_T0_0_UNION;
#endif
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ifu_bus_err_t0_START                (0)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ifu_bus_err_t0_END                  (0)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_call_depth_ovrflw_t0_START      (1)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_call_depth_ovrflw_t0_END        (1)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_div0_t0_START                   (2)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_div0_t0_END                     (2)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_illegal_instr_t0_START          (3)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_illegal_instr_t0_END            (3)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_neg_sqrt_t0_START               (4)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_neg_sqrt_t0_END                 (4)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_ub_ecc_t0_START                 (5)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_ub_ecc_t0_END                   (5)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_inf_nan_t0_START                (6)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_inf_nan_t0_END                  (6)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_addr_err_t0_START               (7)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_addr_err_t0_END                 (7)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_bus_err_t0_START                (8)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_bus_err_t0_END                  (8)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_dc_data_ecc_t0_START            (9)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_dc_data_ecc_t0_END              (9)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_dc_tag_ecc_t0_START             (10)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_dc_tag_ecc_t0_END               (10)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_div0_fp_t0_START                (11)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_div0_fp_t0_END                  (11)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_neg_sqrt_fp_t0_START            (12)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_neg_sqrt_fp_t0_END              (12)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_err_parity_err_t0_START         (13)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_err_parity_err_t0_END           (13)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_seq_err_t0_START                (14)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_seq_err_t0_END                  (14)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_mpu_err_t0_START                (15)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_mpu_err_t0_END                  (15)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_lsu_err_t0_START                (16)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_lsu_err_t0_END                  (16)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_pb_ecc_err_t0_START             (17)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_pb_ecc_err_t0_END               (17)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_safety_crc_err_t0_START         (18)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_safety_crc_err_t0_END           (18)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_lsu_atomic_err_t0_START         (19)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_lsu_atomic_err_t0_END           (19)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_cc_set_ovfl_err_t0_START        (20)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_ccu_cc_set_ovfl_err_t0_END          (20)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_safety_1bit_ecc_ovflw_err_t0_START  (21)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_safety_1bit_ecc_ovflw_err_t0_END    (21)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_hit_trap_err_t0_START               (30)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_su_hit_trap_err_t0_END                 (30)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_warn_as_exception_t0_START             (31)
#define SOC_NPU_AICORE_SU_ERROR_T0_0_warn_as_exception_t0_END               (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_ERROR_T1_0_UNION
 struct description   : SU_ERROR_T1_0 Register structure definition
                        Address Offset:0x5710 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SU_ERROR_T1_0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_ERROR_MASK_0_UNION
 struct description   : SU_ERROR_MASK_0 Register structure definition
                        Address Offset:0x5720 Initial:0x00201854 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_ifu_bus_err_mask               : 1;  /* bit[0]    : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  su_ccu_call_depth_ovrflw_mask     : 1;  /* bit[1]    : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  su_ccu_div0_mask                  : 1;  /* bit[2]    : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  su_ccu_illegal_instr_mask         : 1;  /* bit[3]    : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  su_ccu_neg_sqrt_mask              : 1;  /* bit[4]    : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  su_ccu_ub_ecc_mask                : 1;  /* bit[5]    : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  su_ccu_inf_nan_mask               : 1;  /* bit[6]    : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  su_ccu_addr_err_mask              : 1;  /* bit[7]    : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  su_ccu_bus_err_mask               : 1;  /* bit[8]    : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  su_ccu_dc_data_ecc_mask           : 1;  /* bit[9]    : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  su_ccu_dc_tag_ecc_mask            : 1;  /* bit[10]   : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  su_ccu_div0_fp_mask               : 1;  /* bit[11]   : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  su_ccu_neg_sqrt_fp_mask           : 1;  /* bit[12]   : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  su_ccu_err_parity_err_mask        : 1;  /* bit[13]   : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  su_ccu_seq_err_mask               : 1;  /* bit[14]   : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  su_ccu_mpu_err_mask               : 1;  /* bit[15]   : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  su_ccu_lsu_err_mask               : 1;  /* bit[16]   : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  su_ccu_pb_ecc_err_mask            : 1;  /* bit[17]   : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  su_ccu_safety_crc_err_mask        : 1;  /* bit[18]   : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  su_ccu_lsu_atomic_err_mask        : 1;  /* bit[19]   : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  su_ccu_cc_set_ovfl_err_mask       : 1;  /* bit[20]   : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  su_safety_1bit_ecc_ovflw_err_mask : 1;  /* bit[21]   : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  reserved                          : 8;  /* bit[22-29]: ±£Áô */
        unsigned int  su_hit_trap_err_mask              : 1;  /* bit[30]   : exception mask signal£¬¶ÔÓ¦0x5700,0x5710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  warn_as_exception_mask            : 1;  /* bit[31]   : exception mask signal£¬¶ÔÓ¦0x5700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
    } reg;
} SOC_NPU_AICORE_SU_ERROR_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ifu_bus_err_mask_START                (0)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ifu_bus_err_mask_END                  (0)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_call_depth_ovrflw_mask_START      (1)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_call_depth_ovrflw_mask_END        (1)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_div0_mask_START                   (2)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_div0_mask_END                     (2)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_illegal_instr_mask_START          (3)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_illegal_instr_mask_END            (3)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_neg_sqrt_mask_START               (4)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_neg_sqrt_mask_END                 (4)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_ub_ecc_mask_START                 (5)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_ub_ecc_mask_END                   (5)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_inf_nan_mask_START                (6)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_inf_nan_mask_END                  (6)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_addr_err_mask_START               (7)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_addr_err_mask_END                 (7)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_bus_err_mask_START                (8)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_bus_err_mask_END                  (8)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_dc_data_ecc_mask_START            (9)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_dc_data_ecc_mask_END              (9)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_dc_tag_ecc_mask_START             (10)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_dc_tag_ecc_mask_END               (10)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_div0_fp_mask_START                (11)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_div0_fp_mask_END                  (11)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_neg_sqrt_fp_mask_START            (12)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_neg_sqrt_fp_mask_END              (12)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_err_parity_err_mask_START         (13)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_err_parity_err_mask_END           (13)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_seq_err_mask_START                (14)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_seq_err_mask_END                  (14)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_mpu_err_mask_START                (15)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_mpu_err_mask_END                  (15)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_lsu_err_mask_START                (16)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_lsu_err_mask_END                  (16)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_pb_ecc_err_mask_START             (17)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_pb_ecc_err_mask_END               (17)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_safety_crc_err_mask_START         (18)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_safety_crc_err_mask_END           (18)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_lsu_atomic_err_mask_START         (19)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_lsu_atomic_err_mask_END           (19)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_cc_set_ovfl_err_mask_START        (20)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_ccu_cc_set_ovfl_err_mask_END          (20)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_safety_1bit_ecc_ovflw_err_mask_START  (21)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_safety_1bit_ecc_ovflw_err_mask_END    (21)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_hit_trap_err_mask_START               (30)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_su_hit_trap_err_mask_END                 (30)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_warn_as_exception_mask_START             (31)
#define SOC_NPU_AICORE_SU_ERROR_MASK_0_warn_as_exception_mask_END               (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_ERR_INFO_T0_0_UNION
 struct description   : SU_ERR_INFO_T0_0 Register structure definition
                        Address Offset:0x5730 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_err_pc_t0   : 16; /* bit[0-15] : SU·¢ÉúÒì³£Ê±µÄ¶ÔÓ¦Ö¸ÁîµÄPC[18:2] */
        unsigned int  reserved       : 1;  /* bit[16]   : ±£Áô */
        unsigned int  su_err_addr_t0 : 15; /* bit[17-31]: SU·¢Éú2bit ECC´íÎóÊ±£¬·ÃÎÊµØÖ· */
    } reg;
} SOC_NPU_AICORE_SU_ERR_INFO_T0_0_UNION;
#endif
#define SOC_NPU_AICORE_SU_ERR_INFO_T0_0_su_err_pc_t0_START    (0)
#define SOC_NPU_AICORE_SU_ERR_INFO_T0_0_su_err_pc_t0_END      (15)
#define SOC_NPU_AICORE_SU_ERR_INFO_T0_0_su_err_addr_t0_START  (17)
#define SOC_NPU_AICORE_SU_ERR_INFO_T0_0_su_err_addr_t0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_ERR_INFO_T0_1_UNION
 struct description   : SU_ERR_INFO_T0_1 Register structure definition
                        Address Offset:0x5734 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_bus_err_addr_l_t0 : 32; /* bit[0-31]: SUµÄIFU/LSU·¢Éúbus errorÊ±¶ÔÓ¦µÄ·ÃÎÊµØÖ·µÍÎ»²¿·Ö */
    } reg;
} SOC_NPU_AICORE_SU_ERR_INFO_T0_1_UNION;
#endif
#define SOC_NPU_AICORE_SU_ERR_INFO_T0_1_su_bus_err_addr_l_t0_START  (0)
#define SOC_NPU_AICORE_SU_ERR_INFO_T0_1_su_bus_err_addr_l_t0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_ERR_INFO_T0_2_UNION
 struct description   : SU_ERR_INFO_T0_2 Register structure definition
                        Address Offset:0x5738 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_bus_err_addr_h_t0 : 16; /* bit[0-15] : SUµÄIFU/LSU·¢Éúbus errorÊ±¶ÔÓ¦µÄ·ÃÎÊµØÖ·¸ßÎ»²¿·Ö */
        unsigned int  reserved             : 12; /* bit[16-27]: ±£Áô */
        unsigned int  su_bus_err_type_t0   : 4;  /* bit[28-31]: SUµÄIFU/LSU·¢Éúbus errorÊ±¶ÔÓ¦µÄerror type */
    } reg;
} SOC_NPU_AICORE_SU_ERR_INFO_T0_2_UNION;
#endif
#define SOC_NPU_AICORE_SU_ERR_INFO_T0_2_su_bus_err_addr_h_t0_START  (0)
#define SOC_NPU_AICORE_SU_ERR_INFO_T0_2_su_bus_err_addr_h_t0_END    (15)
#define SOC_NPU_AICORE_SU_ERR_INFO_T0_2_su_bus_err_type_t0_START    (28)
#define SOC_NPU_AICORE_SU_ERR_INFO_T0_2_su_bus_err_type_t0_END      (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_ERR_INFO_T0_3_UNION
 struct description   : SU_ERR_INFO_T0_3 Register structure definition
                        Address Offset:0x573C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_err_instr_t0 : 32; /* bit[0-31]: SU¼ì²éµ½µÄ·Ç·¨Ö¸Áî */
    } reg;
} SOC_NPU_AICORE_SU_ERR_INFO_T0_3_UNION;
#endif
#define SOC_NPU_AICORE_SU_ERR_INFO_T0_3_su_err_instr_t0_START  (0)
#define SOC_NPU_AICORE_SU_ERR_INFO_T0_3_su_err_instr_t0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_ERR_INFO_T1_0_UNION
 struct description   : SU_ERR_INFO_T1_0 Register structure definition
                        Address Offset:0x5750 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SU_ERR_INFO_T1_0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_ERR_INFO_T1_1_UNION
 struct description   : SU_ERR_INFO_T1_1 Register structure definition
                        Address Offset:0x5754 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SU_ERR_INFO_T1_1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_ERR_INFO_T1_2_UNION
 struct description   : SU_ERR_INFO_T1_2 Register structure definition
                        Address Offset:0x5758 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SU_ERR_INFO_T1_2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_ERR_INFO_T1_3_UNION
 struct description   : SU_ERR_INFO_T1_3 Register structure definition
                        Address Offset:0x575C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SU_ERR_INFO_T1_3_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_WARN_T0_0_UNION
 struct description   : SU_WARN_T0_0 Register structure definition
                        Address Offset:0x5900 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_warn_int_ovfl_t0        : 1;  /* bit[0]    : There is overflow in integer ADD, MUL, SUB and MADD operation */
        unsigned int  su_warn_fp_ovfl_t0         : 1;  /* bit[1]    : Floating point operation has overflow.SIMD instruction integer arithmetic operation has overflow */
        unsigned int  su_warn_fp_undfl_t0        : 1;  /* bit[2]    : Floating point operation has underflow */
        unsigned int  su_warn_scalar_nan_inf_t0  : 1;  /* bit[3]    : There is NaN/Inf input in SCALAR instructions */
        unsigned int  su_warn_scalar_sqrt_neg_t0 : 1;  /* bit[4]    : ScalarÖ¸Áî³öÏÖsqrt¸ºÊý */
        unsigned int  su_warn_scalar_div0_t0     : 1;  /* bit[5]    : scalar³öÏÖ³ý0´íÎó */
        unsigned int  su_warn_atomic_ovfl_t0     : 1;  /* bit[6]    : SU atomic¼ÆËã½á¹ûoverflow */
        unsigned int  su_warn_atomic_inf_t0      : 1;  /* bit[7]    : SU atomicÊäÈëÓÐinf */
        unsigned int  su_warn_atomic_src_nan_t0  : 1;  /* bit[8]    : SU atomic src NAN */
        unsigned int  su_warn_atomic_des_nan_t0  : 1;  /* bit[9]    : SU atomic des NAN */
        unsigned int  su_warn_atomic_nan_both_t0 : 1;  /* bit[10]   : SU atomic des and src NAN */
        unsigned int  reserved                   : 21; /* bit[11-31]: ±£Áô¡£0x5900±ê¼ÇÎªtask-idÎª0µÄwarnÐÅÏ¢£¬×¢Òâ£º¾ßÓÐOST kick start¹¦ÄÜµÄAIC°æ±¾£¬0x5900¼Ä´æÆ÷¼ÇÂ¼µÄÊÇ±ê¼ÇÎªtask-idÎª0µÄwarnÐÅÏ¢£¬Í¬Ñù£¬²»¾ßÓÐOST kick start°æ±¾µÄAIC£¬warn·¢ÉúÊ±¶¼»á¼ÇÂ¼µ½0x5900¼Ä´æÆ÷£¬ÒòÎª´ËÊ±task-idÖ»ÄÜÎª0; 0x5900Êµ¼ÊÊÇRC¼Ä´æÆ÷£¬Í¬Ê±ÔÚkick startÊ±Ò²»áÇåÀí£¨SC»áÏÂ·¢clearÃüÁî£© */
    } reg;
} SOC_NPU_AICORE_SU_WARN_T0_0_UNION;
#endif
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_int_ovfl_t0_START         (0)
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_int_ovfl_t0_END           (0)
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_fp_ovfl_t0_START          (1)
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_fp_ovfl_t0_END            (1)
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_fp_undfl_t0_START         (2)
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_fp_undfl_t0_END           (2)
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_scalar_nan_inf_t0_START   (3)
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_scalar_nan_inf_t0_END     (3)
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_scalar_sqrt_neg_t0_START  (4)
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_scalar_sqrt_neg_t0_END    (4)
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_scalar_div0_t0_START      (5)
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_scalar_div0_t0_END        (5)
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_atomic_ovfl_t0_START      (6)
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_atomic_ovfl_t0_END        (6)
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_atomic_inf_t0_START       (7)
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_atomic_inf_t0_END         (7)
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_atomic_src_nan_t0_START   (8)
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_atomic_src_nan_t0_END     (8)
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_atomic_des_nan_t0_START   (9)
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_atomic_des_nan_t0_END     (9)
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_atomic_nan_both_t0_START  (10)
#define SOC_NPU_AICORE_SU_WARN_T0_0_su_warn_atomic_nan_both_t0_END    (10)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_WARN_T1_0_UNION
 struct description   : SU_WARN_T1_0 Register structure definition
                        Address Offset:0x5908 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±ê¼ÇÎªtask-idÎª1µÄwarnÐÅÏ¢£¬±£Áô¡£ */
    } reg;
} SOC_NPU_AICORE_SU_WARN_T1_0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_WARN_MASK_0_UNION
 struct description   : SU_WARN_MASK_0 Register structure definition
                        Address Offset:0x5910 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_warn_int_ovfl_mask        : 1;  /* bit[0]    : warn mask signal£¬¶ÔÓ¦0x5900,0x5908Í¬bitÒì³£, 1:³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬²»ÉÏ±¨warnµ½µ÷¶ÈÆ÷£»0£º³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬ÉÏ±¨warnµ½µ÷¶ÈÆ÷ */
        unsigned int  su_warn_fp_ovfl_mask         : 1;  /* bit[1]    : warn mask signal£¬¶ÔÓ¦0x5900,0x5908Í¬bitÒì³£, 1:³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬²»ÉÏ±¨warnµ½µ÷¶ÈÆ÷£»0£º³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬ÉÏ±¨warnµ½µ÷¶ÈÆ÷ */
        unsigned int  su_warn_fp_undfl_mask        : 1;  /* bit[2]    : warn mask signal£¬¶ÔÓ¦0x5900,0x5908Í¬bitÒì³£, 1:³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬²»ÉÏ±¨warnµ½µ÷¶ÈÆ÷£»0£º³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬ÉÏ±¨warnµ½µ÷¶ÈÆ÷ */
        unsigned int  su_warn_scalar_nan_inf_mask  : 1;  /* bit[3]    : warn mask signal£¬¶ÔÓ¦0x5900,0x5908Í¬bitÒì³£, 1:³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬²»ÉÏ±¨warnµ½µ÷¶ÈÆ÷£»0£º³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬ÉÏ±¨warnµ½µ÷¶ÈÆ÷ */
        unsigned int  su_warn_scalar_sqrt_neg_mask : 1;  /* bit[4]    : warn mask signal£¬¶ÔÓ¦0x5900,0x5908Í¬bitÒì³£, 1:³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬²»ÉÏ±¨warnµ½µ÷¶ÈÆ÷£»0£º³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬ÉÏ±¨warnµ½µ÷¶ÈÆ÷ */
        unsigned int  su_warn_scalar_div0_mask     : 1;  /* bit[5]    : warn mask signal£¬¶ÔÓ¦0x5900,0x5908Í¬bitÒì³£, 1:³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬²»ÉÏ±¨warnµ½µ÷¶ÈÆ÷£»0£º³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬ÉÏ±¨warnµ½µ÷¶ÈÆ÷ */
        unsigned int  su_warn_atomic_ovfl_mask     : 1;  /* bit[6]    : warn mask signal£¬¶ÔÓ¦0x5900,0x5908Í¬bitÒì³£, 1:³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬²»ÉÏ±¨warnµ½µ÷¶ÈÆ÷£»0£º³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬ÉÏ±¨warnµ½µ÷¶ÈÆ÷ */
        unsigned int  su_warn_atomic_inf_mask      : 1;  /* bit[7]    : warn mask signal£¬¶ÔÓ¦0x5900,0x5908Í¬bitÒì³£, 1:³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬²»ÉÏ±¨warnµ½µ÷¶ÈÆ÷£»0£º³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬ÉÏ±¨warnµ½µ÷¶ÈÆ÷ */
        unsigned int  su_warn_atomic_src_nan_mask  : 1;  /* bit[8]    : warn mask signal£¬¶ÔÓ¦0x5900,0x5908Í¬bitÒì³£, 1:³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬²»ÉÏ±¨warnµ½µ÷¶ÈÆ÷£»0£º³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬ÉÏ±¨warnµ½µ÷¶ÈÆ÷ */
        unsigned int  su_warn_atomic_des_nan_mask  : 1;  /* bit[9]    : warn mask signal£¬¶ÔÓ¦0x5900,0x5908Í¬bitÒì³£, 1:³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬²»ÉÏ±¨warnµ½µ÷¶ÈÆ÷£»0£º³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬ÉÏ±¨warnµ½µ÷¶ÈÆ÷ */
        unsigned int  su_warn_atomic_nan_both_mask : 1;  /* bit[10]   : warn mask signal£¬¶ÔÓ¦0x5900,0x5908Í¬bitÒì³£, 1:³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬²»ÉÏ±¨warnµ½µ÷¶ÈÆ÷£»0£º³öÏÖ¸ÃwarnÊÂ¼þÊ±£¬ÉÏ±¨warnµ½µ÷¶ÈÆ÷ */
        unsigned int  reserved                     : 21; /* bit[11-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SU_WARN_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_int_ovfl_mask_START         (0)
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_int_ovfl_mask_END           (0)
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_fp_ovfl_mask_START          (1)
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_fp_ovfl_mask_END            (1)
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_fp_undfl_mask_START         (2)
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_fp_undfl_mask_END           (2)
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_scalar_nan_inf_mask_START   (3)
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_scalar_nan_inf_mask_END     (3)
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_scalar_sqrt_neg_mask_START  (4)
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_scalar_sqrt_neg_mask_END    (4)
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_scalar_div0_mask_START      (5)
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_scalar_div0_mask_END        (5)
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_atomic_ovfl_mask_START      (6)
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_atomic_ovfl_mask_END        (6)
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_atomic_inf_mask_START       (7)
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_atomic_inf_mask_END         (7)
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_atomic_src_nan_mask_START   (8)
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_atomic_src_nan_mask_END     (8)
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_atomic_des_nan_mask_START   (9)
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_atomic_des_nan_mask_END     (9)
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_atomic_nan_both_mask_START  (10)
#define SOC_NPU_AICORE_SU_WARN_MASK_0_su_warn_atomic_nan_both_mask_END    (10)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_1BIT_ECC_ERR_PB_ADDR_UNION
 struct description   : SU_1BIT_ECC_ERR_PB_ADDR Register structure definition
                        Address Offset:0x5920 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_warn_pb_ecc_1bit_addr : 10; /* bit[0-9]  : PB·¢Éú1bit ecc´íÎóÊ±£¬¶ÔÓ¦µÄµØÖ· */
        unsigned int  reserved                 : 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_AICORE_SU_1BIT_ECC_ERR_PB_ADDR_UNION;
#endif
#define SOC_NPU_AICORE_SU_1BIT_ECC_ERR_PB_ADDR_su_warn_pb_ecc_1bit_addr_START  (0)
#define SOC_NPU_AICORE_SU_1BIT_ECC_ERR_PB_ADDR_su_warn_pb_ecc_1bit_addr_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_1BIT_ECC_ERR_DTAG_ADDR_UNION
 struct description   : SU_1BIT_ECC_ERR_DTAG_ADDR Register structure definition
                        Address Offset:0x5924 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_warn_dc_tag_ecc_1bit_addr : 13; /* bit[0-12] : dcache tag ram·¢Éú1bit ecc´íÎóÊ±£¬¶ÔÓ¦µÄµØÖ· */
        unsigned int  reserved                     : 19; /* bit[13-31]:  */
    } reg;
} SOC_NPU_AICORE_SU_1BIT_ECC_ERR_DTAG_ADDR_UNION;
#endif
#define SOC_NPU_AICORE_SU_1BIT_ECC_ERR_DTAG_ADDR_su_warn_dc_tag_ecc_1bit_addr_START  (0)
#define SOC_NPU_AICORE_SU_1BIT_ECC_ERR_DTAG_ADDR_su_warn_dc_tag_ecc_1bit_addr_END    (12)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_1BIT_ECC_ERR_DDAT_ADDR_UNION
 struct description   : SU_1BIT_ECC_ERR_DDAT_ADDR Register structure definition
                        Address Offset:0x5928 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_warn_dc_data_ecc_1bit_addr : 13; /* bit[0-12] : dcache data ram·¢Éú1bit ecc´íÎóÊ±£¬¶ÔÓ¦µÄµØÖ· */
        unsigned int  reserved                      : 19; /* bit[13-31]:  */
    } reg;
} SOC_NPU_AICORE_SU_1BIT_ECC_ERR_DDAT_ADDR_UNION;
#endif
#define SOC_NPU_AICORE_SU_1BIT_ECC_ERR_DDAT_ADDR_su_warn_dc_data_ecc_1bit_addr_START  (0)
#define SOC_NPU_AICORE_SU_1BIT_ECC_ERR_DDAT_ADDR_su_warn_dc_data_ecc_1bit_addr_END    (12)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_SPR_STATUS_DFX_L_UNION
 struct description   : SU_SPR_STATUS_DFX_L Register structure definition
                        Address Offset:0x5930 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  spr_status_dfx_l : 32; /* bit[0-31]: low part of SPR STATUS register; actually, it is RC register */
    } reg;
} SOC_NPU_AICORE_SU_SPR_STATUS_DFX_L_UNION;
#endif
#define SOC_NPU_AICORE_SU_SPR_STATUS_DFX_L_spr_status_dfx_l_START  (0)
#define SOC_NPU_AICORE_SU_SPR_STATUS_DFX_L_spr_status_dfx_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_SPR_STATUS_DFX_H_UNION
 struct description   : SU_SPR_STATUS_DFX_H Register structure definition
                        Address Offset:0x5934 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  spr_status_dfx_h : 32; /* bit[0-31]: high part of SPR STATUS register; actually, it is RC register */
    } reg;
} SOC_NPU_AICORE_SU_SPR_STATUS_DFX_H_UNION;
#endif
#define SOC_NPU_AICORE_SU_SPR_STATUS_DFX_H_spr_status_dfx_h_START  (0)
#define SOC_NPU_AICORE_SU_SPR_STATUS_DFX_H_spr_status_dfx_h_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_SAFETY_1BIT_ECC_ERR_NUM_UNION
 struct description   : SU_SAFETY_1BIT_ECC_ERR_NUM Register structure definition
                        Address Offset:0x5a00 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ecc_1bit_err_num : 16; /* bit[0-15] : AIC·¢Éú1bit ecc errorµÄ´ÎÊý£¬±¥ºÍ¼ÆÊýÆ÷£»Êµ¼ÊÉÏ£¬¸Ã¼Ä´æÆ÷ÎªWCÐÍ¼Ä´æÆ÷ */
        unsigned int  reserved         : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_AICORE_SU_SAFETY_1BIT_ECC_ERR_NUM_UNION;
#endif
#define SOC_NPU_AICORE_SU_SAFETY_1BIT_ECC_ERR_NUM_ecc_1bit_err_num_START  (0)
#define SOC_NPU_AICORE_SU_SAFETY_1BIT_ECC_ERR_NUM_ecc_1bit_err_num_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_1BIT_ECC_MHIT_CNT_REG_UNION
 struct description   : SU_1BIT_ECC_MHIT_CNT_REG Register structure definition
                        Address Offset:0x5a04 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_1bit_ecc_multi_hit_cnt : 32; /* bit[0-31]: actually, It is RC register.
                                                                     AICËùÓÐmemory·¢Éú1-bit ECC error¡¢IFU·¢Éúparity error»òÕßmulti-hitµÄ´ÎÊý */
    } reg;
} SOC_NPU_AICORE_SU_1BIT_ECC_MHIT_CNT_REG_UNION;
#endif
#define SOC_NPU_AICORE_SU_1BIT_ECC_MHIT_CNT_REG_aic_1bit_ecc_multi_hit_cnt_START  (0)
#define SOC_NPU_AICORE_SU_1BIT_ECC_MHIT_CNT_REG_aic_1bit_ecc_multi_hit_cnt_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_SAFETY_1BIT_ECC_ERR_TH_UNION
 struct description   : SU_SAFETY_1BIT_ECC_ERR_TH Register structure definition
                        Address Offset:0x5a08 Initial:0x00000010 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ecc_1bit_err_th : 16; /* bit[0-15] : ·¢Éú1bit ecc´íÎóÉÏ±¨safety error/intµÄË®Ïß£¬´óÓÚµÈÓÚË®Ïß¾ÍÉÏ±¨SC */
        unsigned int  reserved        : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_AICORE_SU_SAFETY_1BIT_ECC_ERR_TH_UNION;
#endif
#define SOC_NPU_AICORE_SU_SAFETY_1BIT_ECC_ERR_TH_ecc_1bit_err_th_START  (0)
#define SOC_NPU_AICORE_SU_SAFETY_1BIT_ECC_ERR_TH_ecc_1bit_err_th_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_TASK_START_PC_L_UNION
 struct description   : SU_TASK_START_PC_L Register structure definition
                        Address Offset:0x5a80 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved           : 2;  /* bit[0-1] : ±£Áô */
        unsigned int  su_task_start_pc_l : 30; /* bit[2-31]: ¸ÃtaskµÄstart pc[31:2] */
    } reg;
} SOC_NPU_AICORE_SU_TASK_START_PC_L_UNION;
#endif
#define SOC_NPU_AICORE_SU_TASK_START_PC_L_su_task_start_pc_l_START  (2)
#define SOC_NPU_AICORE_SU_TASK_START_PC_L_su_task_start_pc_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_TASK_START_PC_H_UNION
 struct description   : SU_TASK_START_PC_H Register structure definition
                        Address Offset:0x5a84 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_task_start_pc_h : 16; /* bit[0-15] : ¸ÃtaskµÄstart pc[47:32] */
        unsigned int  reserved           : 16; /* bit[16-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_SU_TASK_START_PC_H_UNION;
#endif
#define SOC_NPU_AICORE_SU_TASK_START_PC_H_su_task_start_pc_h_START  (0)
#define SOC_NPU_AICORE_SU_TASK_START_PC_H_su_task_start_pc_h_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_RESERVED_RO_REG0_UNION
 struct description   : SU_RESERVED_RO_REG0 Register structure definition
                        Address Offset:0x5b00 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_reserved_ro_reg0 : 32; /* bit[0-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_SU_RESERVED_RO_REG0_UNION;
#endif
#define SOC_NPU_AICORE_SU_RESERVED_RO_REG0_su_reserved_ro_reg0_START  (0)
#define SOC_NPU_AICORE_SU_RESERVED_RO_REG0_su_reserved_ro_reg0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_RESERVED_RO_REG1_UNION
 struct description   : SU_RESERVED_RO_REG1 Register structure definition
                        Address Offset:0x5b04 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_reserved_ro_reg1 : 32; /* bit[0-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_SU_RESERVED_RO_REG1_UNION;
#endif
#define SOC_NPU_AICORE_SU_RESERVED_RO_REG1_su_reserved_ro_reg1_START  (0)
#define SOC_NPU_AICORE_SU_RESERVED_RO_REG1_su_reserved_ro_reg1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_RESERVED_RW_REG0_UNION
 struct description   : SU_RESERVED_RW_REG0 Register structure definition
                        Address Offset:0x5b08 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_reserved_rw_reg0 : 32; /* bit[0-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_SU_RESERVED_RW_REG0_UNION;
#endif
#define SOC_NPU_AICORE_SU_RESERVED_RW_REG0_su_reserved_rw_reg0_START  (0)
#define SOC_NPU_AICORE_SU_RESERVED_RW_REG0_su_reserved_rw_reg0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_SU_RESERVED_RW_REG1_UNION
 struct description   : SU_RESERVED_RW_REG1 Register structure definition
                        Address Offset:0x5b0C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  su_reserved_rw_reg1 : 32; /* bit[0-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_SU_RESERVED_RW_REG1_UNION;
#endif
#define SOC_NPU_AICORE_SU_RESERVED_RW_REG1_su_reserved_rw_reg1_START  (0)
#define SOC_NPU_AICORE_SU_RESERVED_RW_REG1_su_reserved_rw_reg1_END    (31)




/****************************************************************************
                     (6/11) mte
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_CLK_GATE_MASK_0_UNION
 struct description   : MTE_CLK_GATE_MASK_0 Register structure definition
                        Address Offset:0x6000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  clk_mte_en_mask_0 : 32; /* bit[0-31]: [0] clk_mte_all MTEÈ«¾ÖÊ±ÖÓÊ¹ÄÜ
                                                            [1] clk_mte MTEÔËÐÐÊ±ÖÓÊ¹ÄÜ
                                                            [2] clk_mte_cshd_aic MTE AIC CSHDÊ±ÖÓÊ¹ÄÜ
                                                            [3] clk_mte_cshd_aic_mte2 MTE AIC CSHD MTE2Ïà¹ØÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [4] clk_mte_cshd_aic_mte3 MTE AIC CSHD MTE3Ïà¹ØÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [5] clk_mte_cshd_aiv MTE AIV CSHDÊ±ÖÓÊ¹ÄÜ
                                                            [6] clk_mte_cshd_aiv_mte2 MTE AIV CSHD MTE2Ïà¹ØÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [7] clk_mte_cshd_aiv_mte3 MTE AIV CSHD MTE3Ïà¹ØÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [8] clk_mte_cshd_aic1 MTE AIC1 CSHDÊ±ÖÓÊ¹ÄÜ
                                                            [9] clk_mte_cshd_aic1_mte2 MTE AIC1 CSHD MTE2Ïà¹ØÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [10] clk_mte_cshd_aic1_mte3 MTE AIC1 CSHD MTE3Ïà¹ØÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [11] clk_mte_brif MTE BRIFÊ±ÖÓÊ¹ÄÜ
                                                            [12] clk_mte_brif_aic MTE BRIF AICÏà¹ØÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [13] clk_mte_brif_aiv MTE BRIF AIVÏà¹ØÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [14] clk_mte_brif_aic1 MTE BRIF AIC1Ïà¹ØÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [15] clk_mte_rob MTE ROBÊ±ÖÓÊ¹ÄÜ
                                                            [16] clk_mte_bwif MTE BWIFÊ±ÖÓÊ¹ÄÜ
                                                            [17] clk_mte_bwif_aic MTE BWIF AICÏà¹ØÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [18] clk_mte_bwif_aiv MTE BWIF AIVÏà¹ØÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [19] clk_mte_bwif_aic1 MTE BWIF AIC1Ïà¹ØÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [20] clk_mte_uzp MTE UNZIPÊ±ÖÓÊ¹ÄÜ
                                                            [21] clk_mte_aipp MTE Í¨ÓÃºËAIPPÊ±ÖÓÊ¹ÄÜ
                                                            [22] clk_mte_aipp_aic1 MTE ÄÜÐ§ºËAIPPÊ±ÖÓÊ¹ÄÜ
                                                            [23] clk_mte_waipp MTE Í¨ÓÃºËWAIPPÊ±ÖÓÊ¹ÄÜ
                                                            [24] clk_mte_waipp_aic1 MTE ÄÜÐ§ºËWAIPPÊ±ÖÓÊ¹ÄÜ
                                                            [25] clk_mte_setl1 MTE Í¨ÓÃºËSETL1Ê±ÖÓÊ¹ÄÜ
                                                            [26] clk_mte_setl1_aic1 MTE ÄÜÐ§ºËSETL1Ê±ÖÓÊ¹ÄÜ
                                                            [27] clk_mte_ubl1 MTE UB2L1Âß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [28] clk_mte_sba MTE SBAÄ£¿éÊ±ÖÓÊ¹ÄÜ
                                                            [29] clk_mte_mvf MTE MVFÄ£¿éÊ±ÖÓÊ¹ÄÜ
                                                            [30] clk_mte_nd2nz MTE nd2nzÄ£¿éÊ±ÖÓÊ¹ÄÜ
                                                            [31] clk_mte_urif MTE urifÄ£¿éÊ±ÖÓÊ¹ÄÜ */
    } reg;
} SOC_NPU_AICORE_MTE_CLK_GATE_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_MTE_CLK_GATE_MASK_0_clk_mte_en_mask_0_START  (0)
#define SOC_NPU_AICORE_MTE_CLK_GATE_MASK_0_clk_mte_en_mask_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_CLK_GATE_MASK_1_UNION
 struct description   : MTE_CLK_GATE_MASK_1 Register structure definition
                        Address Offset:0x6004 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  clk_mte_en_mask_1 : 32; /* bit[0-31]: [0] clk_mte_uwif MTE uwifÄ£¿éÊ±ÖÓÊ¹ÄÜ
                                                            [1] clk_mte_l12out MTE Í¨ÓÃºËl12outÄ£¿éÊ±ÖÓÊ¹ÄÜ
                                                            [2] clk_mte_l12out_aic1 MTE ÄÜÐ§ºËl12outÄ£¿éÊ±ÖÓÊ¹ÄÜ
                                                            [31:3] not used
                                                            Õë¶ÔÈÎÒâbit£¬0:Ä£¿é×ÔÐÐÃÅ¿ØÏàÓ¦Ê±ÖÓ£¬1:Ç¿ÖÆ´ò¿ªÏàÓ¦Ê±ÖÓ */
    } reg;
} SOC_NPU_AICORE_MTE_CLK_GATE_MASK_1_UNION;
#endif
#define SOC_NPU_AICORE_MTE_CLK_GATE_MASK_1_clk_mte_en_mask_1_START  (0)
#define SOC_NPU_AICORE_MTE_CLK_GATE_MASK_1_clk_mte_en_mask_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_ECC_CTRL_0_UNION
 struct description   : MTE_ECC_CTRL_0 Register structure definition
                        Address Offset:0x6020 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_stb_ecc_en_n      : 1;  /* bit[0]   : MTE stb ECC checkÊ¹ÄÜ£¬ 0£º¼ì²é£» 1£º²»¼ì²é */
        unsigned int  mte_rob_ecc_en_n      : 1;  /* bit[1]   : MTE rob ECC checkÊ¹ÄÜ£¬ 0£º¼ì²é£» 1£º²»¼ì²é */
        unsigned int  mte_aipp_ecc_en_n     : 1;  /* bit[2]   : MTE aipp ECC checkÊ¹ÄÜ£¬ 0£º¼ì²é£» 1£º²»¼ì²é */
        unsigned int  mte_cache_ecc_en_n    : 1;  /* bit[3]   : MTE cache ECC checkÊ¹ÄÜ£¬ 0£º¼ì²é£» 1£º²»¼ì²é */
        unsigned int  mte_cache_ecc_wb_en_n : 1;  /* bit[4]   : MTE cache 1bit ECC¾À´íºó£¬WB»ØmemoryÊ¹ÄÜ£¬0£º»ØÐ´£»1£º²»»ØÐ´ */
        unsigned int  reserved              : 27; /* bit[5-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_MTE_ECC_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_MTE_ECC_CTRL_0_mte_stb_ecc_en_n_START       (0)
#define SOC_NPU_AICORE_MTE_ECC_CTRL_0_mte_stb_ecc_en_n_END         (0)
#define SOC_NPU_AICORE_MTE_ECC_CTRL_0_mte_rob_ecc_en_n_START       (1)
#define SOC_NPU_AICORE_MTE_ECC_CTRL_0_mte_rob_ecc_en_n_END         (1)
#define SOC_NPU_AICORE_MTE_ECC_CTRL_0_mte_aipp_ecc_en_n_START      (2)
#define SOC_NPU_AICORE_MTE_ECC_CTRL_0_mte_aipp_ecc_en_n_END        (2)
#define SOC_NPU_AICORE_MTE_ECC_CTRL_0_mte_cache_ecc_en_n_START     (3)
#define SOC_NPU_AICORE_MTE_ECC_CTRL_0_mte_cache_ecc_en_n_END       (3)
#define SOC_NPU_AICORE_MTE_ECC_CTRL_0_mte_cache_ecc_wb_en_n_START  (4)
#define SOC_NPU_AICORE_MTE_ECC_CTRL_0_mte_cache_ecc_wb_en_n_END    (4)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_UNION
 struct description   : MTE_ECC_INJECT_CTRL_0 Register structure definition
                        Address Offset:0x6024 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_stb_ecc_sb_inject   : 1;  /* bit[0]   : MTE stb µ¥bit ECC ×¢´í */
        unsigned int  mte_stb_ecc_mb_inject   : 1;  /* bit[1]   : MTE stb ¶àbit ECC ×¢´í */
        unsigned int  mte_rob_ecc_sb_inject   : 1;  /* bit[2]   : MTE rob µ¥bit ECC ×¢´í */
        unsigned int  mte_rob_ecc_mb_inject   : 1;  /* bit[3]   : MTE rob ¶àbit ECC ×¢´í */
        unsigned int  mte_aipp_ecc_sb_inject  : 1;  /* bit[4]   : MTE aipp µ¥bit ECC ×¢´í */
        unsigned int  mte_aipp_ecc_mb_inject  : 1;  /* bit[5]   : MTE aipp ¶àbit ECC ×¢´í */
        unsigned int  mte_cache_ecc_sb_inject : 1;  /* bit[6]   : MTE cache µ¥bit ECC ×¢´í */
        unsigned int  mte_cache_ecc_mb_inject : 1;  /* bit[7]   : MTE cache ¶àbit ECC ×¢´í */
        unsigned int  reserved                : 24; /* bit[8-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_mte_stb_ecc_sb_inject_START    (0)
#define SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_mte_stb_ecc_sb_inject_END      (0)
#define SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_mte_stb_ecc_mb_inject_START    (1)
#define SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_mte_stb_ecc_mb_inject_END      (1)
#define SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_mte_rob_ecc_sb_inject_START    (2)
#define SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_mte_rob_ecc_sb_inject_END      (2)
#define SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_mte_rob_ecc_mb_inject_START    (3)
#define SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_mte_rob_ecc_mb_inject_END      (3)
#define SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_mte_aipp_ecc_sb_inject_START   (4)
#define SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_mte_aipp_ecc_sb_inject_END     (4)
#define SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_mte_aipp_ecc_mb_inject_START   (5)
#define SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_mte_aipp_ecc_mb_inject_END     (5)
#define SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_mte_cache_ecc_sb_inject_START  (6)
#define SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_mte_cache_ecc_sb_inject_END    (6)
#define SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_mte_cache_ecc_mb_inject_START  (7)
#define SOC_NPU_AICORE_MTE_ECC_INJECT_CTRL_0_mte_cache_ecc_mb_inject_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_FAULT_INJ_EN_UNION
 struct description   : MTE_FAULT_INJ_EN Register structure definition
                        Address Offset:0x6028 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_fault_inj_en : 1;  /* bit[0]   : ÓÃÓÚCRCÐ£ÑéÉÏ±¨ */
        unsigned int  reserved         : 31; /* bit[1-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_MTE_FAULT_INJ_EN_UNION;
#endif
#define SOC_NPU_AICORE_MTE_FAULT_INJ_EN_mte_fault_inj_en_START  (0)
#define SOC_NPU_AICORE_MTE_FAULT_INJ_EN_mte_fault_inj_en_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_FAULT_INJ_MASK_UNION
 struct description   : MTE_FAULT_INJ_MASK Register structure definition
                        Address Offset:0x602C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_fault_inj_mask : 32; /* bit[0-31]: ÓÃÓÚCRCÐ£ÑéÉÏ±¨MASK */
    } reg;
} SOC_NPU_AICORE_MTE_FAULT_INJ_MASK_UNION;
#endif
#define SOC_NPU_AICORE_MTE_FAULT_INJ_MASK_mte_fault_inj_mask_START  (0)
#define SOC_NPU_AICORE_MTE_FAULT_INJ_MASK_mte_fault_inj_mask_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_PRE_RST_STALL_CTRL_UNION
 struct description   : MTE_PRE_RST_STALL_CTRL Register structure definition
                        Address Offset:0x6600 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_pre_rst_stall : 1;  /* bit[0]   : µ±³öÏÖÒì³£/trapÊ±£¬Èç¹ûÐèÒª½øÐÐºË¶ÀÁ¢Èí¸´Î»£¬ÏÈÅäÖÃ¸Ãbit£¬Ê¹MTE¸÷Ä£¿é×îºó¼ÓÈëstallÌ¬ */
        unsigned int  reserved          : 31; /* bit[1-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_MTE_PRE_RST_STALL_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_MTE_PRE_RST_STALL_CTRL_mte_pre_rst_stall_START  (0)
#define SOC_NPU_AICORE_MTE_PRE_RST_STALL_CTRL_mte_pre_rst_stall_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_PRE_RST_STATUS_UNION
 struct description   : MTE_PRE_RST_STATUS Register structure definition
                        Address Offset:0x6604 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_pre_rst_rdy : 1;  /* bit[0]   : 1£ºMTEÒÑ¾­ready for ºË¶ÀÁ¢¸´Î»£»0£ºMTEÄ¿Ç°×´Ì¬²»ready for ºË¶ÀÁ¢¸´Î» */
        unsigned int  reserved        : 31; /* bit[1-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_MTE_PRE_RST_STATUS_UNION;
#endif
#define SOC_NPU_AICORE_MTE_PRE_RST_STATUS_mte_pre_rst_rdy_START  (0)
#define SOC_NPU_AICORE_MTE_PRE_RST_STATUS_mte_pre_rst_rdy_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_ERROR_T0_0_UNION
 struct description   : MTE_ERROR_T0_0 Register structure definition
                        Address Offset:0x6700 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved                      : 3;  /* bit[0-2]: ±£Áô */
        unsigned int  mte_cfg_reg_parity_t0         : 1;  /* bit[3]  : CFG REG parity err */
        unsigned int  mte_l0a_rdwr_cflt_t0          : 1;  /* bit[4]  : CUBEÄÚ²¿L0A MEM¶ÁÐ´³åÍ» */
        unsigned int  mte_l0b_rdwr_cflt_t0          : 1;  /* bit[5]  : CUBEÄÚ²¿L0B MEM¶ÁÐ´³åÍ» */
        unsigned int  mte_timeout_t0                : 1;  /* bit[6]  : mteÖ¸Áî»òÕßÊý¾Ý³¬Ê±ÉÏ±¨exception£¬reserved */
        unsigned int  mte_ub_rd_cflt_t0             : 1;  /* bit[7]  : mte¶Áubµ¼ÖÂub¶ÁÐ´³åÍ»ÉÏ±¨exception£¬reserved */
        unsigned int  mte_ub_wr_cflt_t0             : 1;  /* bit[8]  : mteÐ´ubµ¼ÖÂub¶ÁÐ´³åÍ»ÉÏ±¨exception£¬reserved */
        unsigned int  mte_read_overflow_t0          : 1;  /* bit[9]  : MTE 2DÖ¸Áî×xµØÖ·Òç³ö */
        unsigned int  mte_write_overflow_t0         : 1;  /* bit[10] : MTE 2DÖ¸ÁîµØÖ·Òç³ö */
        unsigned int  mte_err_fifo_parity_t0        : 1;  /* bit[11] : mte FIFO parity bit±È¦³öåe£¬reserved */
        unsigned int  mte_ub_wr_ovflw_t0            : 1;  /* bit[12] : mte UB write overflow, reserved */
        unsigned int  mte_ub_rd_ovflw_t0            : 1;  /* bit[13] : mte UB read overflow, reserved */
        unsigned int  mte_instr_illegal_cfg_t0      : 1;  /* bit[14] : mte instruction illegal config */
        unsigned int  mte_atm_add_addr_misalign_t0  : 1;  /* bit[15] : atm_add_addr_misalign */
        unsigned int  mte_instr_addr_misalign_t0    : 1;  /* bit[16] : instr_addr_misalign */
        unsigned int  mte_gdma_read_overflow_t0     : 1;  /* bit[17] : MOV Ö¸ÁîµÄ ¶ÁµØÖ· Ô½½ç */
        unsigned int  mte_gdma_write_overflow_t0    : 1;  /* bit[18] : MOV Ö¸ÁîµÄ Ð´µØÖ· Ô½½ç */
        unsigned int  mte_gdma_illegal_burst_num_t0 : 1;  /* bit[19] : MOV Ö¸Áîburst numÖµ®³££¬ÒÑ×ªNOPÉÏ±¨WARN£¬²»ÔÙÉÏ±¨EXCP */
        unsigned int  mte_gdma_illegal_burst_len_t0 : 1;  /* bit[20] : MOV Ö¸Áîburst lenÖµ®³££¬ÒÑ×ªNOPÉÏ±¨WARN£¬²»ÔÙÉÏ±¨EXCP */
        unsigned int  mte_aipp_illegal_param_t0     : 1;  /* bit[21] : AIPP ½âºÖ¸ÁîÅäÖÃ³öåe */
        unsigned int  mte_err_unzip_t0              : 1;  /* bit[22] : UNZIP ½âºÖ¸ÁîÅäÖÃ³öåe */
        unsigned int  mte_err_hebcd_t0              : 1;  /* bit[23] : HEBCD Ö¸ÁîÅäÖÃ³öåe£¬reserved */
        unsigned int  mte_err_hebce_t0              : 1;  /* bit[24] : HEBCE Ö¸ÁîÅäÖÃ³öåe£¬reserved */
        unsigned int  mte_err_waipp_t0              : 1;  /* bit[25] : WAIPP Ö¸ÁîÅäÖÃ³öåe */
        unsigned int  mte_stb_ecc_t0                : 1;  /* bit[26] : MTE STB ¶àbit ECC´íÎó */
        unsigned int  mte_aipp_ecc_t0               : 1;  /* bit[27] : MTE AIPP ¶àbit ECC´íÎó */
        unsigned int  mte_cache_ecc_t0              : 1;  /* bit[28] : MVF cache 2bits ECC error */
        unsigned int  mte_ub_ecc_t0                 : 1;  /* bit[29] : MTE read UB 2bits ECC error */
        unsigned int  mte_rob_ecc_t0                : 1;  /* bit[30] : reorder buuffer 2bits ECC error */
        unsigned int  mte_biu_rdwr_resp_t0          : 1;  /* bit[31] : ×x¿¾·µ»Øbresp/rresp error */
    } reg;
} SOC_NPU_AICORE_MTE_ERROR_T0_0_UNION;
#endif
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_cfg_reg_parity_t0_START          (3)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_cfg_reg_parity_t0_END            (3)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_l0a_rdwr_cflt_t0_START           (4)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_l0a_rdwr_cflt_t0_END             (4)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_l0b_rdwr_cflt_t0_START           (5)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_l0b_rdwr_cflt_t0_END             (5)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_timeout_t0_START                 (6)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_timeout_t0_END                   (6)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_ub_rd_cflt_t0_START              (7)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_ub_rd_cflt_t0_END                (7)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_ub_wr_cflt_t0_START              (8)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_ub_wr_cflt_t0_END                (8)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_read_overflow_t0_START           (9)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_read_overflow_t0_END             (9)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_write_overflow_t0_START          (10)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_write_overflow_t0_END            (10)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_err_fifo_parity_t0_START         (11)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_err_fifo_parity_t0_END           (11)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_ub_wr_ovflw_t0_START             (12)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_ub_wr_ovflw_t0_END               (12)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_ub_rd_ovflw_t0_START             (13)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_ub_rd_ovflw_t0_END               (13)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_instr_illegal_cfg_t0_START       (14)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_instr_illegal_cfg_t0_END         (14)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_atm_add_addr_misalign_t0_START   (15)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_atm_add_addr_misalign_t0_END     (15)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_instr_addr_misalign_t0_START     (16)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_instr_addr_misalign_t0_END       (16)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_gdma_read_overflow_t0_START      (17)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_gdma_read_overflow_t0_END        (17)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_gdma_write_overflow_t0_START     (18)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_gdma_write_overflow_t0_END       (18)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_gdma_illegal_burst_num_t0_START  (19)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_gdma_illegal_burst_num_t0_END    (19)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_gdma_illegal_burst_len_t0_START  (20)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_gdma_illegal_burst_len_t0_END    (20)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_aipp_illegal_param_t0_START      (21)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_aipp_illegal_param_t0_END        (21)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_err_unzip_t0_START               (22)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_err_unzip_t0_END                 (22)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_err_hebcd_t0_START               (23)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_err_hebcd_t0_END                 (23)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_err_hebce_t0_START               (24)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_err_hebce_t0_END                 (24)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_err_waipp_t0_START               (25)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_err_waipp_t0_END                 (25)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_stb_ecc_t0_START                 (26)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_stb_ecc_t0_END                   (26)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_aipp_ecc_t0_START                (27)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_aipp_ecc_t0_END                  (27)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_cache_ecc_t0_START               (28)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_cache_ecc_t0_END                 (28)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_ub_ecc_t0_START                  (29)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_ub_ecc_t0_END                    (29)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_rob_ecc_t0_START                 (30)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_rob_ecc_t0_END                   (30)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_biu_rdwr_resp_t0_START           (31)
#define SOC_NPU_AICORE_MTE_ERROR_T0_0_mte_biu_rdwr_resp_t0_END             (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_ERROR_T0_1_UNION
 struct description   : MTE_ERROR_T0_1 Register structure definition
                        Address Offset:0x6704 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_MTE_ERROR_T0_1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_ERROR_T1_0_UNION
 struct description   : MTE_ERROR_T1_0 Register structure definition
                        Address Offset:0x6708 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_MTE_ERROR_T1_0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_ERROR_T1_1_UNION
 struct description   : MTE_ERROR_T1_1 Register structure definition
                        Address Offset:0x670C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_MTE_ERROR_T1_1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_ERROR_MASK_0_UNION
 struct description   : MTE_ERROR_MASK_0 Register structure definition
                        Address Offset:0x6710 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved                        : 3;  /* bit[0-2]: ±£Áô */
        unsigned int  mte_cfg_reg_parity_mask         : 1;  /* bit[3]  : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_l0a_rdwr_cflt_mask          : 1;  /* bit[4]  : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_l0b_rdwr_cflt_mask          : 1;  /* bit[5]  : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_timeout_mask                : 1;  /* bit[6]  : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_ub_rd_cflt_mask             : 1;  /* bit[7]  : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_ub_wr_cflt_mask             : 1;  /* bit[8]  : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_read_overflow_mask          : 1;  /* bit[9]  : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_write_overflow_mask         : 1;  /* bit[10] : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_err_fifo_parity_mask        : 1;  /* bit[11] : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_ub_wr_ovflw_mask            : 1;  /* bit[12] : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_ub_rd_ovflw_mask            : 1;  /* bit[13] : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_instr_illegal_cfg_mask      : 1;  /* bit[14] : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_atm_add_addr_misalign_mask  : 1;  /* bit[15] : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_instr_addr_misalign_mask    : 1;  /* bit[16] : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_gdma_read_overflow_mask     : 1;  /* bit[17] : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_gdma_write_overflow_mask    : 1;  /* bit[18] : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_gdma_illegal_burst_num_mask : 1;  /* bit[19] : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_gdma_illegal_burst_len_mask : 1;  /* bit[20] : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_aipp_illegal_param_mask     : 1;  /* bit[21] : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_err_unzip_mask              : 1;  /* bit[22] : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_err_hebcd_mask              : 1;  /* bit[23] : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_err_hebce_mask              : 1;  /* bit[24] : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_err_waipp_mask              : 1;  /* bit[25] : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_stb_ecc_mask                : 1;  /* bit[26] : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_aipp_ecc_mask               : 1;  /* bit[27] : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_cache_ecc_mask              : 1;  /* bit[28] : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_ub_ecc_mask                 : 1;  /* bit[29] : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_rob_ecc_mask                : 1;  /* bit[30] : exception mask signal£¬¶ÔÓ¦0x6710Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  mte_biu_rdwr_resp_mask          : 1;  /* bit[31] : This register masks their corresponding bit¡¯s error generation in AIC_ERROR.
                                                                         == 1 then masked, no error pulse would be sent even at the cycle at the corresponding erro bit status is set,
                                                                         == 0 then no mask, send an error pulse to SC. */
    } reg;
} SOC_NPU_AICORE_MTE_ERROR_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_cfg_reg_parity_mask_START          (3)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_cfg_reg_parity_mask_END            (3)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_l0a_rdwr_cflt_mask_START           (4)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_l0a_rdwr_cflt_mask_END             (4)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_l0b_rdwr_cflt_mask_START           (5)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_l0b_rdwr_cflt_mask_END             (5)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_timeout_mask_START                 (6)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_timeout_mask_END                   (6)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_ub_rd_cflt_mask_START              (7)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_ub_rd_cflt_mask_END                (7)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_ub_wr_cflt_mask_START              (8)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_ub_wr_cflt_mask_END                (8)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_read_overflow_mask_START           (9)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_read_overflow_mask_END             (9)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_write_overflow_mask_START          (10)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_write_overflow_mask_END            (10)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_err_fifo_parity_mask_START         (11)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_err_fifo_parity_mask_END           (11)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_ub_wr_ovflw_mask_START             (12)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_ub_wr_ovflw_mask_END               (12)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_ub_rd_ovflw_mask_START             (13)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_ub_rd_ovflw_mask_END               (13)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_instr_illegal_cfg_mask_START       (14)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_instr_illegal_cfg_mask_END         (14)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_atm_add_addr_misalign_mask_START   (15)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_atm_add_addr_misalign_mask_END     (15)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_instr_addr_misalign_mask_START     (16)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_instr_addr_misalign_mask_END       (16)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_gdma_read_overflow_mask_START      (17)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_gdma_read_overflow_mask_END        (17)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_gdma_write_overflow_mask_START     (18)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_gdma_write_overflow_mask_END       (18)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_gdma_illegal_burst_num_mask_START  (19)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_gdma_illegal_burst_num_mask_END    (19)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_gdma_illegal_burst_len_mask_START  (20)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_gdma_illegal_burst_len_mask_END    (20)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_aipp_illegal_param_mask_START      (21)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_aipp_illegal_param_mask_END        (21)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_err_unzip_mask_START               (22)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_err_unzip_mask_END                 (22)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_err_hebcd_mask_START               (23)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_err_hebcd_mask_END                 (23)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_err_hebce_mask_START               (24)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_err_hebce_mask_END                 (24)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_err_waipp_mask_START               (25)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_err_waipp_mask_END                 (25)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_stb_ecc_mask_START                 (26)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_stb_ecc_mask_END                   (26)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_aipp_ecc_mask_START                (27)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_aipp_ecc_mask_END                  (27)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_cache_ecc_mask_START               (28)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_cache_ecc_mask_END                 (28)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_ub_ecc_mask_START                  (29)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_ub_ecc_mask_END                    (29)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_rob_ecc_mask_START                 (30)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_rob_ecc_mask_END                   (30)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_biu_rdwr_resp_mask_START           (31)
#define SOC_NPU_AICORE_MTE_ERROR_MASK_0_mte_biu_rdwr_resp_mask_END             (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_ERROR_MASK_1_UNION
 struct description   : MTE_ERROR_MASK_1 Register structure definition
                        Address Offset:0x6714 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_MTE_ERROR_MASK_1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_ERR_INFO_T0_0_UNION
 struct description   : MTE_ERR_INFO_T0_0 Register structure definition
                        Address Offset:0x6718 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_err_pc_0_t0 : 8;  /* bit[0-7]  : MTE Error PC [9:2] Ö»ÓÐÉÏ±¨Òì³£Ê± ¼Ä´æÆ÷²ÅÎªÓÐÐ§Öµ */
        unsigned int  mte_err_addr_t0 : 16; /* bit[8-23] : MTE Error Address [20:5] Ö»ÓÐÉÏ±¨Òì³£Ê± ¼Ä´æÆ÷²ÅÎªÓÐÐ§Öµ */
        unsigned int  mte_err_type_t0 : 8;  /* bit[24-31]: ¾ßÌåtype¶ÔÓ¦ÀàÐÍÔÚEXCP DS£¬Ö»ÓÐÉÏ±¨Òì³£Ê± ¼Ä´æÆ÷²ÅÎªÓÐÐ§Öµ */
    } reg;
} SOC_NPU_AICORE_MTE_ERR_INFO_T0_0_UNION;
#endif
#define SOC_NPU_AICORE_MTE_ERR_INFO_T0_0_mte_err_pc_0_t0_START  (0)
#define SOC_NPU_AICORE_MTE_ERR_INFO_T0_0_mte_err_pc_0_t0_END    (7)
#define SOC_NPU_AICORE_MTE_ERR_INFO_T0_0_mte_err_addr_t0_START  (8)
#define SOC_NPU_AICORE_MTE_ERR_INFO_T0_0_mte_err_addr_t0_END    (23)
#define SOC_NPU_AICORE_MTE_ERR_INFO_T0_0_mte_err_type_t0_START  (24)
#define SOC_NPU_AICORE_MTE_ERR_INFO_T0_0_mte_err_type_t0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_ERR_INFO_T0_1_UNION
 struct description   : MTE_ERR_INFO_T0_1 Register structure definition
                        Address Offset:0x671C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_err_pc_1_t0 : 8;  /* bit[0-7] : MTE Error PC [17:10] Ö»ÓÐÉÏ±¨Òì³£Ê± ¼Ä´æÆ÷²ÅÎªÓÐÐ§Öµ */
        unsigned int  reserved        : 24; /* bit[8-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_MTE_ERR_INFO_T0_1_UNION;
#endif
#define SOC_NPU_AICORE_MTE_ERR_INFO_T0_1_mte_err_pc_1_t0_START  (0)
#define SOC_NPU_AICORE_MTE_ERR_INFO_T0_1_mte_err_pc_1_t0_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_ERR_INFO_T1_0_UNION
 struct description   : MTE_ERR_INFO_T1_0 Register structure definition
                        Address Offset:0x6720 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_MTE_ERR_INFO_T1_0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_ERR_INFO_T1_1_UNION
 struct description   : MTE_ERR_INFO_T1_1 Register structure definition
                        Address Offset:0x6724 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_MTE_ERR_INFO_T1_1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_WARN_T0_0_UNION
 struct description   : MTE_WARN_T0_0 Register structure definition
                        Address Offset:0x6900 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  warn_mte_nop_cfg_instr_t0   : 1;  /* bit[0]   : mte Ö¸Áîcfg´íÎó£¬µ±nop´¦Àí */
        unsigned int  warn_mte_atomic_ovfl_t0     : 1;  /* bit[1]   : MTE atomic¼ÆËã½á¹ûoverflow */
        unsigned int  warn_mte_atomic_inf_t0      : 1;  /* bit[2]   : MTE atomicÊäÈëÓÐinf */
        unsigned int  warn_mte_atomic_src_nan_t0  : 1;  /* bit[3]   : MTE atomic src NAN */
        unsigned int  warn_mte_atomic_des_nan_t0  : 1;  /* bit[4]   : MTE atomic des NAN */
        unsigned int  warn_mte_atomic_both_nan_t0 : 1;  /* bit[5]   : MTE atomic both NAN */
        unsigned int  aipp_och4_pad_err_t0        : 1;  /* bit[6]   : AIPP small channelÓëkenal padding³åÍ» */
        unsigned int  aipp_trans_mode_err_t0      : 1;  /* bit[7]   : AIPP ²»Ö§³ÖµÄtransform mode */
        unsigned int  aipp_alu_saturation_t0      : 1;  /* bit[8]   : AIPP ALU overflow/saturation */
        unsigned int  reserved                    : 23; /* bit[9-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_MTE_WARN_T0_0_UNION;
#endif
#define SOC_NPU_AICORE_MTE_WARN_T0_0_warn_mte_nop_cfg_instr_t0_START    (0)
#define SOC_NPU_AICORE_MTE_WARN_T0_0_warn_mte_nop_cfg_instr_t0_END      (0)
#define SOC_NPU_AICORE_MTE_WARN_T0_0_warn_mte_atomic_ovfl_t0_START      (1)
#define SOC_NPU_AICORE_MTE_WARN_T0_0_warn_mte_atomic_ovfl_t0_END        (1)
#define SOC_NPU_AICORE_MTE_WARN_T0_0_warn_mte_atomic_inf_t0_START       (2)
#define SOC_NPU_AICORE_MTE_WARN_T0_0_warn_mte_atomic_inf_t0_END         (2)
#define SOC_NPU_AICORE_MTE_WARN_T0_0_warn_mte_atomic_src_nan_t0_START   (3)
#define SOC_NPU_AICORE_MTE_WARN_T0_0_warn_mte_atomic_src_nan_t0_END     (3)
#define SOC_NPU_AICORE_MTE_WARN_T0_0_warn_mte_atomic_des_nan_t0_START   (4)
#define SOC_NPU_AICORE_MTE_WARN_T0_0_warn_mte_atomic_des_nan_t0_END     (4)
#define SOC_NPU_AICORE_MTE_WARN_T0_0_warn_mte_atomic_both_nan_t0_START  (5)
#define SOC_NPU_AICORE_MTE_WARN_T0_0_warn_mte_atomic_both_nan_t0_END    (5)
#define SOC_NPU_AICORE_MTE_WARN_T0_0_aipp_och4_pad_err_t0_START         (6)
#define SOC_NPU_AICORE_MTE_WARN_T0_0_aipp_och4_pad_err_t0_END           (6)
#define SOC_NPU_AICORE_MTE_WARN_T0_0_aipp_trans_mode_err_t0_START       (7)
#define SOC_NPU_AICORE_MTE_WARN_T0_0_aipp_trans_mode_err_t0_END         (7)
#define SOC_NPU_AICORE_MTE_WARN_T0_0_aipp_alu_saturation_t0_START       (8)
#define SOC_NPU_AICORE_MTE_WARN_T0_0_aipp_alu_saturation_t0_END         (8)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_WARN_T1_0_UNION
 struct description   : MTE_WARN_T1_0 Register structure definition
                        Address Offset:0x6904 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_MTE_WARN_T1_0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_WARN_MASK_0_UNION
 struct description   : MTE_WARN_MASK_0 Register structure definition
                        Address Offset:0x6908 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  warn_mte_nop_cfg_instr_mask   : 1;  /* bit[0]   : ¶ÔÓ¦@0x7f4 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  warn_mte_atomic_ovfl_mask     : 1;  /* bit[1]   : ¶ÔÓ¦@0x7f0 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  warn_mte_atomic_inf_mask      : 1;  /* bit[2]   : ¶ÔÓ¦@0x7f0 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  warn_mte_atomic_src_nan_mask  : 1;  /* bit[3]   : ¶ÔÓ¦@0x7f0 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  warn_mte_atomic_des_nan_mask  : 1;  /* bit[4]   : ¶ÔÓ¦@0x7f0 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  warn_mte_atomic_both_nan_mask : 1;  /* bit[5]   : ¶ÔÓ¦@0x7f0 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  aipp_och4_pad_err_mask        : 1;  /* bit[6]   : ¶ÔÓ¦@0x7f0 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  aipp_trans_mode_err_mask      : 1;  /* bit[7]   : ¶ÔÓ¦@0x7f0 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  aipp_alu_saturation_mask      : 1;  /* bit[8]   : ¶ÔÓ¦@0x7f0 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  reserved                      : 23; /* bit[9-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_MTE_WARN_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_MTE_WARN_MASK_0_warn_mte_nop_cfg_instr_mask_START    (0)
#define SOC_NPU_AICORE_MTE_WARN_MASK_0_warn_mte_nop_cfg_instr_mask_END      (0)
#define SOC_NPU_AICORE_MTE_WARN_MASK_0_warn_mte_atomic_ovfl_mask_START      (1)
#define SOC_NPU_AICORE_MTE_WARN_MASK_0_warn_mte_atomic_ovfl_mask_END        (1)
#define SOC_NPU_AICORE_MTE_WARN_MASK_0_warn_mte_atomic_inf_mask_START       (2)
#define SOC_NPU_AICORE_MTE_WARN_MASK_0_warn_mte_atomic_inf_mask_END         (2)
#define SOC_NPU_AICORE_MTE_WARN_MASK_0_warn_mte_atomic_src_nan_mask_START   (3)
#define SOC_NPU_AICORE_MTE_WARN_MASK_0_warn_mte_atomic_src_nan_mask_END     (3)
#define SOC_NPU_AICORE_MTE_WARN_MASK_0_warn_mte_atomic_des_nan_mask_START   (4)
#define SOC_NPU_AICORE_MTE_WARN_MASK_0_warn_mte_atomic_des_nan_mask_END     (4)
#define SOC_NPU_AICORE_MTE_WARN_MASK_0_warn_mte_atomic_both_nan_mask_START  (5)
#define SOC_NPU_AICORE_MTE_WARN_MASK_0_warn_mte_atomic_both_nan_mask_END    (5)
#define SOC_NPU_AICORE_MTE_WARN_MASK_0_aipp_och4_pad_err_mask_START         (6)
#define SOC_NPU_AICORE_MTE_WARN_MASK_0_aipp_och4_pad_err_mask_END           (6)
#define SOC_NPU_AICORE_MTE_WARN_MASK_0_aipp_trans_mode_err_mask_START       (7)
#define SOC_NPU_AICORE_MTE_WARN_MASK_0_aipp_trans_mode_err_mask_END         (7)
#define SOC_NPU_AICORE_MTE_WARN_MASK_0_aipp_alu_saturation_mask_START       (8)
#define SOC_NPU_AICORE_MTE_WARN_MASK_0_aipp_alu_saturation_mask_END         (8)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_1BIT_ECC_ERR_ADDR_0_UNION
 struct description   : MTE_1BIT_ECC_ERR_ADDR_0 Register structure definition
                        Address Offset:0x6910 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_warn_stb_ecc_1bit_addr  : 16; /* bit[0-15] : MTE STB mem 1 bit ECC error addr */
        unsigned int  mte_warn_aipp_ecc_1bit_addr : 16; /* bit[16-31]: MTE AIPP mem 1 bit ECC error addr */
    } reg;
} SOC_NPU_AICORE_MTE_1BIT_ECC_ERR_ADDR_0_UNION;
#endif
#define SOC_NPU_AICORE_MTE_1BIT_ECC_ERR_ADDR_0_mte_warn_stb_ecc_1bit_addr_START   (0)
#define SOC_NPU_AICORE_MTE_1BIT_ECC_ERR_ADDR_0_mte_warn_stb_ecc_1bit_addr_END     (15)
#define SOC_NPU_AICORE_MTE_1BIT_ECC_ERR_ADDR_0_mte_warn_aipp_ecc_1bit_addr_START  (16)
#define SOC_NPU_AICORE_MTE_1BIT_ECC_ERR_ADDR_0_mte_warn_aipp_ecc_1bit_addr_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_1BIT_ECC_ERR_ADDR_1_UNION
 struct description   : MTE_1BIT_ECC_ERR_ADDR_1 Register structure definition
                        Address Offset:0x6914 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_warn_rob_ecc_1bit_addr   : 16; /* bit[0-15] : MTE ROB mem 1 bit ECC error addr */
        unsigned int  mte_warn_cache_ecc_1bit_addr : 16; /* bit[16-31]: MTE CACHE mem 1bit ecc error */
    } reg;
} SOC_NPU_AICORE_MTE_1BIT_ECC_ERR_ADDR_1_UNION;
#endif
#define SOC_NPU_AICORE_MTE_1BIT_ECC_ERR_ADDR_1_mte_warn_rob_ecc_1bit_addr_START    (0)
#define SOC_NPU_AICORE_MTE_1BIT_ECC_ERR_ADDR_1_mte_warn_rob_ecc_1bit_addr_END      (15)
#define SOC_NPU_AICORE_MTE_1BIT_ECC_ERR_ADDR_1_mte_warn_cache_ecc_1bit_addr_START  (16)
#define SOC_NPU_AICORE_MTE_1BIT_ECC_ERR_ADDR_1_mte_warn_cache_ecc_1bit_addr_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_CTRL_UNION
 struct description   : MTE_CTRL Register structure definition
                        Address Offset:0x6A00 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_task_end_cfg    : 8;  /* bit[0-7]  : mte task endÅäÖÃ */
        unsigned int  mte_atm_rlast_cfg   : 2;  /* bit[8-9]  : system cache control bits; 00:normal read; 01:readlast; 10:readinvalid; 11 not need write back */
        unsigned int  mte_sid_hw_remap_en : 1;  /* bit[10]   : SIDÓ²remappingÅäÖÃ */
        unsigned int  reserved            : 21; /* bit[11-31]:  */
    } reg;
} SOC_NPU_AICORE_MTE_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_MTE_CTRL_mte_task_end_cfg_START     (0)
#define SOC_NPU_AICORE_MTE_CTRL_mte_task_end_cfg_END       (7)
#define SOC_NPU_AICORE_MTE_CTRL_mte_atm_rlast_cfg_START    (8)
#define SOC_NPU_AICORE_MTE_CTRL_mte_atm_rlast_cfg_END      (9)
#define SOC_NPU_AICORE_MTE_CTRL_mte_sid_hw_remap_en_START  (10)
#define SOC_NPU_AICORE_MTE_CTRL_mte_sid_hw_remap_en_END    (10)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_WATER_LINE_CTRL_UNION
 struct description   : MTE_WATER_LINE_CTRL Register structure definition
                        Address Offset:0x6A04 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_wl_ctrl : 32; /* bit[0-31]: bit[0] : ost_limit_mask (every core will mask the water_line function for all cores. To enable this function, all cores mask should be set to 0 and limit_cfg must be valid value)
                                                      bit[7 :1]: ost_limit_cfg (for each core, support value 2~64, must be even value)
                                                      bit[31:8]: reserved */
    } reg;
} SOC_NPU_AICORE_MTE_WATER_LINE_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_MTE_WATER_LINE_CTRL_mte_wl_ctrl_START  (0)
#define SOC_NPU_AICORE_MTE_WATER_LINE_CTRL_mte_wl_ctrl_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_AIPP_CTRL_UNION
 struct description   : MTE_AIPP_CTRL Register structure definition
                        Address Offset:0x6A08 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_aipp_reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_MTE_AIPP_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_MTE_AIPP_CTRL_mte_aipp_reserved_START  (0)
#define SOC_NPU_AICORE_MTE_AIPP_CTRL_mte_aipp_reserved_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_WAIPP_CTRL_UNION
 struct description   : MTE_WAIPP_CTRL Register structure definition
                        Address Offset:0x6A0C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_waipp_reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_MTE_WAIPP_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_MTE_WAIPP_CTRL_mte_waipp_reserved_START  (0)
#define SOC_NPU_AICORE_MTE_WAIPP_CTRL_mte_waipp_reserved_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_HEBCE_CTRL_UNION
 struct description   : MTE_HEBCE_CTRL Register structure definition
                        Address Offset:0x6A10 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_MTE_HEBCE_CTRL_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_WARMUP_0_UNION
 struct description   : MTE_WARMUP_0 Register structure definition
                        Address Offset:0x6A14 Initial:0x00FF0000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_warmup_bk_num_max : 5;  /* bit[0-4]  : mte warn up ×î´óµÄblock numÊý */
        unsigned int  reserved_0            : 3;  /* bit[5-7]  :  */
        unsigned int  mte_warmup_bk_num     : 5;  /* bit[8-12] : mte warn up block numÅäÖÃ */
        unsigned int  reserved_1            : 3;  /* bit[13-15]:  */
        unsigned int  mte_warmup_cyc_cnt    : 8;  /* bit[16-23]: mte warn up cycle cntÅäÖÃ */
        unsigned int  reserved_2            : 8;  /* bit[24-31]:  */
    } reg;
} SOC_NPU_AICORE_MTE_WARMUP_0_UNION;
#endif
#define SOC_NPU_AICORE_MTE_WARMUP_0_mte_warmup_bk_num_max_START  (0)
#define SOC_NPU_AICORE_MTE_WARMUP_0_mte_warmup_bk_num_max_END    (4)
#define SOC_NPU_AICORE_MTE_WARMUP_0_mte_warmup_bk_num_START      (8)
#define SOC_NPU_AICORE_MTE_WARMUP_0_mte_warmup_bk_num_END        (12)
#define SOC_NPU_AICORE_MTE_WARMUP_0_mte_warmup_cyc_cnt_START     (16)
#define SOC_NPU_AICORE_MTE_WARMUP_0_mte_warmup_cyc_cnt_END       (23)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_WARMUP_1_UNION
 struct description   : MTE_WARMUP_1 Register structure definition
                        Address Offset:0x6A18 Initial:0x0000FFFF Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_warmup_gl_cnt : 16; /* bit[0-15] : mte warn up gt ÅäÖÃ */
        unsigned int  mte_warmup_gl_en  : 1;  /* bit[16]   : mte warn up gl enable */
        unsigned int  reserved          : 15; /* bit[17-31]:  */
    } reg;
} SOC_NPU_AICORE_MTE_WARMUP_1_UNION;
#endif
#define SOC_NPU_AICORE_MTE_WARMUP_1_mte_warmup_gl_cnt_START  (0)
#define SOC_NPU_AICORE_MTE_WARMUP_1_mte_warmup_gl_cnt_END    (15)
#define SOC_NPU_AICORE_MTE_WARMUP_1_mte_warmup_gl_en_START   (16)
#define SOC_NPU_AICORE_MTE_WARMUP_1_mte_warmup_gl_en_END     (16)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_RESERVED_RO_REG0_UNION
 struct description   : MTE_RESERVED_RO_REG0 Register structure definition
                        Address Offset:0x6A1C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_reserved_ro_reg0 : 32; /* bit[0-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_MTE_RESERVED_RO_REG0_UNION;
#endif
#define SOC_NPU_AICORE_MTE_RESERVED_RO_REG0_mte_reserved_ro_reg0_START  (0)
#define SOC_NPU_AICORE_MTE_RESERVED_RO_REG0_mte_reserved_ro_reg0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_RESERVED_RO_REG1_UNION
 struct description   : MTE_RESERVED_RO_REG1 Register structure definition
                        Address Offset:0x6A20 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_reserved_ro_reg1 : 32; /* bit[0-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_MTE_RESERVED_RO_REG1_UNION;
#endif
#define SOC_NPU_AICORE_MTE_RESERVED_RO_REG1_mte_reserved_ro_reg1_START  (0)
#define SOC_NPU_AICORE_MTE_RESERVED_RO_REG1_mte_reserved_ro_reg1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_RESERVED_RW_REG0_UNION
 struct description   : MTE_RESERVED_RW_REG0 Register structure definition
                        Address Offset:0x6A24 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_reserved_rw_reg0 : 32; /* bit[0-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_MTE_RESERVED_RW_REG0_UNION;
#endif
#define SOC_NPU_AICORE_MTE_RESERVED_RW_REG0_mte_reserved_rw_reg0_START  (0)
#define SOC_NPU_AICORE_MTE_RESERVED_RW_REG0_mte_reserved_rw_reg0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_MTE_RESERVED_RW_REG1_UNION
 struct description   : MTE_RESERVED_RW_REG1 Register structure definition
                        Address Offset:0x6A28 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mte_reserved_rw_reg1 : 32; /* bit[0-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_MTE_RESERVED_RW_REG1_UNION;
#endif
#define SOC_NPU_AICORE_MTE_RESERVED_RW_REG1_mte_reserved_rw_reg1_START  (0)
#define SOC_NPU_AICORE_MTE_RESERVED_RW_REG1_mte_reserved_rw_reg1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_COMMON_BK_KIS_MTE_RATIO_CFG_UNION
 struct description   : COMMON_BK_KIS_MTE_RATIO_CFG Register structure definition
                        Address Offset:0x6B00 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  bk_kis_wrr_ratio_rd : 2;  /* bit[0-1] :  */
        unsigned int  bk_kis_wrr_ratio_wr : 2;  /* bit[2-3] :  */
        unsigned int  reserved            : 28; /* bit[4-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_COMMON_BK_KIS_MTE_RATIO_CFG_UNION;
#endif
#define SOC_NPU_AICORE_COMMON_BK_KIS_MTE_RATIO_CFG_bk_kis_wrr_ratio_rd_START  (0)
#define SOC_NPU_AICORE_COMMON_BK_KIS_MTE_RATIO_CFG_bk_kis_wrr_ratio_rd_END    (1)
#define SOC_NPU_AICORE_COMMON_BK_KIS_MTE_RATIO_CFG_bk_kis_wrr_ratio_wr_START  (2)
#define SOC_NPU_AICORE_COMMON_BK_KIS_MTE_RATIO_CFG_bk_kis_wrr_ratio_wr_END    (3)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_COMMON_BK_GLB_CLK_GATE_MASK_UNION
 struct description   : COMMON_BK_GLB_CLK_GATE_MASK Register structure definition
                        Address Offset:0x6B04 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  bk_aic_all_clk_en_mask : 1;  /* bit[0]   :  */
        unsigned int  reserved               : 31; /* bit[1-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_COMMON_BK_GLB_CLK_GATE_MASK_UNION;
#endif
#define SOC_NPU_AICORE_COMMON_BK_GLB_CLK_GATE_MASK_bk_aic_all_clk_en_mask_START  (0)
#define SOC_NPU_AICORE_COMMON_BK_GLB_CLK_GATE_MASK_bk_aic_all_clk_en_mask_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_COMMON_BK_MTE_CLK_GATE_MASK_0_UNION
 struct description   : COMMON_BK_MTE_CLK_GATE_MASK_0 Register structure definition
                        Address Offset:0x6B08 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  bk_clk_mte_en_mask_0 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_AICORE_COMMON_BK_MTE_CLK_GATE_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_COMMON_BK_MTE_CLK_GATE_MASK_0_bk_clk_mte_en_mask_0_START  (0)
#define SOC_NPU_AICORE_COMMON_BK_MTE_CLK_GATE_MASK_0_bk_clk_mte_en_mask_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_COMMON_BK_MTE_CLK_GATE_MASK_1_UNION
 struct description   : COMMON_BK_MTE_CLK_GATE_MASK_1 Register structure definition
                        Address Offset:0x6B0C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  bk_clk_mte_en_mask_1 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_AICORE_COMMON_BK_MTE_CLK_GATE_MASK_1_UNION;
#endif
#define SOC_NPU_AICORE_COMMON_BK_MTE_CLK_GATE_MASK_1_bk_clk_mte_en_mask_1_START  (0)
#define SOC_NPU_AICORE_COMMON_BK_MTE_CLK_GATE_MASK_1_bk_clk_mte_en_mask_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_COMMON_BK_MTE_WARN_MASK_0_UNION
 struct description   : COMMON_BK_MTE_WARN_MASK_0 Register structure definition
                        Address Offset:0x6B10 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  bk_warn_mte_nop_cfg_instr_mask   : 1;  /* bit[0]   :  */
        unsigned int  bk_warn_mte_atomic_ovfl_mask     : 1;  /* bit[1]   :  */
        unsigned int  bk_warn_mte_atomic_inf_mask      : 1;  /* bit[2]   :  */
        unsigned int  bk_warn_mte_atomic_src_nan_mask  : 1;  /* bit[3]   :  */
        unsigned int  bk_warn_mte_atomic_des_nan_mask  : 1;  /* bit[4]   :  */
        unsigned int  bk_warn_mte_atomic_both_nan_mask : 1;  /* bit[5]   :  */
        unsigned int  reserved                         : 26; /* bit[6-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_COMMON_BK_MTE_WARN_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_COMMON_BK_MTE_WARN_MASK_0_bk_warn_mte_nop_cfg_instr_mask_START    (0)
#define SOC_NPU_AICORE_COMMON_BK_MTE_WARN_MASK_0_bk_warn_mte_nop_cfg_instr_mask_END      (0)
#define SOC_NPU_AICORE_COMMON_BK_MTE_WARN_MASK_0_bk_warn_mte_atomic_ovfl_mask_START      (1)
#define SOC_NPU_AICORE_COMMON_BK_MTE_WARN_MASK_0_bk_warn_mte_atomic_ovfl_mask_END        (1)
#define SOC_NPU_AICORE_COMMON_BK_MTE_WARN_MASK_0_bk_warn_mte_atomic_inf_mask_START       (2)
#define SOC_NPU_AICORE_COMMON_BK_MTE_WARN_MASK_0_bk_warn_mte_atomic_inf_mask_END         (2)
#define SOC_NPU_AICORE_COMMON_BK_MTE_WARN_MASK_0_bk_warn_mte_atomic_src_nan_mask_START   (3)
#define SOC_NPU_AICORE_COMMON_BK_MTE_WARN_MASK_0_bk_warn_mte_atomic_src_nan_mask_END     (3)
#define SOC_NPU_AICORE_COMMON_BK_MTE_WARN_MASK_0_bk_warn_mte_atomic_des_nan_mask_START   (4)
#define SOC_NPU_AICORE_COMMON_BK_MTE_WARN_MASK_0_bk_warn_mte_atomic_des_nan_mask_END     (4)
#define SOC_NPU_AICORE_COMMON_BK_MTE_WARN_MASK_0_bk_warn_mte_atomic_both_nan_mask_START  (5)
#define SOC_NPU_AICORE_COMMON_BK_MTE_WARN_MASK_0_bk_warn_mte_atomic_both_nan_mask_END    (5)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_COMMON_BK_MTE_ERROR_MASK_0_UNION
 struct description   : COMMON_BK_MTE_ERROR_MASK_0 Register structure definition
                        Address Offset:0x6B14 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  bk_mte_err_mask : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_AICORE_COMMON_BK_MTE_ERROR_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_COMMON_BK_MTE_ERROR_MASK_0_bk_mte_err_mask_START  (0)
#define SOC_NPU_AICORE_COMMON_BK_MTE_ERROR_MASK_0_bk_mte_err_mask_END    (31)




/****************************************************************************
                     (7/11) vec
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_ECC_CTRL_0_UNION
 struct description   : VEC_ECC_CTRL_0 Register structure definition
                        Address Offset:0x7000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_ecc_en_n    : 1;  /* bit[0]   : VEC UB ECC checkÊ¹ÄÜ£¬ 0£º¼ì²é£» 1£º²»¼ì²é ¸ÃbitÖµÐèÓëvec_ecc_wb_en_nÏàÍ¬ */
        unsigned int  vec_ecc_wb_en_n : 1;  /* bit[1]   : VEC UB 1bit ECC¾À´íºó£¬WB»ØmemoryÊ¹ÄÜ£¬0£º»ØÐ´£»1£º²»»ØÐ´ ¸ÃbitÖµÐèÓëvec_ecc_en_nÏàÍ¬ */
        unsigned int  reserved        : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_ECC_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_VEC_ECC_CTRL_0_vec_ecc_en_n_START     (0)
#define SOC_NPU_AICORE_VEC_ECC_CTRL_0_vec_ecc_en_n_END       (0)
#define SOC_NPU_AICORE_VEC_ECC_CTRL_0_vec_ecc_wb_en_n_START  (1)
#define SOC_NPU_AICORE_VEC_ECC_CTRL_0_vec_ecc_wb_en_n_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_ECC_INJECT_CTRL_0_UNION
 struct description   : VEC_ECC_INJECT_CTRL_0 Register structure definition
                        Address Offset:0x7004 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_ub_ecc_sb_inject : 1;  /* bit[0]   : VEC UB µ¥bit ECC ×¢´í */
        unsigned int  vec_ub_ecc_mb_inject : 1;  /* bit[1]   : VEC UB ¶àbit ECC ×¢´í */
        unsigned int  vec_ic_ecc_sb_inject : 1;  /* bit[2]   : VEC IC µ¥bit ECC ×¢´í */
        unsigned int  vec_ic_ecc_mb_inject : 1;  /* bit[3]   : VEC IC ¶àbit ECC ×¢´í */
        unsigned int  reserved             : 28; /* bit[4-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_ECC_INJECT_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_VEC_ECC_INJECT_CTRL_0_vec_ub_ecc_sb_inject_START  (0)
#define SOC_NPU_AICORE_VEC_ECC_INJECT_CTRL_0_vec_ub_ecc_sb_inject_END    (0)
#define SOC_NPU_AICORE_VEC_ECC_INJECT_CTRL_0_vec_ub_ecc_mb_inject_START  (1)
#define SOC_NPU_AICORE_VEC_ECC_INJECT_CTRL_0_vec_ub_ecc_mb_inject_END    (1)
#define SOC_NPU_AICORE_VEC_ECC_INJECT_CTRL_0_vec_ic_ecc_sb_inject_START  (2)
#define SOC_NPU_AICORE_VEC_ECC_INJECT_CTRL_0_vec_ic_ecc_sb_inject_END    (2)
#define SOC_NPU_AICORE_VEC_ECC_INJECT_CTRL_0_vec_ic_ecc_mb_inject_START  (3)
#define SOC_NPU_AICORE_VEC_ECC_INJECT_CTRL_0_vec_ic_ecc_mb_inject_END    (3)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_CFG_UNION
 struct description   : VEC_CFG Register structure definition
                        Address Offset:0x7008 Initial:0x4407A120 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_runtime_thr  : 20; /* bit[0-19] : vec runtime thr ÅäÖÃ */
        unsigned int  vec_prefetch_thr : 8;  /* bit[20-27]: current VF prefetch¡¢peek VF prefetchÌáÇ°Ô¤È¡µÄ×î´ócache lineÊý */
        unsigned int  vec_pfifo_peekn  : 4;  /* bit[28-31]: vec pfifoµÄpeeknÅäÖÃ */
    } reg;
} SOC_NPU_AICORE_VEC_CFG_UNION;
#endif
#define SOC_NPU_AICORE_VEC_CFG_vec_runtime_thr_START   (0)
#define SOC_NPU_AICORE_VEC_CFG_vec_runtime_thr_END     (19)
#define SOC_NPU_AICORE_VEC_CFG_vec_prefetch_thr_START  (20)
#define SOC_NPU_AICORE_VEC_CFG_vec_prefetch_thr_END    (27)
#define SOC_NPU_AICORE_VEC_CFG_vec_pfifo_peekn_START   (28)
#define SOC_NPU_AICORE_VEC_CFG_vec_pfifo_peekn_END     (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_CLK_GATE_MASK_0_UNION
 struct description   : VEC_CLK_GATE_MASK_0 Register structure definition
                        Address Offset:0x7040 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  clk_vec_en_mask_l : 32; /* bit[0-31]: register basedµÄVECµÄclk_vec_en_maskµÍ32Î»
                                                            [0]:CLK_VEC_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [1]:CLK_RB_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [2]:CLK_MB_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [3]:CLK_UB_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [4]:CLK_MBSB_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [5]:CLK_TDE_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [6]:CLK_IFU_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [7]:CLK_IB_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [8]:CLK_IDU_000_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [9]:CLK_SREG_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [10]:CLK_LDQ_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [11]:CLK_EXQ_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [12]:CLK_STQ_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [13]:CLK_EXU_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [14]:CLK_EXU_VRF_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [15]:CLK_EXU_PRF_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [16]:CLK_EXU_WRF_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [17]:CLK_EXU_SLD_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [18]:CLK_VALU_GRP_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [19]:CLK_VALU_ADD_DUAL_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [20]:CLK_VALU_ADD_CONV_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [21]:CLK_VALU_MUL_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [22]:CLK_VALU_LUT_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [23]:CLK_VALU_MOV_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [24]:CLK_VALU_LNEXP_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [25]:CLK_ASU_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [26]:CLK_LDU_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [27]:CLK_LDU_WB_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [28]:CLK_STU_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [29]:CLK_STU_INTF_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [30]:CLK_GSU_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [31]:CLK_SFU_RWC_CTRL_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ */
    } reg;
} SOC_NPU_AICORE_VEC_CLK_GATE_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_VEC_CLK_GATE_MASK_0_clk_vec_en_mask_l_START  (0)
#define SOC_NPU_AICORE_VEC_CLK_GATE_MASK_0_clk_vec_en_mask_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_CLK_GATE_MASK_1_UNION
 struct description   : VEC_CLK_GATE_MASK_1 Register structure definition
                        Address Offset:0x7044 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  clk_vec_en_mask_h : 6;  /* bit[0-5] : register basedµÄVECµÄclk_vec_en_mask¸ß6Î»
                                                            [32]:CLK_SFU_RWC_HISTU_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [33]:CLK_SFU_RWC_MIXU_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [34]:CLK_SFU_RWC_RC_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [35]:CLK_SFU_RWC_TSU_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [36]:CLK_SFU_RWC_VMSU_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ
                                                            [37]:CLK_SFU_RWC_VPSU_EN_MASKÂß¼­Ê±ÖÓÊ¹ÄÜ */
        unsigned int  reserved          : 26; /* bit[6-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_CLK_GATE_MASK_1_UNION;
#endif
#define SOC_NPU_AICORE_VEC_CLK_GATE_MASK_1_clk_vec_en_mask_h_START  (0)
#define SOC_NPU_AICORE_VEC_CLK_GATE_MASK_1_clk_vec_en_mask_h_END    (5)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_FCSW_PERIOD_UNION
 struct description   : VEC_FCSW_PERIOD Register structure definition
                        Address Offset:0x7080 Initial:0x00002710 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_fast_csw_period : 16; /* bit[0-15] : vec×öfast context switchÇÐ»»Ê±¼äÆ¬ */
        unsigned int  reserved            : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_FCSW_PERIOD_UNION;
#endif
#define SOC_NPU_AICORE_VEC_FCSW_PERIOD_vec_fast_csw_period_START  (0)
#define SOC_NPU_AICORE_VEC_FCSW_PERIOD_vec_fast_csw_period_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_FCSW_THR_LOW_UNION
 struct description   : VEC_FCSW_THR_LOW Register structure definition
                        Address Offset:0x7084 Initial:0x00004E20 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_fast_csw_thr_low : 20; /* bit[0-19] : vec×öfast context switchµÄlow thrÅäÖÃ */
        unsigned int  reserved             : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_FCSW_THR_LOW_UNION;
#endif
#define SOC_NPU_AICORE_VEC_FCSW_THR_LOW_vec_fast_csw_thr_low_START  (0)
#define SOC_NPU_AICORE_VEC_FCSW_THR_LOW_vec_fast_csw_thr_low_END    (19)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_FCSW_THR_HIGH_UNION
 struct description   : VEC_FCSW_THR_HIGH Register structure definition
                        Address Offset:0x7088 Initial:0x00011170 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_fast_csw_thr_high : 20; /* bit[0-19] : vec×öfast context switchµÄhigh thrÅäÖÃ */
        unsigned int  reserved              : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_FCSW_THR_HIGH_UNION;
#endif
#define SOC_NPU_AICORE_VEC_FCSW_THR_HIGH_vec_fast_csw_thr_high_START  (0)
#define SOC_NPU_AICORE_VEC_FCSW_THR_HIGH_vec_fast_csw_thr_high_END    (19)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_PRE_RST_STALL_CTRL_UNION
 struct description   : VEC_PRE_RST_STALL_CTRL Register structure definition
                        Address Offset:0x70C0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_pre_rst_stall : 1;  /* bit[0]   : µ±³öÏÖÒì³£/trapÊ±£¬Èç¹ûÐèÒª½øÐÐºË¶ÀÁ¢Èí¸´Î»£¬ÏÈÅäÖÃ¸Ãbit£¬Ê¹VECÄÚ²¿¸÷Ä£¿é×îºó¼ÓÈëstallÌ¬ */
        unsigned int  reserved          : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_PRE_RST_STALL_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_VEC_PRE_RST_STALL_CTRL_vec_pre_rst_stall_START  (0)
#define SOC_NPU_AICORE_VEC_PRE_RST_STALL_CTRL_vec_pre_rst_stall_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_PRE_RST_STATUS_UNION
 struct description   : VEC_PRE_RST_STATUS Register structure definition
                        Address Offset:0x70C4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_pre_rst_rdy : 1;  /* bit[0]   : 1:VECÒÑ¾­ready for ºË¶ÀÁ¢¸´Î»£»0£ºVECÄ¿Ç°×´Ì¬²»ready for ºË¶ÀÁ¢¸´Î» */
        unsigned int  reserved        : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_PRE_RST_STATUS_UNION;
#endif
#define SOC_NPU_AICORE_VEC_PRE_RST_STATUS_vec_pre_rst_rdy_START  (0)
#define SOC_NPU_AICORE_VEC_PRE_RST_STATUS_vec_pre_rst_rdy_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_SISS_MODE_EN_CFG_UNION
 struct description   : VEC_SISS_MODE_EN_CFG Register structure definition
                        Address Offset:0x7100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_siss_mode_en : 1;  /* bit[0]   : single issue¹¦ÄÜ¿ª¹ØÐÅºÅ£º
                                                           1£º´ò¿ª
                                                           0£º¹Ø±Õ */
        unsigned int  reserved         : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_SISS_MODE_EN_CFG_UNION;
#endif
#define SOC_NPU_AICORE_VEC_SISS_MODE_EN_CFG_vec_siss_mode_en_START  (0)
#define SOC_NPU_AICORE_VEC_SISS_MODE_EN_CFG_vec_siss_mode_en_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_DBG_HW_BKPT_EN_UNION
 struct description   : VEC_DBG_HW_BKPT_EN Register structure definition
                        Address Offset:0x7104 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_dbg_bkpt_en : 4;  /* bit[0-3] : ¶ÏµãÊ¹ÄÜ */
        unsigned int  reserved        : 28; /* bit[4-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_DBG_HW_BKPT_EN_UNION;
#endif
#define SOC_NPU_AICORE_VEC_DBG_HW_BKPT_EN_vec_dbg_bkpt_en_START  (0)
#define SOC_NPU_AICORE_VEC_DBG_HW_BKPT_EN_vec_dbg_bkpt_en_END    (3)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_DBG_CTRL_CFG_UNION
 struct description   : VEC_DBG_CTRL_CFG Register structure definition
                        Address Offset:0x7108 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_dbg_resume_p : 1;  /* bit[0]   : resumeÐÅºÅ */
        unsigned int  vec_dbg_ss_p     : 1;  /* bit[1]   : single stepÐÅºÅ */
        unsigned int  reserved         : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_DBG_CTRL_CFG_UNION;
#endif
#define SOC_NPU_AICORE_VEC_DBG_CTRL_CFG_vec_dbg_resume_p_START  (0)
#define SOC_NPU_AICORE_VEC_DBG_CTRL_CFG_vec_dbg_resume_p_END    (0)
#define SOC_NPU_AICORE_VEC_DBG_CTRL_CFG_vec_dbg_ss_p_START      (1)
#define SOC_NPU_AICORE_VEC_DBG_CTRL_CFG_vec_dbg_ss_p_END        (1)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_DBG_STATUS_UNION
 struct description   : VEC_DBG_STATUS Register structure definition
                        Address Offset:0x710C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_dbg_bkpt_hit_p : 1;  /* bit[0]   : ¶ÏµãÃüÖÐÐÅºÅ */
        unsigned int  vec_dbg_ss_done_p  : 1;  /* bit[1]   : single stepÍê³ÉÐÅºÅ */
        unsigned int  vec_dbg_busy       : 1;  /* bit[2]   : vecÔÚdebug busy×´Ì¬ */
        unsigned int  reserved           : 29; /* bit[3-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_DBG_STATUS_UNION;
#endif
#define SOC_NPU_AICORE_VEC_DBG_STATUS_vec_dbg_bkpt_hit_p_START  (0)
#define SOC_NPU_AICORE_VEC_DBG_STATUS_vec_dbg_bkpt_hit_p_END    (0)
#define SOC_NPU_AICORE_VEC_DBG_STATUS_vec_dbg_ss_done_p_START   (1)
#define SOC_NPU_AICORE_VEC_DBG_STATUS_vec_dbg_ss_done_p_END     (1)
#define SOC_NPU_AICORE_VEC_DBG_STATUS_vec_dbg_busy_START        (2)
#define SOC_NPU_AICORE_VEC_DBG_STATUS_vec_dbg_busy_END          (2)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_DBG_BKPT_SID_CFG_UNION
 struct description   : VEC_DBG_BKPT_SID_CFG Register structure definition
                        Address Offset:0x7110 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_dbg_bkpt_sid : 16; /* bit[0-15] : ¶ÏµãµÄstreamID */
        unsigned int  reserved         : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_DBG_BKPT_SID_CFG_UNION;
#endif
#define SOC_NPU_AICORE_VEC_DBG_BKPT_SID_CFG_vec_dbg_bkpt_sid_START  (0)
#define SOC_NPU_AICORE_VEC_DBG_BKPT_SID_CFG_vec_dbg_bkpt_sid_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_DBG_BKPT_SSID_CFG_UNION
 struct description   : VEC_DBG_BKPT_SSID_CFG Register structure definition
                        Address Offset:0x7114 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_dbg_bkpt_ssid : 16; /* bit[0-15] : ¶ÏµãµÄsubstreamID */
        unsigned int  reserved          : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_DBG_BKPT_SSID_CFG_UNION;
#endif
#define SOC_NPU_AICORE_VEC_DBG_BKPT_SSID_CFG_vec_dbg_bkpt_ssid_START  (0)
#define SOC_NPU_AICORE_VEC_DBG_BKPT_SSID_CFG_vec_dbg_bkpt_ssid_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_DBG_BKPT_ADDR_UNION
 struct description   : VEC_DBG_BKPT_ADDR Register structure definition
                        Address Offset:0x7118+0x4*(dbg_bkpt_num) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_dbg_bkpt_addr : 16; /* bit[0-15] : ¶ÏµãµØÖ·PC[2+:16] */
        unsigned int  reserved          : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_DBG_BKPT_ADDR_UNION;
#endif
#define SOC_NPU_AICORE_VEC_DBG_BKPT_ADDR_vec_dbg_bkpt_addr_START  (0)
#define SOC_NPU_AICORE_VEC_DBG_BKPT_ADDR_vec_dbg_bkpt_addr_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_ERROR_T0_0_UNION
 struct description   : VEC_ERROR_T0_0 Register structure definition
                        Address Offset:0x7700 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_err_ub_arb_data_excp_mte_t0    : 1;  /* bit[0]    : MTE·ÃÎÊUB·Ç·¨µØÖ··¶Î§ */
        unsigned int  vec_err_ub_arb_data_excp_su_t0     : 1;  /* bit[1]    : SU·ÃÎÊUB·Ç·¨µØÖ··¶Î§ */
        unsigned int  vec_err_ub_arb_data_excp_vec_t0    : 1;  /* bit[2]    : VEC·ÃÎÊUB·Ç·¨µØÖ··¶Î§ */
        unsigned int  reserved_0                         : 3;  /* bit[3-5]  :  */
        unsigned int  vec_err_instr_timeout_t0           : 1;  /* bit[6]    : 1.VECµÄSFU/VFÖ¸ÁîÖ´ÐÐÊ±¼ä¼à²â£»
                                                                              2.µ±Ö´ÐÐÊ±¼ä³¬¹ýÉè¶¨µÄãÐÖµÊ±£¬ÔòÔÚÖ¸ÁîÖ´ÐÐ½áÊøÊ±ÉÏ±¨´ËÒì³££» */
        unsigned int  vec_err_su_pld_undef_t0            : 1;  /* bit[7]    : ccu¹ýÀ´µÄpayload´æÔÚopcodeÎ´¶¨Òå£» */
        unsigned int  vec_err_su_pld_ill_cfg_t0          : 1;  /* bit[8]    : ccu¹ýÀ´µÄpayload´æÔÚÖ¸Áî·Ç·¨ÅäÖÃ£» */
        unsigned int  vec_err_pc_ovfl_t0                 : 1;  /* bit[9]    : 48bit PC Òç³ö */
        unsigned int  vec_err_instr_undef_t0             : 1;  /* bit[10]   : VECÖ¸ÁîµÄopcodeÎ´¶¨Òå£» */
        unsigned int  vec_err_instr_ill_cfg_t0           : 1;  /* bit[11]   : VECÖ¸Áî·Ç·¨ÅäÖÃ£» */
        unsigned int  vec_err_hwlp_stack_ovfl_t0         : 1;  /* bit[12]   : hardware loop stack Òç³ö£¬±íÊ¾´æÔÚ¶àÓÚ4²ãÑ­»· */
        unsigned int  vec_err_hwlp_instr_num_mismatch_t0 : 1;  /* bit[13]   : ÄÚ²ãÑ­»·µÄinstr number´óÓÚÍâ²ãÑ­»· */
        unsigned int  vec_err_biu_resp_err_t0            : 1;  /* bit[14]   : VEC½ÓÊÕµ½µÄBIU·µ»ØµÄÊý¾Ý´æÔÚ´íÎó£» */
        unsigned int  vec_err_pb_ecc_mberr_t0            : 1;  /* bit[15]   : VEC½ÓÊÕµ½µÄSU·µ»ØµÄPBÊý¾Ý£¬´æÔÚ¶àbit ECC´íÎó£» */
        unsigned int  vec_err_idata_inf_nan_t0           : 1;  /* bit[16]   : ÔËËãÊäÈëÊý¾ÝÎªinfinity»òNAN£» */
        unsigned int  vec_err_div_by_zero_t0             : 1;  /* bit[17]   : ÔËËã³ýÁã´íÎó£» */
        unsigned int  vec_err_valu_neg_ln_t0             : 1;  /* bit[18]   : valuµÄlnÔËËãÊäÈëÊý¾ÝÎª¸ºÊý£» */
        unsigned int  vec_err_valu_neg_sqrt_t0           : 1;  /* bit[19]   : valuµÄsquartÔËËãÊäÈëÊý¾ÝÎª¸ºÊý£» */
        unsigned int  vec_err_instr_misalign_t0          : 1;  /* bit[20]   : VECµÄ·ÃÎÊUBÖ¸ÁîµØÖ·²»¶ÔÆë£» */
        unsigned int  vec_err_ub_addr_overflow_t0        : 1;  /* bit[21]   : VECµÄ·ÃÎÊUBµÄµØÖ·³¬¹ýUB×î´ó·¶Î§£¬µ¼ÖÂµØÖ·Ô½½ç£¬ÉÏ±¨Òì³££» */
        unsigned int  vec_err_ub_ecc_mberr_t0            : 1;  /* bit[22]   : VECµÄSFU/TSU/VF·ÃÎÊUBÊ±£¬³öÏÖ¶àbit ECC´íÎó£» */
        unsigned int  vec_err_vms_unsort_t0              : 1;  /* bit[23]   : VMSÊäÈëµÄÊý¾ÝÎ´ÅÅÐòºÃ */
        unsigned int  vec_err_csw_data_t0                : 1;  /* bit[24]   : context switch¶ÁÐ´ÄÚ²¿UB¿Õ¼ä·¢ÉúÒì³£¶ÀÁ¢ÉÏ±¨£¬µØÖ·µÈÐÅÏ¢ÎÞÒâÒå */
        unsigned int  vec_err_sc_cfg_parity_t0           : 1;  /* bit[25]   : SC Interface cfg regs parity check ·¢Éú´íÎó£» */
        unsigned int  reserved_1                         : 6;  /* bit[26-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_ERROR_T0_0_UNION;
#endif
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_ub_arb_data_excp_mte_t0_START     (0)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_ub_arb_data_excp_mte_t0_END       (0)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_ub_arb_data_excp_su_t0_START      (1)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_ub_arb_data_excp_su_t0_END        (1)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_ub_arb_data_excp_vec_t0_START     (2)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_ub_arb_data_excp_vec_t0_END       (2)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_instr_timeout_t0_START            (6)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_instr_timeout_t0_END              (6)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_su_pld_undef_t0_START             (7)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_su_pld_undef_t0_END               (7)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_su_pld_ill_cfg_t0_START           (8)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_su_pld_ill_cfg_t0_END             (8)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_pc_ovfl_t0_START                  (9)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_pc_ovfl_t0_END                    (9)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_instr_undef_t0_START              (10)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_instr_undef_t0_END                (10)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_instr_ill_cfg_t0_START            (11)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_instr_ill_cfg_t0_END              (11)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_hwlp_stack_ovfl_t0_START          (12)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_hwlp_stack_ovfl_t0_END            (12)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_hwlp_instr_num_mismatch_t0_START  (13)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_hwlp_instr_num_mismatch_t0_END    (13)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_biu_resp_err_t0_START             (14)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_biu_resp_err_t0_END               (14)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_pb_ecc_mberr_t0_START             (15)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_pb_ecc_mberr_t0_END               (15)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_idata_inf_nan_t0_START            (16)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_idata_inf_nan_t0_END              (16)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_div_by_zero_t0_START              (17)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_div_by_zero_t0_END                (17)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_valu_neg_ln_t0_START              (18)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_valu_neg_ln_t0_END                (18)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_valu_neg_sqrt_t0_START            (19)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_valu_neg_sqrt_t0_END              (19)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_instr_misalign_t0_START           (20)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_instr_misalign_t0_END             (20)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_ub_addr_overflow_t0_START         (21)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_ub_addr_overflow_t0_END           (21)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_ub_ecc_mberr_t0_START             (22)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_ub_ecc_mberr_t0_END               (22)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_vms_unsort_t0_START               (23)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_vms_unsort_t0_END                 (23)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_csw_data_t0_START                 (24)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_csw_data_t0_END                   (24)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_sc_cfg_parity_t0_START            (25)
#define SOC_NPU_AICORE_VEC_ERROR_T0_0_vec_err_sc_cfg_parity_t0_END              (25)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_ERROR_T1_0_UNION
 struct description   : VEC_ERROR_T1_0 Register structure definition
                        Address Offset:0x7710 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_VEC_ERROR_T1_0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_ERROR_MASK_0_UNION
 struct description   : VEC_ERROR_MASK_0 Register structure definition
                        Address Offset:0x7720 Initial:0x000F0000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_err_ub_arb_data_excp_mte_mask    : 1;  /* bit[0]    : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  vec_err_ub_arb_data_excp_su_mask     : 1;  /* bit[1]    : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  vec_err_ub_arb_data_excp_vec_mask    : 1;  /* bit[2]    : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  reserved_0                           : 3;  /* bit[3-5]  :  */
        unsigned int  vec_err_instr_timeout_mask           : 1;  /* bit[6]    : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  vec_err_su_pld_undef_mask            : 1;  /* bit[7]    : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  vec_err_su_pld_ill_cfg_mask          : 1;  /* bit[8]    : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  vec_err_pc_ovfl_mask                 : 1;  /* bit[9]    : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  vec_err_instr_undef_mask             : 1;  /* bit[10]   : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  vec_err_instr_ill_cfg_mask           : 1;  /* bit[11]   : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  vec_err_hwlp_stack_ovfl_mask         : 1;  /* bit[12]   : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  vec_err_hwlp_instr_num_mismatch_mask : 1;  /* bit[13]   : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  vec_err_biu_resp_err_mask            : 1;  /* bit[14]   : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  vec_err_pb_ecc_mberr_mask            : 1;  /* bit[15]   : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  vec_err_idata_inf_nan_mask           : 1;  /* bit[16]   : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  vec_err_div_by_zero_mask             : 1;  /* bit[17]   : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  vec_err_valu_neg_ln_mask             : 1;  /* bit[18]   : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  vec_err_valu_neg_sqrt_mask           : 1;  /* bit[19]   : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  vec_err_instr_misalign_mask          : 1;  /* bit[20]   : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  vec_err_ub_addr_overflow_mask        : 1;  /* bit[21]   : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  vec_err_ub_ecc_mberr_mask            : 1;  /* bit[22]   : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  vec_err_vms_unsort_mask              : 1;  /* bit[23]   : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  vec_err_csw_data_mask                : 1;  /* bit[24]   : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  vec_err_sc_cfg_parity_mask           : 1;  /* bit[25]   : exception mask signal£¬¶ÔÓ¦0x7700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  reserved_1                           : 6;  /* bit[26-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_ERROR_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_ub_arb_data_excp_mte_mask_START     (0)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_ub_arb_data_excp_mte_mask_END       (0)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_ub_arb_data_excp_su_mask_START      (1)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_ub_arb_data_excp_su_mask_END        (1)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_ub_arb_data_excp_vec_mask_START     (2)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_ub_arb_data_excp_vec_mask_END       (2)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_instr_timeout_mask_START            (6)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_instr_timeout_mask_END              (6)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_su_pld_undef_mask_START             (7)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_su_pld_undef_mask_END               (7)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_su_pld_ill_cfg_mask_START           (8)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_su_pld_ill_cfg_mask_END             (8)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_pc_ovfl_mask_START                  (9)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_pc_ovfl_mask_END                    (9)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_instr_undef_mask_START              (10)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_instr_undef_mask_END                (10)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_instr_ill_cfg_mask_START            (11)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_instr_ill_cfg_mask_END              (11)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_hwlp_stack_ovfl_mask_START          (12)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_hwlp_stack_ovfl_mask_END            (12)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_hwlp_instr_num_mismatch_mask_START  (13)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_hwlp_instr_num_mismatch_mask_END    (13)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_biu_resp_err_mask_START             (14)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_biu_resp_err_mask_END               (14)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_pb_ecc_mberr_mask_START             (15)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_pb_ecc_mberr_mask_END               (15)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_idata_inf_nan_mask_START            (16)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_idata_inf_nan_mask_END              (16)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_div_by_zero_mask_START              (17)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_div_by_zero_mask_END                (17)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_valu_neg_ln_mask_START              (18)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_valu_neg_ln_mask_END                (18)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_valu_neg_sqrt_mask_START            (19)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_valu_neg_sqrt_mask_END              (19)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_instr_misalign_mask_START           (20)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_instr_misalign_mask_END             (20)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_ub_addr_overflow_mask_START         (21)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_ub_addr_overflow_mask_END           (21)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_ub_ecc_mberr_mask_START             (22)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_ub_ecc_mberr_mask_END               (22)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_vms_unsort_mask_START               (23)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_vms_unsort_mask_END                 (23)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_csw_data_mask_START                 (24)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_csw_data_mask_END                   (24)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_sc_cfg_parity_mask_START            (25)
#define SOC_NPU_AICORE_VEC_ERROR_MASK_0_vec_err_sc_cfg_parity_mask_END              (25)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_ERR_INFO_T0_0_UNION
 struct description   : VEC_ERR_INFO_T0_0 Register structure definition
                        Address Offset:0x7730 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_err_su_pld_pc_t0     : 16; /* bit[0-15] : VEC ³ö´íÖ¸Áî¶ÔÓ¦µÄPC[15:0] */
        unsigned int  vec_err_su_pld_opcode_t0 : 7;  /* bit[16-22]: VEC ³ö´íÖ¸Áî¶ÔÓ¦µÄopcode */
        unsigned int  reserved                 : 9;  /* bit[23-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_ERR_INFO_T0_0_UNION;
#endif
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_0_vec_err_su_pld_pc_t0_START      (0)
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_0_vec_err_su_pld_pc_t0_END        (15)
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_0_vec_err_su_pld_opcode_t0_START  (16)
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_0_vec_err_su_pld_opcode_t0_END    (22)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_ERR_INFO_T0_1_UNION
 struct description   : VEC_ERR_INFO_T0_1 Register structure definition
                        Address Offset:0x7734 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_err_vf_instr_pc_l_t0 : 32; /* bit[0-31]: VEC_RB Error PC[31:0]:[17:0]is accurately from error instruction's PC, [31:18]is from VF start PC */
    } reg;
} SOC_NPU_AICORE_VEC_ERR_INFO_T0_1_UNION;
#endif
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_1_vec_err_vf_instr_pc_l_t0_START  (0)
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_1_vec_err_vf_instr_pc_l_t0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_ERR_INFO_T0_2_UNION
 struct description   : VEC_ERR_INFO_T0_2 Register structure definition
                        Address Offset:0x7738 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_err_vf_instr_pc_h_t0 : 17; /* bit[0-16] : VEC_RB Error PC[48:32], which is from VF start PC */
        unsigned int  reserved                 : 15; /* bit[17-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_ERR_INFO_T0_2_UNION;
#endif
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_2_vec_err_vf_instr_pc_h_t0_START  (0)
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_2_vec_err_vf_instr_pc_h_t0_END    (16)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_ERR_INFO_T0_3_UNION
 struct description   : VEC_ERR_INFO_T0_3 Register structure definition
                        Address Offset:0x773C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_ub_err_addr_l_t0 : 32; /* bit[0-31]: The low 32bits for VEC_UB_ECC_MBERR_ADDR and VEC_UB_OVERFLOW_ADDR */
    } reg;
} SOC_NPU_AICORE_VEC_ERR_INFO_T0_3_UNION;
#endif
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_3_vec_ub_err_addr_l_t0_START  (0)
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_3_vec_ub_err_addr_l_t0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_ERR_INFO_T0_4_UNION
 struct description   : VEC_ERR_INFO_T0_4 Register structure definition
                        Address Offset:0x7740 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_ub_err_addr_h_t0 : 1;  /* bit[0]   : The high 1bits for VEC_UB_ECC_MBERR_ADDR and VEC_UB_OVERFLOW_ADDR */
        unsigned int  reserved             : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_ERR_INFO_T0_4_UNION;
#endif
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_4_vec_ub_err_addr_h_t0_START  (0)
#define SOC_NPU_AICORE_VEC_ERR_INFO_T0_4_vec_ub_err_addr_h_t0_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_ERR_INFO_T1_0_UNION
 struct description   : VEC_ERR_INFO_T1_0 Register structure definition
                        Address Offset:0x7750 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_VEC_ERR_INFO_T1_0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_ERR_INFO_T1_1_UNION
 struct description   : VEC_ERR_INFO_T1_1 Register structure definition
                        Address Offset:0x7754 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_VEC_ERR_INFO_T1_1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_ERR_INFO_T1_2_UNION
 struct description   : VEC_ERR_INFO_T1_2 Register structure definition
                        Address Offset:0x7758 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_VEC_ERR_INFO_T1_2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_ERR_INFO_T1_3_UNION
 struct description   : VEC_ERR_INFO_T1_3 Register structure definition
                        Address Offset:0x775C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_VEC_ERR_INFO_T1_3_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_ERR_INFO_T1_4_UNION
 struct description   : VEC_ERR_INFO_T1_4 Register structure definition
                        Address Offset:0x7760 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_VEC_ERR_INFO_T1_4_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_WARN_T0_0_UNION
 struct description   : VEC_WARN_T0_0 Register structure definition
                        Address Offset:0x7900 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_warn_fp_undflow_err_t0 : 1;  /* bit[0]   : Floating point operation has underflow */
        unsigned int  vec_warn_fp_ovflow_err_t0  : 1;  /* bit[1]   : Floating point operation has overflow.SIMD instruction integer arithmetic operation has overflow. */
        unsigned int  vec_warn_fp_conv_err_t0    : 1;  /* bit[2]   : Convert any floating number to unsigned integer£¬the input is negative number(-0 is considered as negative number. (the result is +0 */
        unsigned int  vec_warn_src_inf_nan_t0    : 1;  /* bit[3]   : There is NaN/Inf input in VECTOR instructions */
        unsigned int  vec_warn_src_ln_neg_t0     : 1;  /* bit[4]   : VEC LNÖ¸ÁîµÄ²Ù×÷ÊýÎª¸ºÊý */
        unsigned int  vec_warn_src_sqrt_neg_t0   : 1;  /* bit[5]   : VEC SQRTÖ¸Áî±»¿ª·½ÊýÎª¸ºÊý */
        unsigned int  vec_warn_div0_t0           : 1;  /* bit[6]   : VEC ³ýÊýÎª0 */
        unsigned int  vec_warn_nop_cfg_instr_t0  : 1;  /* bit[7]   : vec Ö¸Áîcfg´íÎó£¬µ±nop´¦Àí */
        unsigned int  reserved                   : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_WARN_T0_0_UNION;
#endif
#define SOC_NPU_AICORE_VEC_WARN_T0_0_vec_warn_fp_undflow_err_t0_START  (0)
#define SOC_NPU_AICORE_VEC_WARN_T0_0_vec_warn_fp_undflow_err_t0_END    (0)
#define SOC_NPU_AICORE_VEC_WARN_T0_0_vec_warn_fp_ovflow_err_t0_START   (1)
#define SOC_NPU_AICORE_VEC_WARN_T0_0_vec_warn_fp_ovflow_err_t0_END     (1)
#define SOC_NPU_AICORE_VEC_WARN_T0_0_vec_warn_fp_conv_err_t0_START     (2)
#define SOC_NPU_AICORE_VEC_WARN_T0_0_vec_warn_fp_conv_err_t0_END       (2)
#define SOC_NPU_AICORE_VEC_WARN_T0_0_vec_warn_src_inf_nan_t0_START     (3)
#define SOC_NPU_AICORE_VEC_WARN_T0_0_vec_warn_src_inf_nan_t0_END       (3)
#define SOC_NPU_AICORE_VEC_WARN_T0_0_vec_warn_src_ln_neg_t0_START      (4)
#define SOC_NPU_AICORE_VEC_WARN_T0_0_vec_warn_src_ln_neg_t0_END        (4)
#define SOC_NPU_AICORE_VEC_WARN_T0_0_vec_warn_src_sqrt_neg_t0_START    (5)
#define SOC_NPU_AICORE_VEC_WARN_T0_0_vec_warn_src_sqrt_neg_t0_END      (5)
#define SOC_NPU_AICORE_VEC_WARN_T0_0_vec_warn_div0_t0_START            (6)
#define SOC_NPU_AICORE_VEC_WARN_T0_0_vec_warn_div0_t0_END              (6)
#define SOC_NPU_AICORE_VEC_WARN_T0_0_vec_warn_nop_cfg_instr_t0_START   (7)
#define SOC_NPU_AICORE_VEC_WARN_T0_0_vec_warn_nop_cfg_instr_t0_END     (7)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_WARN_T1_0_UNION
 struct description   : VEC_WARN_T1_0 Register structure definition
                        Address Offset:0x7910 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_VEC_WARN_T1_0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_WARN_MASK_0_UNION
 struct description   : VEC_WARN_MASK_0 Register structure definition
                        Address Offset:0x7920 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_warn_fp_undflow_err_mask : 1;  /* bit[0]   : ¶ÔÓ¦@0x7900 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  vec_warn_fp_ovflow_err_mask  : 1;  /* bit[1]   : ¶ÔÓ¦@0x7900 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  vec_warn_fp_conv_err_mask    : 1;  /* bit[2]   : ¶ÔÓ¦@0x7900 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  vec_warn_src_inf_nan_mask    : 1;  /* bit[3]   : ¶ÔÓ¦@0x7900 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  vec_warn_src_ln_neg_mask     : 1;  /* bit[4]   : ¶ÔÓ¦@0x7900 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  vec_warn_src_sqrt_neg_mask   : 1;  /* bit[5]   : ¶ÔÓ¦@0x7900 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  vec_warn_div0_mask           : 1;  /* bit[6]   : ¶ÔÓ¦@0x7900 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  vec_warn_nop_cfg_instr_mask  : 1;  /* bit[7]   : ¶ÔÓ¦@0x7900 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  reserved                     : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_WARN_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_VEC_WARN_MASK_0_vec_warn_fp_undflow_err_mask_START  (0)
#define SOC_NPU_AICORE_VEC_WARN_MASK_0_vec_warn_fp_undflow_err_mask_END    (0)
#define SOC_NPU_AICORE_VEC_WARN_MASK_0_vec_warn_fp_ovflow_err_mask_START   (1)
#define SOC_NPU_AICORE_VEC_WARN_MASK_0_vec_warn_fp_ovflow_err_mask_END     (1)
#define SOC_NPU_AICORE_VEC_WARN_MASK_0_vec_warn_fp_conv_err_mask_START     (2)
#define SOC_NPU_AICORE_VEC_WARN_MASK_0_vec_warn_fp_conv_err_mask_END       (2)
#define SOC_NPU_AICORE_VEC_WARN_MASK_0_vec_warn_src_inf_nan_mask_START     (3)
#define SOC_NPU_AICORE_VEC_WARN_MASK_0_vec_warn_src_inf_nan_mask_END       (3)
#define SOC_NPU_AICORE_VEC_WARN_MASK_0_vec_warn_src_ln_neg_mask_START      (4)
#define SOC_NPU_AICORE_VEC_WARN_MASK_0_vec_warn_src_ln_neg_mask_END        (4)
#define SOC_NPU_AICORE_VEC_WARN_MASK_0_vec_warn_src_sqrt_neg_mask_START    (5)
#define SOC_NPU_AICORE_VEC_WARN_MASK_0_vec_warn_src_sqrt_neg_mask_END      (5)
#define SOC_NPU_AICORE_VEC_WARN_MASK_0_vec_warn_div0_mask_START            (6)
#define SOC_NPU_AICORE_VEC_WARN_MASK_0_vec_warn_div0_mask_END              (6)
#define SOC_NPU_AICORE_VEC_WARN_MASK_0_vec_warn_nop_cfg_instr_mask_START   (7)
#define SOC_NPU_AICORE_VEC_WARN_MASK_0_vec_warn_nop_cfg_instr_mask_END     (7)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_WARN_INFO_T0_0_UNION
 struct description   : VEC_WARN_INFO_T0_0 Register structure definition
                        Address Offset:0x7930 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_warn_ub_sberr_addr_t0 : 22; /* bit[0-21] : VEC_UB_ECC_SBERR_ADDR µ¥bit ecc³ö´íµØÖ·¡£ */
        unsigned int  reserved                  : 10; /* bit[22-31]:  */
    } reg;
} SOC_NPU_AICORE_VEC_WARN_INFO_T0_0_UNION;
#endif
#define SOC_NPU_AICORE_VEC_WARN_INFO_T0_0_vec_warn_ub_sberr_addr_t0_START  (0)
#define SOC_NPU_AICORE_VEC_WARN_INFO_T0_0_vec_warn_ub_sberr_addr_t0_END    (21)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_RESERVED_REG0_UNION
 struct description   : VEC_RESERVED_REG0 Register structure definition
                        Address Offset:0x7FE0 Initial:0x00000000 Width:32
 register description : ±£Áô¼Ä´æÆ÷
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_reserved_reg0 : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_VEC_RESERVED_REG0_UNION;
#endif
#define SOC_NPU_AICORE_VEC_RESERVED_REG0_vec_reserved_reg0_START  (0)
#define SOC_NPU_AICORE_VEC_RESERVED_REG0_vec_reserved_reg0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_RESERVED_REG1_UNION
 struct description   : VEC_RESERVED_REG1 Register structure definition
                        Address Offset:0x7FE4 Initial:0x00000000 Width:32
 register description : ±£Áô¼Ä´æÆ÷
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_reserved_reg1 : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_VEC_RESERVED_REG1_UNION;
#endif
#define SOC_NPU_AICORE_VEC_RESERVED_REG1_vec_reserved_reg1_START  (0)
#define SOC_NPU_AICORE_VEC_RESERVED_REG1_vec_reserved_reg1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_RESERVED_RO_REG0_UNION
 struct description   : VEC_RESERVED_RO_REG0 Register structure definition
                        Address Offset:0x7FF0 Initial:0x00000000 Width:32
 register description : ±£Áô¼Ä´æÆ÷
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_reserved_ro_reg0 : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_VEC_RESERVED_RO_REG0_UNION;
#endif
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG0_vec_reserved_ro_reg0_START  (0)
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG0_vec_reserved_ro_reg0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_VEC_RESERVED_RO_REG1_UNION
 struct description   : VEC_RESERVED_RO_REG1 Register structure definition
                        Address Offset:0x7FF4 Initial:0x00000000 Width:32
 register description : ±£Áô¼Ä´æÆ÷
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vec_reserved_ro_reg1 : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_VEC_RESERVED_RO_REG1_UNION;
#endif
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG1_vec_reserved_ro_reg1_START  (0)
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG1_vec_reserved_ro_reg1_END    (31)




/****************************************************************************
                     (8/11) cube
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_START_DMY_CTRL_0_UNION
 struct description   : CUBE_START_DMY_CTRL_0 Register structure definition
                        Address Offset:0x8000 Initial:0x010110F0 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_start_dmy_en              : 1;  /* bit[0]    : Set 1 to enable the dummy operation before MMAD instruction to reduce the PI issue. */
        unsigned int  reserved_0                     : 3;  /* bit[1-3]  :  */
        unsigned int  cube_start_dmy_max_k_ext_cycle : 4;  /* bit[4-7]  : dummyÊ±£¬´ïµ½k_maxÖ®ºó¶îÍâ£¬±£³Ömax_k+1µÄcycleÊýºó¿ÉÒÔÌáÔç½áÊøstart_dummy£¬0xfÊ±¸ÃÅäÖÃÎÞÐ§£¬Ö»¿´dmy_cfg_cycle£» */
        unsigned int  cube_start_dmy_cfg_cycle       : 6;  /* bit[8-13] : Defines number of start_dmy cycleµÄÉÏÏÞÖµ£¬µ±start dummy³ÖÐøÊ±¼ä>=cfg_cycleÊ±Ö±½Ó½áÊøstart_dummy */
        unsigned int  reserved_1                     : 2;  /* bit[14-15]:  */
        unsigned int  cube_start_dmy_k_step          : 6;  /* bit[16-21]: dummyÊ±£¬Ã¿¸ôcube_start_dmy_k_step_cycle¸öcycle¿ªÆô»ò¹Ø±Õcube_start_dmy_k_step¸öK·½ÏòµÄPEÊýÁ¿ */
        unsigned int  reserved_2                     : 2;  /* bit[22-23]:  */
        unsigned int  cube_start_dmy_k_step_cycle    : 6;  /* bit[24-29]: dummyÊ±£¬Ã¿¸ôcube_start_dmy_k_step_cycle¸öcycle¿ªÆô»ò¹Ø±Õcube_start_dmy_k_step¸öK·½ÏòµÄPEÊýÁ¿,²»ÄÜÎª0 */
        unsigned int  reserved_3                     : 1;  /* bit[30]   :  */
        unsigned int  reserved_4                     : 1;  /* bit[31]   :  */
    } reg;
} SOC_NPU_AICORE_CUBE_START_DMY_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_0_cube_start_dmy_en_START               (0)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_0_cube_start_dmy_en_END                 (0)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_0_cube_start_dmy_max_k_ext_cycle_START  (4)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_0_cube_start_dmy_max_k_ext_cycle_END    (7)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_0_cube_start_dmy_cfg_cycle_START        (8)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_0_cube_start_dmy_cfg_cycle_END          (13)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_0_cube_start_dmy_k_step_START           (16)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_0_cube_start_dmy_k_step_END             (21)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_0_cube_start_dmy_k_step_cycle_START     (24)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_0_cube_start_dmy_k_step_cycle_END       (29)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_START_DMY_CTRL_1_UNION
 struct description   : CUBE_START_DMY_CTRL_1 Register structure definition
                        Address Offset:0x8004 Initial:0x10101010 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_start_dmy_max_k_nm : 6;  /* bit[0-5]  : mmadÖ¸ÁîdummyÊ±×î´ó¿ªÆôK·½ÏòµÄPEÊýÁ¿ */
        unsigned int  reserved_0              : 2;  /* bit[6-7]  :  */
        unsigned int  cube_start_dmy_max_k_wo : 6;  /* bit[8-13] : winoÖ¸ÁîdummyÊ±×î´ó¿ªÆôK·½ÏòµÄPEÊýÁ¿ */
        unsigned int  reserved_1              : 2;  /* bit[14-15]:  */
        unsigned int  cube_start_dmy_max_k_dw : 6;  /* bit[16-21]: depthwiseÖ¸ÁîdummyÊ±×î´ó¿ªÆôK·½ÏòµÄPEÊýÁ¿ */
        unsigned int  reserved_2              : 2;  /* bit[22-23]:  */
        unsigned int  cube_start_dmy_max_k_sp : 6;  /* bit[24-29]: groupwiseÖ¸ÁîdummyÊ±×î´ó¿ªÆôK·½ÏòµÄPEÊýÁ¿ */
        unsigned int  reserved_3              : 1;  /* bit[30]   :  */
        unsigned int  reserved_4              : 1;  /* bit[31]   :  */
    } reg;
} SOC_NPU_AICORE_CUBE_START_DMY_CTRL_1_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_1_cube_start_dmy_max_k_nm_START  (0)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_1_cube_start_dmy_max_k_nm_END    (5)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_1_cube_start_dmy_max_k_wo_START  (8)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_1_cube_start_dmy_max_k_wo_END    (13)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_1_cube_start_dmy_max_k_dw_START  (16)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_1_cube_start_dmy_max_k_dw_END    (21)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_1_cube_start_dmy_max_k_sp_START  (24)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_1_cube_start_dmy_max_k_sp_END    (29)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_START_DMY_CTRL_2_UNION
 struct description   : CUBE_START_DMY_CTRL_2 Register structure definition
                        Address Offset:0x8008 Initial:0x00100301 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_start_dmy_init_k         : 6;  /* bit[0-5]  : Defines the dummy operation's K value.
                                                                         ·¶Î§0~32£»
                                                                         0£º0£»
                                                                         'h10£º32¸öÈ«¿ª */
        unsigned int  reserved_0                    : 2;  /* bit[6-7]  :  */
        unsigned int  cube_start_dmy_interval_cycle : 6;  /* bit[8-13] : Defines the guard time (number of cycles) that when the second instruction exceed the guard time period, it will trigger the Dummy operation when cube_dummy_start_en is ON. */
        unsigned int  reserved_1                    : 2;  /* bit[14-15]:  */
        unsigned int  cube_start_dmy_max_k_gw       : 6;  /* bit[16-21]: mmad_spÖ¸ÁîdummyÊ±×î´ó¿ªÆôK·½ÏòµÄPEÊýÁ¿ */
        unsigned int  reserved_2                    : 2;  /* bit[22-23]:  */
        unsigned int  reserved_3                    : 8;  /* bit[24-31]:  */
    } reg;
} SOC_NPU_AICORE_CUBE_START_DMY_CTRL_2_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_2_cube_start_dmy_init_k_START          (0)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_2_cube_start_dmy_init_k_END            (5)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_2_cube_start_dmy_interval_cycle_START  (8)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_2_cube_start_dmy_interval_cycle_END    (13)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_2_cube_start_dmy_max_k_gw_START        (16)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_2_cube_start_dmy_max_k_gw_END          (21)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_START_DMY_CTRL_3_UNION
 struct description   : CUBE_START_DMY_CTRL_3 Register structure definition
                        Address Offset:0x800C Initial:0xAA55AA55 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_start_dmy_data_a0 : 8;  /* bit[0-7]  : Defines the first dummy data for data toggling when cube_dummy_start_en is ON. */
        unsigned int  cube_start_dmy_data_a1 : 8;  /* bit[8-15] : Defines the second dummy data for data toggling when cube_dummy_start_en is ON. */
        unsigned int  cube_start_dmy_data_b0 : 8;  /* bit[16-23]: Defines the first dummy data for data toggling when cube_dummy_start_en is ON. */
        unsigned int  cube_start_dmy_data_b1 : 8;  /* bit[24-31]: Defines the second dummy data for data toggling when cube_dummy_start_en is ON. */
    } reg;
} SOC_NPU_AICORE_CUBE_START_DMY_CTRL_3_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_3_cube_start_dmy_data_a0_START  (0)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_3_cube_start_dmy_data_a0_END    (7)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_3_cube_start_dmy_data_a1_START  (8)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_3_cube_start_dmy_data_a1_END    (15)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_3_cube_start_dmy_data_b0_START  (16)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_3_cube_start_dmy_data_b0_END    (23)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_3_cube_start_dmy_data_b1_START  (24)
#define SOC_NPU_AICORE_CUBE_START_DMY_CTRL_3_cube_start_dmy_data_b1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_END_DMY_CTRL_0_UNION
 struct description   : CUBE_END_DMY_CTRL_0 Register structure definition
                        Address Offset:0x8010 Initial:0x01010000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_end_dmy_en           : 1;  /* bit[0]    : Set 1 to enable the dummy operation before MMAD instruction to reduce the PI issue. */
        unsigned int  reserved_0                : 3;  /* bit[1-3]  :  */
        unsigned int  reserved_1                : 4;  /* bit[4-7]  :  */
        unsigned int  cube_end_dmy_cfg_cycle    : 6;  /* bit[8-13] : Defines number of end_dmy cycleµÄÉÏÏÞÖµ£¬µ±end dummy³ÖÐøÊ±¼ä>=cfg_cycleÊ±Ö±½Ó½áÊøend_dummy */
        unsigned int  reserved_2                : 2;  /* bit[14-15]:  */
        unsigned int  cube_end_dmy_k_step       : 6;  /* bit[16-21]: dummyÊ±£¬Ã¿¸ôcube_end_dmy_k_step_cycle¸öcycle¿ªÆô»ò¹Ø±Õcube_end_dmy_k_step¸öK·½ÏòµÄPEÊýÁ¿ */
        unsigned int  reserved_3                : 2;  /* bit[22-23]:  */
        unsigned int  cube_end_dmy_k_step_cycle : 6;  /* bit[24-29]: dummyÊ±£¬Ã¿¸ôcube_end_dmy_k_step_cycle¸öcycle¿ªÆô»ò¹Ø±Õcube_end_dmy_k_step¸öK·½ÏòµÄPEÊýÁ¿,²»ÄÜÎª0 */
        unsigned int  reserved_4                : 1;  /* bit[30]   :  */
        unsigned int  reserved_5                : 1;  /* bit[31]   :  */
    } reg;
} SOC_NPU_AICORE_CUBE_END_DMY_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_0_cube_end_dmy_en_START            (0)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_0_cube_end_dmy_en_END              (0)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_0_cube_end_dmy_cfg_cycle_START     (8)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_0_cube_end_dmy_cfg_cycle_END       (13)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_0_cube_end_dmy_k_step_START        (16)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_0_cube_end_dmy_k_step_END          (21)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_0_cube_end_dmy_k_step_cycle_START  (24)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_0_cube_end_dmy_k_step_cycle_END    (29)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_END_DMY_CTRL_1_UNION
 struct description   : CUBE_END_DMY_CTRL_1 Register structure definition
                        Address Offset:0x8014 Initial:0x10101010 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_end_dmy_max_k_nm : 6;  /* bit[0-5]  : mmadÖ¸Áîend_dummy¿ªÊ¼Ê±×î´ó¿ªÆôK·½ÏòµÄPEÊýÁ¿ */
        unsigned int  reserved_0            : 2;  /* bit[6-7]  :  */
        unsigned int  cube_end_dmy_max_k_wo : 6;  /* bit[8-13] : winoÖ¸Áîend_dummy¿ªÊ¼Ê±×î´ó¿ªÆôK·½ÏòµÄPEÊýÁ¿ */
        unsigned int  reserved_1            : 2;  /* bit[14-15]:  */
        unsigned int  cube_end_dmy_max_k_dw : 6;  /* bit[16-21]: depthwiseÖ¸Áîend_dummy¿ªÊ¼Ê±×î´ó¿ªÆôK·½ÏòµÄPEÊýÁ¿ */
        unsigned int  reserved_2            : 2;  /* bit[22-23]:  */
        unsigned int  cube_end_dmy_max_k_sp : 6;  /* bit[24-29]: mmad_spÖ¸Áîend_dummy¿ªÊ¼Ê±×î´ó¿ªÆôK·½ÏòµÄPEÊýÁ¿ */
        unsigned int  reserved_3            : 1;  /* bit[30]   :  */
        unsigned int  reserved_4            : 1;  /* bit[31]   :  */
    } reg;
} SOC_NPU_AICORE_CUBE_END_DMY_CTRL_1_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_1_cube_end_dmy_max_k_nm_START  (0)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_1_cube_end_dmy_max_k_nm_END    (5)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_1_cube_end_dmy_max_k_wo_START  (8)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_1_cube_end_dmy_max_k_wo_END    (13)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_1_cube_end_dmy_max_k_dw_START  (16)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_1_cube_end_dmy_max_k_dw_END    (21)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_1_cube_end_dmy_max_k_sp_START  (24)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_1_cube_end_dmy_max_k_sp_END    (29)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_END_DMY_CTRL_2_UNION
 struct description   : CUBE_END_DMY_CTRL_2 Register structure definition
                        Address Offset:0x8018 Initial:0x00100001 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_end_dmy_last_k   : 6;  /* bit[0-5]  : Defines the end dummy operation's last K value. */
        unsigned int  reserved_0            : 2;  /* bit[6-7]  :  */
        unsigned int  reserved_1            : 6;  /* bit[8-13] :  */
        unsigned int  reserved_2            : 2;  /* bit[14-15]:  */
        unsigned int  cube_end_dmy_max_k_gw : 6;  /* bit[16-21]: groupwiseÖ¸Áîend_dummy¿ªÊ¼Ê±×î´ó¿ªÆôK·½ÏòµÄPEÊýÁ¿ */
        unsigned int  reserved_3            : 2;  /* bit[22-23]:  */
        unsigned int  reserved_4            : 8;  /* bit[24-31]:  */
    } reg;
} SOC_NPU_AICORE_CUBE_END_DMY_CTRL_2_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_2_cube_end_dmy_last_k_START    (0)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_2_cube_end_dmy_last_k_END      (5)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_2_cube_end_dmy_max_k_gw_START  (16)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_2_cube_end_dmy_max_k_gw_END    (21)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_END_DMY_CTRL_3_UNION
 struct description   : CUBE_END_DMY_CTRL_3 Register structure definition
                        Address Offset:0x801C Initial:0xAA55AA55 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_end_dmy_data_a0 : 8;  /* bit[0-7]  : Defines the first dummy data for data toggling when cube_dummy_end_en is ON. */
        unsigned int  cube_end_dmy_data_a1 : 8;  /* bit[8-15] : Defines the second dummy data for data toggling when cube_dummy_end_en is ON. */
        unsigned int  cube_end_dmy_data_b0 : 8;  /* bit[16-23]: Defines the first dummy data for data toggling when cube_dummy_end_en is ON. */
        unsigned int  cube_end_dmy_data_b1 : 8;  /* bit[24-31]: Defines the second dummy data for data toggling when cube_dummy_end_en is ON. */
    } reg;
} SOC_NPU_AICORE_CUBE_END_DMY_CTRL_3_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_3_cube_end_dmy_data_a0_START  (0)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_3_cube_end_dmy_data_a0_END    (7)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_3_cube_end_dmy_data_a1_START  (8)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_3_cube_end_dmy_data_a1_END    (15)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_3_cube_end_dmy_data_b0_START  (16)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_3_cube_end_dmy_data_b0_END    (23)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_3_cube_end_dmy_data_b1_START  (24)
#define SOC_NPU_AICORE_CUBE_END_DMY_CTRL_3_cube_end_dmy_data_b1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_VDROP_CTRL_0_UNION
 struct description   : CUBE_VDROP_CTRL_0 Register structure definition
                        Address Offset:0x8020 Initial:0x003F1000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_vdrop_en             : 1;  /* bit[0]    : Set 1 to enable the vdrop mechanism.When this bit is set, the CUBE instruction will be run in a lower frequency at the beginning of MMAD instruction.Baltimore Lite/Tiny core doesn't support the Vdrop feature. */
        unsigned int  reserved_0                : 3;  /* bit[1-3]  :  */
        unsigned int  reserved_1                : 4;  /* bit[4-7]  :  */
        unsigned int  cube_vdrop_cfg_cycle      : 6;  /* bit[8-13] : Defines the vdrop pulse width, range shall be 1~63 */
        unsigned int  reserved_2                : 2;  /* bit[14-15]:  */
        unsigned int  cube_vdrop_interval_cycle : 6;  /* bit[16-21]: Defines the guard time (number of cycles) that when the second instruction exceed the guard time period, it will trigger the vdrop enable signal when cube_vdrop_en is ON. */
        unsigned int  reserved_3                : 9;  /* bit[22-30]:  */
        unsigned int  reserved_4                : 1;  /* bit[31]   :  */
    } reg;
} SOC_NPU_AICORE_CUBE_VDROP_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_VDROP_CTRL_0_cube_vdrop_en_START              (0)
#define SOC_NPU_AICORE_CUBE_VDROP_CTRL_0_cube_vdrop_en_END                (0)
#define SOC_NPU_AICORE_CUBE_VDROP_CTRL_0_cube_vdrop_cfg_cycle_START       (8)
#define SOC_NPU_AICORE_CUBE_VDROP_CTRL_0_cube_vdrop_cfg_cycle_END         (13)
#define SOC_NPU_AICORE_CUBE_VDROP_CTRL_0_cube_vdrop_interval_cycle_START  (16)
#define SOC_NPU_AICORE_CUBE_VDROP_CTRL_0_cube_vdrop_interval_cycle_END    (21)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_ACTIVE_CTRL_0_UNION
 struct description   : CUBE_ACTIVE_CTRL_0 Register structure definition
                        Address Offset:0x8030 Initial:0x00000060 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_glb_active_cfg_en         : 1;  /* bit[0]   : Set 1 to enable the global sync. pulse mechanism. When this bit is set, the CUBE instruction will follow to the global sync. pulse when it's in IDLE state to Busy state.Baltimore Tiny core doesn't support the global sync. feature. */
        unsigned int  cube_glb_inactive_cfg_en       : 1;  /* bit[1]   : Set 1 to enable the global sync. pulse mechanism. When this bit is set, the CUBE instruction will follow to the global sync. pulse when it's in BUSY state to IDLE state.Baltimore Tiny core doesn't support the global sync. feature. */
        unsigned int  reserved_0                     : 2;  /* bit[2-3] :  */
        unsigned int  cube_glb_active_interval_cycle : 4;  /* bit[4-7] : Defines the guard time (number of cycles) that when the second instruction exceed the guard time period, it will look forward to the next global sync. pulse before executing next CUBE instruction when cube_active_cfg_en is ON.(low 4 bits) */
        unsigned int  reserved_1                     : 23; /* bit[8-30]:  */
        unsigned int  reserved_2                     : 1;  /* bit[31]  :  */
    } reg;
} SOC_NPU_AICORE_CUBE_ACTIVE_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_ACTIVE_CTRL_0_cube_glb_active_cfg_en_START          (0)
#define SOC_NPU_AICORE_CUBE_ACTIVE_CTRL_0_cube_glb_active_cfg_en_END            (0)
#define SOC_NPU_AICORE_CUBE_ACTIVE_CTRL_0_cube_glb_inactive_cfg_en_START        (1)
#define SOC_NPU_AICORE_CUBE_ACTIVE_CTRL_0_cube_glb_inactive_cfg_en_END          (1)
#define SOC_NPU_AICORE_CUBE_ACTIVE_CTRL_0_cube_glb_active_interval_cycle_START  (4)
#define SOC_NPU_AICORE_CUBE_ACTIVE_CTRL_0_cube_glb_active_interval_cycle_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_0_UNION
 struct description   : CUBE_STALL_DMY_CTRL_0 Register structure definition
                        Address Offset:0x8040 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_stall_dmy_cfg : 4;  /* bit[0-3] : ¸ÃÐÅºÅÓÃÓÚÓ²¼þÄÚ²¿·´Ñ¹Ê±£¬Èçuflag/L0C self dependecy£¬dummy¼ÆËãµÄ¼ÆËãÁ¿µÄÅäÖÃ£¬dummy operation will use the K value which is equal to
                                                              Last_fractal_K * MAX(cube_stall_dummy_cfg, 1) / 16
                                                             Ê¹ÓÃÊ±Ðè½áºÏ¹¦ºÄ½µµÍºÍPIÇé¿öºÏÀíÅäÖÃ */
        unsigned int  reserved_0         : 27; /* bit[4-30]:  */
        unsigned int  reserved_1         : 1;  /* bit[31]  :  */
    } reg;
} SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_0_cube_stall_dmy_cfg_START  (0)
#define SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_0_cube_stall_dmy_cfg_END    (3)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_1_UNION
 struct description   : CUBE_STALL_DMY_CTRL_1 Register structure definition
                        Address Offset:0x8044 Initial:0xAA55AA55 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_stall_dmy_data_a0 : 8;  /* bit[0-7]  : Defines the first dummy data for data toggling when cube_dummy_end_en is ON. */
        unsigned int  cube_stall_dmy_data_a1 : 8;  /* bit[8-15] : Defines the second dummy data for data toggling when cube_dummy_end_en is ON. */
        unsigned int  cube_stall_dmy_data_b0 : 8;  /* bit[16-23]: Defines the first dummy data for data toggling when cube_dummy_end_en is ON. */
        unsigned int  cube_stall_dmy_data_b1 : 8;  /* bit[24-31]: Defines the second dummy data for data toggling when cube_dummy_end_en is ON. */
    } reg;
} SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_1_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_1_cube_stall_dmy_data_a0_START  (0)
#define SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_1_cube_stall_dmy_data_a0_END    (7)
#define SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_1_cube_stall_dmy_data_a1_START  (8)
#define SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_1_cube_stall_dmy_data_a1_END    (15)
#define SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_1_cube_stall_dmy_data_b0_START  (16)
#define SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_1_cube_stall_dmy_data_b0_END    (23)
#define SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_1_cube_stall_dmy_data_b1_START  (24)
#define SOC_NPU_AICORE_CUBE_STALL_DMY_CTRL_1_cube_stall_dmy_data_b1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_ECC_CTRL_0_UNION
 struct description   : CUBE_ECC_CTRL_0 Register structure definition
                        Address Offset:0x8050 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_ecc_l0a_en_n    : 1;  /* bit[0]   : ECC¿ª¹Ø,µÍÊ¹ÄÜÓÐÐ§¡£1'b0:Ê¹ÄÜ´ò¿ª£¬1'b1:Ê¹ÄÜ¹Ø±Õ */
        unsigned int  cube_ecc_l0a_wb_en_n : 1;  /* bit[1]   : ECCÐ´»Ø¿ª¹Ø,µÍÊ¹ÄÜÓÐÐ§¡£1'b0:Ê¹ÄÜ´ò¿ª£¬1'b1:Ê¹ÄÜ¹Ø±Õ */
        unsigned int  cube_ecc_l0b_en_n    : 1;  /* bit[2]   : ECC¿ª¹Ø,µÍÊ¹ÄÜÓÐÐ§¡£1'b0:Ê¹ÄÜ´ò¿ª£¬1'b1:Ê¹ÄÜ¹Ø±Õ */
        unsigned int  cube_ecc_l0b_wb_en_n : 1;  /* bit[3]   : ECCÐ´»Ø¿ª¹Ø,µÍÊ¹ÄÜÓÐÐ§¡£1'b0:Ê¹ÄÜ´ò¿ª£¬1'b1:Ê¹ÄÜ¹Ø±Õ */
        unsigned int  cube_ecc_l0c_en_n    : 1;  /* bit[4]   : ECC¿ª¹Ø,µÍÊ¹ÄÜÓÐÐ§¡£1'b0:Ê¹ÄÜ´ò¿ª£¬1'b1:Ê¹ÄÜ¹Ø±Õ */
        unsigned int  cube_ecc_l0c_wb_en_n : 1;  /* bit[5]   : ECCÐ´»Ø¿ª¹Ø,µÍÊ¹ÄÜÓÐÐ§¡£1'b0:Ê¹ÄÜ´ò¿ª£¬1'b1:Ê¹ÄÜ¹Ø±Õ */
        unsigned int  reserved_0           : 25; /* bit[6-30]:  */
        unsigned int  reserved_1           : 1;  /* bit[31]  :  */
    } reg;
} SOC_NPU_AICORE_CUBE_ECC_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_ECC_CTRL_0_cube_ecc_l0a_en_n_START     (0)
#define SOC_NPU_AICORE_CUBE_ECC_CTRL_0_cube_ecc_l0a_en_n_END       (0)
#define SOC_NPU_AICORE_CUBE_ECC_CTRL_0_cube_ecc_l0a_wb_en_n_START  (1)
#define SOC_NPU_AICORE_CUBE_ECC_CTRL_0_cube_ecc_l0a_wb_en_n_END    (1)
#define SOC_NPU_AICORE_CUBE_ECC_CTRL_0_cube_ecc_l0b_en_n_START     (2)
#define SOC_NPU_AICORE_CUBE_ECC_CTRL_0_cube_ecc_l0b_en_n_END       (2)
#define SOC_NPU_AICORE_CUBE_ECC_CTRL_0_cube_ecc_l0b_wb_en_n_START  (3)
#define SOC_NPU_AICORE_CUBE_ECC_CTRL_0_cube_ecc_l0b_wb_en_n_END    (3)
#define SOC_NPU_AICORE_CUBE_ECC_CTRL_0_cube_ecc_l0c_en_n_START     (4)
#define SOC_NPU_AICORE_CUBE_ECC_CTRL_0_cube_ecc_l0c_en_n_END       (4)
#define SOC_NPU_AICORE_CUBE_ECC_CTRL_0_cube_ecc_l0c_wb_en_n_START  (5)
#define SOC_NPU_AICORE_CUBE_ECC_CTRL_0_cube_ecc_l0c_wb_en_n_END    (5)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_UNION
 struct description   : CUBE_ECC_INJECT_CTRL_0 Register structure definition
                        Address Offset:0x8054 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_ecc_l0a_sb_inject_en      : 1;  /* bit[0]    : ECC¿ª¹Ø */
        unsigned int  cube_ecc_l0a_mb_inject_en      : 1;  /* bit[1]    : ECCÐ´»Ø¿ª¹Ø */
        unsigned int  cube_ecc_l0a_wino_sb_inject_en : 1;  /* bit[2]    : ECC¿ª¹Ø */
        unsigned int  cube_ecc_l0a_wino_mb_inject_en : 1;  /* bit[3]    : ECCÐ´»Ø¿ª¹Ø */
        unsigned int  cube_ecc_l0b_sb_inject_en      : 1;  /* bit[4]    : ECC¿ª¹Ø */
        unsigned int  cube_ecc_l0b_mb_inject_en      : 1;  /* bit[5]    : ECCÐ´»Ø¿ª¹Ø */
        unsigned int  cube_ecc_l0b_wino_sb_inject_en : 1;  /* bit[6]    : ECCµ¥±ÈÌØ×¢´í£¬¶ÔÍ¬Ò»¸öbankid£¬²»ÄÜºÍmb_injectÍ¬Ê±Ê¹ÓÃ£¬²»ÄÜÁ¬ÐøÊ¹ÓÃ£¬µ±×¢´íºó±ØÐëµÈÓ²¼þÉÏ±¨Òì³££¬²Å¿ÉÒÔµÚ¶þ´Î×¢´í */
        unsigned int  cube_ecc_l0b_wino_mb_inject_en : 1;  /* bit[7]    : ECC¶à±ÈÌØ×¢´í */
        unsigned int  cube_ecc_l0c_sb_inject_en      : 1;  /* bit[8]    : ECCµ¥±ÈÌØ×¢´í */
        unsigned int  cube_ecc_l0c_mb_inject_en      : 1;  /* bit[9]    : ECC¶à±ÈÌØ×¢´í */
        unsigned int  reserved_0                     : 21; /* bit[10-30]:  */
        unsigned int  reserved_1                     : 1;  /* bit[31]   :  */
    } reg;
} SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_cube_ecc_l0a_sb_inject_en_START       (0)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_cube_ecc_l0a_sb_inject_en_END         (0)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_cube_ecc_l0a_mb_inject_en_START       (1)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_cube_ecc_l0a_mb_inject_en_END         (1)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_cube_ecc_l0a_wino_sb_inject_en_START  (2)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_cube_ecc_l0a_wino_sb_inject_en_END    (2)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_cube_ecc_l0a_wino_mb_inject_en_START  (3)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_cube_ecc_l0a_wino_mb_inject_en_END    (3)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_cube_ecc_l0b_sb_inject_en_START       (4)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_cube_ecc_l0b_sb_inject_en_END         (4)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_cube_ecc_l0b_mb_inject_en_START       (5)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_cube_ecc_l0b_mb_inject_en_END         (5)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_cube_ecc_l0b_wino_sb_inject_en_START  (6)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_cube_ecc_l0b_wino_sb_inject_en_END    (6)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_cube_ecc_l0b_wino_mb_inject_en_START  (7)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_cube_ecc_l0b_wino_mb_inject_en_END    (7)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_cube_ecc_l0c_sb_inject_en_START       (8)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_cube_ecc_l0c_sb_inject_en_END         (8)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_cube_ecc_l0c_mb_inject_en_START       (9)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_CTRL_0_cube_ecc_l0c_mb_inject_en_END         (9)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0A_0_UNION
 struct description   : CUBE_ECC_INJECT_BANK_L0A_0 Register structure definition
                        Address Offset:0x8058 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_ecc_l0a_inject_bank : 32; /* bit[0-31]: Ö¸Ê¾L0A injectµÄÊ±ºòinjectÄÇ¸öbank£¬·Ö±í±íÊ¾32¸öL0A µÄbankID£¬onehotµÄÐÎÊ½
                                                                   ÓÐÐ§bitËæPE_M¸Ä±ä£¬ÓÐÐ§bitÎªLSB£¬ÓÐÐ§ÊýÁ¿ÎªPE_M */
    } reg;
} SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0A_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0A_0_cube_ecc_l0a_inject_bank_START  (0)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0A_0_cube_ecc_l0a_inject_bank_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0A_WINO_0_UNION
 struct description   : CUBE_ECC_INJECT_BANK_L0A_WINO_0 Register structure definition
                        Address Offset:0x805c Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_ecc_l0a_wino_inject_bank : 8;  /* bit[0-7] : Ö¸Ê¾L0A injectµÄÊ±ºòinjectÄÄ¸öbank£¬·Ö±í±íÊ¾8¸öL0A WINOµÄbankID£¬onehotµÄÐÎÊ½
                                                                        ÓÐÐ§bitËæPE_M¸Ä±ä£¬ÓÐÐ§bitÎªLSB£¬ÓÐÐ§ÊýÁ¿ÎªPE_M/4 */
        unsigned int  reserved                      : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0A_WINO_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0A_WINO_0_cube_ecc_l0a_wino_inject_bank_START  (0)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0A_WINO_0_cube_ecc_l0a_wino_inject_bank_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0B_0_UNION
 struct description   : CUBE_ECC_INJECT_BANK_L0B_0 Register structure definition
                        Address Offset:0x8060 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_ecc_l0b_inject_bank : 16; /* bit[0-15] : Ö¸Ê¾L0B injectµÄÊ±ºòinjectÄÄ¸öbank£¬·Ö±í±íÊ¾15¸öL0BµÄbankID£¬onehotµÄÐÎÊ½
                                                                    ÓÐÐ§bitËæPE_N¸Ä±ä£¬ÓÐÐ§bitÎªLSB£¬ÓÐÐ§ÊýÁ¿ÎªPE_N */
        unsigned int  reserved                 : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0B_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0B_0_cube_ecc_l0b_inject_bank_START  (0)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0B_0_cube_ecc_l0b_inject_bank_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0B_WINO_0_UNION
 struct description   : CUBE_ECC_INJECT_BANK_L0B_WINO_0 Register structure definition
                        Address Offset:0x8064 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_ecc_l0b_wino_inject_bank : 4;  /* bit[0-3] : Ö¸Ê¾L0B injectµÄÊ±ºòinjectÄÄ¸öbank£¬·Ö±í±íÊ¾4¸öL0B WINOµÄbankID£¬onehotµÄÐÎÊ½
                                                                        ÓÐÐ§bitËæPE_N¸Ä±ä£¬ÓÐÐ§bitÎªLSB£¬ÓÐÐ§ÊýÁ¿ÎªPE_N/4 */
        unsigned int  reserved                      : 28; /* bit[4-31]:  */
    } reg;
} SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0B_WINO_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0B_WINO_0_cube_ecc_l0b_wino_inject_bank_START  (0)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0B_WINO_0_cube_ecc_l0b_wino_inject_bank_END    (3)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0C_0_UNION
 struct description   : CUBE_ECC_INJECT_BANK_L0C_0 Register structure definition
                        Address Offset:0x8068 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_ecc_l0c_inject_bank_0 : 32; /* bit[0-31]: Ö¸Ê¾L0C injectµÄÊ±ºòinjectÄÇ¸öbankµÄµÍ32bit£¬·Ö±í±íÊ¾µÍ32¸öL0C µÄbankID£¬onehotµÄÐÎÊ½
                                                                     ÓÐÐ§bitËæPE_M/PE_N¸Ä±ä£¬ÓÐÐ§bitÎªLSB£¬ÓÐÐ§ÊýÁ¿ÎªPE_N/4*PE_M/4*2 */
    } reg;
} SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0C_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0C_0_cube_ecc_l0c_inject_bank_0_START  (0)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0C_0_cube_ecc_l0c_inject_bank_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0C_1_UNION
 struct description   : CUBE_ECC_INJECT_BANK_L0C_1 Register structure definition
                        Address Offset:0x806c Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_ecc_l0c_inject_bank_1 : 32; /* bit[0-31]: Ö¸Ê¾L0C injectµÄÊ±ºòinjectÄÇ¸öbankµÄ¸ß32bit£¬·Ö±í±íÊ¾¸ß32¸öL0C µÄbankID£¬onehotµÄÐÎÊ½
                                                                     ÓÐÐ§bitËæPE_M/PE_N¸Ä±ä£¬ÓÐÐ§bitÎªLSB£¬ÓÐÐ§ÊýÁ¿ÎªPE_N/4*PE_M/4*2 */
    } reg;
} SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0C_1_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0C_1_cube_ecc_l0c_inject_bank_1_START  (0)
#define SOC_NPU_AICORE_CUBE_ECC_INJECT_BANK_L0C_1_cube_ecc_l0c_inject_bank_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_CTRL_0_UNION
 struct description   : CUBE_CTRL_0 Register structure definition
                        Address Offset:0x8080 Initial:0x00000100 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_n2_mode                : 1;  /* bit[0]    : N2 mode£¨PE_N=4²»Ê¹ÄÜ£¬K3²ÅÓÐÓÃ£© */
        unsigned int  cube_dummy_must_s8          : 1;  /* bit[1]    : 0:×östart/end/stallµÄdummyµÄÊ±ºò£¬¸ú×ÅÖ¸ÁîµÄÀàÐÍ×ß£»1£º×ödummyµÄÊ±ºò£¬Ç¿ÐÐ°ÑÊý¾ÝÀàÐÍ¹Ì¶¨ÎªS8 */
        unsigned int  reserved_0                  : 2;  /* bit[2-3]  :  */
        unsigned int  cube_hsw_cnt_range          : 6;  /* bit[4-9]  : hset/hwaitµÄcnt³ö·¢allmost fullµÄË®Ïß£¨ÓÉÓÚ²»ÔÊÐíÍ¬eventÇ¶Ì×Ê¹ÓÃ£¬ÀíÂÛcntÊÇ0/1£¬²»»áÒç³ö£©£¬²»ÔÊÐíÅäÖÃÎª0 */
        unsigned int  cube_l0c_dependency_chk_byp : 1;  /* bit[10]   : checkenbit£¬1:È¡ÏûL0C dependency ¼ì²é¹¦ÄÜ£»0£ºÊ¹ÄÜ */
        unsigned int  reserved_1                  : 20; /* bit[11-30]:  */
        unsigned int  reserved_2                  : 1;  /* bit[31]   :  */
    } reg;
} SOC_NPU_AICORE_CUBE_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_n2_mode_START                 (0)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_n2_mode_END                   (0)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_dummy_must_s8_START           (1)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_dummy_must_s8_END             (1)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_hsw_cnt_range_START           (4)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_hsw_cnt_range_END             (9)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_l0c_dependency_chk_byp_START  (10)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_l0c_dependency_chk_byp_END    (10)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_ICG_MASK_0_UNION
 struct description   : CUBE_ICG_MASK_0 Register structure definition
                        Address Offset:0x8088 Initial:0x00000001 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_clk_en_mask_syscmd           : 1;  /* bit[0]   : clk_enable_mask£¬1'b1Ç¿ÖÆ´ò¿ªÊ±ÖÓ,1'b0Ê¹ÄÜÊ±ÖÓÃÅ¿Ø */
        unsigned int  cube_clk_en_mask_cube             : 1;  /* bit[1]   : clk_enable_mask£¬1'b1Ç¿ÖÆ´ò¿ªÊ±ÖÓ,1'b0Ê¹ÄÜÊ±ÖÓÃÅ¿Ø */
        unsigned int  cube_clk_en_mask_cube_n_mte       : 1;  /* bit[2]   : clk_enable_mask£¬1'b1Ç¿ÖÆ´ò¿ªÊ±ÖÓ,1'b0Ê¹ÄÜÊ±ÖÓÃÅ¿Ø */
        unsigned int  cube_clk_en_mask_cube_n_fixp      : 1;  /* bit[3]   : clk_enable_mask£¬1'b1Ç¿ÖÆ´ò¿ªÊ±ÖÓ,1'b0Ê¹ÄÜÊ±ÖÓÃÅ¿Ø */
        unsigned int  cube_clk_en_mask_clus_fixp        : 1;  /* bit[4]   : clk_enable_mask£¬1'b1Ç¿ÖÆ´ò¿ªÊ±ÖÓ,1'b0Ê¹ÄÜÊ±ÖÓÃÅ¿Ø */
        unsigned int  cube_clk_en_mask_clus_cube_n_fixp : 1;  /* bit[5]   : clk_enable_mask£¬1'b1Ç¿ÖÆ´ò¿ªÊ±ÖÓ,1'b0Ê¹ÄÜÊ±ÖÓÃÅ¿Ø */
        unsigned int  cube_clk_en_mask_clus_l0b         : 1;  /* bit[6]   : clk_enable_mask£¬1'b1Ç¿ÖÆ´ò¿ªÊ±ÖÓ,1'b0Ê¹ÄÜÊ±ÖÓÃÅ¿Ø */
        unsigned int  cube_clk_en_mask_clus_cube        : 1;  /* bit[7]   : clk_enable_mask£¬1'b1Ç¿ÖÆ´ò¿ªÊ±ÖÓ,1'b0Ê¹ÄÜÊ±ÖÓÃÅ¿Ø */
        unsigned int  cube_clk_en_mask_pe               : 1;  /* bit[8]   : clk_enable_mask£¬1'b1Ç¿ÖÆ´ò¿ªÊ±ÖÓ,1'b0Ê¹ÄÜÊ±ÖÓÃÅ¿Ø */
        unsigned int  reserved_0                        : 22; /* bit[9-30]:  */
        unsigned int  reserved_1                        : 1;  /* bit[31]  :  */
    } reg;
} SOC_NPU_AICORE_CUBE_ICG_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_ICG_MASK_0_cube_clk_en_mask_syscmd_START            (0)
#define SOC_NPU_AICORE_CUBE_ICG_MASK_0_cube_clk_en_mask_syscmd_END              (0)
#define SOC_NPU_AICORE_CUBE_ICG_MASK_0_cube_clk_en_mask_cube_START              (1)
#define SOC_NPU_AICORE_CUBE_ICG_MASK_0_cube_clk_en_mask_cube_END                (1)
#define SOC_NPU_AICORE_CUBE_ICG_MASK_0_cube_clk_en_mask_cube_n_mte_START        (2)
#define SOC_NPU_AICORE_CUBE_ICG_MASK_0_cube_clk_en_mask_cube_n_mte_END          (2)
#define SOC_NPU_AICORE_CUBE_ICG_MASK_0_cube_clk_en_mask_cube_n_fixp_START       (3)
#define SOC_NPU_AICORE_CUBE_ICG_MASK_0_cube_clk_en_mask_cube_n_fixp_END         (3)
#define SOC_NPU_AICORE_CUBE_ICG_MASK_0_cube_clk_en_mask_clus_fixp_START         (4)
#define SOC_NPU_AICORE_CUBE_ICG_MASK_0_cube_clk_en_mask_clus_fixp_END           (4)
#define SOC_NPU_AICORE_CUBE_ICG_MASK_0_cube_clk_en_mask_clus_cube_n_fixp_START  (5)
#define SOC_NPU_AICORE_CUBE_ICG_MASK_0_cube_clk_en_mask_clus_cube_n_fixp_END    (5)
#define SOC_NPU_AICORE_CUBE_ICG_MASK_0_cube_clk_en_mask_clus_l0b_START          (6)
#define SOC_NPU_AICORE_CUBE_ICG_MASK_0_cube_clk_en_mask_clus_l0b_END            (6)
#define SOC_NPU_AICORE_CUBE_ICG_MASK_0_cube_clk_en_mask_clus_cube_START         (7)
#define SOC_NPU_AICORE_CUBE_ICG_MASK_0_cube_clk_en_mask_clus_cube_END           (7)
#define SOC_NPU_AICORE_CUBE_ICG_MASK_0_cube_clk_en_mask_pe_START                (8)
#define SOC_NPU_AICORE_CUBE_ICG_MASK_0_cube_clk_en_mask_pe_END                  (8)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_0_UNION
 struct description   : CUBE_PI_DATA_PATTERN_L0A_0 Register structure definition
                        Address Offset:0x8090 Initial:0x40100300 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_pi_l0a_en          : 1;  /* bit[0]    : ¼ì²âL0A data patternµÄÊ¹ÄÜ¿ª¹Ø£» */
        unsigned int  reserved_0              : 7;  /* bit[1-7]  :  */
        unsigned int  cube_pi_l0a_mn_force_en : 8;  /* bit[8-15] : ohot±íÊ¾L0A grpµÄÇ¿ÖÆ¿ªÆôdata pi¹¦ÄÜ£¬[3:0]ÓÐÐ§ */
        unsigned int  cube_pi_l0a_min_mul_on  : 6;  /* bit[16-21]: ×îÐ¡¿ªÆôµÄmulµÄÊýÁ¿£¬·¶Î§0~32 */
        unsigned int  reserved_1              : 2;  /* bit[22-23]:  */
        unsigned int  cube_pi_l0a_max_zero    : 8;  /* bit[24-31]: ¼ì²â4ÅÄÄÚ´ïµ½¶àÉÙ¸ö0ºóÔÙÆô¶¯ */
    } reg;
} SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_0_cube_pi_l0a_en_START           (0)
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_0_cube_pi_l0a_en_END             (0)
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_0_cube_pi_l0a_mn_force_en_START  (8)
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_0_cube_pi_l0a_mn_force_en_END    (15)
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_0_cube_pi_l0a_min_mul_on_START   (16)
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_0_cube_pi_l0a_min_mul_on_END     (21)
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_0_cube_pi_l0a_max_zero_START     (24)
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_0_cube_pi_l0a_max_zero_END       (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_1_UNION
 struct description   : CUBE_PI_DATA_PATTERN_L0A_1 Register structure definition
                        Address Offset:0x8094 Initial:0x000055AA Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_pi_l0a_dmy_data0 : 8;  /* bit[0-7]  : ×¢ÈëµÄdummy data */
        unsigned int  cube_pi_l0a_dmy_data1 : 8;  /* bit[8-15] : ×¢ÈëµÄdummy data */
        unsigned int  reserved              : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_1_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_1_cube_pi_l0a_dmy_data0_START  (0)
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_1_cube_pi_l0a_dmy_data0_END    (7)
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_1_cube_pi_l0a_dmy_data1_START  (8)
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0A_1_cube_pi_l0a_dmy_data1_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_0_UNION
 struct description   : CUBE_PI_DATA_PATTERN_L0B_0 Register structure definition
                        Address Offset:0x8098 Initial:0x40100300 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_pi_l0b_en          : 1;  /* bit[0]    : ¼ì²âL0B data patternµÄÊ¹ÄÜ¿ª¹Ø£» */
        unsigned int  reserved_0              : 7;  /* bit[1-7]  :  */
        unsigned int  cube_pi_l0b_mn_force_en : 4;  /* bit[8-11] : ohot±íÊ¾L0B grpµÄÇ¿ÖÆ¿ªÆôdata pi¹¦ÄÜ£¬[PE_N/4-1:0]ÓÐÐ§ */
        unsigned int  reserved_1              : 4;  /* bit[12-15]:  */
        unsigned int  cube_pi_l0b_min_mul_on  : 6;  /* bit[16-21]: ×îÐ¡¿ªÆôµÄmulµÄÊýÁ¿£¬·¶Î§0~32 */
        unsigned int  reserved_2              : 2;  /* bit[22-23]:  */
        unsigned int  cube_pi_l0b_max_zero    : 8;  /* bit[24-31]: ¼ì²â4ÅÄÄÚ´ïµ½¶àÉÙ¸ö0ºóÔÙÆô¶¯ */
    } reg;
} SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_0_cube_pi_l0b_en_START           (0)
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_0_cube_pi_l0b_en_END             (0)
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_0_cube_pi_l0b_mn_force_en_START  (8)
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_0_cube_pi_l0b_mn_force_en_END    (11)
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_0_cube_pi_l0b_min_mul_on_START   (16)
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_0_cube_pi_l0b_min_mul_on_END     (21)
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_0_cube_pi_l0b_max_zero_START     (24)
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_0_cube_pi_l0b_max_zero_END       (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_1_UNION
 struct description   : CUBE_PI_DATA_PATTERN_L0B_1 Register structure definition
                        Address Offset:0x809C Initial:0x000055AA Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_pi_l0b_dmy_data0 : 8;  /* bit[0-7]  : ×¢ÈëµÄdummy data */
        unsigned int  cube_pi_l0b_dmy_data1 : 8;  /* bit[8-15] : ×¢ÈëµÄdummy data */
        unsigned int  reserved              : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_1_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_1_cube_pi_l0b_dmy_data0_START  (0)
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_1_cube_pi_l0b_dmy_data0_END    (7)
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_1_cube_pi_l0b_dmy_data1_START  (8)
#define SOC_NPU_AICORE_CUBE_PI_DATA_PATTERN_L0B_1_cube_pi_l0b_dmy_data1_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_PRE_RST_STALL_CTRL_UNION
 struct description   : CUBE_PRE_RST_STALL_CTRL Register structure definition
                        Address Offset:0x8100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_pre_rst_stall : 1;  /* bit[0]   : µçÆ½Ê¹ÄÜpre_rst_stall£¬ÈÃcube×¼±¸½øÈë¿ÉÒÔ¸´Î»µÄ×´Ì¬ */
        unsigned int  reserved_0         : 30; /* bit[1-30]:  */
        unsigned int  reserved_1         : 1;  /* bit[31]  :  */
    } reg;
} SOC_NPU_AICORE_CUBE_PRE_RST_STALL_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_PRE_RST_STALL_CTRL_cube_pre_rst_stall_START  (0)
#define SOC_NPU_AICORE_CUBE_PRE_RST_STALL_CTRL_cube_pre_rst_stall_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_PRE_RST_STATUS_UNION
 struct description   : CUBE_PRE_RST_STATUS Register structure definition
                        Address Offset:0x8104 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_pre_rst_rdy : 1;  /* bit[0]   : µçÆ½ÐÅºÅ£¬±íÊ¾cubeÒÑ¾­½øÈë¿ÉÒÔ¸´Î»µÄ×´Ì¬ */
        unsigned int  reserved_0       : 30; /* bit[1-30]:  */
        unsigned int  reserved_1       : 1;  /* bit[31]  :  */
    } reg;
} SOC_NPU_AICORE_CUBE_PRE_RST_STATUS_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_PRE_RST_STATUS_cube_pre_rst_rdy_START  (0)
#define SOC_NPU_AICORE_CUBE_PRE_RST_STATUS_cube_pre_rst_rdy_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_ERROR_T0_0_UNION
 struct description   : CUBE_ERROR_T0_0 Register structure definition
                        Address Offset:0x8700 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_err_l0a_rdwr_cflt_t0      : 1;  /* bit[0]    : Software¡¯s L0A Ping/Pong memory allocation scheme has problem;V310²»Ö§³Ö */
        unsigned int  cube_err_l0b_rdwr_cflt_t0      : 1;  /* bit[1]    : Software¡¯s L0B Ping/Pong memory allocation scheme has problem;V310²»Ö§³Ö */
        unsigned int  cube_err_l0c_rdwr_cflt_t0      : 1;  /* bit[2]    : Software¡¯s L0C Ping/Pong memory allocation scheme has problem;V310²»Ö§³Ö */
        unsigned int  cube_err_l0c_self_rdwr_cflt_t0 : 1;  /* bit[3]    : ºãÎª0£¬²»»á´æÔÚ */
        unsigned int  cube_err_invalid_data_t0       : 1;  /* bit[4]    : In FP mode, the input data has InF/NaN value. When saturation mode is inactive, it may also due to the output result is larger than the accumulator¡¯s representable range. */
        unsigned int  cube_err_l0a_wrap_around_t0    : 1;  /* bit[5]    : Software allocate wrong L0A/WINOA memory space;
                                                                          Other SoC¡¯s source code plot to the current project but programmer didn¡¯t aware the L0A size could be changed in current project. */
        unsigned int  cube_err_l0b_wrap_around_t0    : 1;  /* bit[6]    : Software allocate wrong L0B/WINOB memory space;
                                                                          Other SoC¡¯s source code plot to the current project but programmer didn¡¯t aware the L0B size could be changed in current project. */
        unsigned int  cube_err_l0c_wrap_around_t0    : 1;  /* bit[7]    : Software allocate wrong L0C memory space;
                                                                          Other SoC¡¯s source code plot to the current project but programmer didn¡¯t aware the L0C size could be changed in current project. */
        unsigned int  cube_err_l0a_ecc_mb_error_t0   : 1;  /* bit[8]    : Data is corrupted in L0A or user inject ECC multi-bit error. */
        unsigned int  cube_err_l0b_ecc_mb_error_t0   : 1;  /* bit[9]    : Data is corrupted in L0B or user inject ECC multi-bit error. */
        unsigned int  cube_err_l0c_ecc_mb_error_t0   : 1;  /* bit[10]   : Data is corrupted in L0C or user inject ECC multi-bit error. */
        unsigned int  cube_err_illegal_inst_t0       : 1;  /* bit[11]   : User use illegal parameter for the calculation related instruction. */
        unsigned int  cube_err_hset_cnt_ovf_t0       : 1;  /* bit[12]   : Too many HSET instruction is issued on the source side and the source side¡¯s hardware ignore the hset counter almost full signal. */
        unsigned int  cube_err_hset_cnt_unf_t0       : 1;  /* bit[13]   : Too many HWAIT instruction is issued on the destination side and the destionation side¡¯s hardware ignore the hset counter¡¯s status. */
        unsigned int  cube_err_pbuf_wrap_around_t0   : 1;  /* bit[14]   : Software allocate wrong PBUF space; */
        unsigned int  cube_err_parity_err_t0         : 1;  /* bit[15]   : ¼Ä´æÆ÷parity err */
        unsigned int  reserved_0                     : 15; /* bit[16-30]:  */
        unsigned int  reserved_1                     : 1;  /* bit[31]   : Ö»»á¼ÇÂ¼µÚÒ»¸ö·¢ÉúµÄerr */
    } reg;
} SOC_NPU_AICORE_CUBE_ERROR_T0_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_l0a_rdwr_cflt_t0_START       (0)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_l0a_rdwr_cflt_t0_END         (0)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_l0b_rdwr_cflt_t0_START       (1)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_l0b_rdwr_cflt_t0_END         (1)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_l0c_rdwr_cflt_t0_START       (2)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_l0c_rdwr_cflt_t0_END         (2)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_l0c_self_rdwr_cflt_t0_START  (3)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_l0c_self_rdwr_cflt_t0_END    (3)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_invalid_data_t0_START        (4)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_invalid_data_t0_END          (4)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_l0a_wrap_around_t0_START     (5)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_l0a_wrap_around_t0_END       (5)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_l0b_wrap_around_t0_START     (6)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_l0b_wrap_around_t0_END       (6)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_l0c_wrap_around_t0_START     (7)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_l0c_wrap_around_t0_END       (7)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_l0a_ecc_mb_error_t0_START    (8)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_l0a_ecc_mb_error_t0_END      (8)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_l0b_ecc_mb_error_t0_START    (9)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_l0b_ecc_mb_error_t0_END      (9)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_l0c_ecc_mb_error_t0_START    (10)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_l0c_ecc_mb_error_t0_END      (10)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_illegal_inst_t0_START        (11)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_illegal_inst_t0_END          (11)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_hset_cnt_ovf_t0_START        (12)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_hset_cnt_ovf_t0_END          (12)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_hset_cnt_unf_t0_START        (13)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_hset_cnt_unf_t0_END          (13)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_pbuf_wrap_around_t0_START    (14)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_pbuf_wrap_around_t0_END      (14)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_parity_err_t0_START          (15)
#define SOC_NPU_AICORE_CUBE_ERROR_T0_0_cube_err_parity_err_t0_END            (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_ERROR_T1_0_UNION
 struct description   : CUBE_ERROR_T1_0 Register structure definition
                        Address Offset:0x8710 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_AICORE_CUBE_ERROR_T1_0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_ERROR_MASK_0_UNION
 struct description   : CUBE_ERROR_MASK_0 Register structure definition
                        Address Offset:0x8720 Initial:0x00000010 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_err_l0a_rdwr_cflt_mask      : 1;  /* bit[0]    : exception mask signal£¬¶ÔÓ¦0x8700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  cube_err_l0b_rdwr_cflt_mask      : 1;  /* bit[1]    : exception mask signal£¬¶ÔÓ¦0x8700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  cube_err_l0c_rdwr_cflt_mask      : 1;  /* bit[2]    : exception mask signal£¬¶ÔÓ¦0x8700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  cube_err_l0c_self_rdwr_cflt_mask : 1;  /* bit[3]    : exception mask signal£¬¶ÔÓ¦0x8700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  cube_err_invalid_data_mask       : 1;  /* bit[4]    : exception mask signal£¬¶ÔÓ¦0x8700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  cube_err_l0a_wrap_around_mask    : 1;  /* bit[5]    : exception mask signal£¬¶ÔÓ¦0x8700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  cube_err_l0b_wrap_around_mask    : 1;  /* bit[6]    : exception mask signal£¬¶ÔÓ¦0x8700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  cube_err_l0c_wrap_around_mask    : 1;  /* bit[7]    : exception mask signal£¬¶ÔÓ¦0x8700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  cube_err_l0a_ecc_mb_error_mask   : 1;  /* bit[8]    : exception mask signal£¬¶ÔÓ¦0x8700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  cube_err_l0b_ecc_mb_error_mask   : 1;  /* bit[9]    : exception mask signal£¬¶ÔÓ¦0x8700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  cube_err_l0c_ecc_mb_error_mask   : 1;  /* bit[10]   : exception mask signal£¬¶ÔÓ¦0x8700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  cube_err_illegal_inst_mask       : 1;  /* bit[11]   : exception mask signal£¬¶ÔÓ¦0x8700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  cube_err_hset_cnt_ovf_mask       : 1;  /* bit[12]   : exception mask signal£¬¶ÔÓ¦0x8700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  cube_err_hset_cnt_unf_mask       : 1;  /* bit[13]   : exception mask signal£¬¶ÔÓ¦0x8700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  cube_err_pbuf_wrap_around_mask   : 1;  /* bit[14]   : exception mask signal£¬¶ÔÓ¦0x8700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  cube_err_parity_err_mask         : 1;  /* bit[15]   : exception mask signal£¬¶ÔÓ¦0x8700Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  reserved_0                       : 15; /* bit[16-30]:  */
        unsigned int  reserved_1                       : 1;  /* bit[31]   :  */
    } reg;
} SOC_NPU_AICORE_CUBE_ERROR_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_l0a_rdwr_cflt_mask_START       (0)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_l0a_rdwr_cflt_mask_END         (0)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_l0b_rdwr_cflt_mask_START       (1)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_l0b_rdwr_cflt_mask_END         (1)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_l0c_rdwr_cflt_mask_START       (2)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_l0c_rdwr_cflt_mask_END         (2)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_l0c_self_rdwr_cflt_mask_START  (3)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_l0c_self_rdwr_cflt_mask_END    (3)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_invalid_data_mask_START        (4)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_invalid_data_mask_END          (4)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_l0a_wrap_around_mask_START     (5)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_l0a_wrap_around_mask_END       (5)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_l0b_wrap_around_mask_START     (6)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_l0b_wrap_around_mask_END       (6)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_l0c_wrap_around_mask_START     (7)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_l0c_wrap_around_mask_END       (7)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_l0a_ecc_mb_error_mask_START    (8)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_l0a_ecc_mb_error_mask_END      (8)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_l0b_ecc_mb_error_mask_START    (9)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_l0b_ecc_mb_error_mask_END      (9)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_l0c_ecc_mb_error_mask_START    (10)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_l0c_ecc_mb_error_mask_END      (10)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_illegal_inst_mask_START        (11)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_illegal_inst_mask_END          (11)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_hset_cnt_ovf_mask_START        (12)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_hset_cnt_ovf_mask_END          (12)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_hset_cnt_unf_mask_START        (13)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_hset_cnt_unf_mask_END          (13)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_pbuf_wrap_around_mask_START    (14)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_pbuf_wrap_around_mask_END      (14)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_parity_err_mask_START          (15)
#define SOC_NPU_AICORE_CUBE_ERROR_MASK_0_cube_err_parity_err_mask_END            (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_ERR_INFO_T0_0_UNION
 struct description   : CUBE_ERR_INFO_T0_0 Register structure definition
                        Address Offset:0x8730 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_err_addr_t0 : 16; /* bit[0-15] : Ö»»á¼ÇÂ¼µÚÒ»¸ö·¢ÉúµÄerrµÄaddr */
        unsigned int  reserved         : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_AICORE_CUBE_ERR_INFO_T0_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_ERR_INFO_T0_0_cube_err_addr_t0_START  (0)
#define SOC_NPU_AICORE_CUBE_ERR_INFO_T0_0_cube_err_addr_t0_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_ERR_INFO_T0_1_UNION
 struct description   : CUBE_ERR_INFO_T0_1 Register structure definition
                        Address Offset:0x8734 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_err_pc_t0 : 16; /* bit[0-15] : Ö»»á¼ÇÂ¼µÚÒ»¸ö·¢ÉúµÄerrµÄPC */
        unsigned int  reserved_0     : 15; /* bit[16-30]:  */
        unsigned int  reserved_1     : 1;  /* bit[31]   :  */
    } reg;
} SOC_NPU_AICORE_CUBE_ERR_INFO_T0_1_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_ERR_INFO_T0_1_cube_err_pc_t0_START  (0)
#define SOC_NPU_AICORE_CUBE_ERR_INFO_T0_1_cube_err_pc_t0_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_ERR_INFO_T1_0_UNION
 struct description   : CUBE_ERR_INFO_T1_0 Register structure definition
                        Address Offset:0x8740 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 16; /* bit[0-15] : ²úÉúerrµÄaddr */
        unsigned int  reserved_1: 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_AICORE_CUBE_ERR_INFO_T1_0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_ERR_INFO_T1_1_UNION
 struct description   : CUBE_ERR_INFO_T1_1 Register structure definition
                        Address Offset:0x8744 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 16; /* bit[0-15] : ²úÉúerrµÄPC */
        unsigned int  reserved_1: 15; /* bit[16-30]:  */
        unsigned int  reserved_2: 1;  /* bit[31]   :  */
    } reg;
} SOC_NPU_AICORE_CUBE_ERR_INFO_T1_1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_WARN_T0_0_UNION
 struct description   : CUBE_WARN_T0_0 Register structure definition
                        Address Offset:0x8900 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_warn_l0a_ecc_sb_t0    : 1;  /* bit[0]    : Data is corrupted in L0A/WINOA or user inject ECC single bit error.Ö»¼ÇÂ¼µÚÒ»´ÎL0A ECC µ¥±ÈÌØ´íÎó */
        unsigned int  cube_warn_l0b_ecc_sb_t0    : 1;  /* bit[1]    : Data is corrupted in L0B/WINOB or user inject ECC single bit error.Ö»¼ÇÂ¼µÚÒ»´ÎL0B ECC µ¥±ÈÌØ´íÎó */
        unsigned int  cube_warn_l0c_ecc_sb_t0    : 1;  /* bit[2]    : Data is corrupted in L0C or user inject ECC single bit error.Ö»¼ÇÂ¼µÚÒ»´ÎL0C ECC µ¥±ÈÌØ´íÎó */
        unsigned int  cube_warn_acc_ovf_t0       : 1;  /* bit[3]    : The value range is larger than the accumulator¡¯s representable range.Ö»¼ÇÂ¼µÚÒ»´Î£¨cube_warn_acc_ovf¡¢cube_warn_acc_unf¡¢cube_warn_l0abc_infnan¡¢cube_warn_nop_cfg_instr£© */
        unsigned int  cube_warn_acc_unf_t0       : 1;  /* bit[4]    : The value range is smaller than the accumulator¡¯s representable range.Ö»¼ÇÂ¼µÚÒ»´Î£¨cube_warn_acc_ovf¡¢cube_warn_acc_unf¡¢cube_warn_l0abc_infnan¡¢cube_warn_nop_cfg_instr£© */
        unsigned int  cube_warn_l0abc_infnan_t0  : 1;  /* bit[5]    : In FP mode, the input data has InF/NaN value. When saturation mode is inactive, it may also due to the output result is larger than the accumulator¡¯s representable range.Ö»¼ÇÂ¼µÚÒ»´Î£¨cube_warn_acc_ovf¡¢cube_warn_acc_unf¡¢cube_warn_l0abc_infnan¡¢cube_warn_nop_cfg_instr£© */
        unsigned int  cube_warn_nop_cfg_instr_t0 : 1;  /* bit[6]    : User set the ¡°zero¡± parameter for the calculation related instruction.Ö»¼ÇÂ¼µÚÒ»´Î£¨cube_warn_acc_ovf¡¢cube_warn_acc_unf¡¢cube_warn_l0abc_infnan¡¢cube_warn_nop_cfg_instr£© */
        unsigned int  reserved_0                 : 9;  /* bit[7-15] :  */
        unsigned int  reserved_1                 : 15; /* bit[16-30]:  */
        unsigned int  reserved_2                 : 1;  /* bit[31]   :  */
    } reg;
} SOC_NPU_AICORE_CUBE_WARN_T0_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_WARN_T0_0_cube_warn_l0a_ecc_sb_t0_START     (0)
#define SOC_NPU_AICORE_CUBE_WARN_T0_0_cube_warn_l0a_ecc_sb_t0_END       (0)
#define SOC_NPU_AICORE_CUBE_WARN_T0_0_cube_warn_l0b_ecc_sb_t0_START     (1)
#define SOC_NPU_AICORE_CUBE_WARN_T0_0_cube_warn_l0b_ecc_sb_t0_END       (1)
#define SOC_NPU_AICORE_CUBE_WARN_T0_0_cube_warn_l0c_ecc_sb_t0_START     (2)
#define SOC_NPU_AICORE_CUBE_WARN_T0_0_cube_warn_l0c_ecc_sb_t0_END       (2)
#define SOC_NPU_AICORE_CUBE_WARN_T0_0_cube_warn_acc_ovf_t0_START        (3)
#define SOC_NPU_AICORE_CUBE_WARN_T0_0_cube_warn_acc_ovf_t0_END          (3)
#define SOC_NPU_AICORE_CUBE_WARN_T0_0_cube_warn_acc_unf_t0_START        (4)
#define SOC_NPU_AICORE_CUBE_WARN_T0_0_cube_warn_acc_unf_t0_END          (4)
#define SOC_NPU_AICORE_CUBE_WARN_T0_0_cube_warn_l0abc_infnan_t0_START   (5)
#define SOC_NPU_AICORE_CUBE_WARN_T0_0_cube_warn_l0abc_infnan_t0_END     (5)
#define SOC_NPU_AICORE_CUBE_WARN_T0_0_cube_warn_nop_cfg_instr_t0_START  (6)
#define SOC_NPU_AICORE_CUBE_WARN_T0_0_cube_warn_nop_cfg_instr_t0_END    (6)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_WARN_T1_0_UNION
 struct description   : CUBE_WARN_T1_0 Register structure definition
                        Address Offset:0x8910 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_AICORE_CUBE_WARN_T1_0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_WARN_MASK_0_UNION
 struct description   : CUBE_WARN_MASK_0 Register structure definition
                        Address Offset:0x8920 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_warn_l0a_ecc_sb_mask    : 1;  /* bit[0]   : ¶ÔÓ¦0x8900 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  cube_warn_l0b_ecc_sb_mask    : 1;  /* bit[1]   : ¶ÔÓ¦0x8900 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  cube_warn_l0c_ecc_sb_mask    : 1;  /* bit[2]   : ¶ÔÓ¦0x8900 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  cube_warn_acc_ovf_mask       : 1;  /* bit[3]   : ¶ÔÓ¦0x8900 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  cube_warn_acc_unf_mask       : 1;  /* bit[4]   : ¶ÔÓ¦0x8900 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  cube_warn_l0abc_infnan_mask  : 1;  /* bit[5]   : ¶ÔÓ¦0x8900 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  cube_warn_nop_cfg_instr_mask : 1;  /* bit[6]   : ¶ÔÓ¦0x8900 warn eventsÍ¬bit¶ÔÓ¦µÄmask, 1:ÆÁ±Î¸Ãevent; 0:ÉÏ±¨¸Ãevent */
        unsigned int  reserved_0                   : 24; /* bit[7-30]:  */
        unsigned int  reserved_1                   : 1;  /* bit[31]  :  */
    } reg;
} SOC_NPU_AICORE_CUBE_WARN_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_WARN_MASK_0_cube_warn_l0a_ecc_sb_mask_START     (0)
#define SOC_NPU_AICORE_CUBE_WARN_MASK_0_cube_warn_l0a_ecc_sb_mask_END       (0)
#define SOC_NPU_AICORE_CUBE_WARN_MASK_0_cube_warn_l0b_ecc_sb_mask_START     (1)
#define SOC_NPU_AICORE_CUBE_WARN_MASK_0_cube_warn_l0b_ecc_sb_mask_END       (1)
#define SOC_NPU_AICORE_CUBE_WARN_MASK_0_cube_warn_l0c_ecc_sb_mask_START     (2)
#define SOC_NPU_AICORE_CUBE_WARN_MASK_0_cube_warn_l0c_ecc_sb_mask_END       (2)
#define SOC_NPU_AICORE_CUBE_WARN_MASK_0_cube_warn_acc_ovf_mask_START        (3)
#define SOC_NPU_AICORE_CUBE_WARN_MASK_0_cube_warn_acc_ovf_mask_END          (3)
#define SOC_NPU_AICORE_CUBE_WARN_MASK_0_cube_warn_acc_unf_mask_START        (4)
#define SOC_NPU_AICORE_CUBE_WARN_MASK_0_cube_warn_acc_unf_mask_END          (4)
#define SOC_NPU_AICORE_CUBE_WARN_MASK_0_cube_warn_l0abc_infnan_mask_START   (5)
#define SOC_NPU_AICORE_CUBE_WARN_MASK_0_cube_warn_l0abc_infnan_mask_END     (5)
#define SOC_NPU_AICORE_CUBE_WARN_MASK_0_cube_warn_nop_cfg_instr_mask_START  (6)
#define SOC_NPU_AICORE_CUBE_WARN_MASK_0_cube_warn_nop_cfg_instr_mask_END    (6)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_WARN_INFO_T0_0_UNION
 struct description   : CUBE_WARN_INFO_T0_0 Register structure definition
                        Address Offset:0x8930 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_warn_l0a_ecc_addr_t0 : 16; /* bit[0-15] : Ê×´Î·¢Éú1bit ecc L0A/WINOA addr£¬{addr£¬bankid}£¬bankidÎª(5)bit bin£¬±íÊ¾ÄÄ¸öbank³öecc err */
        unsigned int  cube_warn_pc_t0           : 16; /* bit[16-31]: Ê×´Î²úÉú(cube_warn_acc_ovf¡¢cube_warn_acc_unf¡¢cube_warn_l0abc_infnan¡¢cube_warn_nop_cfg_instr£©µÄPCµØÖ· */
    } reg;
} SOC_NPU_AICORE_CUBE_WARN_INFO_T0_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_WARN_INFO_T0_0_cube_warn_l0a_ecc_addr_t0_START  (0)
#define SOC_NPU_AICORE_CUBE_WARN_INFO_T0_0_cube_warn_l0a_ecc_addr_t0_END    (15)
#define SOC_NPU_AICORE_CUBE_WARN_INFO_T0_0_cube_warn_pc_t0_START            (16)
#define SOC_NPU_AICORE_CUBE_WARN_INFO_T0_0_cube_warn_pc_t0_END              (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_WARN_INFO_T0_1_UNION
 struct description   : CUBE_WARN_INFO_T0_1 Register structure definition
                        Address Offset:0x8934 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_warn_l0c_ecc_addr_t0 : 16; /* bit[0-15] : Ê×´Î·¢Éú1bit ecc L0C addr£¬{addr£¬bankid£¬clusid}£»clusidµÄÎ»¿íÎªclog2(CLUS_NUM)£»bankidÊÇ¶þ½øÖÆ£¬Ö»¼ÇÂ¼µÚÒ»´ÎµÄbankid
                                                                     cubeÓëfixpÍ¬Ê±·¢Éú£¬cubeÓÅÏÈ¡£Addr[15]£º1£ºfixp£»0£ºcube£» */
        unsigned int  cube_warn_l0b_ecc_addr_t0 : 16; /* bit[16-31]: Ê×´Î·¢Éú1bit ecc L0B/WINOB addr£¬{addr£¬clusid£¬bankid}£»clusidµÄÎ»¿íÎªclog2(CLUS_NUM)£»bankidÊÇ¶þ½øÖÆ£¬Ö»¼ÇÂ¼µÚÒ»´ÎµÄbankid */
    } reg;
} SOC_NPU_AICORE_CUBE_WARN_INFO_T0_1_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_WARN_INFO_T0_1_cube_warn_l0c_ecc_addr_t0_START  (0)
#define SOC_NPU_AICORE_CUBE_WARN_INFO_T0_1_cube_warn_l0c_ecc_addr_t0_END    (15)
#define SOC_NPU_AICORE_CUBE_WARN_INFO_T0_1_cube_warn_l0b_ecc_addr_t0_START  (16)
#define SOC_NPU_AICORE_CUBE_WARN_INFO_T0_1_cube_warn_l0b_ecc_addr_t0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_WARN_INFO_T1_0_UNION
 struct description   : CUBE_WARN_INFO_T1_0 Register structure definition
                        Address Offset:0x8940 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 16; /* bit[0-15] : ²úÉúerrµÄaddr */
        unsigned int  reserved_1: 16; /* bit[16-31]: ²úÉúerrµÄPC */
    } reg;
} SOC_NPU_AICORE_CUBE_WARN_INFO_T1_0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_RESERVED_REG_0_UNION
 struct description   : CUBE_RESERVED_REG_0 Register structure definition
                        Address Offset:0x8FE0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_reserved_0 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_AICORE_CUBE_RESERVED_REG_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_RESERVED_REG_0_cube_reserved_0_START  (0)
#define SOC_NPU_AICORE_CUBE_RESERVED_REG_0_cube_reserved_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_RESERVED_REG_1_UNION
 struct description   : CUBE_RESERVED_REG_1 Register structure definition
                        Address Offset:0x8FE4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_reserved_1 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_AICORE_CUBE_RESERVED_REG_1_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_RESERVED_REG_1_cube_reserved_1_START  (0)
#define SOC_NPU_AICORE_CUBE_RESERVED_REG_1_cube_reserved_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_RESERVED_RO_REG_0_UNION
 struct description   : CUBE_RESERVED_RO_REG_0 Register structure definition
                        Address Offset:0x8FF0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_reserved_ro_0 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_AICORE_CUBE_RESERVED_RO_REG_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG_0_cube_reserved_ro_0_START  (0)
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG_0_cube_reserved_ro_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_CUBE_RESERVED_RO_REG_1_UNION
 struct description   : CUBE_RESERVED_RO_REG_1 Register structure definition
                        Address Offset:0x8FF4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cube_reserved_ro_1 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_AICORE_CUBE_RESERVED_RO_REG_1_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG_1_cube_reserved_ro_1_START  (0)
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG_1_cube_reserved_ro_1_END    (31)


/****************************************************************************
                     (9/11) biu_mini
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_AICORE_mini_BIU_CTRL0_0_UNION
 struct description   : BIU_CTRL0_0 Register structure definition
                        Address Offset:0x9500 Initial:0x00000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_ctrl0_0 : 32; /* bit[0-31]: [31] lmtr0_en limiterÊ¹ÄÜ£º
                                                      0£º½ûÖ¹£»
                                                      1£ºÊ¹ÄÜ¡£
                                                      [30] lmtr0_type BIU³ö¿Ú´ø¿íÏÞÁ÷¿ØÖÆµÄÃüÁîÀàÐÍ£º
                                                      0£ºÖ»¿ØÖÆÐ´´ø¿í£»
                                                      1£ºÍ¬Ê±¿ØÖÆ¶ÁÐ´×Ü´ø¿í¡£
                                                      [29] reserved ±£Áô
                                                      [28:16] lmtr0_bandwidth ÔÊÐíÆ½¾ù´ø¿í£º
                                                      ÅäÖÃÖµ=ÔÊÐíÆ½¾ù´ø¿í(B/Hz)*16=ÔÊÐí´ø¿í(MB/s)/¹¤×÷ÆµÂÊ£¨MHz£©*16¡£
                                                      ÀýÈç£º¹¤×÷ÆµÂÊÎª400MHz£¬ÔÊÐí´ø¿íÎª1400MB/s£¬Ôò´ø¿íÅäÖÃÖµÎª1400/400*16
                                                      ËµÃ÷£º
                                                      1.³Ë16µÄÄ¿µÄÊÇ±£ÁôÔÊÐíÆ½¾ù´ø¿íµÄ¸ß4Î»Ð¡Êý£»
                                                      2.¿ØÖÆºóµÄË²Ê±´ø¿í¿ÉÄÜ»á³¬¹ýÔÊÐí´ø¿í£¬³¬¹ýµÄ·¶Î§È¡¾öÓÚ´ø¿íÈÝÏÞµÄÅäÖÃ£»
                                                      3.¿ØÖÆºóµÄ³¤Ê±¼äÆ½¾ù´ø¿íÐ¡ÓÚµÈÓÚÔÊÐíÆ½¾ù´ø¿í¡£
                                                      [15:14] reserved ±£Áô
                                                      [13:0] lmtr0_saturation ´ø¿íÈÝÏÞ£º
                                                      ÅäÖÃÖµ=´ø¿íÈÝÏÞ(B)/16£»
                                                      ËµÃ÷£º
                                                      ¿ÉÒÔ½«±¾´ø¿í¿ØÖÆ·½Ê½µÈÐ§³É»ùÓÚ»¬¶¯´°¿ÚµÄÁ÷Á¿¿ØÖÆ£¬´ø¿íÈÝÏÞ¾ö¶¨ÁË»¬´°¿í¶ÈÒÔ¼°»¬´°ÄÚµÄÔÊÐíÁ÷Á¿£º´ø¿íÈÝÏÞ(B)/ÔÊÐíÆ½¾ù´ø¿í(B/Hz)=»¬´°¿í¶È£¨cycle£©¡£¼´ÔÚÅäÖÃµÄÔÊÐíÆ½¾ù´ø¿í¹Ì¶¨µÄÇé¿öÏÂ£¬´ø¿íÈÝÏÞÔ½´ó£¬»¬´°Ô½¿í£¬¶Ô¿ØÖÆÇ°µÄË²Ê±´ø¿í±ä»¯Ô½²»Ãô¸Ð£¬³¤Ê±¼ä¿ØÖÆºóµÄÆ½¾ù´ø¿íÒ²Ô½½Ó½üÅäÖÃµÄÔÊÐíÆ½¾ù´ø¿í£¬µ«¿ØÖÆºóµÄË²Ê±´ø¿íµÄ±ä»¯Ò²¿ÉÄÜ»áÔ½¾çÁÒ¡£
                                                      ÀýÈç£¬µ±ÔÊÐí´ø¿íÎªÀíÂÛ´ø¿íµÄ1/3Ê±£¨Îª±ãÓÚËµÃ÷£¬¼ÙÉèÒ»¸öÃüÁî¶ÔÓ¦Ò»ÅÄÊý¾Ý£¬Êý¾Ý×ÜÏßÎ»¿í16B¡£´ø¿í¿ØÖÆÊµ¼ÊÊÇ¿ØÖÆÃüÁî¶ø·ÇÊý¾Ý£©£ºÈô´ø¿íÈÝÏÞÅäÖÃÖµÎª1£¬ÔòÈÎÒâÁ¬ÐøµÄ3ÅÄÄÚ×î¶àÔÊÐí1ÅÄÊý¾ÝÍ¨¹ý£»Èô´ø¿íÈÝÏÞÅäÖÃÖµÎª2£¬ÔòÈÎÒâÁ¬ÐøµÄ6ÅÄÄÚ×î¶àÔÊÐí2ÅÄÊý¾ÝÍ¨¹ý£¬¶øÕâ2ÅÄÊý¾Ý¾Í¿ÉÄÜÁ¬ÐøÍ¨¹ý£»ÒÔ´ËÀàÍÆ¡££¨ÓÉÓÚÓ²¼þÑÓ³ÙµÈÒòËØ£¬½¨Òé´ø¿íÈÝÏÞµÄÓÐÐ§ÅäÖÃÖµÖÁÉÙÎª2£©
                                                      ×¢Òâ£º´ø¿íÏÞÁ÷Ê¹ÄÜÊ±£¬²»¿ÉÒÔÅäÖÃÎª0¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_CTRL0_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL0_0_biu_ctrl0_0_START  (0)
#define SOC_NPU_AICORE_BIU_CTRL0_0_biu_ctrl0_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_CTRL0_1_UNION
 struct description   : BIU_CTRL0_1 Register structure definition
                        Address Offset:0x9504 Initial:0x00000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_ctrl0_1 : 32; /* bit[0-31]: [31] lmtr1_en ¡¡ limiterÊ¹ÄÜ£º
                                                      0£º½ûÖ¹£»
                                                      1£ºÊ¹ÄÜ¡£
                                                      [30] lmtr1_type ¡¡ BIU³ö¿Ú´ø¿íÏÞÁ÷¿ØÖÆµÄÃüÁîÀàÐÍ£º
                                                      0£ºÖ»¿ØÖÆ¶Á´ø¿í£»
                                                      1£ºÍ¬Ê±¿ØÖÆ¶ÁÐ´×Ü´ø¿í¡£
                                                      [29] reserved ¡¡ ±£Áô
                                                      [28:16] lmtr1_bandwidth ¡¡ ÔÊÐíÆ½¾ù´ø¿í£º
                                                      ÅäÖÃÖµ=ÔÊÐíÆ½¾ù´ø¿í(B/Hz)*16=ÔÊÐí´ø¿í(MB/s)/¹¤×÷ÆµÂÊ£¨MHz£©*16¡£
                                                      ÀýÈç£º¹¤×÷ÆµÂÊÎª400MHz£¬ÔÊÐí´ø¿íÎª1400MB/s£¬Ôò´ø¿íÅäÖÃÖµÎª1400/400*16
                                                      ËµÃ÷£º
                                                      1.³Ë16µÄÄ¿µÄÊÇ±£ÁôÔÊÐíÆ½¾ù´ø¿íµÄ¸ß4Î»Ð¡Êý£»
                                                      2.¿ØÖÆºóµÄË²Ê±´ø¿í¿ÉÄÜ»á³¬¹ýÔÊÐí´ø¿í£¬³¬¹ýµÄ·¶Î§È¡¾öÓÚ´ø¿íÈÝÏÞµÄÅäÖÃ£»
                                                      3.¿ØÖÆºóµÄ³¤Ê±¼äÆ½¾ù´ø¿íÐ¡ÓÚµÈÓÚÔÊÐíÆ½¾ù´ø¿í¡£
                                                      [15:14] reserved ¡¡ ±£Áô
                                                      [13:0] lmtr1_saturation ¡¡ ´ø¿íÈÝÏÞ£º
                                                      ÅäÖÃÖµ=´ø¿íÈÝÏÞ(B)/16£»
                                                      ËµÃ÷£º
                                                      ¿ÉÒÔ½«±¾´ø¿í¿ØÖÆ·½Ê½µÈÐ§³É»ùÓÚ»¬¶¯´°¿ÚµÄÁ÷Á¿¿ØÖÆ£¬´ø¿íÈÝÏÞ¾ö¶¨ÁË»¬´°¿í¶ÈÒÔ¼°»¬´°ÄÚµÄÔÊÐíÁ÷Á¿£º´ø¿íÈÝÏÞ(B)/ÔÊÐíÆ½¾ù´ø¿í(B/Hz)=»¬´°¿í¶È£¨cycle£©¡£¼´ÔÚÅäÖÃµÄÔÊÐíÆ½¾ù´ø¿í¹Ì¶¨µÄÇé¿öÏÂ£¬´ø¿íÈÝÏÞÔ½´ó£¬»¬´°Ô½¿í£¬¶Ô¿ØÖÆÇ°µÄË²Ê±´ø¿í±ä»¯Ô½²»Ãô¸Ð£¬³¤Ê±¼ä¿ØÖÆºóµÄÆ½¾ù´ø¿íÒ²Ô½½Ó½üÅäÖÃµÄÔÊÐíÆ½¾ù´ø¿í£¬µ«¿ØÖÆºóµÄË²Ê±´ø¿íµÄ±ä»¯Ò²¿ÉÄÜ»áÔ½¾çÁÒ¡£
                                                      ÀýÈç£¬µ±ÔÊÐí´ø¿íÎªÀíÂÛ´ø¿íµÄ1/3Ê±£¨Îª±ãÓÚËµÃ÷£¬¼ÙÉèÒ»¸öÃüÁî¶ÔÓ¦Ò»ÅÄÊý¾Ý£¬Êý¾Ý×ÜÏßÎ»¿í16B¡£´ø¿í¿ØÖÆÊµ¼ÊÊÇ¿ØÖÆÃüÁî¶ø·ÇÊý¾Ý£©£ºÈô´ø¿íÈÝÏÞÅäÖÃÖµÎª1£¬ÔòÈÎÒâÁ¬ÐøµÄ3ÅÄÄÚ×î¶àÔÊÐí1ÅÄÊý¾ÝÍ¨¹ý£»Èô´ø¿íÈÝÏÞÅäÖÃÖµÎª2£¬ÔòÈÎÒâÁ¬ÐøµÄ6ÅÄÄÚ×î¶àÔÊÐí2ÅÄÊý¾ÝÍ¨¹ý£¬¶øÕâ2ÅÄÊý¾Ý¾Í¿ÉÄÜÁ¬ÐøÍ¨¹ý£»ÒÔ´ËÀàÍÆ¡££¨ÓÉÓÚÓ²¼þÑÓ³ÙµÈÒòËØ£¬½¨Òé´ø¿íÈÝÏÞµÄÓÐÐ§ÅäÖÃÖµÖÁÉÙÎª2£©
                                                      ×¢Òâ£º´ø¿íÏÞÁ÷Ê¹ÄÜÊ±£¬²»¿ÉÒÔÅäÖÃÎª0¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_CTRL0_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL0_1_biu_ctrl0_1_START  (0)
#define SOC_NPU_AICORE_BIU_CTRL0_1_biu_ctrl0_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_CTRL1_0_UNION
 struct description   : BIU_CTRL1_0 Register structure definition
                        Address Offset:0x9508 Initial:0x21000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_ctrl1_0 : 32; /* bit[0-31]: [31:30] reserved ¡¡ ±£Áô
                                                      [29] specu_dis When set, disable IFU ar_speculative (always 0)
                                                      [28] mte_even_distrb_en_n ¡¡ ÅäÖÃÎª0£¨Ä¬ÈÏÖµ£©Ê±£¬BIU»áÔÚ·µ»ØMTE¶ÁÊý¾ÝÊ±£¬½²Êý¾ÝÆ½¾ù·Ö²¿µ½2ÌõRÍ¨µÀÉÏ
                                                      ÅäÖÃÎª1Ê±£¬¸Ã¹¦ÄÜ¹Ø±Õ
                                                      [27] clk_biu_stat_en_mask ¡¡ BIU ´ø¿íÍ³¼Æ¹¦ÄÜµÄ¶¯Ì¬Ê±ÖÓÃÅ¿Ø£º
                                                      0£ºBIU ´ø¿íÍ³¼ÆÊ¹ÄÜ¹Ø±ÕÊ±£¬×Ô¶¯¹Ø±ÕÊ±ÖÓ£»
                                                      1£ºÊ±ÖÓ³£¿ª¡£
                                                      [26] clk_biu_bwc_en_mask ¡¡ BIU ´ø¿íÏÞÖÆ¹¦ÄÜµÄ¶¯Ì¬Ê±ÖÓÃÅ¿Ø£º
                                                      0£ºBIU´ø¿íÎª0Ê±£¬×Ô¶¯¹Ø±ÕÊ±ÖÓ£»
                                                      1£ºÊ±ÖÓ³£¿ª¡£
                                                      [25] clk_biu_perf_en_mask ¡¡ BIU perfºÍÖ±·½Í¼Í³¼Æ¹¦ÄÜµÄ¶¯Ì¬Ê±ÖÓÃÅ¿Ø£º
                                                      0£ºBIU idleÊ±£¬×Ô¶¯¹Ø±ÕÊ±ÖÓ£»
                                                      1£ºÊ±ÖÓ³£¿ª¡£
                                                      [24] clk_biu_en_mask ¡¡ BIUÖ÷Í¨Â·µÄ¶¯Ì¬Ê±ÖÓÃÅ¿Ø£º
                                                      0£ºBIU idleÊ±£¬×Ô¶¯¹Ø±ÕÊ±ÖÓ£»
                                                      1£ºÊ±ÖÓ³£¿ª¡£
                                                      [23:18] reserved ¡¡ ±£Áô
                                                      [17] otsd0_cfg ¡¡ ³ö¿ÚÃüÁîoutstanding£¨OTSD0£©¿ØÖÆ£º
                                                      0x0£ºotsd0¿ØÖÆ¶ÁÃüÁîOTSD£»
                                                      0x1£ºotsd0¿ØÖÆ¶ÁÐ´ºÏ¼ÆÃüÁîOTSD£»
                                                      [16] otsd1_cfg ¡¡ ³ö¿ÚÃüÁîoutstanding£¨OTSD1£©¿ØÖÆ£º
                                                      0x0£ºotsd1¿ØÖÆÐ´ÃüÁîOTSD£»
                                                      0x1£ºotsd1¿ØÖÆ¶ÁÐ´ºÏ¼ÆÃüÁîOTSD£»
                                                      [15:8] otsd1_lvl ¡¡ ³ö¿ÚÃüÁîoutstanding£¨OTSD1£©Ë®ÏßÉèÖÃ£º
                                                      0x00£º²»ÏÞÖÆÃüÁîµÄOTSD¸öÊý£»
                                                      else£ºÔÊÐíµÄ×î´óÃüÁîOTSD¸öÊý¡£
                                                      [7:0] otsd0_lvl ¡¡ ³ö¿ÚÃüÁîoutstanding£¨OTSD0£©Ë®ÏßÉèÖÃ£º
                                                      0x00£º²»ÏÞÖÆÃüÁîµÄOTSD¸öÊý£»
                                                      else£ºÔÊÐíµÄ×î´óÃüÁîOTSD¸öÊý¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_CTRL1_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL1_0_biu_ctrl1_0_START  (0)
#define SOC_NPU_AICORE_BIU_CTRL1_0_biu_ctrl1_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_CTRL1_1_UNION
 struct description   : BIU_CTRL1_1 Register structure definition
                        Address Offset:0x950c Initial:0x00000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_ctrl1_1 : 32; /* bit[0-31]: [31:24] otsd3_lvl ¡¡ ·´ÏòÁ÷¿Ø1ÃüÁîoutstanding£¨OTSD£©Ë®ÏßÉèÖÃ£º(×¢Òâ£º1911L²»Ê¹ÓÃ)
                                                      0x00£º²»ÏÞÖÆÃüÁîµÄOTSD¸öÊý£»
                                                      0x01¡«0x3C£ºÔÊÐíµÄ×î´óÃüÁîOTSD¸öÊý¡£
                                                      µ±·´ÏòÁ÷¿ØÐÅºÅ1ÓÐÐ§Ê±£¬Æô¶¯±¾¿ØÖÆ¡£
                                                      [23:16] otsd2_lvl ¡¡ ·´ÏòÁ÷¿Ø0ÃüÁîoutstanding£¨OTSD£©Ë®ÏßÉèÖÃ£º(×¢Òâ£º1911L²»Ê¹ÓÃ)
                                                      0x00£º²»ÏÞÖÆÃüÁîµÄOTSD¸öÊý£»
                                                      0x01¡«0x3C£ºÔÊÐíµÄ×î´óÃüÁîOTSD¸öÊý¡£
                                                      µ±·´ÏòÁ÷¿ØÐÅºÅ0ÓÐÐ§Ê±£¬Æô¶¯±¾¿ØÖÆ¡£
                                                      [15:1] reserved ¡¡ ±£Áô
                                                      [0] stat_en ¡¡ Í³¼Æ¹¦ÄÜÊ¹ÄÜ¡£
                                                      stat_en=0£ºÍ³¼Æ¹¦ÄÜ¹Ø±Õ£»
                                                      stat_en=1£ºÍ³¼Æ¹¦ÄÜÊ¹ÄÜ¡£
                                                      ËµÃ÷£º
                                                      1.Í³¼Æ½á¹ûÔÚ¼Ä´æÆ÷BIU_STATUS1ÖÐ£»
                                                      2.Èô¹Ø±Õ£¬ÔòÍ³¼Æ½á¹û±£³Ö£»ÈôÖØÐÂÊ¹ÄÜ£¬ÔòÍ³¼Æ½á¹ûÇåÁã²¢ÖØÐÂÍ³¼Æ¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_CTRL1_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL1_1_biu_ctrl1_1_START  (0)
#define SOC_NPU_AICORE_BIU_CTRL1_1_biu_ctrl1_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_CTRL2_0_UNION
 struct description   : BIU_CTRL2_0 Register structure definition
                        Address Offset:0x9510 Initial:0x003F003F Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_ctrl2_0 : 32; /* bit[0-31]: [31:28] cfg_arqos ¡¡ BIUËÍ¸øÏÂÓÎSMMUµÄarqosÐÅºÅ£¬Í¨¹ýÅäÖÃËÍ¹Ì¶¨Öµ
                                                      [27:24] cfg_arregion ¡¡ BIUËÍ¸øÏÂÓÎSMMUµÄarregionÐÅºÅ£¬Í¨¹ýÅäÖÃËÍ¹Ì¶¨Öµ
                                                      [23] cfg_aruser_fna ¡¡ BIUËÍ½oÏÂÓÎSMMUµÄARUSERÖÐµÄForce-Non-Allocate
                                                      [22] cfg_aruser_fa ¡¡ BIUËÍ½oÏÂÓÎSMMUµÄARUSERÖÐµÄForce-Allocate
                                                      [21] cfg_aruser_ssv ¡¡ BIUËÍ½oÏÂÓÎSMMUµÄARUSERÖÐµÄSSV (substreamID valid)
                                                      [20] cfg_aruser_snpattr ¡¡ BIUËÍ¸øÏÂÓÎSMMUµÄARUSERÖÐµÄSNPATTR
                                                      [19:16] cfg_arcache ¡¡ BIUËÍ¸øÏÂÓÎSMMUµÄarcacheÐÅºÅ£¬Í¨¹ýÅäÖÃËÍ¹Ì¶¨Öµ
                                                      [15:12] cfg_awqos ¡¡ BIUËÍ¸øÏÂÓÎSMMUµÄawqosÐÅºÅ£¬Í¨¹ýÅäÖÃËÍ¹Ì¶¨Öµ
                                                      [11:8] cfg_awregion ¡¡ BIUËÍ¸øÏÂÓÎSMMUµÄawregionÐÅºÅ£¬Í¨¹ýÅäÖÃËÍ¹Ì¶¨Öµ
                                                      [7] cfg_awuser_fna ¡¡ BIUËÍ½oÏÂÓÎSMMUµÄAWUSERÖÐµÄForce-Non-Allocate
                                                      [6] cfg_awuser_fa ¡¡ BIUËÍ½oÏÂÓÎSMMUµÄAWUSERÖÐµÄForce-Allocate
                                                      [5] cfg_awuser_ssv ¡¡ BIUËÍ½oÏÂÓÎSMMUµÄAWUSERÖÐµÄSSV (substreamID valid)
                                                      [4] cfg_awuser_snpattr ¡¡ BIUËÍ¸øÏÂÓÎSMMUµÄAWUSERÖÐµÄSNPATTR
                                                      [3:0] cfg_awcache ¡¡ BIUËÍ¸øÏÂÓÎSMMUµÄawcacheÐÅºÅ£¬Í¨¹ýÅäÖÃËÍ¹Ì¶¨Öµ */
    } reg;
} SOC_NPU_AICORE_BIU_CTRL2_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL2_0_biu_ctrl2_0_START  (0)
#define SOC_NPU_AICORE_BIU_CTRL2_0_biu_ctrl2_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_CTRL2_1_UNION
 struct description   : BIU_CTRL2_1 Register structure definition
                        Address Offset:0x9514 Initial:0x00000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_ctrl2_1 : 32; /* bit[0-31]: [31:18] reserved ±£Áô
                                                      [17:16] dfx_tbl_idx_mst outstanding tableÐÅÏ¢¶ÁÈ¡Ñ¡Ôñindex master ID (0,1,2)
                                                      [15:8] dfx_tbl_idx outstanding tableÐÅÏ¢¶ÁÈ¡Ñ¡Ôñindex¡£¶ÔÓ¦µÄ¶ÁÈ¡ÐÅÏ¢¿ÉÒÔÔÚBIU_STATUS9ÖÐ¿´µ½
                                                      [7:2] reserved ±£Áô
                                                      [1] soft_perf_rst_ctrl BIUÄÚPERF_MONÈí¸´Î»¿ØÖÆ£¬1ÎªÆô¶¯Èí¸´Î»£¬0ÎªÈ¡ÏûÈí¸´Î»
                                                      [0] dfx_err_enc_clr BIU´íÎó±àÂëÇå³ýÐÅºÅ£¬1ÎªÇå³ý£¬0È¡Ïû */
    } reg;
} SOC_NPU_AICORE_BIU_CTRL2_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL2_1_biu_ctrl2_1_START  (0)
#define SOC_NPU_AICORE_BIU_CTRL2_1_biu_ctrl2_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_CTRL6_0_UNION
 struct description   : BIU_CTRL6_0 Register structure definition
                        Address Offset:0x9570 Initial:0x00000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_ctrl6_0 : 32; /* bit[0-31]: (×¢Òâ£º¸Ã¼Ä´æÆ÷1911L²»Ê¹ÓÃ)
                                                      [31:30] reserved ¡¡ ±£Áô
                                                      [29] lmtr2_en ¡¡ limiterÊ¹ÄÜ£º
                                                      0£º½ûÖ¹£»
                                                      1£ºÊ¹ÄÜ¡£
                                                      µ±·´ÏòÁ÷¿ØÐÅºÅ0ÓÐÐ§Ê±£¬ÇÒlmtr2_enÎª1Ê±£¬Æô¶¯lmtr2µÄ´ø¿í¿ØÖÆ¡£
                                                      [28:16] lmtr2_bandwidth ¡¡ ÔÊÐíÆ½¾ù´ø¿í£º
                                                      ÅäÖÃÖµ=ÔÊÐíÆ½¾ù´ø¿í(B/Hz)*16=ÔÊÐí´ø¿í(MB/s)/¹¤×÷ÆµÂÊ£¨MHz£©*16¡£
                                                      ÀýÈç£º¹¤×÷ÆµÂÊÎª400MHz£¬ÔÊÐí´ø¿íÎª1400MB/s£¬Ôò´ø¿íÅäÖÃÖµÎª1400/400*16
                                                      ËµÃ÷£º
                                                      1.³Ë256µÄÄ¿µÄÊÇ±£ÁôÔÊÐíÆ½¾ù´ø¿íµÄ¸ß4Î»Ð¡Êý£»
                                                      2.¿ØÖÆºóµÄË²Ê±´ø¿í¿ÉÄÜ»á³¬¹ýÔÊÐí´ø¿í£¬³¬¹ýµÄ·¶Î§È¡¾öÓÚ´ø¿íÈÝÏÞµÄÅäÖÃ£»
                                                      3.¿ØÖÆºóµÄ³¤Ê±¼äÆ½¾ù´ø¿íÐ¡ÓÚµÈÓÚÔÊÐíÆ½¾ù´ø¿í¡£
                                                      [15:14] reserved ¡¡ ±£Áô
                                                      [13:0] lmtr2_saturation ¡¡ ´ø¿íÈÝÏÞ£º
                                                      ÅäÖÃÖµ=´ø¿íÈÝÏÞ(B)/16£»
                                                      ËµÃ÷£º
                                                      ¿ÉÒÔ½«±¾´ø¿í¿ØÖÆ·½Ê½µÈÐ§³É»ùÓÚ»¬¶¯´°¿ÚµÄÁ÷Á¿¿ØÖÆ£¬´ø¿íÈÝÏÞ¾ö¶¨ÁË»¬´°¿í¶ÈÒÔ¼°»¬´°ÄÚµÄÔÊÐíÁ÷Á¿£º´ø¿íÈÝÏÞ(B)/ÔÊÐíÆ½¾ù´ø¿í(B/Hz)=»¬´°¿í¶È£¨cycle£©¡£¼´ÔÚÅäÖÃµÄÔÊÐíÆ½¾ù´ø¿í¹Ì¶¨µÄÇé¿öÏÂ£¬´ø¿íÈÝÏÞÔ½´ó£¬»¬´°Ô½¿í£¬¶Ô¿ØÖÆÇ°µÄË²Ê±´ø¿í±ä»¯Ô½²»Ãô¸Ð£¬³¤Ê±¼ä¿ØÖÆºóµÄÆ½¾ù´ø¿íÒ²Ô½½Ó½üÅäÖÃµÄÔÊÐíÆ½¾ù´ø¿í£¬µ«¿ØÖÆºóµÄË²Ê±´ø¿íµÄ±ä»¯Ò²¿ÉÄÜ»áÔ½¾çÁÒ¡£
                                                      ÀýÈç£¬µ±ÔÊÐí´ø¿íÎªÀíÂÛ´ø¿íµÄ1/3Ê±£¨Îª±ãÓÚËµÃ÷£¬¼ÙÉèÒ»¸öÃüÁî¶ÔÓ¦Ò»ÅÄÊý¾Ý£¬Êý¾Ý×ÜÏßÎ»¿í16B¡£´ø¿í¿ØÖÆÊµ¼ÊÊÇ¿ØÖÆÃüÁî¶ø·ÇÊý¾Ý£©£ºÈô´ø¿íÈÝÏÞÅäÖÃÖµÎª1£¬ÔòÈÎÒâÁ¬ÐøµÄ3ÅÄÄÚ×î¶àÔÊÐí1ÅÄÊý¾ÝÍ¨¹ý£»Èô´ø¿íÈÝÏÞÅäÖÃÖµÎª2£¬ÔòÈÎÒâÁ¬ÐøµÄ6ÅÄÄÚ×î¶àÔÊÐí2ÅÄÊý¾ÝÍ¨¹ý£¬¶øÕâ2ÅÄÊý¾Ý¾Í¿ÉÄÜÁ¬ÐøÍ¨¹ý£»ÒÔ´ËÀàÍÆ¡££¨ÓÉÓÚÓ²¼þÑÓ³ÙµÈÒòËØ£¬½¨Òé´ø¿íÈÝÏÞµÄÓÐÐ§ÅäÖÃÖµÖÁÉÙÎª2£©
                                                      ×¢Òâ£º´ø¿íÏÞÁ÷Ê¹ÄÜÊ±£¬²»¿ÉÒÔÅäÖÃÎª0¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_CTRL6_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL6_0_biu_ctrl6_0_START  (0)
#define SOC_NPU_AICORE_BIU_CTRL6_0_biu_ctrl6_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_CTRL6_1_UNION
 struct description   : BIU_CTRL6_1 Register structure definition
                        Address Offset:0x9574 Initial:0x00000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_ctrl6_1 : 32; /* bit[0-31]: (×¢Òâ£º¸Ã¼Ä´æÆ÷1911L²»Ê¹ÓÃ)
                                                      [31] reserved ¡¡ ±£Áô
                                                      [30] lmtr23_type ¡¡ BIU·´ÏòÁ÷¿ØµÄÃüÁîÀàÐÍ£º
                                                      0£ºÖ»¿ØÖÆDDRµÄ¶ÁÐ´´ø¿í£»
                                                      1£ºÍ¬Ê±¿ØÖÆDDRºÍL2¶ÁÐ´×Ü´ø¿í¡£
                                                      [29] lmtr3_en ¡¡ limiterÊ¹ÄÜ£º
                                                      0£º½ûÖ¹£»
                                                      1£ºÊ¹ÄÜ¡£
                                                      µ±·´ÏòÁ÷¿ØÐÅºÅ1ÓÐÐ§Ê±£¬ÇÒlmtr3_enÎª1Ê±£¬Æô¶¯lmtr3µÄ´ø¿í¿ØÖÆ¡£
                                                      [28:16] lmtr3_bandwidth ¡¡ ÔÊÐíÆ½¾ù´ø¿í£º
                                                      ÅäÖÃÖµ=ÔÊÐíÆ½¾ù´ø¿í(B/Hz)*16=ÔÊÐí´ø¿í(MB/s)/¹¤×÷ÆµÂÊ£¨MHz£©*16¡£
                                                      ÀýÈç£º¹¤×÷ÆµÂÊÎª400MHz£¬ÔÊÐí´ø¿íÎª1400MB/s£¬Ôò´ø¿íÅäÖÃÖµÎª1400/400*16
                                                      ËµÃ÷£º
                                                      1.³Ë256µÄÄ¿µÄÊÇ±£ÁôÔÊÐíÆ½¾ù´ø¿íµÄ¸ß4Î»Ð¡Êý£»
                                                      2.¿ØÖÆºóµÄË²Ê±´ø¿í¿ÉÄÜ»á³¬¹ýÔÊÐí´ø¿í£¬³¬¹ýµÄ·¶Î§È¡¾öÓÚ´ø¿íÈÝÏÞµÄÅäÖÃ£»
                                                      3.¿ØÖÆºóµÄ³¤Ê±¼äÆ½¾ù´ø¿íÐ¡ÓÚµÈÓÚÔÊÐíÆ½¾ù´ø¿í¡£
                                                      [15:14] reserved ¡¡ ±£Áô
                                                      [13:0] lmtr3_saturation ¡¡ ´ø¿íÈÝÏÞ£º
                                                      ÅäÖÃÖµ=´ø¿íÈÝÏÞ(B)/16£»
                                                      ËµÃ÷£º
                                                      ¿ÉÒÔ½«±¾´ø¿í¿ØÖÆ·½Ê½µÈÐ§³É»ùÓÚ»¬¶¯´°¿ÚµÄÁ÷Á¿¿ØÖÆ£¬´ø¿íÈÝÏÞ¾ö¶¨ÁË»¬´°¿í¶ÈÒÔ¼°»¬´°ÄÚµÄÔÊÐíÁ÷Á¿£º´ø¿íÈÝÏÞ(B)/ÔÊÐíÆ½¾ù´ø¿í(B/Hz)=»¬´°¿í¶È£¨cycle£©¡£¼´ÔÚÅäÖÃµÄÔÊÐíÆ½¾ù´ø¿í¹Ì¶¨µÄÇé¿öÏÂ£¬´ø¿íÈÝÏÞÔ½´ó£¬»¬´°Ô½¿í£¬¶Ô¿ØÖÆÇ°µÄË²Ê±´ø¿í±ä»¯Ô½²»Ãô¸Ð£¬³¤Ê±¼ä¿ØÖÆºóµÄÆ½¾ù´ø¿íÒ²Ô½½Ó½üÅäÖÃµÄÔÊÐíÆ½¾ù´ø¿í£¬µ«¿ØÖÆºóµÄË²Ê±´ø¿íµÄ±ä»¯Ò²¿ÉÄÜ»áÔ½¾çÁÒ¡£
                                                      ÀýÈç£¬µ±ÔÊÐí´ø¿íÎªÀíÂÛ´ø¿íµÄ1/3Ê±£¨Îª±ãÓÚËµÃ÷£¬¼ÙÉèÒ»¸öÃüÁî¶ÔÓ¦Ò»ÅÄÊý¾Ý£¬Êý¾Ý×ÜÏßÎ»¿í16B¡£´ø¿í¿ØÖÆÊµ¼ÊÊÇ¿ØÖÆÃüÁî¶ø·ÇÊý¾Ý£©£ºÈô´ø¿íÈÝÏÞÅäÖÃÖµÎª1£¬ÔòÈÎÒâÁ¬ÐøµÄ3ÅÄÄÚ×î¶àÔÊÐí1ÅÄÊý¾ÝÍ¨¹ý£»Èô´ø¿íÈÝÏÞÅäÖÃÖµÎª2£¬ÔòÈÎÒâÁ¬ÐøµÄ6ÅÄÄÚ×î¶àÔÊÐí2ÅÄÊý¾ÝÍ¨¹ý£¬¶øÕâ2ÅÄÊý¾Ý¾Í¿ÉÄÜÁ¬ÐøÍ¨¹ý£»ÒÔ´ËÀàÍÆ¡££¨ÓÉÓÚÓ²¼þÑÓ³ÙµÈÒòËØ£¬½¨Òé´ø¿íÈÝÏÞµÄÓÐÐ§ÅäÖÃÖµÖÁÉÙÎª2£©
                                                      ×¢Òâ£º´ø¿íÏÞÁ÷Ê¹ÄÜÊ±£¬²»¿ÉÒÔÅäÖÃÎª0¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_CTRL6_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL6_1_biu_ctrl6_1_START  (0)
#define SOC_NPU_AICORE_BIU_CTRL6_1_biu_ctrl6_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_STATUS8_0_UNION
 struct description   : BIU_STATUS8_0 Register structure definition
                        Address Offset:0x9578 Initial:0x00000000 Width:32
 register description : BIU×´Ì¬¼Ä´æÆ÷8
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_status8_0 : 32; /* bit[0-31]: [31:0] stat_flux_rd_l2 ¡¡ Í³¼ÆBIU·ÃÎÊL2µØÖ·¿Õ¼äµÄ³ö¿Ú¶ÁÁ÷Á¿£º
                                                        ËµÃ÷£º
                                                        1.ÀÛ¼ÓËùÓÐ¶ÁÃüÁî¶ÔÓ¦µÄÊý¾ÝÁ÷Á¿£¬µ¥Î»ÎªByte£»
                                                        2.Í³¼ÆµÄÊ¹ÄÜ£¬²Î¼û¼Ä´æÆ÷BIU_CTRL1.stat_en£»
                                                        3.Í³¼ÆÍ£Ö¹ºó½á¹û±£³Ö£¬Í³¼ÆÔÙ´Î¿ªÊ¼Ê±×Ô¶¯ÇåÁã£¬Òç³öºó¾íÈÆ¼ÆÊý£»
                                                        4.32bit¼ÆÊýÆ÷£¬¼´Á¿³ÌÎª4GB¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_STATUS8_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS8_0_biu_status8_0_START  (0)
#define SOC_NPU_AICORE_BIU_STATUS8_0_biu_status8_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_STATUS8_1_UNION
 struct description   : BIU_STATUS8_1 Register structure definition
                        Address Offset:0x957c Initial:0x00000000 Width:32
 register description : BIU×´Ì¬¼Ä´æÆ÷8
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_status8_1 : 32; /* bit[0-31]: [31:0] stat_flux_wr_l2 ¡¡ Í³¼ÆBIU·ÃÎÊL2µØÖ·¿Õ¼äµÄ³ö¿ÚÐ´Á÷Á¿£º
                                                        ËµÃ÷£º
                                                        1.ÀÛ¼ÓËùÓÐÐ´ÃüÁî¶ÔÓ¦µÄÊý¾ÝÁ÷Á¿£¬µ¥Î»ÎªByte£»
                                                        2.Í³¼ÆµÄÊ¹ÄÜ£¬²Î¼û¼Ä´æÆ÷BIU_CTRL1.stat_en£»
                                                        3.Í³¼ÆÍ£Ö¹ºó½á¹û±£³Ö£¬Í³¼ÆÔÙ´Î¿ªÊ¼Ê±×Ô¶¯ÇåÁã£¬Òç³öºó¾íÈÆ¼ÆÊý£»
                                                        4.32bit¼ÆÊýÆ÷£¬¼´Á¿³ÌÎª4GB¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_STATUS8_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS8_1_biu_status8_1_START  (0)
#define SOC_NPU_AICORE_BIU_STATUS8_1_biu_status8_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_CTRL7_UNION
 struct description   : BIU_CTRL7 Register structure definition
                        Address Offset:0x9580 Initial:0x00000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷7
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pqos_otsd0_lvl : 8;  /* bit[0-7]  : SOCÏÞÖÆ³ö¿ÚÃüÁîoutstanding£¨OTSD0£©Ë®ÏßÉèÖÃµµÎ»2£º
                                                          0x00£º²»ÏÞÖÆÃüÁîµÄOTSD¸öÊý£»
                                                          else£ºÔÊÐíµÄ×î´óÃüÁîOTSD¸öÊý */
        unsigned int  pqos_otsd1_lvl : 8;  /* bit[8-15] : SOCÏÞÖÆ³ö¿ÚÃüÁîoutstanding£¨OTSD1£©Ë®ÏßÉèÖÃµµÎ»2£º
                                                          0x00£º²»ÏÞÖÆÃüÁîµÄOTSD¸öÊý£»
                                                          else£ºÔÊÐíµÄ×î´óÃüÁîOTSD¸öÊý */
        unsigned int  pqos_otsd2_lvl : 8;  /* bit[16-23]: SOCÏÞÖÆ³ö¿ÚÃüÁîoutstanding£¨OTSD2£©Ë®ÏßÉèÖÃµµÎ»2£º
                                                          0x00£º²»ÏÞÖÆÃüÁîµÄOTSD¸öÊý£»
                                                          else£ºÔÊÐíµÄ×î´óÃüÁîOTSD¸öÊý */
        unsigned int  soc_qos_sel    : 1;  /* bit[24]   : SOCÏÞÖÆ³ö¿ÚÃüÁîÑ¡ÔñÐÅºÅ£º
                                                          0x1£ºÁ½ÏßÁ÷¿Ø»úÖÆ£»
                                                          0x0£ºÈýÏßÁ÷¿Ø»úÖÆ£» */
        unsigned int  reserved       : 7;  /* bit[25-31]:  */
    } reg;
} SOC_NPU_AICORE_BIU_CTRL7_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL7_pqos_otsd0_lvl_START  (0)
#define SOC_NPU_AICORE_BIU_CTRL7_pqos_otsd0_lvl_END    (7)
#define SOC_NPU_AICORE_BIU_CTRL7_pqos_otsd1_lvl_START  (8)
#define SOC_NPU_AICORE_BIU_CTRL7_pqos_otsd1_lvl_END    (15)
#define SOC_NPU_AICORE_BIU_CTRL7_pqos_otsd2_lvl_START  (16)
#define SOC_NPU_AICORE_BIU_CTRL7_pqos_otsd2_lvl_END    (23)
#define SOC_NPU_AICORE_BIU_CTRL7_soc_qos_sel_START     (24)
#define SOC_NPU_AICORE_BIU_CTRL7_soc_qos_sel_END       (24)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_STATUS9_0_UNION
 struct description   : BIU_STATUS9_0 Register structure definition
                        Address Offset:0x9590 Initial:0x00000000 Width:32
 register description : BIU×´Ì¬¼Ä´æÆ÷9
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_status9_0 : 32; /* bit[0-31]: [31:26] dfx_smmu_r0_bp_cnt[5:0] ¡¡ BIU R0Í¨µÀ·´Ñ¹SMMUµÄÅÄÊý¼ÆÊýÆ÷¡£Ã¿·´Ñ¹Ò»ÅÄ+1¡£¸´Î»ÇåÁã¡£
                                                        [25:14] dfx_smmu_r1_bp_cnt ¡¡ BIU R1Í¨µÀ·´Ñ¹SMMUµÄÅÄÊý¼ÆÊýÆ÷¡£Ã¿·´Ñ¹Ò»ÅÄ+1¡£¸´Î»ÇåÁã¡£
                                                        [13:6] err_id ¡¡ ¼ÇÂ¼ID³öÏÖ´íÎóÊ±£¬´íÎóµÄIDÖµ
                                                        [5] otstbl_entry_vld ¡¡ outstanding tableÖÐµÄÑ¡³öentryµÄburst sizeÐÅÏ¢£¬µ±otstbl_entry_vldÎª0Ê±ÓÐÐ§£¬1±íÊ¾µ±Ç°entryÎ´Ê¹ÓÃ£¬0±íÊ¾µ±Ç°entryÒÑÊ¹ÓÃ
                                                        [4] otstbl_rw_flg ¡¡ outstanding tableÖÐµÄÑ¡³öentryµÄburst sizeÐÅÏ¢£¬µ±otstbl_entry_vldÎª0Ê±ÓÐÐ§£¬1±íÊ¾µ±Ç°entryµÄÃüÁîÎªÐ´ÃüÁî£¬0±íÊ¾µ±Ç°entryµÄÃüÁîÊÇ¶ÁÃüÁî
                                                        [3] otstbl_tid ¡¡ outstanding tableÖÐµÄÑ¡³öentryµÄburst sizeÐÅÏ¢£¬µ±otstbl_entry_vldÎª0Ê±ÓÐÐ§£¬1±íÊ¾µ±Ç°entryµÄ¶ÁÐ´ÃüÁîÊÇ·ÃÎÊL2µÄ¡£
                                                        [2] otstbl_awack ¡¡ outstanding tableÖÐµÄÑ¡³öentryµÄburst sizeÐÅÏ¢£¬µ±otstbl_entry_vldÎª0Ê±ÓÐÐ§£¬1±íÊ¾µ±Ç°entryµÄÐ´ÃüÁîÒÑ¾­½ÓÊÕµ½ÁËwack¡£
                                                        [1:0] otstbl_burst_size[4:3] ¡¡ outstanding tableÖÐµÄÑ¡³öentryµÄburst sizeÐÅÏ¢£¬µ±otstbl_entry_vldÎª0Ê±ÓÐÐ§£¬Èç¹ûµ±Ç°entryÊÇ¶ÁÃüÁî£¬N±íÊ¾µ±Ç°entryµÄ¶ÁÃüÁî»¹ÓÐN*32BÊý¾ÝÉÐÎ´·µ»Ø¡£Èç¹ûµ±Ç°entryÊÇÐ´ÃüÁî£¬N±íÊ¾µ±Ç°Ð´ÃüÁî¶ÔÓ¦N*32BÊý¾Ý */
    } reg;
} SOC_NPU_AICORE_BIU_STATUS9_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS9_0_biu_status9_0_START  (0)
#define SOC_NPU_AICORE_BIU_STATUS9_0_biu_status9_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_STATUS9_1_UNION
 struct description   : BIU_STATUS9_1 Register structure definition
                        Address Offset:0x9594 Initial:0x00000000 Width:32
 register description : BIU×´Ì¬¼Ä´æÆ÷9
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_status9_1 : 32; /* bit[0-31]: [31:19] reserved ¡¡ ±£Áô
                                                        [18:16] otstbl_burst_size[2:0] lower bits of OSTDTBL entry field burst_size
                                                        [15:14] err_id_mst ¡¡ mst portion of error id
                                                        [13:6] reserved ¡¡ ±£Áô
                                                        [5:0] dfx_smmu_r0_bp_cnt[11:6] ¡¡ BIU R0Í¨µÀ·´Ñ¹SMMUµÄÅÄÊý¼ÆÊýÆ÷¡£Ã¿·´Ñ¹Ò»ÅÄ+1¡£¸´Î»ÇåÁã¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_STATUS9_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS9_1_biu_status9_1_START  (0)
#define SOC_NPU_AICORE_BIU_STATUS9_1_biu_status9_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_TH_DIRECT_UNION
 struct description   : BIU_TH_DIRECT Register structure definition
                        Address Offset:0x9598 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_th_direct : 2;  /* bit[0-1] : PCIe-ThroughµÄ·½Ïò£¬¶ÔÓ¦PCIeµÄ4¸öPort
                                                        0b00: The transaction is routed to the PCIe EP0 of the PCIe subsys on the same chip;
                                                        0b01: The transaction is routed to the PCIe EP1 of the PCIe subsys on the same chip */
        unsigned int  reserved      : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_AICORE_BIU_TH_DIRECT_UNION;
#endif
#define SOC_NPU_AICORE_BIU_TH_DIRECT_biu_th_direct_START  (0)
#define SOC_NPU_AICORE_BIU_TH_DIRECT_biu_th_direct_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_ERROR_T0_0_UNION
 struct description   : BIU_ERROR_T0_0 Register structure definition
                        Address Offset:0x9700 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_dfx_err     : 1;  /* bit[0]   :  */
        unsigned int  biu_unsplit_err : 1;  /* bit[1]   : BIU·¢Éú²»ÄÜÇø·Öcore/task¹éÊôµÄÒì³££¬±ÈÈçtag_id error¡¢FIFO overflow¡­ */
        unsigned int  biu_par_err     : 1;  /* bit[2]   : BIU fifo parity error or cfg reg parity error */
        unsigned int  reserved        : 29; /* bit[3-31]:  */
    } reg;
} SOC_NPU_AICORE_BIU_ERROR_T0_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_ERROR_T0_0_biu_dfx_err_START      (0)
#define SOC_NPU_AICORE_BIU_ERROR_T0_0_biu_dfx_err_END        (0)
#define SOC_NPU_AICORE_BIU_ERROR_T0_0_biu_unsplit_err_START  (1)
#define SOC_NPU_AICORE_BIU_ERROR_T0_0_biu_unsplit_err_END    (1)
#define SOC_NPU_AICORE_BIU_ERROR_T0_0_biu_par_err_START      (2)
#define SOC_NPU_AICORE_BIU_ERROR_T0_0_biu_par_err_END        (2)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_ERROR_MASK_0_UNION
 struct description   : BIU_ERROR_MASK_0 Register structure definition
                        Address Offset:0x9710 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_dfx_err_mask     : 1;  /* bit[0]   :  */
        unsigned int  biu_unsplit_err_mask : 1;  /* bit[1]   :  */
        unsigned int  biu_par_err_mask     : 1;  /* bit[2]   :  */
        unsigned int  reserved             : 29; /* bit[3-31]:  */
    } reg;
} SOC_NPU_AICORE_BIU_ERROR_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_ERROR_MASK_0_biu_dfx_err_mask_START      (0)
#define SOC_NPU_AICORE_BIU_ERROR_MASK_0_biu_dfx_err_mask_END        (0)
#define SOC_NPU_AICORE_BIU_ERROR_MASK_0_biu_unsplit_err_mask_START  (1)
#define SOC_NPU_AICORE_BIU_ERROR_MASK_0_biu_unsplit_err_mask_END    (1)
#define SOC_NPU_AICORE_BIU_ERROR_MASK_0_biu_par_err_mask_START      (2)
#define SOC_NPU_AICORE_BIU_ERROR_MASK_0_biu_par_err_mask_END        (2)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_ERR_INFO_T0_0_UNION
 struct description   : BIU_ERR_INFO_T0_0 Register structure definition
                        Address Offset:0x9720 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_unsplit_err_info_t0 : 3;  /* bit[0-2] :  */
        unsigned int  biu_dfx_err_enc_t0      : 5;  /* bit[3-7] :  */
        unsigned int  reserved                : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_AICORE_BIU_ERR_INFO_T0_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_ERR_INFO_T0_0_biu_unsplit_err_info_t0_START  (0)
#define SOC_NPU_AICORE_BIU_ERR_INFO_T0_0_biu_unsplit_err_info_t0_END    (2)
#define SOC_NPU_AICORE_BIU_ERR_INFO_T0_0_biu_dfx_err_enc_t0_START       (3)
#define SOC_NPU_AICORE_BIU_ERR_INFO_T0_0_biu_dfx_err_enc_t0_END         (7)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_ERR_INFO_T1_0_UNION
 struct description   : BIU_ERR_INFO_T1_0 Register structure definition
                        Address Offset:0x9730 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 3;  /* bit[0-2] :  */
        unsigned int  reserved_1: 5;  /* bit[3-7] :  */
        unsigned int  reserved_2: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_AICORE_BIU_ERR_INFO_T1_0_UNION;
#endif


/****************************************************************************
                     (10/11) biu_lite
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_CTRL3_0_UNION
 struct description   : BIU_CTRL3_0 Register structure definition
                        Address Offset:0x9000 Initial:0x00000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷3
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mon_en          : 1;  /* bit[0]    : 0x1£ºmoniterÊ¹ÄÜ£»
                                                           0x0£ºmonitor½ûÖ¹ */
        unsigned int  reserved_0      : 1;  /* bit[1]    : ±£Áô */
        unsigned int  aif_clk_en      : 1;  /* bit[2]    : Èí¼þÊ±ÖÓÊ¹ÄÜÐÅºÅ
                                                           1£º±íÊ¾Èí¼þÊ±ÖÓÊ¹ÄÜÓÐÐ§£¬ÔÊÐíÓ²¼þ¿ªÖÓ
                                                           0£º±íÊ¾Èí¼þÊ±ÖÓÊ¹ÄÜÎÞÐ§£¬½ûÖ¹Ó²¼þ¿ªÖÓ */
        unsigned int  aif_clk_sel     : 1;  /* bit[3]    : Èí¼þÊ±ÖÓÑ¡ÔñÐÅºÅ
                                                           1£º±íÊ¾Ç¿ÖÆ´ò¿ªÊ±ÖÓ£»
                                                           0£º±íÊ¾ÐèÒª¸ù¾ÝÈí¼þºÍÓ²¼þµÄÊ±ÖÓÊ¹ÄÜÀ´¿ªÆôºÍ¹Ø±ÕÊ±ÖÓ£» */
        unsigned int  addr_protect_en : 1;  /* bit[4]    : axiÊä³ö½Ó¿ÚµØÖ·±£»¤Ê¹ÄÜÎ»£º
                                                           0£ºµØÖ·¹¦ÄÜ±£»¤²»Ê¹ÄÜ£»
                                                           1£ºµØÖ·¹¦ÄÜ±£»¤Ê¹ÄÜ£» */
        unsigned int  mon_axi_sel     : 2;  /* bit[5-6]  : monitor AXI¶Ë¿ÚÑ¡Ôñ
                                                           0x0£ºAXI0£»
                                                           0x1£ºAXI1£»
                                                           0x2£ºAXI2£»
                                                           0x3£ºAXI3£» */
        unsigned int  rosd_cfg        : 8;  /* bit[7-14] : ¶Áoutstanding¸öÊýÑ¡Ôñ£¬AXI0ºÍAXI1Ê¹ÓÃÍ¬Ò»¸öÅäÖÃ¡£
                                                           0x0£ºoutstanding¸öÊýÎª1£»
                                                           0x1£ºoutstanding¸öÊýÎª2£»
                                                           ¡­¡­
                                                           0x3F£ºoutstanding¸öÊýÎª64£» */
        unsigned int  wosd_cfg        : 8;  /* bit[15-22]: Ð´outstanding¸öÊýÑ¡Ôñ£¬AXI0ºÍAXI1Ê¹ÓÃÍ¬Ò»¸öÅäÖÃ¡£
                                                           0x0£ºoutstanding¸öÊýÎª1£»
                                                           0x1£ºoutstanding¸öÊýÎª2£»
                                                           ¡­¡­
                                                           0x1F£ºoutstanding¸öÊýÎª32£» */
        unsigned int  reserved_1      : 9;  /* bit[23-31]: ±£Áô¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_CTRL3_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL3_0_mon_en_START           (0)
#define SOC_NPU_AICORE_BIU_CTRL3_0_mon_en_END             (0)
#define SOC_NPU_AICORE_BIU_CTRL3_0_aif_clk_en_START       (2)
#define SOC_NPU_AICORE_BIU_CTRL3_0_aif_clk_en_END         (2)
#define SOC_NPU_AICORE_BIU_CTRL3_0_aif_clk_sel_START      (3)
#define SOC_NPU_AICORE_BIU_CTRL3_0_aif_clk_sel_END        (3)
#define SOC_NPU_AICORE_BIU_CTRL3_0_addr_protect_en_START  (4)
#define SOC_NPU_AICORE_BIU_CTRL3_0_addr_protect_en_END    (4)
#define SOC_NPU_AICORE_BIU_CTRL3_0_mon_axi_sel_START      (5)
#define SOC_NPU_AICORE_BIU_CTRL3_0_mon_axi_sel_END        (6)
#define SOC_NPU_AICORE_BIU_CTRL3_0_rosd_cfg_START         (7)
#define SOC_NPU_AICORE_BIU_CTRL3_0_rosd_cfg_END           (14)
#define SOC_NPU_AICORE_BIU_CTRL3_0_wosd_cfg_START         (15)
#define SOC_NPU_AICORE_BIU_CTRL3_0_wosd_cfg_END           (22)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_CTRL3_1_UNION
 struct description   : BIU_CTRL3_1 Register structure definition
                        Address Offset:0x9004 Initial:0x00000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷3
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  r_credit_en_dynam : 1;  /* bit[0]    : ¶Á±Õ»·Á÷¿Ø¹¦ÄÜÊ¹ÄÜ¡£Á÷¿Ø½ö¶ÔDDR·ÃÎÊÉúÐ§£¬L2²»×öÁ÷¿Ø¡£
                                                             0£º±Õ»·Á÷¿Ø¹¦ÄÜ½ûÖ¹£»
                                                             1£º±Õ»·Á÷¿Ø¹¦ÄÜÊ¹ÄÜ£» */
        unsigned int  w_credit_en_dynam : 1;  /* bit[1]    : Ð´±Õ»·Á÷¿Ø¹¦ÄÜÊ¹ÄÜ¡£Á÷¿Ø½ö¶ÔDDR·ÃÎÊÉúÐ§£¬L2²»×öÁ÷¿Ø¡£
                                                             0£º±Õ»·Á÷¿Ø¹¦ÄÜ½ûÖ¹£»
                                                             1£º±Õ»·Á÷¿Ø¹¦ÄÜÊ¹ÄÜ£» */
        unsigned int  credit_mode_dynam : 2;  /* bit[2-3]  : ¶¯Ì¬ÏÞÁ÷Ä£Ê½Ñ¡Ôñ¡£
                                                             0x0£º°´ÃüÁîÊýÁ¿Á÷¿ØÄ£Ê½£»ÎÞÐ§Öµ
                                                             0x1£º°´Á÷Á¿ãÐÖµÁ÷¿ØÄ£Ê½£»
                                                             0x2£º°´outstandingÏÞÁ÷Ä£Ê½£»
                                                             0x3£ºÎÞÐ§Öµ£» */
        unsigned int  r_max_cont_dynam  : 6;  /* bit[4-9]  : ±£Áô */
        unsigned int  r_osd_th_dynam    : 8;  /* bit[10-17]: ¶Á¶¯Ì¬Á÷¿ØÊ±×î´óoutstanding¸öÊý£¬´ËÊ±Ö§³Ö0x0-0x3F¡£
                                                             0x0£ºoutstanding×î´óµÈÓÚ0£¬½ûÖ¹·¢ËÍÃüÁî£»
                                                             0x1£ºoutstanding×î´óµÈÓÚ1£»
                                                             ¡­¡­
                                                             0x3F£ºoutstanding×î´óµÈÓÚ63£» */
        unsigned int  w_max_cont_dynam  : 5;  /* bit[18-22]: ±£Áô */
        unsigned int  w_osd_th_dynam    : 8;  /* bit[23-30]: Ð´¶¯Ì¬Á÷¿ØÊ±×î´óoutstanding¸öÊý£¬´ËÊ±Ö§³Ö0x0-0x1F¡£
                                                             0x0£ºoutstanding×î´óµÈÓÚ0£¬½ûÖ¹·¢ËÍÃüÁî£»
                                                             0x1£ºoutstanding×î´óµÈÓÚ1£»
                                                             ¡­¡­
                                                             0x1F£ºoutstanding×î´óµÈÓÚ31£» */
        unsigned int  reserved          : 1;  /* bit[31]   : ±£Áô¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_CTRL3_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL3_1_r_credit_en_dynam_START  (0)
#define SOC_NPU_AICORE_BIU_CTRL3_1_r_credit_en_dynam_END    (0)
#define SOC_NPU_AICORE_BIU_CTRL3_1_w_credit_en_dynam_START  (1)
#define SOC_NPU_AICORE_BIU_CTRL3_1_w_credit_en_dynam_END    (1)
#define SOC_NPU_AICORE_BIU_CTRL3_1_credit_mode_dynam_START  (2)
#define SOC_NPU_AICORE_BIU_CTRL3_1_credit_mode_dynam_END    (3)
#define SOC_NPU_AICORE_BIU_CTRL3_1_r_max_cont_dynam_START   (4)
#define SOC_NPU_AICORE_BIU_CTRL3_1_r_max_cont_dynam_END     (9)
#define SOC_NPU_AICORE_BIU_CTRL3_1_r_osd_th_dynam_START     (10)
#define SOC_NPU_AICORE_BIU_CTRL3_1_r_osd_th_dynam_END       (17)
#define SOC_NPU_AICORE_BIU_CTRL3_1_w_max_cont_dynam_START   (18)
#define SOC_NPU_AICORE_BIU_CTRL3_1_w_max_cont_dynam_END     (22)
#define SOC_NPU_AICORE_BIU_CTRL3_1_w_osd_th_dynam_START     (23)
#define SOC_NPU_AICORE_BIU_CTRL3_1_w_osd_th_dynam_END       (30)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_CTRL4_0_UNION
 struct description   : BIU_CTRL4_0 Register structure definition
                        Address Offset:0x9008 Initial:0x00000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷4
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  r_credit_en   : 1;  /* bit[0]    : ¾²Ì¬Á÷Á¿¿ØÖÆÊ¹ÄÜ¡£Á÷¿Ø½ö¶ÔDDR·ÃÎÊÉúÐ§£¬L2²»×öÁ÷¿Ø¡£
                                                         0£ºÍ¨µÀÁ÷Á¿¿ØÖÆ½ûÖ¹£¬max_contºÍcredit_stepÅäÖÃÖµÎÞÐ§£»
                                                         1£ºÍ¨µÀÁ÷Á¿¿ØÖÆÊ¹ÄÜ£¬max_contºÍcredit_stepÅäÖÃÖµÓÐÐ§£» */
        unsigned int  r_credit_mode : 3;  /* bit[1-3]  : ÏÞÁ÷Ä£Ê½Ñ¡Ôñ¡£
                                                         0x0£º°´ÃüÁîÊýÁ¿Á÷¿ØÄ£Ê½£»ÎÞÐ§Öµ
                                                         0x1£º°´Á÷Á¿ãÐÖµÁ÷¿ØÄ£Ê½£»
                                                         0x2~0x7£ºÎÞÐ§Öµ£» */
        unsigned int  r_credit_step : 7;  /* bit[4-10] : Í¨µÀÁ÷Á¿¿ØÖÆ£º
                                                         0x0£º0/128*Í¨µÀ×î´ó´ø¿í£»
                                                         0x1£º1/128*Í¨µÀ×î´ó´ø¿í£»
                                                         0x2£º2/128*Í¨µÀ×î´ó´ø¿í£»
                                                         0x3£º3/128*Í¨µÀ×î´ó´ø¿í£»
                                                         0x4£º4/128*Í¨µÀ×î´ó´ø¿í£»
                                                         0x5£º5/128*Í¨µÀ×î´ó´ø¿í£»
                                                         0x6£º6/128*Í¨µÀ×î´ó´ø¿í£»
                                                         0x7£º7/128*Í¨µÀ×î´ó´ø¿í£»
                                                         0x8£º8/128*Í¨µÀ×î´ó´ø¿í£»
                                                         ¡­¡­
                                                         0x7F£º127/128*Í¨µÀ×î´ó´ø¿í£»
                                                         ËµÃ÷£ºÍ¨µÀ×î´ó´ø¿íµÄÊÜÏÞÓÚDMAµÄÊä³ö½Ó¿Ú£¬¼´Í¨µÀ×î´ó´ø¿í= freq_core*16 (Bps)£»ÏÞÁ÷´ø¿í = freq_core*16*credit_step/128(Bps) */
        unsigned int  reserved_0    : 1;  /* bit[11]   : ±£Áô */
        unsigned int  r_credit_uth  : 9;  /* bit[12-20]: credit_modeµÈÓÚ1Ê±ÓÐÐ§£¬ÏÞÁ÷ÉÏãÐÖµ¡£µ¥Î»ÊÇ16Bytes¡£ */
        unsigned int  r_credit_lth  : 9;  /* bit[21-29]: credit_modeµÈÓÚ1Ê±ÓÐÐ§£¬ÏÞÁ÷ÏÂãÐÖµ¡£µ¥Î»ÊÇ16Bytes¡£ */
        unsigned int  reserved_1    : 2;  /* bit[30-31]: ±£Áô¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_CTRL4_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL4_0_r_credit_en_START    (0)
#define SOC_NPU_AICORE_BIU_CTRL4_0_r_credit_en_END      (0)
#define SOC_NPU_AICORE_BIU_CTRL4_0_r_credit_mode_START  (1)
#define SOC_NPU_AICORE_BIU_CTRL4_0_r_credit_mode_END    (3)
#define SOC_NPU_AICORE_BIU_CTRL4_0_r_credit_step_START  (4)
#define SOC_NPU_AICORE_BIU_CTRL4_0_r_credit_step_END    (10)
#define SOC_NPU_AICORE_BIU_CTRL4_0_r_credit_uth_START   (12)
#define SOC_NPU_AICORE_BIU_CTRL4_0_r_credit_uth_END     (20)
#define SOC_NPU_AICORE_BIU_CTRL4_0_r_credit_lth_START   (21)
#define SOC_NPU_AICORE_BIU_CTRL4_0_r_credit_lth_END     (29)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_CTRL4_1_UNION
 struct description   : BIU_CTRL4_1 Register structure definition
                        Address Offset:0x900C Initial:0x00000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷4
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  r_max_cont          : 6;  /* bit[0-5]  : ±£Áô */
        unsigned int  r_credit_step_dynam : 7;  /* bit[6-12] : Í¨µÀÁ÷Á¿¿ØÖÆ£º
                                                               0x0£º0/128*Í¨µÀ×î´ó´ø¿í£»
                                                               0x1£º1/128*Í¨µÀ×î´ó´ø¿í£»
                                                               0x2£º2/128*Í¨µÀ×î´ó´ø¿í£»
                                                               0x3£º3/128*Í¨µÀ×î´ó´ø¿í£»
                                                               0x4£º4/128*Í¨µÀ×î´ó´ø¿í£»
                                                               0x5£º5/128*Í¨µÀ×î´ó´ø¿í£»
                                                               0x6£º6/128*Í¨µÀ×î´ó´ø¿í£»
                                                               0x7£º7/128*Í¨µÀ×î´ó´ø¿í£»
                                                               0x8£º8/128*Í¨µÀ×î´ó´ø¿í£»
                                                               ¡­¡­
                                                               0x7F£º127/128*Í¨µÀ×î´ó´ø¿í£»
                                                               ËµÃ÷£ºÍ¨µÀ×î´ó´ø¿íµÄÊÜÏÞÓÚDMAµÄÊä³ö½Ó¿Ú£¬¼´Í¨µÀ×î´ó´ø¿í= freq_core*16 (Bps)£»ÏÞÁ÷´ø¿í = freq_core*16*credit_step/128(Bps) */
        unsigned int  r_credit_uth_dynam  : 9;  /* bit[13-21]: credit_modeµÈÓÚ1Ê±ÓÐÐ§£¬ÏÞÁ÷ÉÏãÐÖµ¡£µ¥Î»ÊÇ16Bytes¡£ */
        unsigned int  r_credit_lth_dynam  : 9;  /* bit[22-30]: credit_modeµÈÓÚ1Ê±ÓÐÐ§£¬ÏÞÁ÷ÏÂãÐÖµ¡£µ¥Î»ÊÇ16Bytes¡£ */
        unsigned int  reserved            : 1;  /* bit[31]   : ±£Áô¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_CTRL4_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL4_1_r_max_cont_START           (0)
#define SOC_NPU_AICORE_BIU_CTRL4_1_r_max_cont_END             (5)
#define SOC_NPU_AICORE_BIU_CTRL4_1_r_credit_step_dynam_START  (6)
#define SOC_NPU_AICORE_BIU_CTRL4_1_r_credit_step_dynam_END    (12)
#define SOC_NPU_AICORE_BIU_CTRL4_1_r_credit_uth_dynam_START   (13)
#define SOC_NPU_AICORE_BIU_CTRL4_1_r_credit_uth_dynam_END     (21)
#define SOC_NPU_AICORE_BIU_CTRL4_1_r_credit_lth_dynam_START   (22)
#define SOC_NPU_AICORE_BIU_CTRL4_1_r_credit_lth_dynam_END     (30)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_CTRL5_0_UNION
 struct description   : BIU_CTRL5_0 Register structure definition
                        Address Offset:0x9010 Initial:0x00000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷5
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  w_credit_en   : 1;  /* bit[0]    : ¾²Ì¬Á÷Á¿¿ØÖÆÊ¹ÄÜ¡£Á÷¿Ø½ö¶ÔDDR·ÃÎÊÉúÐ§£¬L2²»×öÁ÷¿Ø¡£
                                                         0£ºÍ¨µÀÁ÷Á¿¿ØÖÆ½ûÖ¹£»
                                                         1£ºÍ¨µÀÁ÷Á¿¿ØÖÆÊ¹ÄÜ£» */
        unsigned int  w_credit_mode : 3;  /* bit[1-3]  : ÏÞÁ÷Ä£Ê½Ñ¡Ôñ¡£
                                                         0x0£º°´ÃüÁîÊýÁ¿Á÷¿ØÄ£Ê½£»ÎÞÐ§Öµ
                                                         0x1£º°´Á÷Á¿ãÐÖµÁ÷¿ØÄ£Ê½£»
                                                         0x2~0x7£ºÎÞÐ§Öµ£» */
        unsigned int  w_credit_step : 7;  /* bit[4-10] : Í¨µÀÁ÷Á¿¿ØÖÆ£º
                                                         0x0£º0/128*Í¨µÀ×î´ó´ø¿í£»
                                                         0x1£º1/128*Í¨µÀ×î´ó´ø¿í£»
                                                         0x2£º2/128*Í¨µÀ×î´ó´ø¿í£»
                                                         0x3£º3/128*Í¨µÀ×î´ó´ø¿í£»
                                                         0x4£º4/128*Í¨µÀ×î´ó´ø¿í£»
                                                         0x5£º5/128*Í¨µÀ×î´ó´ø¿í£»
                                                         0x6£º6/128*Í¨µÀ×î´ó´ø¿í£»
                                                         0x7£º7/128*Í¨µÀ×î´ó´ø¿í£»
                                                         0x8£º8/128*Í¨µÀ×î´ó´ø¿í£»
                                                         ¡­¡­
                                                         0x7F£º127/128*Í¨µÀ×î´ó´ø¿í£»
                                                         ËµÃ÷£ºÍ¨µÀ×î´ó´ø¿íµÄÊÜÏÞÓÚDMAµÄÊä³ö½Ó¿Ú£¬¼´Í¨µÀ×î´ó´ø¿í= freq_core*16 (Bps)£»ÏÞÁ÷´ø¿í = freq_core*16*credit_step/128(Bps) */
        unsigned int  reserved_0    : 1;  /* bit[11]   : ±£Áô */
        unsigned int  w_credit_uth  : 9;  /* bit[12-20]: credit_modeµÈÓÚ1Ê±ÓÐÐ§£¬ÏÞÁ÷ÉÏãÐÖµ¡£µ¥Î»ÊÇ16Bytes¡£ */
        unsigned int  w_credit_lth  : 9;  /* bit[21-29]: credit_modeµÈÓÚ1Ê±ÓÐÐ§£¬ÏÞÁ÷ÏÂãÐÖµ¡£µ¥Î»ÊÇ16Bytes¡£ */
        unsigned int  reserved_1    : 2;  /* bit[30-31]: ±£Áô¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_CTRL5_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL5_0_w_credit_en_START    (0)
#define SOC_NPU_AICORE_BIU_CTRL5_0_w_credit_en_END      (0)
#define SOC_NPU_AICORE_BIU_CTRL5_0_w_credit_mode_START  (1)
#define SOC_NPU_AICORE_BIU_CTRL5_0_w_credit_mode_END    (3)
#define SOC_NPU_AICORE_BIU_CTRL5_0_w_credit_step_START  (4)
#define SOC_NPU_AICORE_BIU_CTRL5_0_w_credit_step_END    (10)
#define SOC_NPU_AICORE_BIU_CTRL5_0_w_credit_uth_START   (12)
#define SOC_NPU_AICORE_BIU_CTRL5_0_w_credit_uth_END     (20)
#define SOC_NPU_AICORE_BIU_CTRL5_0_w_credit_lth_START   (21)
#define SOC_NPU_AICORE_BIU_CTRL5_0_w_credit_lth_END     (29)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_CTRL5_1_UNION
 struct description   : BIU_CTRL5_1 Register structure definition
                        Address Offset:0x9014 Initial:0x00000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷5
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  w_max_cont          : 6;  /* bit[0-5]  : ±£Áô */
        unsigned int  w_credit_step_dynam : 7;  /* bit[6-12] : Í¨µÀÁ÷Á¿¿ØÖÆ£º
                                                               0x0£º0/128*Í¨µÀ×î´ó´ø¿í£»
                                                               0x1£º1/128*Í¨µÀ×î´ó´ø¿í£»
                                                               0x2£º2/128*Í¨µÀ×î´ó´ø¿í£»
                                                               0x3£º3/128*Í¨µÀ×î´ó´ø¿í£»
                                                               0x4£º4/128*Í¨µÀ×î´ó´ø¿í£»
                                                               0x5£º5/128*Í¨µÀ×î´ó´ø¿í£»
                                                               0x6£º6/128*Í¨µÀ×î´ó´ø¿í£»
                                                               0x7£º7/128*Í¨µÀ×î´ó´ø¿í£»
                                                               0x8£º8/128*Í¨µÀ×î´ó´ø¿í£»
                                                               ¡­¡­
                                                               0x7F£º127/128*Í¨µÀ×î´ó´ø¿í£»
                                                               ËµÃ÷£ºÍ¨µÀ×î´ó´ø¿íµÄÊÜÏÞÓÚDMAµÄÊä³ö½Ó¿Ú£¬¼´Í¨µÀ×î´ó´ø¿í= freq_core*16 (Bps)£»ÏÞÁ÷´ø¿í = freq_core*16*credit_step/128(Bps) */
        unsigned int  w_credit_uth_dynam  : 9;  /* bit[13-21]: credit_modeµÈÓÚ1Ê±ÓÐÐ§£¬ÏÞÁ÷ÉÏãÐÖµ¡£µ¥Î»ÊÇ16Bytes¡£ */
        unsigned int  w_credit_lth_dynam  : 9;  /* bit[22-30]: credit_modeµÈÓÚ1Ê±ÓÐÐ§£¬ÏÞÁ÷ÏÂãÐÖµ¡£µ¥Î»ÊÇ16Bytes¡£ */
        unsigned int  reserved            : 1;  /* bit[31]   : ±£Áô¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_CTRL5_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL5_1_w_max_cont_START           (0)
#define SOC_NPU_AICORE_BIU_CTRL5_1_w_max_cont_END             (5)
#define SOC_NPU_AICORE_BIU_CTRL5_1_w_credit_step_dynam_START  (6)
#define SOC_NPU_AICORE_BIU_CTRL5_1_w_credit_step_dynam_END    (12)
#define SOC_NPU_AICORE_BIU_CTRL5_1_w_credit_uth_dynam_START   (13)
#define SOC_NPU_AICORE_BIU_CTRL5_1_w_credit_uth_dynam_END     (21)
#define SOC_NPU_AICORE_BIU_CTRL5_1_w_credit_lth_dynam_START   (22)
#define SOC_NPU_AICORE_BIU_CTRL5_1_w_credit_lth_dynam_END     (30)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_CTRL8_0_UNION
 struct description   : BIU_CTRL8_0 Register structure definition
                        Address Offset:0x9018 Initial:0x3007F700 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷8
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0   : 5;  /* bit[0-4]  : ±£Áô */
        unsigned int  rosd_ctrl_en : 3;  /* bit[5-7]  : ¶ÁÍ¨µÀoutstanding¿ØÖÆ
                                                        [0]£ºIFU¶ÁÍ¨µÀ£»
                                                        [1]£ºDCACHE¶ÁÍ¨µÀ£»
                                                        [2]£ºAIV INSTR¶ÁÍ¨µÀ£»this bit is aiv only */
        unsigned int  rosd_ifu_th  : 4;  /* bit[8-11] : IFUÍ¨µÀ¶Á×î´óoutstanding
                                                        0x0£ºIFU¶ÁÍ¨µÀ×î´óosdÊÇ1£»
                                                        0x1£ºIFU¶ÁÍ¨µÀ×î´óosdÊÇ2£»
                                                        0x2£ºIFU¶ÁÍ¨µÀ×î´óosdÊÇ3£»
                                                        ¡­¡­
                                                        0x7£ºIFU¶ÁÍ¨µÀ×î´óosdÊÇ8£» */
        unsigned int  rosd_dc_th   : 4;  /* bit[12-15]: DCACHEÍ¨µÀ¶Á×î´óoutstanding
                                                        0x0£ºDCACHE¶ÁÍ¨µÀ×î´óosdÊÇ1£»
                                                        0x1£ºDCACHE¶ÁÍ¨µÀ×î´óosdÊÇ2£»
                                                        0x2£ºDCACHE¶ÁÍ¨µÀ×î´óosdÊÇ3£»
                                                        ¡­¡­
                                                        0x7£ºDCACHE¶ÁÍ¨µÀ×î´óosdÊÇ8£»
                                                        ÄÜÐ§ºËccu×î´óoutstanding 16£¬ÆäËû×î´ó8 */
        unsigned int  rosd_istv_th : 4;  /* bit[16-19]: AIV INSTRÍ¨µÀ¶Á×î´óoutstanding
                                                        0x0£ºINSTR¶ÁÍ¨µÀ×î´óosdÊÇ1£»
                                                        0x1£ºINSTR¶ÁÍ¨µÀ×î´óosdÊÇ2£»
                                                        0x2£ºINSTR¶ÁÍ¨µÀ×î´óosdÊÇ3£»
                                                        ¡­¡­
                                                        0x7£ºINSTR¶ÁÍ¨µÀ×î´óosdÊÇ8£» */
        unsigned int  wosd_ctrl_en : 1;  /* bit[20]   : Ð´Í¨µÀoutstanding¿ØÖÆ
                                                        [0]£ºDCACHEÐ´Í¨µÀ£» */
        unsigned int  reserved_1   : 7;  /* bit[21-27]: ±£Áô */
        unsigned int  wosd_dc_th   : 4;  /* bit[28-31]: DCACHEÍ¨µÀÐ´×î´óoutstanding
                                                        0x0£ºDCACHEÐ´Í¨µÀ×î´óosdÊÇ1£»
                                                        0x1£ºDCACHEÐ´Í¨µÀ×î´óosdÊÇ2£»
                                                        0x2£ºDCACHEÐ´Í¨µÀ×î´óosdÊÇ3£»
                                                        ¡­¡­
                                                        0x7£ºDCACHEÐ´Í¨µÀ×î´óosdÊÇ8£» */
    } reg;
} SOC_NPU_AICORE_BIU_CTRL8_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL8_0_rosd_ctrl_en_START  (5)
#define SOC_NPU_AICORE_BIU_CTRL8_0_rosd_ctrl_en_END    (7)
#define SOC_NPU_AICORE_BIU_CTRL8_0_rosd_ifu_th_START   (8)
#define SOC_NPU_AICORE_BIU_CTRL8_0_rosd_ifu_th_END     (11)
#define SOC_NPU_AICORE_BIU_CTRL8_0_rosd_dc_th_START    (12)
#define SOC_NPU_AICORE_BIU_CTRL8_0_rosd_dc_th_END      (15)
#define SOC_NPU_AICORE_BIU_CTRL8_0_rosd_istv_th_START  (16)
#define SOC_NPU_AICORE_BIU_CTRL8_0_rosd_istv_th_END    (19)
#define SOC_NPU_AICORE_BIU_CTRL8_0_wosd_ctrl_en_START  (20)
#define SOC_NPU_AICORE_BIU_CTRL8_0_wosd_ctrl_en_END    (20)
#define SOC_NPU_AICORE_BIU_CTRL8_0_wosd_dc_th_START    (28)
#define SOC_NPU_AICORE_BIU_CTRL8_0_wosd_dc_th_END      (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_CTRL8_1_UNION
 struct description   : BIU_CTRL8_1 Register structure definition
                        Address Offset:0x901C Initial:0x00000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷8
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  wosd_mte_th      : 8;  /* bit[0-7]  : MTEÍ¨µÀ¶Á×î´óoutstanding
                                                            0x0£ºMTEÐ´Í¨µÀ×î´óosdÊÇ1£»
                                                            0x1£ºMTEÐ´Í¨µÀ×î´óosdÊÇ2£»
                                                            0x2£ºMTEÐ´Í¨µÀ×î´óosdÊÇ3£»
                                                            ¡­¡­
                                                            0x1f£ºMTEÐ´Í¨µÀ×î´óosdÊÇ32£» */
        unsigned int  rosd_mte_th      : 8;  /* bit[8-15] : MTEÍ¨µÀ¶Á×î´óoutstanding
                                                            0x0£ºMTE¶ÁÍ¨µÀ×î´óosdÊÇ1£»
                                                            0x1£ºMTE¶ÁÍ¨µÀ×î´óosdÊÇ2£»
                                                            0x2£ºMTE¶ÁÍ¨µÀ×î´óosdÊÇ3£»
                                                            ¡­¡­
                                                            0x3f£ºMTE¶ÁÍ¨µÀ×î´óosdÊÇ64£» */
        unsigned int  rosd_ctrl_en_mte : 1;  /* bit[16]   : MTE'¶ÁÍ¨µÀoutstanding¿ØÖÆ */
        unsigned int  wosd_ctrl_en_mte : 1;  /* bit[17]   : MTE'Ð´Í¨µÀoutstanding¿ØÖÆ */
        unsigned int  reserved         : 14; /* bit[18-31]: ±£Áô¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_CTRL8_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL8_1_wosd_mte_th_START       (0)
#define SOC_NPU_AICORE_BIU_CTRL8_1_wosd_mte_th_END         (7)
#define SOC_NPU_AICORE_BIU_CTRL8_1_rosd_mte_th_START       (8)
#define SOC_NPU_AICORE_BIU_CTRL8_1_rosd_mte_th_END         (15)
#define SOC_NPU_AICORE_BIU_CTRL8_1_rosd_ctrl_en_mte_START  (16)
#define SOC_NPU_AICORE_BIU_CTRL8_1_rosd_ctrl_en_mte_END    (16)
#define SOC_NPU_AICORE_BIU_CTRL8_1_wosd_ctrl_en_mte_START  (17)
#define SOC_NPU_AICORE_BIU_CTRL8_1_wosd_ctrl_en_mte_END    (17)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_SMMU_CFG_UNION
 struct description   : BIU_SMMU_CFG Register structure definition
                        Address Offset:0x9020 Initial:0x00000004 Width:32
 register description : THE CONFIG_FOR BIU
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  smmu_bp_sel      : 2;  /* bit[0-1]  : The smmu bypass select flag in SMMU interface.
                                                            2'b01: enforce smmu unbypass£¬in this case,access L2 is smmu unbypass in BIU;
                                                            2'b10: enforce smmu bypass,in this case,access both L2 and DDR are smmu bypass
                                                            others:access L2 is smmu bypass£¬access DDR is smmu unbypass */
        unsigned int  smmu_ssidv_unbp  : 1;  /* bit[2]    : sub-stream ID valid config value used if access is smmu unbypass */
        unsigned int  smmu_ssidv_bp    : 1;  /* bit[3]    : sub-stream ID valid config value used if access is smmu bypass */
        unsigned int  reserved         : 12; /* bit[4-15] : (please refer to :º£Ë¼°ëµ¼ÌåÓëÆ÷¼þÒµÎñ²¿/DaVinci Core/Docs/AIC_200/KIA2/0.1.System/1.5.nManager/baltimore AICORE BIU8 V200 nManager.xlsm) */
        unsigned int  smmu_streamid_bp : 16; /* bit[16-31]: stream ID used if access is smmu bypass and secsid=0,only low 8bits active */
    } reg;
} SOC_NPU_AICORE_BIU_SMMU_CFG_UNION;
#endif
#define SOC_NPU_AICORE_BIU_SMMU_CFG_smmu_bp_sel_START       (0)
#define SOC_NPU_AICORE_BIU_SMMU_CFG_smmu_bp_sel_END         (1)
#define SOC_NPU_AICORE_BIU_SMMU_CFG_smmu_ssidv_unbp_START   (2)
#define SOC_NPU_AICORE_BIU_SMMU_CFG_smmu_ssidv_unbp_END     (2)
#define SOC_NPU_AICORE_BIU_SMMU_CFG_smmu_ssidv_bp_START     (3)
#define SOC_NPU_AICORE_BIU_SMMU_CFG_smmu_ssidv_bp_END       (3)
#define SOC_NPU_AICORE_BIU_SMMU_CFG_smmu_streamid_bp_START  (16)
#define SOC_NPU_AICORE_BIU_SMMU_CFG_smmu_streamid_bp_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_SMMU_STREAMID_UNION
 struct description   : BIU_SMMU_STREAMID Register structure definition
                        Address Offset:0x9024 Initial:0x00000000 Width:32
 register description : THE STREAMID_FOR BIU
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_smmu_streamid : 16; /* bit[0-15] : streamID used for BIU to SMMU, initialized by driver, 16bit only */
        unsigned int  reserved          : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_AICORE_BIU_SMMU_STREAMID_UNION;
#endif
#define SOC_NPU_AICORE_BIU_SMMU_STREAMID_biu_smmu_streamid_START  (0)
#define SOC_NPU_AICORE_BIU_SMMU_STREAMID_biu_smmu_streamid_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_AXI_CLAMP_CTRL_UNION
 struct description   : BIU_AXI_CLAMP_CTRL Register structure definition
                        Address Offset:0x9028 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  bus_axi_rst_ack    : 1;  /* bit[0]   : For Lite, Lite has 2 channels
                                                             this bit is used to connect channel 0
                                                             i.e. bus_axi_rst_ack_0
                                                             0: bus_axi_rst_req is not asserted or not all outstanding requrests had been finished
                                                             1: all outstaning requests had been finished, and bus_axi_rst_req has been asserted */
        unsigned int  cfg_force_req_ack  : 1;  /* bit[1]   : Lite:
                                                             0: no effect on bus signal
                                                             1: will force bus_axi_rst_ack/_0 to 1 no matter whether outstanding requests were completed or not
                                                             mini:
                                                             0: no effect on bus signal
                                                             1: if there are outstanding write requests, will block write channel immeidately, and output dummy write data to fulfill the outstanding requests. If the incompleted outstanding requests were read related, the bus_axi_rst_ack/_0 woudl be asserted to 1 immediately */
        unsigned int  bus_axi_rst_req    : 1;  /* bit[2]   : 0: axi clamp is not enabled, and there would be no effects on axi signals
                                                             1: axi clamp is enabled, would first try to stop AICs in making new requests (force axready = 1'b0), and wait for read / write data to complete all outstanding requests. Once the outstanding requests was done(assert bus_axi_rst_ack/bus_axi_rst_ack_1), will block also the read/write data channel (force rready / wready to 0) */
        unsigned int  bus_axi_rst_ack_1  : 1;  /* bit[3]   : For Lite, Lite has 4 channels
                                                             this bit is used to connect channel 1  */
        unsigned int  bus_axi_rst_bypass : 1;  /* bit[4]   : 1: Disable axi clamp monitoring
                                                             0: Enable Axi clamp monitor to keep track of all outstanding read/writes before rst_req is asserted */
        unsigned int  reserved           : 27; /* bit[5-31]:  */
    } reg;
} SOC_NPU_AICORE_BIU_AXI_CLAMP_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_CTRL_bus_axi_rst_ack_START     (0)
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_CTRL_bus_axi_rst_ack_END       (0)
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_CTRL_cfg_force_req_ack_START   (1)
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_CTRL_cfg_force_req_ack_END     (1)
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_CTRL_bus_axi_rst_req_START     (2)
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_CTRL_bus_axi_rst_req_END       (2)
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_CTRL_bus_axi_rst_ack_1_START   (3)
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_CTRL_bus_axi_rst_ack_1_END     (3)
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_CTRL_bus_axi_rst_bypass_START  (4)
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_CTRL_bus_axi_rst_bypass_END    (4)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_AIC_ERROR_MASK_0_UNION
 struct description   : BIU_AIC_ERROR_MASK_0 Register structure definition
                        Address Offset:0x902C Initial:0x00000007 Width:32
 register description : ALL
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_l2_read_oob_mask  : 1;  /* bit[0]   : ±£Áô£¬²»Ê¹ÓÃ */
        unsigned int  biu_l2_write_oob_mask : 1;  /* bit[1]   : ±£Áô£¬²»Ê¹ÓÃ */
        unsigned int  reserved              : 30; /* bit[2-31]: This register masks their corresponding bit¡¯s error generation in AIC_ERROR.
                                                                == 1 then masked, no error pulse would be sent even at the cycle at the corresponding erro bit status is set,
                                                                == 0 then no mask, send an error pulse to SC. */
    } reg;
} SOC_NPU_AICORE_BIU_AIC_ERROR_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_AIC_ERROR_MASK_0_biu_l2_read_oob_mask_START   (0)
#define SOC_NPU_AICORE_BIU_AIC_ERROR_MASK_0_biu_l2_read_oob_mask_END     (0)
#define SOC_NPU_AICORE_BIU_AIC_ERROR_MASK_0_biu_l2_write_oob_mask_START  (1)
#define SOC_NPU_AICORE_BIU_AIC_ERROR_MASK_0_biu_l2_write_oob_mask_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_ERR_INFO_0_UNION
 struct description   : BIU_ERR_INFO_0 Register structure definition
                        Address Offset:0x9030 Initial:0x00000000 Width:32
 register description : BIU
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_err_addr_0 : 32; /* bit[0-31]: ±£Áô£¬²»Ê¹ÓÃ */
    } reg;
} SOC_NPU_AICORE_BIU_ERR_INFO_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_ERR_INFO_0_biu_err_addr_0_START  (0)
#define SOC_NPU_AICORE_BIU_ERR_INFO_0_biu_err_addr_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_ERR_INFO_1_UNION
 struct description   : BIU_ERR_INFO_1 Register structure definition
                        Address Offset:0x9034 Initial:0x00000000 Width:32
 register description : BIU
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_err_addr_1 : 32; /* bit[0-31]: ±£Áô£¬²»Ê¹ÓÃ */
    } reg;
} SOC_NPU_AICORE_BIU_ERR_INFO_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_ERR_INFO_1_biu_err_addr_1_START  (0)
#define SOC_NPU_AICORE_BIU_ERR_INFO_1_biu_err_addr_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_0_UNION
 struct description   : BIU_L2_REMAP_PADDR_BASE_0 Register structure definition
                        Address Offset:0x9140 Initial:0x00000000 Width:32
 register description : L2 PHY_ADDR_BASE
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_l2_paddr_base_0 : 32; /* bit[0-31]: ±£Áô£¬²»Ê¹ÓÃ */
    } reg;
} SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_0_biu_l2_paddr_base_0_START  (0)
#define SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_0_biu_l2_paddr_base_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_1_UNION
 struct description   : BIU_L2_REMAP_PADDR_BASE_1 Register structure definition
                        Address Offset:0x9144 Initial:0x00000000 Width:32
 register description : L2 PHY_ADDR_BASE
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_l2_paddr_base_1 : 32; /* bit[0-31]: ±£Áô£¬²»Ê¹ÓÃ */
    } reg;
} SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_1_biu_l2_paddr_base_1_START  (0)
#define SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_1_biu_l2_paddr_base_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_L2_PAGE_SIZE_UNION
 struct description   : BIU_L2_PAGE_SIZE Register structure definition
                        Address Offset:0x9148 Initial:0x00000000 Width:32
 register description : L2_PAGE_SIZE
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_l2_page_size : 4;  /* bit[0-3] : ±£Áô£¬²»Ê¹ÓÃ */
        unsigned int  reserved         : 28; /* bit[4-31]:  */
    } reg;
} SOC_NPU_AICORE_BIU_L2_PAGE_SIZE_UNION;
#endif
#define SOC_NPU_AICORE_BIU_L2_PAGE_SIZE_biu_l2_page_size_START  (0)
#define SOC_NPU_AICORE_BIU_L2_PAGE_SIZE_biu_l2_page_size_END    (3)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_L2_SIZE_0_UNION
 struct description   : BIU_L2_SIZE_0 Register structure definition
                        Address Offset:0x914C Initial:0x00000000 Width:32
 register description : L2 SIZE
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_l2_size : 4;  /* bit[0-3] : ±£Áô£¬²»Ê¹ÓÃ */
        unsigned int  reserved    : 28; /* bit[4-31]:  */
    } reg;
} SOC_NPU_AICORE_BIU_L2_SIZE_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_L2_SIZE_0_biu_l2_size_START  (0)
#define SOC_NPU_AICORE_BIU_L2_SIZE_0_biu_l2_size_END    (3)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_L2_SIZE_1_UNION
 struct description   : BIU_L2_SIZE_1 Register structure definition
                        Address Offset:0x9150 Initial:0x00000000 Width:32
 register description : L2 SIZE
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved        : 31; /* bit[0-30]:  */
        unsigned int  biu_l2_remap_en : 1;  /* bit[31]  : ±£Áô£¬²»Ê¹ÓÃ */
    } reg;
} SOC_NPU_AICORE_BIU_L2_SIZE_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_L2_SIZE_1_biu_l2_remap_en_START  (31)
#define SOC_NPU_AICORE_BIU_L2_SIZE_1_biu_l2_remap_en_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_STATUS0_0_UNION
 struct description   : BIU_STATUS0_0 Register structure definition
                        Address Offset:0x9200 Initial:0x00000000 Width:32
 register description : BIU×´Ì¬¼Ä´æÆ÷0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_status0_0 : 32; /* bit[0-31]: [31:24] b_otsd_st ¡¡ ³ö¿Ú´ý·µ»ØBRESPÊµÊ±×´Ì¬£º
                                                        ×¢Òâ£º
                                                        ³ö¿ÚÃ¿ÏÂ·¢Ò»¸öAW£¬´Ë¼ÆÊýÆ÷¼Ó1£»³ö¿ÚÃ¿ÊÕµ½Ò»¸öbresp£¬´Ë¼ÆÊýÆ÷¼õ1¡£
                                                        [23:16] awack_otsd_st ¡¡ ³ö¿Ú´ý·µ»ØAWACKÊµÊ±×´Ì¬£º
                                                        ×¢Òâ£º
                                                        ³ö¿ÚÃ¿ÏÂ·¢Ò»¸öAW£¬´Ë¼ÆÊýÆ÷¼Ó1£»³ö¿ÚÃ¿ÊÕµ½Ò»¸öAWACK£¬´Ë¼ÆÊýÆ÷¼õ1¡£
                                                        [15:8] otsd1_st ¡¡ ³ö¿ÚÃüÁîoutstandingÊµÊ±×´Ì¬£º
                                                        ×¢Òâ£º
                                                        Èôotsd_cfgÅäÖÃÎª0»ò2£¬Ôòotsd0¼ÇÂ¼µÄÊÇ³ö¿ÚÐ´ÃüÁîOTSD×´Ì¬£»
                                                        Èôotsd_cfgÅäÖÃÎª1£¬Ôòotsd0¼ÇÂ¼µÄÊÇ³ö¿Ú¶ÁÐ´ºÏ¼ÆÃüÁîOTSD×´Ì¬£»
                                                        [7:0] otsd0_st ¡¡ ³ö¿ÚÃüÁîoutstandingÊµÊ±×´Ì¬£º
                                                        ×¢Òâ£º
                                                        Èôotsd_cfgÅäÖÃÎª0»ò1£¬Ôòotsd0¼ÇÂ¼µÄÊÇ³ö¿Ú¶ÁÃüÁîOTSD×´Ì¬£»
                                                        Èôotsd_cfgÅäÖÃÎª2£¬Ôòotsd0¼ÇÂ¼µÄÊÇ³ö¿Ú¶ÁÐ´ºÏ¼ÆÃüÁîOTSD×´Ì¬£» */
    } reg;
} SOC_NPU_AICORE_BIU_STATUS0_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS0_0_biu_status0_0_START  (0)
#define SOC_NPU_AICORE_BIU_STATUS0_0_biu_status0_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_STATUS0_1_UNION
 struct description   : BIU_STATUS0_1 Register structure definition
                        Address Offset:0x9204 Initial:0x00000000 Width:32
 register description : BIU×´Ì¬¼Ä´æÆ÷0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_status0_1 : 32; /* bit[0-31]: [31:24] rtl_version ¡¡ RTLµÄ°æ±¾±àºÅ¡£
                                                        [23:16] rtl_tag ¡¡ RTLµÄTAG±àºÅ¡£
                                                        [15:0] rtl_info ¡¡ RTLµÄÅäÖÃÐÅÏ¢¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_STATUS0_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS0_1_biu_status0_1_START  (0)
#define SOC_NPU_AICORE_BIU_STATUS0_1_biu_status0_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_STATUS1_0_UNION
 struct description   : BIU_STATUS1_0 Register structure definition
                        Address Offset:0x9208 Initial:0x00000000 Width:32
 register description : BIU×´Ì¬¼Ä´æÆ÷1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_status1_0 : 32; /* bit[0-31]: [31:29] ifu_buf_st[6:4] ¡¡ IFUµÄ¶ÁÊý¾Ýbuf×´Ì¬,´Ë4bitsÎª¸ß4bits¡£
                                                        Bit[4]==1ËµÃ÷ifu_tag == 8'h4ÎªÇëÇóoutstanding×´Ì¬£»
                                                        Bit[5]==1ËµÃ÷ifu_tag == 8'h5ÎªÇëÇóoutstanding×´Ì¬£»
                                                        Bit[6]==1ËµÃ÷ifu_tag == 8'h6ÎªÇëÇóoutstanding×´Ì¬£»
                                                        Bit[7]==1ËµÃ÷ifu_tag == 8'h7ÎªÇëÇóoutstanding×´Ì¬£»
                                                        [28:27] reserved ¡¡ obsolete w_data_fifo_st FIFOµÄ×´Ì¬£ºbit0 ´ú±íempty×´Ì¬£¬bit1´ú±ífull×´Ì¬£¬1ÓÐÐ§
                                                        [26] ar_excpt_vld ¡¡ ARÍ¨µÀ²úÉúexcptµÄ×´Ì¬£¬1Îªµ±Ç°ÓÐexcptÊÂ¼þ
                                                        [25] ar_ifu_rs_vld ¡¡ ARÍ¨µÀÖÐIFUµÄRS×´Ì¬£¬1ÓÐÐ§
                                                        [24] ar_ots_rdy ¡¡ OTSTBL·´Ñ¹ARÍ¨µÀ×´Ì¬£¬0Îª·´Ñ¹£¬1Îª²»·´Ñ¹
                                                        [23] ar_ots_vld ¡¡ ARÍ¨µÀOTSTBLÇëÇó²ð·Ö×´Ì¬£¬1ÓÐÐ§
                                                        [22:19] ifu_bus_st[3:0] ¡¡ IFUµÄ¶ÁÊý¾Ýbuf×´Ì¬£¬´Ë4bitÎªµÍ4bits¡£
                                                        Bit[3]==1ËµÃ÷ifu_tag == 8'h3ÎªÇëÇóoutstanding×´Ì¬£»
                                                        Bit[2]==1ËµÃ÷ifu_tag == 8'h2ÎªÇëÇóoutstanding×´Ì¬£»
                                                        Bit[1]==1ËµÃ÷ifu_tag == 8'h1ÎªÇëÇóoutstanding×´Ì¬£»
                                                        Bit[0]==1ËµÃ÷ifu_tag == 8'h0ÎªÇëÇóoutstanding×´Ì¬£»
                                                        [18:17] w_id_fifo_st ¡¡ FIFOµÄ×´Ì¬£ºbit0 ´ú±íempty×´Ì¬£¬bit1´ú±ífull×´Ì¬£¬1ÓÐÐ§
                                                        [16] dfx_err_enc_vld ¡¡ error vld.When "1" means some error occurs.
                                                        [15:11] dfx_err_enc ¡¡ Error code.It is valid only when dfx_err_enc_vld is "1".
                                                        [10] sc_inp_par ¡¡ SC ctrl/cfg inputs parity
                                                        [9] wid_fifo_par_err ¡¡ BIU axi4_softrst wid FIFO parity error£º
                                                        0£ºNo parity error detected
                                                        1£ºparity error occurred when read
                                                        [8] dbg_busy ¡¡ DGBÄ£¿éµÄ×´Ì¬£º
                                                        0£ºidle£»
                                                        1£ºbusy¡£
                                                        [7] otsdtbl_busy ¡¡ OTSDTBLÄ£¿éµÄ×´Ì¬£º
                                                        0£ºidle£»
                                                        1£ºbusy¡£
                                                        [6] b_busy ¡¡ BÄ£¿éµÄ×´Ì¬£º
                                                        0£ºidle£»
                                                        1£ºbusy¡£
                                                        [5] r_busy ¡¡ RÄ£¿éµÄ×´Ì¬£º
                                                        0£ºidle£»
                                                        1£ºbusy¡£
                                                        [4] w_busy ¡¡ WÄ£¿éµÄ×´Ì¬£º
                                                        0£ºidle£»
                                                        1£ºbusy¡£
                                                        [3] wr_busy ¡¡ WACKÄ£¿éµÄ×´Ì¬£º
                                                        0£ºidle£»
                                                        1£ºbusy¡£
                                                        [2] aw_busy ¡¡ AWÄ£¿éµÄ×´Ì¬£º
                                                        0£ºidle£»
                                                        1£ºbusy¡£
                                                        [1] ar_busy ¡¡ ARÄ£¿éµÄ×´Ì¬£º
                                                        0£ºidle£»
                                                        1£ºbusy¡£
                                                        [0] biu_busy ¡¡ BIUµÄÕûÌå×´Ì¬£º
                                                        0£ºidle£»
                                                        1£ºbusy¡£
                                                        ËµÃ÷£º
                                                        idleÊ±£¬ËùÓÐ×ÓÄ£¿é¾ùÒÑidle£¬ÇÒËùÓÐÃüÁîºÍÊý¾Ý¾ùÒÑ´¦ÀíÍê±Ï¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_STATUS1_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS1_0_biu_status1_0_START  (0)
#define SOC_NPU_AICORE_BIU_STATUS1_0_biu_status1_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_STATUS1_1_UNION
 struct description   : BIU_STATUS1_1 Register structure definition
                        Address Offset:0x920C Initial:0x00000000 Width:32
 register description : BIU×´Ì¬¼Ä´æÆ÷1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_status1_1 : 32; /* bit[0-31]: [31] reserved ¡¡ ±£Áô
                                                        [30] dbg_wr_st ¡¡ DBGÍ¨µÀÖÐµÄ¶Á×´Ì¬£¬1ÎªDBGÐ´²Ù×÷Ö´ÐÐÖÐ
                                                        [29] dbg_rd_st ¡¡ DBGÍ¨µÀÖÐµÄ¶Á×´Ì¬£¬1ÎªDBG¶Á²Ù×÷Ö´ÐÐÖÐ
                                                        [28] wtran_fifo_perf_hit ¡¡ WÍ¨µÀÖÐµÄwtrans fifoµ±Ç°µÄperf hit×´Ì¬£¬1ÓÐÐ§
                                                        [27] r_smmuinf1_rs_vld ¡¡ RÍ¨µÀÖÐ£¬smmu½Ó¿Ú1µÄRSµÄvld×´Ì¬
                                                        [26] r_smmuinf0_rs_vld ¡¡ RÍ¨µÀÖÐ£¬smmu½Ó¿Ú0µÄRSµÄvld×´Ì¬
                                                        [25] aw_excpt_vld ¡¡ AWÍ¨µÀ²úÉúexcptµÄ×´Ì¬£¬1Îªµ±Ç°ÓÐexcptÊÂ¼þ
                                                        [24] aw_perf_vld ¡¡ AWÍ¨µÀÖÐPERF×´Ì¬£¬1ÓÐÐ§
                                                        [23] aw_ots_rdy ¡¡ OTSTBL·´Ñ¹AWÍ¨µÀ×´Ì¬£¬0Îª·´Ñ¹£¬1Îª²»·´Ñ¹
                                                        [22] aw_ots_vld ¡¡ AWÍ¨µÀTSTBLÇëÇó²ð·Ö×´Ì¬£¬1ÓÐÐ§
                                                        [21:20] reserved ¡¡ obsolete r_smmul1_fifo_st FIFOµÄ×´Ì¬£ºbit0 ´ú±íempty×´Ì¬£¬bit1´ú±ífull×´Ì¬£¬1ÓÐÐ§
                                                        [19:18] reserved ¡¡ obsolete r_smmul0_fifo_st FIFOµÄ×´Ì¬£ºbit0 ´ú±íempty×´Ì¬£¬bit1´ú±ífull×´Ì¬£¬1ÓÐÐ§
                                                        [17:11] mte_bp_st ¡¡ MTE½Ó¿Ú·´Ñ¹×´Ì¬£º
                                                        mte_bp_st[6]£ºr1½Ó¿Ú·´Ñ¹£¬¸ßÓÐÐ§£»
                                                        mte_bp_st[5]£ºr0½Ó¿Ú·´Ñ¹£¬¸ßÓÐÐ§£»
                                                        mte_bp_st[4]£ºb½Ó¿Ú·´Ñ¹£¬¸ßÓÐÐ§£»
                                                        mte_bp_st[3]£ºw½Ó¿Ú·´Ñ¹£¬¸ßÓÐÐ§£»
                                                        mte_bp_st[2]£ºawack½Ó¿Ú·´Ñ¹£¬¸ßÓÐÐ§£»
                                                        mte_bp_st[1]£ºaw½Ó¿Ú·´Ñ¹£¬¸ßÓÐÐ§£»
                                                        mte_bp_st[0]£ºar½Ó¿Ú·´Ñ¹£¬¸ßÓÐÐ§¡£
                                                        [10:9] ifu_bp_st ¡¡ IFU½Ó¿Ú·´Ñ¹×´Ì¬£º
                                                        ifu_bp_st[1]£ºr½Ó¿Ú·´Ñ¹£¬¸ßÓÐÐ§£»
                                                        ifu_bp_st[0]£ºar½Ó¿Ú·´Ñ¹£¬¸ßÓÐÐ§¡£
                                                        [8:3] smmu_bp_st ¡¡ SMMU½Ó¿Ú·´Ñ¹×´Ì¬£º
                                                        smmu_bp_st[5]£ºr1½Ó¿Ú·´Ñ¹£¬¸ßÓÐÐ§£»
                                                        smmu_bp_st[4]£ºr0½Ó¿Ú·´Ñ¹£¬¸ßÓÐÐ§£»
                                                        smmu_bp_st[3]£ºb½Ó¿Ú·´Ñ¹£¬¸ßÓÐÐ§£»
                                                        smmu_bp_st[2]£ºw½Ó¿Ú·´Ñ¹£¬¸ßÓÐÐ§£»
                                                        smmu_bp_st[1]£ºaw½Ó¿Ú·´Ñ¹£¬¸ßÓÐÐ§£»
                                                        smmu_bp_st[0]£ºar½Ó¿Ú·´Ñ¹£¬¸ßÓÐÐ§¡£
                                                        [2:1] w_trans_fifo_st ¡¡ FIFOµÄ×´Ì¬£ºbit0 ´ú±íempty×´Ì¬£¬bit1´ú±ífull×´Ì¬£¬1ÓÐÐ§
                                                        [0] ifu_buf_st[7] ¡¡ IFUµÄ¶ÁÊý¾Ýbuf×´Ì¬,´Ë4bitsÎª¸ß4bits¡£
                                                        Bit[4]==1ËµÃ÷ifu_tag == 8'h4ÎªÇëÇóoutstanding×´Ì¬£»
                                                        Bit[5]==1ËµÃ÷ifu_tag == 8'h5ÎªÇëÇóoutstanding×´Ì¬£»
                                                        Bit[6]==1ËµÃ÷ifu_tag == 8'h6ÎªÇëÇóoutstanding×´Ì¬£»
                                                        Bit[7]==1ËµÃ÷ifu_tag == 8'h7ÎªÇëÇóoutstanding×´Ì¬£» */
    } reg;
} SOC_NPU_AICORE_BIU_STATUS1_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS1_1_biu_status1_1_START  (0)
#define SOC_NPU_AICORE_BIU_STATUS1_1_biu_status1_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_STATUS2_0_UNION
 struct description   : BIU_STATUS2_0 Register structure definition
                        Address Offset:0x9210 Initial:0x00000000 Width:32
 register description : BIU×´Ì¬¼Ä´æÆ÷2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_status2_0 : 32; /* bit[0-31]: [31:0] stat_cycle ¡¡ Í³¼ÆÖÜÆÚ£º
                                                        ËµÃ÷£º
                                                        1.Í³¼Æ¹¦ÄÜµÄÍ³¼ÆÊ±ÖÓÖÜÆÚÊý£»
                                                        2.Í³¼ÆµÄÊ¹ÄÜ£¬²Î¼û¼Ä´æÆ÷BIU_CTRL1.stat_en£»
                                                        3.Í³¼ÆÍ£Ö¹ºó½á¹û±£³Ö£¬Í³¼ÆÔÙ´Î¿ªÊ¼Ê±×Ô¶¯ÇåÁã£¬Òç³öºó¾íÈÆ¼ÆÊý£»
                                                        4.32bit¼ÆÊýÆ÷£¬1GHzÏÂµÄÁ¿³ÌÎª1ns*2^32=4.3s¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_STATUS2_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS2_0_biu_status2_0_START  (0)
#define SOC_NPU_AICORE_BIU_STATUS2_0_biu_status2_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_STATUS2_1_UNION
 struct description   : BIU_STATUS2_1 Register structure definition
                        Address Offset:0x9214 Initial:0x00000000 Width:32
 register description : BIU×´Ì¬¼Ä´æÆ÷2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_status2_1 : 32; /* bit[0-31]: [63:56] biu_wcmd_num ¡¡ BIU·¢³öµÄÐ´ÃüÁîoutstandingµÄ¸öÊý¡£
                                                        [55:48] biu_rcmd_num ¡¡ BIU·¢³öµÄ¶ÁÃüÁîoutstandingµÄ¸öÊý
                                                        [47:40] tbl_wcmd_num ¡¡ cmd tableÖÐ£¬Ð´ÃüÁîµÄÕ¼ÓÃ¸öÊý¡£
                                                        [39:32] tbl_rcmd_num ¡¡ cmd tableÖÐ£¬¶ÁÃüÁîµÄÕ¼ÓÃ¸öÊý¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_STATUS2_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS2_1_biu_status2_1_START  (0)
#define SOC_NPU_AICORE_BIU_STATUS2_1_biu_status2_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_STATUS3_0_UNION
 struct description   : BIU_STATUS3_0 Register structure definition
                        Address Offset:0x9218 Initial:0x00000000 Width:32
 register description : BIU×´Ì¬¼Ä´æÆ÷3
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_status3_0 : 32; /* bit[0-31]: [31:0] stat_rcmd_num ¡¡ Í³¼ÆÖÜÆÚÄÚBIUÏòÍâ·¢³öµÄ¶ÁÃüÁî¸öÊý¡£
                                                        ËµÃ÷£º
                                                        1.Í³¼ÆµÄÊ¹ÄÜ£¬²Î¼û¼Ä´æÆ÷BIU_CTRL1.stat_en£»
                                                        2.Í³¼ÆÍ£Ö¹ºó½á¹û±£³Ö£¬Í³¼ÆÔÙ´Î¿ªÊ¼Ê±×Ô¶¯ÇåÁã£¬Òç³öºó¾íÈÆ¼ÆÊý¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_STATUS3_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS3_0_biu_status3_0_START  (0)
#define SOC_NPU_AICORE_BIU_STATUS3_0_biu_status3_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_STATUS3_1_UNION
 struct description   : BIU_STATUS3_1 Register structure definition
                        Address Offset:0x921C Initial:0x00000000 Width:32
 register description : BIU×´Ì¬¼Ä´æÆ÷3
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_status3_1 : 32; /* bit[0-31]: [31:0] stat_wcmd_num ¡¡ Í³¼ÆÖÜÆÚÄÚBIUÏòÍâ·¢³öµÄÐ´ÃüÁî¸öÊý¡£
                                                        ËµÃ÷£º
                                                        1.Í³¼ÆµÄÊ¹ÄÜ£¬²Î¼û¼Ä´æÆ÷BIU_CTRL1.stat_en£»
                                                        2.Í³¼ÆÍ£Ö¹ºó½á¹û±£³Ö£¬Í³¼ÆÔÙ´Î¿ªÊ¼Ê±×Ô¶¯ÇåÁã£¬Òç³öºó¾íÈÆ¼ÆÊý¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_STATUS3_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS3_1_biu_status3_1_START  (0)
#define SOC_NPU_AICORE_BIU_STATUS3_1_biu_status3_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_STATUS4_0_UNION
 struct description   : BIU_STATUS4_0 Register structure definition
                        Address Offset:0x9220 Initial:0x00000000 Width:32
 register description : BIU×´Ì¬¼Ä´æÆ÷4
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_status4_0 : 32; /* bit[0-31]: [31:0] stat_rlat_raw ¡¡ Í³¼ÆÀÛ¼Æ¶ÁlatencyµÄÔ­Ê¼Êý¾Ý£º
                                                        ËµÃ÷£º
                                                        1.´Ë´¦ÊÇÖðcycleÀÛ¼Ó¶ÁoutstandingµÄ½á¹û£¬½áºÏBIU_STATUS3.stat_rcmd_numµÄÍ³¼ÆÊý¾Ý£¬°´¡°¶ÁoutstandingÀÛ¼Ó½á¹û/¶ÁÃüÁîÀÛ»ý¸öÊý=¶ÁÆ½¾ùlatency¡±µÄ¹«Ê½£¬¿ÉÈí¼þ¼ÆËã³öÍ³¼ÆÖÜÆÚÄÚµÄ¶ÁÆ½¾ùlatency£»
                                                        2.Í³¼ÆµÄÊ¹ÄÜ£¬²Î¼û¼Ä´æÆ÷BIU_CTRL1.stat_en£»
                                                        3.Í³¼ÆÍ£Ö¹ºó½á¹û±£³Ö£¬Í³¼ÆÔÙ´Î¿ªÊ¼Ê±×Ô¶¯ÇåÁã£¬Òç³öºó¾íÈÆ¼ÆÊý¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_STATUS4_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS4_0_biu_status4_0_START  (0)
#define SOC_NPU_AICORE_BIU_STATUS4_0_biu_status4_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_STATUS4_1_UNION
 struct description   : BIU_STATUS4_1 Register structure definition
                        Address Offset:0x9224 Initial:0x00000000 Width:32
 register description : BIU×´Ì¬¼Ä´æÆ÷4
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_status4_1 : 32; /* bit[0-31]: [31:0] stat_wlat_raw ¡¡ Í³¼ÆÀÛ¼ÆÐ´latencyµÄÔ­Ê¼Êý¾Ý£º
                                                        ËµÃ÷£º
                                                        1.´Ë´¦ÊÇÖðcycleÀÛ¼ÓÐ´outstandingµÄ½á¹û£¬½áºÏBIU_STATUS3.stat_wcmd_numµÄÍ³¼ÆÊý¾Ý£¬°´¡°Ð´outstandingÀÛ¼Ó½á¹û/Ð´ÃüÁîÀÛ»ý¸öÊý=Ð´Æ½¾ùlatency¡±µÄ¹«Ê½£¬¿ÉÈí¼þ¼ÆËã³öÍ³¼ÆÖÜÆÚÄÚµÄÐ´Æ½¾ùlatency£»
                                                        2.Í³¼ÆµÄÊ¹ÄÜ£¬²Î¼û¼Ä´æÆ÷BIU_CTRL1.stat_en£»
                                                        3.Í³¼ÆÍ£Ö¹ºó½á¹û±£³Ö£¬Í³¼ÆÔÙ´Î¿ªÊ¼Ê±×Ô¶¯ÇåÁã£¬Òç³öºó¾íÈÆ¼ÆÊý¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_STATUS4_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS4_1_biu_status4_1_START  (0)
#define SOC_NPU_AICORE_BIU_STATUS4_1_biu_status4_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_STATUS5_0_UNION
 struct description   : BIU_STATUS5_0 Register structure definition
                        Address Offset:0x9228 Initial:0x00000000 Width:32
 register description : BIU×´Ì¬¼Ä´æÆ÷5
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_status5_0 : 32; /* bit[0-31]: [31:0] stat_flux_rd ¡¡ Í³¼ÆBIU³ö¿Ú¶ÁÁ÷Á¿£º
                                                        ËµÃ÷£º
                                                        1.ÀÛ¼ÓËùÓÐ¶ÁÃüÁî¶ÔÓ¦µÄÊý¾ÝÁ÷Á¿£¬µ¥Î»ÎªByte£»
                                                        2.Í³¼ÆµÄÊ¹ÄÜ£¬²Î¼û¼Ä´æÆ÷BIU_CTRL1.stat_en£»
                                                        3.Í³¼ÆÍ£Ö¹ºó½á¹û±£³Ö£¬Í³¼ÆÔÙ´Î¿ªÊ¼Ê±×Ô¶¯ÇåÁã£¬Òç³öºó¾íÈÆ¼ÆÊý£»
                                                        4.32bit¼ÆÊýÆ÷£¬¼´Á¿³ÌÎª4GB¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_STATUS5_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS5_0_biu_status5_0_START  (0)
#define SOC_NPU_AICORE_BIU_STATUS5_0_biu_status5_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_STATUS5_1_UNION
 struct description   : BIU_STATUS5_1 Register structure definition
                        Address Offset:0x922C Initial:0x00000000 Width:32
 register description : BIU×´Ì¬¼Ä´æÆ÷5
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_status5_1 : 32; /* bit[0-31]: [31:0] stat_flux_wr ¡¡ Í³¼ÆBIU³ö¿ÚÐ´Á÷Á¿£º
                                                        ËµÃ÷£º
                                                        1.ÀÛ¼ÓËùÓÐÐ´ÃüÁî¶ÔÓ¦µÄÊý¾ÝÁ÷Á¿£¬µ¥Î»ÎªByte£»
                                                        2.Í³¼ÆµÄÊ¹ÄÜ£¬²Î¼û¼Ä´æÆ÷BIU_CTRL1.stat_en£»
                                                        3.Í³¼ÆÍ£Ö¹ºó½á¹û±£³Ö£¬Í³¼ÆÔÙ´Î¿ªÊ¼Ê±×Ô¶¯ÇåÁã£¬Òç³öºó¾íÈÆ¼ÆÊý£»
                                                        4.32bit¼ÆÊýÆ÷£¬¼´Á¿³ÌÎª4GB¡£ */
    } reg;
} SOC_NPU_AICORE_BIU_STATUS5_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS5_1_biu_status5_1_START  (0)
#define SOC_NPU_AICORE_BIU_STATUS5_1_biu_status5_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU8_STATUS6_0_UNION
 struct description   : BIU8_STATUS6_0 Register structure definition
                        Address Offset:0x9230 Initial:0x00000000 Width:32
 register description : BIU×´Ì¬¼Ä´æÆ÷6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_status6_0 : 32; /* bit[0-31]: stat_flux_rd[31:0],Í³¼ÆBIU³ö¿Ú¶ÁÁ÷Á¿£º
                                                        ËµÃ÷£º
                                                        1.ÀÛ¼ÓËùÓÐ¶ÁÃüÁî¶ÔÓ¦µÄÊý¾ÝÁ÷Á¿£¬µ¥Î»Îª32Byte£»
                                                        2.Í³¼ÆµÄÊ¹ÄÜ£¬²Î¼û¼Ä´æÆ÷BIU_CTRL3.mon_en£»
                                                        3.Í³¼ÆÍ£Ö¹ºó½á¹û±£³Ö£¬Í³¼ÆÔÙ´Î¿ªÊ¼Ê±×Ô¶¯ÇåÁã£¬Òç³öºó¾íÈÆ¼ÆÊý£»
                                                        4.32bit¼ÆÊýÆ÷£¬¼´Á¿³ÌÎª4GB¡£ */
    } reg;
} SOC_NPU_AICORE_BIU8_STATUS6_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_STATUS6_0_biu_status6_0_START  (0)
#define SOC_NPU_AICORE_BIU8_STATUS6_0_biu_status6_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU8_STATUS6_1_UNION
 struct description   : BIU8_STATUS6_1 Register structure definition
                        Address Offset:0x9234 Initial:0x00000000 Width:32
 register description : BIU×´Ì¬¼Ä´æÆ÷6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_status6_1 : 32; /* bit[0-31]: stat_flux_wr[31:0],Í³¼ÆBIU³ö¿ÚÐ´Á÷Á¿£º
                                                        ËµÃ÷£º
                                                        1.ÀÛ¼ÓËùÓÐÐ´ÃüÁî¶ÔÓ¦µÄÊý¾ÝÁ÷Á¿£¬µ¥Î»Îª32Byte£»
                                                        2.Í³¼ÆµÄÊ¹ÄÜ£¬²Î¼û¼Ä´æÆ÷BIU_CTRL3.mon_en£»
                                                        3.Í³¼ÆÍ£Ö¹ºó½á¹û±£³Ö£¬Í³¼ÆÔÙ´Î¿ªÊ¼Ê±×Ô¶¯ÇåÁã£¬Òç³öºó¾íÈÆ¼ÆÊý£»
                                                        4.32bit¼ÆÊýÆ÷£¬¼´Á¿³ÌÎª4GB¡£ */
    } reg;
} SOC_NPU_AICORE_BIU8_STATUS6_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_STATUS6_1_biu_status6_1_START  (0)
#define SOC_NPU_AICORE_BIU8_STATUS6_1_biu_status6_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU8_STATUS7_0_UNION
 struct description   : BIU8_STATUS7_0 Register structure definition
                        Address Offset:0x9238 Initial:0x00000000 Width:32
 register description : BIU×´Ì¬¼Ä´æÆ÷7
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_status7_0 : 32; /* bit[0-31]: [31:24]:axi1_wosd,axi1Ð´outstanding¸öÊý
                                                        [23:16]:axi1_rosd,axi1¶Áoutstanding¸öÊý
                                                        [15:8]:axi0_wosd,axi0Ð´outstanding¸öÊý
                                                        [7:0]:axi0_rosd,axi0¶Áoutstanding¸öÊý */
    } reg;
} SOC_NPU_AICORE_BIU8_STATUS7_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_STATUS7_0_biu_status7_0_START  (0)
#define SOC_NPU_AICORE_BIU8_STATUS7_0_biu_status7_0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU8_STATUS7_1_UNION
 struct description   : BIU8_STATUS7_1 Register structure definition
                        Address Offset:0x923C Initial:0x00000000 Width:32
 register description : BIU×´Ì¬¼Ä´æÆ÷7
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biu_status7_1 : 32; /* bit[0-31]: [31:16]:axi1_wstrob,axi1´øwstrobµÄÐ´ÃüÁî¸öÊý£¬µ½0xFFFFÍ£Ö¹¼ÆÊý¡£
                                                        [15:0]:axi0_wstrob,axi0´øwstrobµÄÐ´ÃüÁî¸öÊý£¬µ½0xFFFFÍ£Ö¹¼ÆÊý¡£ */
    } reg;
} SOC_NPU_AICORE_BIU8_STATUS7_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_STATUS7_1_biu_status7_1_START  (0)
#define SOC_NPU_AICORE_BIU8_STATUS7_1_biu_status7_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_0_UNION
 struct description   : BIU_AXI_CLAMP_STATE_0 Register structure definition
                        Address Offset:0x9240 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  axi_softrst_state0 : 32; /* bit[0-31]: for axi0£º
                                                             bit 0: bus_bready
                                                             bit 1: bus_rready
                                                             bit 2: bus_arready
                                                             bit 3: bus_wready
                                                             bit 4: bus_awready

                                                             bit 8: cbb_bready
                                                             bit 9: cbb_rready
                                                             bit 10: cbb_arready
                                                             bit 11: cbb_wready
                                                             bit 12: cbb_awready

                                                             bit 16: bus_bvalid
                                                             bit 17: bus_rvalid
                                                             bit 18: bus_arvalid
                                                             bit 19: bus_wvalid
                                                             bit 20: bus_awvalid

                                                             bit 24: cbb_bvalid
                                                             bit 25: cbb_rvalid
                                                             bit 26: cbb_arvalid
                                                             bit 27: cbb_wvalid
                                                             bit 28: cbb_awvalid */
    } reg;
} SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_0_axi_softrst_state0_START  (0)
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_0_axi_softrst_state0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_1_UNION
 struct description   : BIU_AXI_CLAMP_STATE_1 Register structure definition
                        Address Offset:0x9244 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  axi_softrst_state1 : 32; /* bit[0-31]: for axi0£º
                                                             bit 7:0 read outstanding count
                                                             bit 15:8 write outstanding count(including bresp)
                                                             bit 23:16 write data outstanding count
                                                             bit 25:24 write state machine
                                                             bit 27:26 read state machine
                                                             bit 28 axi_rst_req
                                                             bit 29 bus_axi_rst_ack
                                                             bit 30 cfg_force_req_ack
                                                             bit 31 bus_axi_rst_bypass reserved for baltimore */
    } reg;
} SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_1_axi_softrst_state1_START  (0)
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_1_axi_softrst_state1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_AXI_CLAMP_STATE_2_UNION
 struct description   : AXI_CLAMP_STATE_2 Register structure definition
                        Address Offset:0x9248 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  axi_softrst_state0_1 : 32; /* bit[0-31]: lite for axi1£º
                                                               bit 0: bus_bready
                                                               bit 1: bus_rready
                                                               bit 2: bus_arready
                                                               bit 3: bus_wready
                                                               bit 4: bus_awready

                                                               bit 8: cbb_bready
                                                               bit 9: cbb_rready
                                                               bit 10: cbb_arready
                                                               bit 11: cbb_wready
                                                               bit 12: cbb_awready

                                                               bit 16: bus_bvalid
                                                               bit 17: bus_rvalid
                                                               bit 18: bus_arvalid
                                                               bit 19: bus_wvalid
                                                               bit 20: bus_awvalid

                                                               bit 24: cbb_bvalid
                                                               bit 25: cbb_rvalid
                                                               bit 26: cbb_arvalid
                                                               bit 27: cbb_wvalid
                                                               bit 28: cbb_awvalid */
    } reg;
} SOC_NPU_AICORE_AXI_CLAMP_STATE_2_UNION;
#endif
#define SOC_NPU_AICORE_AXI_CLAMP_STATE_2_axi_softrst_state0_1_START  (0)
#define SOC_NPU_AICORE_AXI_CLAMP_STATE_2_axi_softrst_state0_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_3_UNION
 struct description   : BIU_AXI_CLAMP_STATE_3 Register structure definition
                        Address Offset:0x924C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  axi_softrst_state1_1 : 32; /* bit[0-31]: lite for axi1£º
                                                               bit 7:0 read outstanding count
                                                               bit 15:8 write outstanding count(including bresp)
                                                               bit 23:16 write data outstanding count
                                                               bit 25:24 write state machine
                                                               bit 27:26 read state machine
                                                               bit 28 axi_rst_req
                                                               bit 29 bus_axi_rst_ack
                                                               bit 30 cfg_force_req_ack
                                                               bit 31 bus_axi_rst_bypass reserved for baltimore */
    } reg;
} SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_3_UNION;
#endif
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_3_axi_softrst_state1_1_START  (0)
#define SOC_NPU_AICORE_BIU_AXI_CLAMP_STATE_3_axi_softrst_state1_1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_merge_reg0_UNION
 struct description   : merge_reg0 Register structure definition
                        Address Offset:0x9250 Initial:0x00000001 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  addr_intlv_cfg_merge       : 2;  /* bit[0-1] : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  aic_exit_excpt_clr_p_merge : 1;  /* bit[2]   : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  aic_all_clk_en_mask_merge  : 1;  /* bit[3]   : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  reserved                   : 28; /* bit[4-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_merge_reg0_UNION;
#endif
#define SOC_NPU_AICORE_merge_reg0_addr_intlv_cfg_merge_START        (0)
#define SOC_NPU_AICORE_merge_reg0_addr_intlv_cfg_merge_END          (1)
#define SOC_NPU_AICORE_merge_reg0_aic_exit_excpt_clr_p_merge_START  (2)
#define SOC_NPU_AICORE_merge_reg0_aic_exit_excpt_clr_p_merge_END    (2)
#define SOC_NPU_AICORE_merge_reg0_aic_all_clk_en_mask_merge_START   (3)
#define SOC_NPU_AICORE_merge_reg0_aic_all_clk_en_mask_merge_END     (3)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_merge_reg1_UNION
 struct description   : merge_reg1 Register structure definition
                        Address Offset:0x9254 Initial:0x00000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷3»Ø¶Á
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mon_en_merge      : 1;  /* bit[0]    : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  reserved_0        : 1;  /* bit[1]    : ±£Áô */
        unsigned int  aif_clk_en_merge  : 1;  /* bit[2]    : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  aif_clk_sel_merge : 1;  /* bit[3]    : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  reserved_1        : 1;  /* bit[4]    :  */
        unsigned int  mon_axi_sel_merge : 2;  /* bit[5-6]  : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  rosd_cfg_merge    : 8;  /* bit[7-14] : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  wosd_cfg_merge    : 8;  /* bit[15-22]: Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  reserved_2        : 9;  /* bit[23-31]: ±£Áô¡£ */
    } reg;
} SOC_NPU_AICORE_merge_reg1_UNION;
#endif
#define SOC_NPU_AICORE_merge_reg1_mon_en_merge_START       (0)
#define SOC_NPU_AICORE_merge_reg1_mon_en_merge_END         (0)
#define SOC_NPU_AICORE_merge_reg1_aif_clk_en_merge_START   (2)
#define SOC_NPU_AICORE_merge_reg1_aif_clk_en_merge_END     (2)
#define SOC_NPU_AICORE_merge_reg1_aif_clk_sel_merge_START  (3)
#define SOC_NPU_AICORE_merge_reg1_aif_clk_sel_merge_END    (3)
#define SOC_NPU_AICORE_merge_reg1_mon_axi_sel_merge_START  (5)
#define SOC_NPU_AICORE_merge_reg1_mon_axi_sel_merge_END    (6)
#define SOC_NPU_AICORE_merge_reg1_rosd_cfg_merge_START     (7)
#define SOC_NPU_AICORE_merge_reg1_rosd_cfg_merge_END       (14)
#define SOC_NPU_AICORE_merge_reg1_wosd_cfg_merge_START     (15)
#define SOC_NPU_AICORE_merge_reg1_wosd_cfg_merge_END       (22)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_merge_reg2_UNION
 struct description   : merge_reg2 Register structure definition
                        Address Offset:0x9258 Initial:0x00000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷3»Ø¶Á
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  r_credit_en_dynam_merge : 1;  /* bit[0]    : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  w_credit_en_dynam_merge : 1;  /* bit[1]    : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  credit_mode_dynam_merge : 2;  /* bit[2-3]  : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  r_max_cont_dynam_merge  : 6;  /* bit[4-9]  : ±£Áô */
        unsigned int  r_osd_th_dynam_merge    : 8;  /* bit[10-17]: Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  w_max_cont_dynam_merge  : 5;  /* bit[18-22]: ±£Áô */
        unsigned int  w_osd_th_dynam_merge    : 8;  /* bit[23-30]: Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  reserved                : 1;  /* bit[31]   : ±£Áô¡£ */
    } reg;
} SOC_NPU_AICORE_merge_reg2_UNION;
#endif
#define SOC_NPU_AICORE_merge_reg2_r_credit_en_dynam_merge_START  (0)
#define SOC_NPU_AICORE_merge_reg2_r_credit_en_dynam_merge_END    (0)
#define SOC_NPU_AICORE_merge_reg2_w_credit_en_dynam_merge_START  (1)
#define SOC_NPU_AICORE_merge_reg2_w_credit_en_dynam_merge_END    (1)
#define SOC_NPU_AICORE_merge_reg2_credit_mode_dynam_merge_START  (2)
#define SOC_NPU_AICORE_merge_reg2_credit_mode_dynam_merge_END    (3)
#define SOC_NPU_AICORE_merge_reg2_r_max_cont_dynam_merge_START   (4)
#define SOC_NPU_AICORE_merge_reg2_r_max_cont_dynam_merge_END     (9)
#define SOC_NPU_AICORE_merge_reg2_r_osd_th_dynam_merge_START     (10)
#define SOC_NPU_AICORE_merge_reg2_r_osd_th_dynam_merge_END       (17)
#define SOC_NPU_AICORE_merge_reg2_w_max_cont_dynam_merge_START   (18)
#define SOC_NPU_AICORE_merge_reg2_w_max_cont_dynam_merge_END     (22)
#define SOC_NPU_AICORE_merge_reg2_w_osd_th_dynam_merge_START     (23)
#define SOC_NPU_AICORE_merge_reg2_w_osd_th_dynam_merge_END       (30)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_merge_reg3_UNION
 struct description   : merge_reg3 Register structure definition
                        Address Offset:0x925C Initial:0x00000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷4»Ø¶Á
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  r_credit_en_merge   : 1;  /* bit[0]    : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  r_credit_mode_merge : 3;  /* bit[1-3]  : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  r_credit_step_merge : 7;  /* bit[4-10] : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  reserved_0          : 1;  /* bit[11]   : ±£Áô */
        unsigned int  r_credit_uth_merge  : 9;  /* bit[12-20]: Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  r_credit_lth_merge  : 9;  /* bit[21-29]: Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  reserved_1          : 2;  /* bit[30-31]: ±£Áô¡£ */
    } reg;
} SOC_NPU_AICORE_merge_reg3_UNION;
#endif
#define SOC_NPU_AICORE_merge_reg3_r_credit_en_merge_START    (0)
#define SOC_NPU_AICORE_merge_reg3_r_credit_en_merge_END      (0)
#define SOC_NPU_AICORE_merge_reg3_r_credit_mode_merge_START  (1)
#define SOC_NPU_AICORE_merge_reg3_r_credit_mode_merge_END    (3)
#define SOC_NPU_AICORE_merge_reg3_r_credit_step_merge_START  (4)
#define SOC_NPU_AICORE_merge_reg3_r_credit_step_merge_END    (10)
#define SOC_NPU_AICORE_merge_reg3_r_credit_uth_merge_START   (12)
#define SOC_NPU_AICORE_merge_reg3_r_credit_uth_merge_END     (20)
#define SOC_NPU_AICORE_merge_reg3_r_credit_lth_merge_START   (21)
#define SOC_NPU_AICORE_merge_reg3_r_credit_lth_merge_END     (29)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_merge_reg4_UNION
 struct description   : merge_reg4 Register structure definition
                        Address Offset:0x9260 Initial:0x00000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷4»Ø¶Á
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  r_max_cont_merge          : 6;  /* bit[0-5]  : ±£Áô */
        unsigned int  r_credit_step_dynam_merge : 7;  /* bit[6-12] : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  r_credit_uth_dynam_merge  : 9;  /* bit[13-21]: Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  r_credit_lth_dynam_merge  : 9;  /* bit[22-30]: Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  reserved                  : 1;  /* bit[31]   : ±£Áô¡£ */
    } reg;
} SOC_NPU_AICORE_merge_reg4_UNION;
#endif
#define SOC_NPU_AICORE_merge_reg4_r_max_cont_merge_START           (0)
#define SOC_NPU_AICORE_merge_reg4_r_max_cont_merge_END             (5)
#define SOC_NPU_AICORE_merge_reg4_r_credit_step_dynam_merge_START  (6)
#define SOC_NPU_AICORE_merge_reg4_r_credit_step_dynam_merge_END    (12)
#define SOC_NPU_AICORE_merge_reg4_r_credit_uth_dynam_merge_START   (13)
#define SOC_NPU_AICORE_merge_reg4_r_credit_uth_dynam_merge_END     (21)
#define SOC_NPU_AICORE_merge_reg4_r_credit_lth_dynam_merge_START   (22)
#define SOC_NPU_AICORE_merge_reg4_r_credit_lth_dynam_merge_END     (30)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_merge_reg5_UNION
 struct description   : merge_reg5 Register structure definition
                        Address Offset:0x9264 Initial:0x00000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷5»Ø¶Á
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  w_credit_en_merge   : 1;  /* bit[0]    : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  w_credit_mode_merge : 3;  /* bit[1-3]  : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  w_credit_step_merge : 7;  /* bit[4-10] : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  reserved_0          : 1;  /* bit[11]   : ±£Áô */
        unsigned int  w_credit_uth_merge  : 9;  /* bit[12-20]: Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  w_credit_lth_merge  : 9;  /* bit[21-29]: Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  reserved_1          : 2;  /* bit[30-31]: ±£Áô¡£ */
    } reg;
} SOC_NPU_AICORE_merge_reg5_UNION;
#endif
#define SOC_NPU_AICORE_merge_reg5_w_credit_en_merge_START    (0)
#define SOC_NPU_AICORE_merge_reg5_w_credit_en_merge_END      (0)
#define SOC_NPU_AICORE_merge_reg5_w_credit_mode_merge_START  (1)
#define SOC_NPU_AICORE_merge_reg5_w_credit_mode_merge_END    (3)
#define SOC_NPU_AICORE_merge_reg5_w_credit_step_merge_START  (4)
#define SOC_NPU_AICORE_merge_reg5_w_credit_step_merge_END    (10)
#define SOC_NPU_AICORE_merge_reg5_w_credit_uth_merge_START   (12)
#define SOC_NPU_AICORE_merge_reg5_w_credit_uth_merge_END     (20)
#define SOC_NPU_AICORE_merge_reg5_w_credit_lth_merge_START   (21)
#define SOC_NPU_AICORE_merge_reg5_w_credit_lth_merge_END     (29)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_merge_reg6_UNION
 struct description   : merge_reg6 Register structure definition
                        Address Offset:0x9268 Initial:0x00000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷5»Ø¶Á
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  w_max_cont_merge          : 6;  /* bit[0-5]  : ±£Áô */
        unsigned int  w_credit_step_dynam_merge : 7;  /* bit[6-12] : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  w_credit_uth_dynam_merge  : 9;  /* bit[13-21]: Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  w_credit_lth_dynam_merge  : 9;  /* bit[22-30]: Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  reserved                  : 1;  /* bit[31]   : ±£Áô¡£ */
    } reg;
} SOC_NPU_AICORE_merge_reg6_UNION;
#endif
#define SOC_NPU_AICORE_merge_reg6_w_max_cont_merge_START           (0)
#define SOC_NPU_AICORE_merge_reg6_w_max_cont_merge_END             (5)
#define SOC_NPU_AICORE_merge_reg6_w_credit_step_dynam_merge_START  (6)
#define SOC_NPU_AICORE_merge_reg6_w_credit_step_dynam_merge_END    (12)
#define SOC_NPU_AICORE_merge_reg6_w_credit_uth_dynam_merge_START   (13)
#define SOC_NPU_AICORE_merge_reg6_w_credit_uth_dynam_merge_END     (21)
#define SOC_NPU_AICORE_merge_reg6_w_credit_lth_dynam_merge_START   (22)
#define SOC_NPU_AICORE_merge_reg6_w_credit_lth_dynam_merge_END     (30)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_merge_reg7_UNION
 struct description   : merge_reg7 Register structure definition
                        Address Offset:0x926C Initial:0x00000000 Width:32
 register description : BIU¿ØÖÆ¼Ä´æÆ÷8»Ø¶Á
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  wosd_mte_th_merge      : 8;  /* bit[0-7]  : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  rosd_mte_th_merge      : 8;  /* bit[8-15] : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  rosd_ctrl_en_mte_merge : 1;  /* bit[16]   : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  wosd_ctrl_en_mte_merge : 1;  /* bit[17]   : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  reserved               : 14; /* bit[18-31]: ±£Áô¡£ */
    } reg;
} SOC_NPU_AICORE_merge_reg7_UNION;
#endif
#define SOC_NPU_AICORE_merge_reg7_wosd_mte_th_merge_START       (0)
#define SOC_NPU_AICORE_merge_reg7_wosd_mte_th_merge_END         (7)
#define SOC_NPU_AICORE_merge_reg7_rosd_mte_th_merge_START       (8)
#define SOC_NPU_AICORE_merge_reg7_rosd_mte_th_merge_END         (15)
#define SOC_NPU_AICORE_merge_reg7_rosd_ctrl_en_mte_merge_START  (16)
#define SOC_NPU_AICORE_merge_reg7_rosd_ctrl_en_mte_merge_END    (16)
#define SOC_NPU_AICORE_merge_reg7_wosd_ctrl_en_mte_merge_START  (17)
#define SOC_NPU_AICORE_merge_reg7_wosd_ctrl_en_mte_merge_END    (17)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_merge_reg8_UNION
 struct description   : merge_reg8 Register structure definition
                        Address Offset:0x9270 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0               : 1;  /* bit[0]   :  */
        unsigned int  cfg_force_req_ack_merge  : 1;  /* bit[1]   : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  bus_axi_rst_req_merge    : 1;  /* bit[2]   : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  reserved_1               : 1;  /* bit[3]   :  */
        unsigned int  bus_axi_rst_bypass_merge : 1;  /* bit[4]   : Èý¸öºË¼Ä´æÆ÷»òÔÚÒ»ÆðÖ®ºóµÄÖµ */
        unsigned int  reserved_2               : 27; /* bit[5-31]:  */
    } reg;
} SOC_NPU_AICORE_merge_reg8_UNION;
#endif
#define SOC_NPU_AICORE_merge_reg8_cfg_force_req_ack_merge_START   (1)
#define SOC_NPU_AICORE_merge_reg8_cfg_force_req_ack_merge_END     (1)
#define SOC_NPU_AICORE_merge_reg8_bus_axi_rst_req_merge_START     (2)
#define SOC_NPU_AICORE_merge_reg8_bus_axi_rst_req_merge_END       (2)
#define SOC_NPU_AICORE_merge_reg8_bus_axi_rst_bypass_merge_START  (4)
#define SOC_NPU_AICORE_merge_reg8_bus_axi_rst_bypass_merge_END    (4)




/****************************************************************************
                     (11/11) L1
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_CLK_GATE_MASK_0_UNION
 struct description   : L1_CLK_GATE_MASK_0 Register structure definition
                        Address Offset:0xA000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  clk_l1_en_mask : 32; /* bit[0-31]: ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ
                                                         [0]:L1 TOP Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [1]:L1 CSHD Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [2]:L1 UE3D Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [3]:L1 L0IF Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [4]:L1 L0AIF Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [5]:L1 L0BIF Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [6]:L1 BT Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [7]:L1 L1IF Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [8]:L1 L1WR Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [9]:L1 L1RD Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [10]:L1 L1RD_CIRBUF Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [11]:L1 L1MEM Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [12]:L1 SETL0 Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [13]:L1 WINO Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [14]:L1 DWS Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [15]:L1 SBA Ïà¹ØÂß¼­Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [16]:L1 INIT Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [17]:L1 PT Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [18]:FIXP Ä£¿éÊ±ÖÓ×Ô¶¯Ê±ÖÓÃÅ¿ØÊ¹ÄÜ, 0:Ä£¿é×Ô¶¯¿ª¹ØÃÅ¿Ø£»1£ºÇ¿ÖÆ´ò¿ªÊ±ÖÓ
                                                         [31:19]:±£Áô */
    } reg;
} SOC_NPU_AICORE_L1_CLK_GATE_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_L1_CLK_GATE_MASK_0_clk_l1_en_mask_START  (0)
#define SOC_NPU_AICORE_L1_CLK_GATE_MASK_0_clk_l1_en_mask_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_ECC_CTRL_0_UNION
 struct description   : L1_ECC_CTRL_0 Register structure definition
                        Address Offset:0xA020 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_ecc_en_n    : 1;  /* bit[0]   : L1 memory ECC checkÊ¹ÄÜ£¬ 0£º¼ì²é£» 1£º²»¼ì²é */
        unsigned int  l1_ecc_wb_en_n : 1;  /* bit[1]   : L1 memory 1bit ECC¾À´íºó£¬WB»ØmemoryÊ¹ÄÜ£¬0£º»ØÐ´£»1£º²»»ØÐ´ */
        unsigned int  reserved       : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_AICORE_L1_ECC_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_L1_ECC_CTRL_0_l1_ecc_en_n_START     (0)
#define SOC_NPU_AICORE_L1_ECC_CTRL_0_l1_ecc_en_n_END       (0)
#define SOC_NPU_AICORE_L1_ECC_CTRL_0_l1_ecc_wb_en_n_START  (1)
#define SOC_NPU_AICORE_L1_ECC_CTRL_0_l1_ecc_wb_en_n_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_ECC_INJECT_CTRL_0_UNION
 struct description   : L1_ECC_INJECT_CTRL_0 Register structure definition
                        Address Offset:0xA024 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_ecc_sb_inject : 1;  /* bit[0]   : L1 memory µ¥bit ECC ×¢´í */
        unsigned int  l1_ecc_mb_inject : 1;  /* bit[1]   : L1 memory ¶àbit ECC ×¢´í */
        unsigned int  reserved         : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_AICORE_L1_ECC_INJECT_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_L1_ECC_INJECT_CTRL_0_l1_ecc_sb_inject_START  (0)
#define SOC_NPU_AICORE_L1_ECC_INJECT_CTRL_0_l1_ecc_sb_inject_END    (0)
#define SOC_NPU_AICORE_L1_ECC_INJECT_CTRL_0_l1_ecc_mb_inject_START  (1)
#define SOC_NPU_AICORE_L1_ECC_INJECT_CTRL_0_l1_ecc_mb_inject_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_ERROR_T0_0_UNION
 struct description   : L1_ERROR_T0_0 Register structure definition
                        Address Offset:0xA700 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_l0a_rdwr_cflt_t0              : 1;  /* bit[0] : L0A MEM×x_Í» */
        unsigned int  l1_l0b_rdwr_cflt_t0              : 1;  /* bit[1] : L0B MEM×x_Í» */
        unsigned int  l1_read_2d_overflow_t0           : 1;  /* bit[2] : LOAD2D read address overflow */
        unsigned int  l1_write_2d_overflow_t0          : 1;  /* bit[3] : LOAD2D write address overflow */
        unsigned int  l1_dws_pad_conf_err_t0           : 1;  /* bit[4] : DEPTHWISE PADDING ·Ç·¨ÅäÖÃ */
        unsigned int  l1_dws_fmap_h_illegal_t0         : 1;  /* bit[5] : DEPTHWISE FMAP ·Ç·¨ÅäÖÃ */
        unsigned int  l1_wino_l0b_write_overflow_t0    : 1;  /* bit[6] : WINOB write overflow */
        unsigned int  l1_wino_l0b_read_overflow_t0     : 1;  /* bit[7] : WINOB read overflow */
        unsigned int  l1_wino_l0a_write_overflow_t0    : 1;  /* bit[8] : WINOA write overflow */
        unsigned int  l1_wino_l0a_read_overflow_t0     : 1;  /* bit[9] : WINOA read overflow */
        unsigned int  l1_wino_illegal_v_cov_pad_ctl_t0 : 1;  /* bit[10]: WINO V paddingÖµÉèÖÃ·Ç·¨ */
        unsigned int  l1_wino_illegal_h_cov_pad_ctl_t0 : 1;  /* bit[11]: WINO H paddingÖµÉèÖÃ·Ç·¨ */
        unsigned int  l1_illegal_w_size_t0             : 1;  /* bit[12]: WINOA FMAP width+PADDINGÖµÐ¡ÓÚ4 */
        unsigned int  l1_illegal_h_size_t0             : 1;  /* bit[13]: WINOA FMAP height+PADDINGÖµÐ¡ÓÚ4 */
        unsigned int  l1_illegal_chn_size_t0           : 1;  /* bit[14]: LOAD3DV2/WINOA illegal_fm_sizeÎÞÐ§µÄÇ°ÌáÏÂ£¬feature mapµÄÃæ»ý³ËÒÔÖ¸Áî¸ø¶¨µÄchannal sizeÖµ´óÓÚl1 memoryµÄsize£¬ */
        unsigned int  l1_illegal_k_m_ext_step_t0       : 1;  /* bit[15]: LOAD3DV2/WINOA illegal_km_start_posÎÞÐ§µÄÇ°ÌáÏÂ£¬k start pos + k step £¨Î²²¿²»Âú32BµÄ°´32Ëã£¬¸ù¾Ý²»Í¬µÄÊý¾ÝÀàÐÍ£¬ ×ö²»Í¬µÄÏòÉÏÈ¡Ö¤²Ù×÷£©»ò m start pos + m step ³¬³öÁËkm¾ØÕóµÄ·¶Î§£¨Î²²¿²»Âú16µÄ°´16Ëã), »òstep¼ÆËã³öÀ´µÄ·ÖÐÎÊý³¬³öÁËÄ¿µÄ´æ´¢µÄ·¶Î§(AIC) */
        unsigned int  l1_illegal_k_m_start_pos_t0      : 1;  /* bit[16]: LOAD3DV2/WINOA km start posµÄ×ø±ê³¬³öÁËkm¾ØÕóµÄ·¶Î§£¬»òk start pos µÄÖµ²»ÊÇÆä¶ÔÓ¦Êý¾ÝÀàÐÍÈ¡32BÊý¾ÝÁ¿µÄÊý¾Ý¸öÊýµÄÕûÊý±¶ */
        unsigned int  l1_illegal_schn_cfg_t0           : 1;  /* bit[17]: small channel Ä£Ê½ÅäÖÃ´íÎó */
        unsigned int  l1_illegal_smallk_cfg_t0         : 1;  /* bit[18]: LOAD3D small k config error */
        unsigned int  l1_illegal_fm_size_t0            : 1;  /* bit[19]: LOAD3DV2 feature mapµÄ¿í»ò¸ß´óÓÚ32768£¨0x8000£© */
        unsigned int  l1_illegal_l1_3d_size_t0         : 1;  /* bit[20]: LOAD3DV2 l1 3d size ÉèÖÃ·Ç·¨£¨°üÀ¨¶ÔÆë·Ç·¨£©£¬l1 3d sizeµÄ¾ßÌå¹æÔò¼ûISA£¬×¢Òâ0ÖµÊÇºÏ·¨µÄ£¬ËäÈ»´ËÊ±uopÖÐl1_3d_size_vld²»Ê¹ÄÜ */
        unsigned int  l1_illegal_stride_t0             : 1;  /* bit[21]: LOAD3DV2 stride_w»òÕßstride_hµÈÓÚ0 */
        unsigned int  l1_padding_cfg_t0                : 1;  /* bit[22]: LOAD3DV2 padding config error */
        unsigned int  l1_read_3d_overflow_t0           : 1;  /* bit[23]: LOAD3DV2 read address overflow */
        unsigned int  l1_write_3d_overflow_t0          : 1;  /* bit[24]: LOAD3DV2 write address overflow */
        unsigned int  l1_bas_raddr_obound_t0           : 1;  /* bit[25]: LOAD3D ÔÚl1 3d size validµÄÇé¿öÏÂ£¬LOAD3DÖ¸Áî¸ø¶¨µÄ³õÊ¼µØÖ·³¬³öÁËl1 3d sizeµÄ·¶Î§ */
        unsigned int  l1_cidx_overflow_t0              : 1;  /* bit[26]: ½öLOAD3DV1£¬illegal_fm_sizeÎÞÐ§µÄÇ°ÌáÏÂ£¬feature map µÄÃæ»ý³ËÒÔÖ¸Áî¸ø¶¨µÄcidxÖµ £¨×¢Òâ´Ëcidx¶ÔÓ¦µÄcÖµÒ²ÒªËã½øÈ¥£©´óÓÚ l1 memory µÄ size */
        unsigned int  l1_f1wpos_larger_fsize_t0        : 1;  /* bit[27]: LOAD3DV2 µÚÒ»¸ö´°µÄÎ»ÖÃ³¬³öÁË×ó±ß»òÕßÉÏ±ßµÄpaddingµÄ±ß½ç£¬»ò³¬³öÁËÓÒ±ß»òÕßÏÂ±ßµÄpaddingµÄfeature map(²»´øpadding)µÄ±ß½ç */
        unsigned int  l1_fmap_less_kernel_t0           : 1;  /* bit[28]: LOAD3DV2 filterµÄ¿í´óÓÚfeature map ¼ÓÉÏpaddingÖ®ºóµÄ¿í£¬»òÕß dilateÖ®ºóµÄ filter µÄ¸ß´óÓÚ feature map¼ÓÉÏpaddingÖ®ºóµÄ¸ß */
        unsigned int  l1_fmapwh_larger_l1size_t0       : 1;  /* bit[29]: LOAD3DV2 FeatureMapW * FeatureMapH * (CIndex +1) ´óì¶ L1 buffer size/32 */
        unsigned int  l1_fpos_larger_fsize_t0          : 1;  /* bit[30]: LOAD3DV2 fetch position in filter ´óÓÚ filter size */
        unsigned int  reserved                         : 1;  /* bit[31]:  */
    } reg;
} SOC_NPU_AICORE_L1_ERROR_T0_0_UNION;
#endif
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_l0a_rdwr_cflt_t0_START               (0)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_l0a_rdwr_cflt_t0_END                 (0)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_l0b_rdwr_cflt_t0_START               (1)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_l0b_rdwr_cflt_t0_END                 (1)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_read_2d_overflow_t0_START            (2)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_read_2d_overflow_t0_END              (2)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_write_2d_overflow_t0_START           (3)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_write_2d_overflow_t0_END             (3)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_dws_pad_conf_err_t0_START            (4)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_dws_pad_conf_err_t0_END              (4)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_dws_fmap_h_illegal_t0_START          (5)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_dws_fmap_h_illegal_t0_END            (5)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_wino_l0b_write_overflow_t0_START     (6)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_wino_l0b_write_overflow_t0_END       (6)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_wino_l0b_read_overflow_t0_START      (7)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_wino_l0b_read_overflow_t0_END        (7)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_wino_l0a_write_overflow_t0_START     (8)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_wino_l0a_write_overflow_t0_END       (8)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_wino_l0a_read_overflow_t0_START      (9)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_wino_l0a_read_overflow_t0_END        (9)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_wino_illegal_v_cov_pad_ctl_t0_START  (10)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_wino_illegal_v_cov_pad_ctl_t0_END    (10)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_wino_illegal_h_cov_pad_ctl_t0_START  (11)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_wino_illegal_h_cov_pad_ctl_t0_END    (11)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_illegal_w_size_t0_START              (12)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_illegal_w_size_t0_END                (12)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_illegal_h_size_t0_START              (13)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_illegal_h_size_t0_END                (13)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_illegal_chn_size_t0_START            (14)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_illegal_chn_size_t0_END              (14)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_illegal_k_m_ext_step_t0_START        (15)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_illegal_k_m_ext_step_t0_END          (15)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_illegal_k_m_start_pos_t0_START       (16)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_illegal_k_m_start_pos_t0_END         (16)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_illegal_schn_cfg_t0_START            (17)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_illegal_schn_cfg_t0_END              (17)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_illegal_smallk_cfg_t0_START          (18)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_illegal_smallk_cfg_t0_END            (18)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_illegal_fm_size_t0_START             (19)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_illegal_fm_size_t0_END               (19)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_illegal_l1_3d_size_t0_START          (20)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_illegal_l1_3d_size_t0_END            (20)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_illegal_stride_t0_START              (21)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_illegal_stride_t0_END                (21)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_padding_cfg_t0_START                 (22)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_padding_cfg_t0_END                   (22)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_read_3d_overflow_t0_START            (23)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_read_3d_overflow_t0_END              (23)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_write_3d_overflow_t0_START           (24)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_write_3d_overflow_t0_END             (24)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_bas_raddr_obound_t0_START            (25)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_bas_raddr_obound_t0_END              (25)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_cidx_overflow_t0_START               (26)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_cidx_overflow_t0_END                 (26)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_f1wpos_larger_fsize_t0_START         (27)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_f1wpos_larger_fsize_t0_END           (27)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_fmap_less_kernel_t0_START            (28)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_fmap_less_kernel_t0_END              (28)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_fmapwh_larger_l1size_t0_START        (29)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_fmapwh_larger_l1size_t0_END          (29)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_fpos_larger_fsize_t0_START           (30)
#define SOC_NPU_AICORE_L1_ERROR_T0_0_l1_fpos_larger_fsize_t0_END             (30)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_ERROR_T0_1_UNION
 struct description   : L1_ERROR_T0_1 Register structure definition
                        Address Offset:0xA704 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_err_fifo_parity_t0     : 1;  /* bit[0]    : L1/FIXP fifo parity */
        unsigned int  fixp_biu_rdwr_resp_t0     : 1;  /* bit[1]    : FIXP biu read write error response */
        unsigned int  fixp_stb_ecc_err_t0       : 1;  /* bit[2]    : FIXP stb multiple bit ECC error */
        unsigned int  fixp_fbuf_wr_overflow_t0  : 1;  /* bit[3]    : FIXP fbuf write overflow */
        unsigned int  fixp_fbuf_rd_overflow_t0  : 1;  /* bit[4]    : FIXP fbuf read overflow */
        unsigned int  fixp_out_wr_overflow_t0   : 1;  /* bit[5]    : FIXP out write overflow */
        unsigned int  fixp_l1_wr_overflow_t0    : 1;  /* bit[6]    : FIXP L1 write overflow */
        unsigned int  fixp_l1_rd_overflow_t0    : 1;  /* bit[7]    : FIXP L1 read overflow */
        unsigned int  fixp_l0c_rd_overflow_t0   : 1;  /* bit[8]    : FIXP L0C read overflow */
        unsigned int  fixp_illegal_cfg_t0       : 1;  /* bit[9]    : FIXP instruction illegal configuration */
        unsigned int  fixp_addr_misalgn_t0      : 1;  /* bit[10]   : FIXP instruction address miss align */
        unsigned int  fixp_l0c_ecc_t0           : 1;  /* bit[11]   : FIXP L0C multiple bit ECC error */
        unsigned int  fixp_l0c_rdwr_cflt_t0     : 1;  /* bit[12]   : FIXP l0c read write conflict */
        unsigned int  fixp_ub_wr_overflow_t0    : 1;  /* bit[13]   : FIXP pipe write UB overflow */
        unsigned int  l1_ub_wr_ovflw_t0         : 1;  /* bit[14]   : mte1 pipe write UB overflow */
        unsigned int  l1_waitset_err_t0         : 1;  /* bit[15]   : mte1 pipe wait set error */
        unsigned int  l1_l1_ecc_t0              : 1;  /* bit[16]   : L1 memory multiple bit ECC error */
        unsigned int  l1_gdma_read_overflow_t0  : 1;  /* bit[17]   : General DMA instruction read address overflow */
        unsigned int  l1_gdma_write_overflow_t0 : 1;  /* bit[18]   : General DMA instruction write address overflow */
        unsigned int  l1_instr_illegal_cfg_t0   : 1;  /* bit[19]   : instruction illegal configuration */
        unsigned int  l1_instr_addr_misalign_t0 : 1;  /* bit[20]   : instruction address misalign */
        unsigned int  l1_sc_cfg_parity_t0       : 1;  /* bit[21]   : ÏÂ³ÁÖÁL1µÄSC nmanager cfg regs parity err */
        unsigned int  reserved                  : 10; /* bit[22-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_L1_ERROR_T0_1_UNION;
#endif
#define SOC_NPU_AICORE_L1_ERROR_T0_1_l1_err_fifo_parity_t0_START      (0)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_l1_err_fifo_parity_t0_END        (0)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_biu_rdwr_resp_t0_START      (1)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_biu_rdwr_resp_t0_END        (1)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_stb_ecc_err_t0_START        (2)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_stb_ecc_err_t0_END          (2)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_fbuf_wr_overflow_t0_START   (3)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_fbuf_wr_overflow_t0_END     (3)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_fbuf_rd_overflow_t0_START   (4)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_fbuf_rd_overflow_t0_END     (4)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_out_wr_overflow_t0_START    (5)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_out_wr_overflow_t0_END      (5)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_l1_wr_overflow_t0_START     (6)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_l1_wr_overflow_t0_END       (6)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_l1_rd_overflow_t0_START     (7)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_l1_rd_overflow_t0_END       (7)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_l0c_rd_overflow_t0_START    (8)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_l0c_rd_overflow_t0_END      (8)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_illegal_cfg_t0_START        (9)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_illegal_cfg_t0_END          (9)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_addr_misalgn_t0_START       (10)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_addr_misalgn_t0_END         (10)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_l0c_ecc_t0_START            (11)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_l0c_ecc_t0_END              (11)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_l0c_rdwr_cflt_t0_START      (12)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_l0c_rdwr_cflt_t0_END        (12)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_ub_wr_overflow_t0_START     (13)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_fixp_ub_wr_overflow_t0_END       (13)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_l1_ub_wr_ovflw_t0_START          (14)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_l1_ub_wr_ovflw_t0_END            (14)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_l1_waitset_err_t0_START          (15)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_l1_waitset_err_t0_END            (15)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_l1_l1_ecc_t0_START               (16)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_l1_l1_ecc_t0_END                 (16)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_l1_gdma_read_overflow_t0_START   (17)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_l1_gdma_read_overflow_t0_END     (17)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_l1_gdma_write_overflow_t0_START  (18)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_l1_gdma_write_overflow_t0_END    (18)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_l1_instr_illegal_cfg_t0_START    (19)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_l1_instr_illegal_cfg_t0_END      (19)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_l1_instr_addr_misalign_t0_START  (20)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_l1_instr_addr_misalign_t0_END    (20)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_l1_sc_cfg_parity_t0_START        (21)
#define SOC_NPU_AICORE_L1_ERROR_T0_1_l1_sc_cfg_parity_t0_END          (21)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_ERROR_T1_0_UNION
 struct description   : L1_ERROR_T1_0 Register structure definition
                        Address Offset:0xA708 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_L1_ERROR_T1_0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_ERROR_T1_1_UNION
 struct description   : L1_ERROR_T1_1 Register structure definition
                        Address Offset:0xA70C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_L1_ERROR_T1_1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_ERROR_MASK_0_UNION
 struct description   : L1_ERROR_MASK_0 Register structure definition
                        Address Offset:0xA710 Initial:0x0C008000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_l0a_rdwr_cflt_mask              : 1;  /* bit[0] : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_l0b_rdwr_cflt_mask              : 1;  /* bit[1] : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_read_2d_overflow_mask           : 1;  /* bit[2] : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_write_2d_overflow_mask          : 1;  /* bit[3] : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_dws_pad_conf_err_mask           : 1;  /* bit[4] : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_dws_fmap_h_illegal_mask         : 1;  /* bit[5] : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_wino_l0b_write_overflow_mask    : 1;  /* bit[6] : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_wino_l0b_read_overflow_mask     : 1;  /* bit[7] : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_wino_l0a_write_overflow_mask    : 1;  /* bit[8] : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_wino_l0a_read_overflow_mask     : 1;  /* bit[9] : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_wino_illegal_v_cov_pad_ctl_mask : 1;  /* bit[10]: exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_wino_illegal_h_cov_pad_ctl_mask : 1;  /* bit[11]: exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_illegal_w_size_mask             : 1;  /* bit[12]: exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_illegal_h_size_mask             : 1;  /* bit[13]: exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_illegal_chn_size_mask           : 1;  /* bit[14]: exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_illegal_k_m_ext_step_mask       : 1;  /* bit[15]: exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_illegal_k_m_start_pos_mask      : 1;  /* bit[16]: exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_illegal_schn_cfg_mask           : 1;  /* bit[17]: exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_illegal_smallk_cfg_mask         : 1;  /* bit[18]: exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_illegal_fm_size_mask            : 1;  /* bit[19]: exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_illegal_l1_3d_size_mask         : 1;  /* bit[20]: exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_illegal_stride_mask             : 1;  /* bit[21]: exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_padding_cfg_mask                : 1;  /* bit[22]: exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_read_3d_overflow_mask           : 1;  /* bit[23]: exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_write_3d_overflow_mask          : 1;  /* bit[24]: exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_bas_raddr_obound_mask           : 1;  /* bit[25]: exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_cidx_overflow_mask              : 1;  /* bit[26]: exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_f1wpos_larger_fsize_mask        : 1;  /* bit[27]: exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_fmap_less_kernel_mask           : 1;  /* bit[28]: exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_fmapwh_larger_l1size_mask       : 1;  /* bit[29]: exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_fpos_larger_fsize_mask          : 1;  /* bit[30]: exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  reserved                           : 1;  /* bit[31]:  */
    } reg;
} SOC_NPU_AICORE_L1_ERROR_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_l0a_rdwr_cflt_mask_START               (0)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_l0a_rdwr_cflt_mask_END                 (0)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_l0b_rdwr_cflt_mask_START               (1)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_l0b_rdwr_cflt_mask_END                 (1)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_read_2d_overflow_mask_START            (2)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_read_2d_overflow_mask_END              (2)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_write_2d_overflow_mask_START           (3)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_write_2d_overflow_mask_END             (3)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_dws_pad_conf_err_mask_START            (4)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_dws_pad_conf_err_mask_END              (4)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_dws_fmap_h_illegal_mask_START          (5)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_dws_fmap_h_illegal_mask_END            (5)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_wino_l0b_write_overflow_mask_START     (6)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_wino_l0b_write_overflow_mask_END       (6)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_wino_l0b_read_overflow_mask_START      (7)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_wino_l0b_read_overflow_mask_END        (7)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_wino_l0a_write_overflow_mask_START     (8)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_wino_l0a_write_overflow_mask_END       (8)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_wino_l0a_read_overflow_mask_START      (9)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_wino_l0a_read_overflow_mask_END        (9)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_wino_illegal_v_cov_pad_ctl_mask_START  (10)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_wino_illegal_v_cov_pad_ctl_mask_END    (10)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_wino_illegal_h_cov_pad_ctl_mask_START  (11)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_wino_illegal_h_cov_pad_ctl_mask_END    (11)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_illegal_w_size_mask_START              (12)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_illegal_w_size_mask_END                (12)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_illegal_h_size_mask_START              (13)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_illegal_h_size_mask_END                (13)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_illegal_chn_size_mask_START            (14)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_illegal_chn_size_mask_END              (14)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_illegal_k_m_ext_step_mask_START        (15)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_illegal_k_m_ext_step_mask_END          (15)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_illegal_k_m_start_pos_mask_START       (16)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_illegal_k_m_start_pos_mask_END         (16)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_illegal_schn_cfg_mask_START            (17)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_illegal_schn_cfg_mask_END              (17)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_illegal_smallk_cfg_mask_START          (18)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_illegal_smallk_cfg_mask_END            (18)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_illegal_fm_size_mask_START             (19)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_illegal_fm_size_mask_END               (19)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_illegal_l1_3d_size_mask_START          (20)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_illegal_l1_3d_size_mask_END            (20)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_illegal_stride_mask_START              (21)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_illegal_stride_mask_END                (21)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_padding_cfg_mask_START                 (22)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_padding_cfg_mask_END                   (22)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_read_3d_overflow_mask_START            (23)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_read_3d_overflow_mask_END              (23)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_write_3d_overflow_mask_START           (24)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_write_3d_overflow_mask_END             (24)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_bas_raddr_obound_mask_START            (25)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_bas_raddr_obound_mask_END              (25)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_cidx_overflow_mask_START               (26)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_cidx_overflow_mask_END                 (26)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_f1wpos_larger_fsize_mask_START         (27)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_f1wpos_larger_fsize_mask_END           (27)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_fmap_less_kernel_mask_START            (28)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_fmap_less_kernel_mask_END              (28)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_fmapwh_larger_l1size_mask_START        (29)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_fmapwh_larger_l1size_mask_END          (29)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_fpos_larger_fsize_mask_START           (30)
#define SOC_NPU_AICORE_L1_ERROR_MASK_0_l1_fpos_larger_fsize_mask_END             (30)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_ERROR_MASK_1_UNION
 struct description   : L1_ERROR_MASK_1 Register structure definition
                        Address Offset:0xA714 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_err_fifo_parity_mask     : 1;  /* bit[0]    : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  fixp_biu_rdwr_resp_mask     : 1;  /* bit[1]    : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  fixp_stb_ecc_err_mask       : 1;  /* bit[2]    : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  fixp_fbuf_wr_overflow_mask  : 1;  /* bit[3]    : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  fixp_fbuf_rd_overflow_mask  : 1;  /* bit[4]    : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  fixp_out_wr_overflow_mask   : 1;  /* bit[5]    : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  fixp_l1_wr_overflow_mask    : 1;  /* bit[6]    : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  fixp_l1_rd_overflow_mask    : 1;  /* bit[7]    : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  fixp_l0c_rd_overflow_mask   : 1;  /* bit[8]    : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  fixp_illegal_cfg_mask       : 1;  /* bit[9]    : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  fixp_addr_misalgn_mask      : 1;  /* bit[10]   : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  fixp_l0c_ecc_mask           : 1;  /* bit[11]   : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  fixp_l0c_rdwr_cflt_mask     : 1;  /* bit[12]   : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  fixp_ub_wr_overflow_mask    : 1;  /* bit[13]   : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_ub_wr_ovflw_mask         : 1;  /* bit[14]   : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_waitset_err_mask         : 1;  /* bit[15]   : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_l1_ecc_mask              : 1;  /* bit[16]   : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_gdma_read_overflow_mask  : 1;  /* bit[17]   : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_gdma_write_overflow_mask : 1;  /* bit[18]   : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_instr_illegal_cfg_mask   : 1;  /* bit[19]   : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_instr_addr_misalign_mask : 1;  /* bit[20]   : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  l1_sc_cfg_parity_mask       : 1;  /* bit[21]   : exception mask signal£¬¶ÔÓ¦0xA700,0xA704,0xA708,0xA70C Í¬bitÒì³£, 1:¹Ø±Õ¸ÃÒì³£¼ì²â£»0£º¿ªÆô¸ÃÒì³£¼ì²â */
        unsigned int  reserved                    : 10; /* bit[22-31]:  */
    } reg;
} SOC_NPU_AICORE_L1_ERROR_MASK_1_UNION;
#endif
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_l1_err_fifo_parity_mask_START      (0)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_l1_err_fifo_parity_mask_END        (0)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_biu_rdwr_resp_mask_START      (1)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_biu_rdwr_resp_mask_END        (1)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_stb_ecc_err_mask_START        (2)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_stb_ecc_err_mask_END          (2)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_fbuf_wr_overflow_mask_START   (3)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_fbuf_wr_overflow_mask_END     (3)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_fbuf_rd_overflow_mask_START   (4)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_fbuf_rd_overflow_mask_END     (4)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_out_wr_overflow_mask_START    (5)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_out_wr_overflow_mask_END      (5)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_l1_wr_overflow_mask_START     (6)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_l1_wr_overflow_mask_END       (6)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_l1_rd_overflow_mask_START     (7)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_l1_rd_overflow_mask_END       (7)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_l0c_rd_overflow_mask_START    (8)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_l0c_rd_overflow_mask_END      (8)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_illegal_cfg_mask_START        (9)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_illegal_cfg_mask_END          (9)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_addr_misalgn_mask_START       (10)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_addr_misalgn_mask_END         (10)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_l0c_ecc_mask_START            (11)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_l0c_ecc_mask_END              (11)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_l0c_rdwr_cflt_mask_START      (12)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_l0c_rdwr_cflt_mask_END        (12)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_ub_wr_overflow_mask_START     (13)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_fixp_ub_wr_overflow_mask_END       (13)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_l1_ub_wr_ovflw_mask_START          (14)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_l1_ub_wr_ovflw_mask_END            (14)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_l1_waitset_err_mask_START          (15)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_l1_waitset_err_mask_END            (15)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_l1_l1_ecc_mask_START               (16)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_l1_l1_ecc_mask_END                 (16)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_l1_gdma_read_overflow_mask_START   (17)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_l1_gdma_read_overflow_mask_END     (17)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_l1_gdma_write_overflow_mask_START  (18)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_l1_gdma_write_overflow_mask_END    (18)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_l1_instr_illegal_cfg_mask_START    (19)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_l1_instr_illegal_cfg_mask_END      (19)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_l1_instr_addr_misalign_mask_START  (20)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_l1_instr_addr_misalign_mask_END    (20)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_l1_sc_cfg_parity_mask_START        (21)
#define SOC_NPU_AICORE_L1_ERROR_MASK_1_l1_sc_cfg_parity_mask_END          (21)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_ERR_INFO_T0_0_UNION
 struct description   : L1_ERR_INFO_T0_0 Register structure definition
                        Address Offset:0xA718 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_err_addr_t0 : 16; /* bit[0-15] : L1 Error Address Ö»ÓÐÉÏ±¨Òì³£Ê± ¼Ä´æÆ÷²ÅÎªÓÐÐ§Öµ */
        unsigned int  l1_err_type_t0 : 8;  /* bit[16-23]: L1 Error type Ö»ÓÐÉÏ±¨Òì³£Ê± ¼Ä´æÆ÷²ÅÎªÓÐÐ§Öµ */
        unsigned int  reserved       : 8;  /* bit[24-31]:  */
    } reg;
} SOC_NPU_AICORE_L1_ERR_INFO_T0_0_UNION;
#endif
#define SOC_NPU_AICORE_L1_ERR_INFO_T0_0_l1_err_addr_t0_START  (0)
#define SOC_NPU_AICORE_L1_ERR_INFO_T0_0_l1_err_addr_t0_END    (15)
#define SOC_NPU_AICORE_L1_ERR_INFO_T0_0_l1_err_type_t0_START  (16)
#define SOC_NPU_AICORE_L1_ERR_INFO_T0_0_l1_err_type_t0_END    (23)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_ERR_INFO_T0_1_UNION
 struct description   : L1_ERR_INFO_T0_1 Register structure definition
                        Address Offset:0xA71C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_err_pc_t0 : 16; /* bit[0-15] : L1 Error PC Ö»ÓÐÉÏ±¨Òì³£Ê± ¼Ä´æÆ÷²ÅÎªÓÐÐ§Öµ */
        unsigned int  reserved     : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_AICORE_L1_ERR_INFO_T0_1_UNION;
#endif
#define SOC_NPU_AICORE_L1_ERR_INFO_T0_1_l1_err_pc_t0_START  (0)
#define SOC_NPU_AICORE_L1_ERR_INFO_T0_1_l1_err_pc_t0_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_ERR_INFO_T1_0_UNION
 struct description   : L1_ERR_INFO_T1_0 Register structure definition
                        Address Offset:0xA720 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_L1_ERR_INFO_T1_0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_ERR_INFO_T1_1_UNION
 struct description   : L1_ERR_INFO_T1_1 Register structure definition
                        Address Offset:0xA724 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_L1_ERR_INFO_T1_1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_WARN_T0_0_UNION
 struct description   : L1_WARN_T0_0 Register structure definition
                        Address Offset:0xA900 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  warn_mte1_nop_cfg_instr_t0 : 1;  /* bit[0]   : mte1 pipeÖ¸Áîcfg´íÎó£¬µ±nop´¦Àí */
        unsigned int  warn_fixp_nop_cfg_instr_t0 : 1;  /* bit[1]   : fixp Ö¸Áîcfg´íÎó£¬µ±nop´¦Àí */
        unsigned int  warn_fixp_ovflow_err_t0    : 1;  /* bit[2]   : fixp ·¢Éú¸¡µãoverflow error */
        unsigned int  warn_fixp_nan_inf_t0       : 1;  /* bit[3]   : fixp nan-inf */
        unsigned int  warn_fixp_conv_err_t0      : 1;  /* bit[4]   : fixp ·¢Éúconver error. */
        unsigned int  reserved                   : 27; /* bit[5-31]:  */
    } reg;
} SOC_NPU_AICORE_L1_WARN_T0_0_UNION;
#endif
#define SOC_NPU_AICORE_L1_WARN_T0_0_warn_mte1_nop_cfg_instr_t0_START  (0)
#define SOC_NPU_AICORE_L1_WARN_T0_0_warn_mte1_nop_cfg_instr_t0_END    (0)
#define SOC_NPU_AICORE_L1_WARN_T0_0_warn_fixp_nop_cfg_instr_t0_START  (1)
#define SOC_NPU_AICORE_L1_WARN_T0_0_warn_fixp_nop_cfg_instr_t0_END    (1)
#define SOC_NPU_AICORE_L1_WARN_T0_0_warn_fixp_ovflow_err_t0_START     (2)
#define SOC_NPU_AICORE_L1_WARN_T0_0_warn_fixp_ovflow_err_t0_END       (2)
#define SOC_NPU_AICORE_L1_WARN_T0_0_warn_fixp_nan_inf_t0_START        (3)
#define SOC_NPU_AICORE_L1_WARN_T0_0_warn_fixp_nan_inf_t0_END          (3)
#define SOC_NPU_AICORE_L1_WARN_T0_0_warn_fixp_conv_err_t0_START       (4)
#define SOC_NPU_AICORE_L1_WARN_T0_0_warn_fixp_conv_err_t0_END         (4)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_WARN_T1_0_UNION
 struct description   : L1_WARN_T1_0 Register structure definition
                        Address Offset:0xA904 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_L1_WARN_T1_0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_WARN_MASK_0_UNION
 struct description   : L1_WARN_MASK_0 Register structure definition
                        Address Offset:0xA908 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  warn_mte1_nop_cfg_instr_mask : 1;  /* bit[0]   : warning mask signal,¶ÔÓ¦0xA900 warn eventsÍ¬bit¶ÔÓ¦µÄmask£¬ 1:ÆÁ±Î¸Ãevent£¬0£ºÉÏ±¨¸Ãevent */
        unsigned int  warn_fixp_nop_cfg_instr_mask : 1;  /* bit[1]   : warning mask signal,¶ÔÓ¦0xA900 warn eventsÍ¬bit¶ÔÓ¦µÄmask£¬ 1:ÆÁ±Î¸Ãevent£¬0£ºÉÏ±¨¸Ãevent */
        unsigned int  warn_fixp_ovflow_err_mask    : 1;  /* bit[2]   : warning mask signal,¶ÔÓ¦0xA900 warn eventsÍ¬bit¶ÔÓ¦µÄmask£¬ 1:ÆÁ±Î¸Ãevent£¬0£ºÉÏ±¨¸Ãevent */
        unsigned int  warn_fixp_nan_inf_mask       : 1;  /* bit[3]   : warning mask signal,¶ÔÓ¦0xA900 warn eventsÍ¬bit¶ÔÓ¦µÄmask£¬ 1:ÆÁ±Î¸Ãevent£¬0£ºÉÏ±¨¸Ãevent */
        unsigned int  warn_fixp_conv_err_mask      : 1;  /* bit[4]   : warning mask signal,¶ÔÓ¦0xA900 warn eventsÍ¬bit¶ÔÓ¦µÄmask£¬ 1:ÆÁ±Î¸Ãevent£¬0£ºÉÏ±¨¸Ãevent */
        unsigned int  reserved                     : 27; /* bit[5-31]:  */
    } reg;
} SOC_NPU_AICORE_L1_WARN_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_L1_WARN_MASK_0_warn_mte1_nop_cfg_instr_mask_START  (0)
#define SOC_NPU_AICORE_L1_WARN_MASK_0_warn_mte1_nop_cfg_instr_mask_END    (0)
#define SOC_NPU_AICORE_L1_WARN_MASK_0_warn_fixp_nop_cfg_instr_mask_START  (1)
#define SOC_NPU_AICORE_L1_WARN_MASK_0_warn_fixp_nop_cfg_instr_mask_END    (1)
#define SOC_NPU_AICORE_L1_WARN_MASK_0_warn_fixp_ovflow_err_mask_START     (2)
#define SOC_NPU_AICORE_L1_WARN_MASK_0_warn_fixp_ovflow_err_mask_END       (2)
#define SOC_NPU_AICORE_L1_WARN_MASK_0_warn_fixp_nan_inf_mask_START        (3)
#define SOC_NPU_AICORE_L1_WARN_MASK_0_warn_fixp_nan_inf_mask_END          (3)
#define SOC_NPU_AICORE_L1_WARN_MASK_0_warn_fixp_conv_err_mask_START       (4)
#define SOC_NPU_AICORE_L1_WARN_MASK_0_warn_fixp_conv_err_mask_END         (4)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_1BIT_ECC_ERR_ADDR_0_UNION
 struct description   : L1_1BIT_ECC_ERR_ADDR_0 Register structure definition
                        Address Offset:0xA910 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_warn_l1_ecc_1bit_addr : 15; /* bit[0-14] : L1 memory ·¢Éú1bit eccµÄµØÖ· */
        unsigned int  reserved                 : 17; /* bit[15-31]:  */
    } reg;
} SOC_NPU_AICORE_L1_1BIT_ECC_ERR_ADDR_0_UNION;
#endif
#define SOC_NPU_AICORE_L1_1BIT_ECC_ERR_ADDR_0_l1_warn_l1_ecc_1bit_addr_START  (0)
#define SOC_NPU_AICORE_L1_1BIT_ECC_ERR_ADDR_0_l1_warn_l1_ecc_1bit_addr_END    (14)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_FIXP_CTRL_UNION
 struct description   : L1_FIXP_CTRL Register structure definition
                        Address Offset:0xAA00 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_sid_hw_remap_en : 1;  /* bit[0]   : SIDÓ²remappingÅäÖÃ */
        unsigned int  reserved           : 31; /* bit[1-31]: ±£Áô */
    } reg;
} SOC_NPU_AICORE_L1_FIXP_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_L1_FIXP_CTRL_l1_sid_hw_remap_en_START  (0)
#define SOC_NPU_AICORE_L1_FIXP_CTRL_l1_sid_hw_remap_en_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_RESERVED_RO_REG0_UNION
 struct description   : L1_RESERVED_RO_REG0 Register structure definition
                        Address Offset:0xAA04 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_reserved_ro_reg0 : 32; /* bit[0-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_L1_RESERVED_RO_REG0_UNION;
#endif
#define SOC_NPU_AICORE_L1_RESERVED_RO_REG0_l1_reserved_ro_reg0_START  (0)
#define SOC_NPU_AICORE_L1_RESERVED_RO_REG0_l1_reserved_ro_reg0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_RESERVED_RO_REG1_UNION
 struct description   : L1_RESERVED_RO_REG1 Register structure definition
                        Address Offset:0xAA08 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_reserved_ro_reg1 : 32; /* bit[0-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_L1_RESERVED_RO_REG1_UNION;
#endif
#define SOC_NPU_AICORE_L1_RESERVED_RO_REG1_l1_reserved_ro_reg1_START  (0)
#define SOC_NPU_AICORE_L1_RESERVED_RO_REG1_l1_reserved_ro_reg1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_RESERVED_RW_REG0_UNION
 struct description   : L1_RESERVED_RW_REG0 Register structure definition
                        Address Offset:0xAA0C Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_reserved_rw_reg0 : 32; /* bit[0-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_L1_RESERVED_RW_REG0_UNION;
#endif
#define SOC_NPU_AICORE_L1_RESERVED_RW_REG0_l1_reserved_rw_reg0_START  (0)
#define SOC_NPU_AICORE_L1_RESERVED_RW_REG0_l1_reserved_rw_reg0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_AICORE_L1_RESERVED_RW_REG1_UNION
 struct description   : L1_RESERVED_RW_REG1 Register structure definition
                        Address Offset:0xAA10 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_reserved_rw_reg1 : 32; /* bit[0-31]: ±£Áô¼Ä´æÆ÷ */
    } reg;
} SOC_NPU_AICORE_L1_RESERVED_RW_REG1_UNION;
#endif
#define SOC_NPU_AICORE_L1_RESERVED_RW_REG1_l1_reserved_rw_reg1_START  (0)
#define SOC_NPU_AICORE_L1_RESERVED_RW_REG1_l1_reserved_rw_reg1_END    (31)






/*****************************************************************************
  8 others
*****************************************************************************/



/*****************************************************************************
  9 global values
*****************************************************************************/



/*****************************************************************************
  10 global functions
*****************************************************************************/


#ifdef __cplusplus
#if __cplusplus
    }
#endif
#endif

#endif /* end of soc_npu_aicore_interface.h */
