
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000364                       # Number of seconds simulated (Second)
simTicks                                    364263500                       # Number of ticks simulated (Tick)
finalTick                                   364263500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.47                       # Real time elapsed on the host (Second)
hostTickRate                                776784365                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8549672                       # Number of bytes of host memory used (Byte)
simInsts                                       304734                       # Number of instructions simulated (Count)
simOps                                         558846                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   649688                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1191435                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                          728527                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              4.780831                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.209169                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts              152385                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps                279443                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 4.780831                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.209169                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts              1588                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts           276753                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts           26017                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts          14666                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass          931      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu       236887     84.77%     85.10% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult          170      0.06%     85.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv           28      0.01%     85.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd          157      0.06%     85.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     85.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     85.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     85.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     85.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     85.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     85.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     85.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd           10      0.00%     85.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     85.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu          231      0.08%     85.32% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            2      0.00%     85.32% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt           82      0.03%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc          259      0.09%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            3      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead        25888      9.26%     94.71% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite        14121      5.05%     99.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead          129      0.05%     99.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite          545      0.20%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total       279443                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl        37885                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl        32675                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl         5210                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl        26358                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl        11527                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall         3000                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn         2995                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu0.data        38888                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total            38888                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data        38888                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total           38888                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data          940                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total            940                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data          940                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total           940                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data     71938500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total     71938500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data     71938500                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total     71938500                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data        39828                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total        39828                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data        39828                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total        39828                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.023601                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.023601                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.023601                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.023601                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 76530.319149                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 76530.319149                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 76530.319149                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 76530.319149                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks          153                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total              153                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data          940                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total          940                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data          940                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total          940                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data     70998500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total     70998500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data     70998500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total     70998500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.023601                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.023601                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.023601                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.023601                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 75530.319149                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 75530.319149                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 75530.319149                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 75530.319149                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                   432                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          422                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          422                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data            4                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       139000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       139000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          426                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          426                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.009390                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.009390                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data        34750                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total        34750                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data       696000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total       696000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.009390                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.009390                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data       174000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total       174000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          426                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          426                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          426                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          426                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data        24813                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total          24813                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data          778                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total          778                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data     59627500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total     59627500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data        25591                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total        25591                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.030401                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.030401                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 76642.030848                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 76642.030848                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data          778                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total          778                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data     58849500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total     58849500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.030401                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.030401                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 75642.030848                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 75642.030848                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data        14075                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total         14075                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data          162                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total          162                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data     12311000                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total     12311000                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data        14237                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total        14237                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.011379                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.011379                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 75993.827160                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 75993.827160                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data          162                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total          162                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data     12149000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total     12149000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.011379                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.011379                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 74993.827160                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 74993.827160                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          387.318738                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs               40680                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs               944                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             43.093220                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             177500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   387.318738                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.756482                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.756482                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           20                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          169                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          323                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses             82304                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses            82304                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns         5995                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles     0.002000                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 728526.998000                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts         40683                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpAluAccesses         1588                       # Number of float alu accesses (Count)
system.cpu0.executeStats0.numFpRegReads          1944                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites          974                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses       276753                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads       363746                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites       196971                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs            40683                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads       114389                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts               152385                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                 279443                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.209169                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches             37885                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.052002                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst       201472                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total           201472                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst       201472                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total          201472                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst          634                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total            634                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst          634                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total           634                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst     50979000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total     50979000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst     50979000                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total     50979000                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst       202106                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total       202106                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst       202106                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total       202106                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.003137                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.003137                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.003137                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.003137                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 80408.517350                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 80408.517350                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 80408.517350                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 80408.517350                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks          202                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total              202                       # number of writebacks (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst          634                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total          634                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst          634                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total          634                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst     50345000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total     50345000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst     50345000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total     50345000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.003137                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.003137                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.003137                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.003137                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 79408.517350                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 79408.517350                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 79408.517350                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 79408.517350                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                   202                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst       201472                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total         201472                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst          634                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total          634                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst     50979000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total     50979000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst       202106                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total       202106                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.003137                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.003137                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 80408.517350                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 80408.517350                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst          634                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total          634                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst     50345000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total     50345000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.003137                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.003137                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 79408.517350                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 79408.517350                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          328.625077                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs              202106                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs               634                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs            318.779180                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   328.625077                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.641846                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.641846                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          432                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           87                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          107                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2          238                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.843750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses            404846                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses           404846                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.rdAccesses                  26018                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                  14666                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                       24                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                       12                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                 202106                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                       55                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   16                       # Number of system calls (Count)
system.cpu1.numCycles                          728397                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              4.779978                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.209206                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts              152385                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps                279443                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 4.779978                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.209206                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts              1588                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts           276753                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts           26017                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts          14666                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass          931      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu       236887     84.77%     85.10% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult          170      0.06%     85.17% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv           28      0.01%     85.18% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd          157      0.06%     85.23% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     85.23% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     85.23% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     85.23% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     85.23% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     85.23% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     85.23% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     85.23% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd           10      0.00%     85.23% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     85.23% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu          231      0.08%     85.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            2      0.00%     85.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt           82      0.03%     85.35% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc          259      0.09%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            3      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     85.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead        25888      9.26%     94.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite        14121      5.05%     99.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead          129      0.05%     99.80% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite          545      0.20%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total       279443                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl        37885                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl        32675                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl         5210                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl        26358                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl        11527                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall         3000                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn         2995                       # Class of control type instructions committed (Count)
system.cpu1.dcache.demandHits::cpu1.data        38883                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total            38883                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data        38883                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total           38883                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data          945                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total            945                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data          945                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total           945                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data     72163500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total     72163500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data     72163500                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total     72163500                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data        39828                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total        39828                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data        39828                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total        39828                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.023727                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.023727                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.023727                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.023727                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 76363.492063                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 76363.492063                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 76363.492063                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 76363.492063                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks          153                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total              153                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data          945                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total          945                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data          945                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total          945                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data     71218500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total     71218500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data     71218500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total     71218500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.023727                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.023727                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.023727                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.023727                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 75363.492063                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 75363.492063                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 75363.492063                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 75363.492063                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                   437                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data          422                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total          422                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data            4                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data       125000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total       125000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data          426                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total          426                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.009390                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.009390                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data        31250                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total        31250                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data       668000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total       668000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.009390                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.009390                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data       167000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total       167000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data          426                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total          426                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data          426                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total          426                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data        24808                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total          24808                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data          783                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total          783                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data     59627500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total     59627500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data        25591                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total        25591                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.030597                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.030597                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 76152.618135                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 76152.618135                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data          783                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total          783                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data     58844500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total     58844500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.030597                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.030597                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 75152.618135                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 75152.618135                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data        14075                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total         14075                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data          162                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total          162                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data     12536000                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total     12536000                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data        14237                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total        14237                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.011379                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.011379                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 77382.716049                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 77382.716049                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data          162                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total          162                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data     12374000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total     12374000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.011379                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.011379                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 76382.716049                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 76382.716049                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          384.255788                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs               40680                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs               949                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             42.866175                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick             184500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   384.255788                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.750500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.750500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0           21                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          169                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          322                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses             82309                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses            82309                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns         5995                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles   129.978802                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 728267.021198                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.999822                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.000178                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts         40683                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpAluAccesses         1588                       # Number of float alu accesses (Count)
system.cpu1.executeStats0.numFpRegReads          1944                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites          974                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses       276753                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads       363746                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites       196971                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs            40683                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads       114389                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts               152385                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                 279443                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.209206                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches             37885                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.052011                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu1.inst       201472                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total           201472                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst       201472                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total          201472                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          634                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            634                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          634                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           634                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     50708000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     50708000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     50708000                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     50708000                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst       202106                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total       202106                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst       202106                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total       202106                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.003137                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.003137                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.003137                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.003137                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 79981.072555                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 79981.072555                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 79981.072555                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 79981.072555                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks          202                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total              202                       # number of writebacks (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          634                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          634                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          634                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          634                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     50074000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     50074000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     50074000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     50074000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.003137                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.003137                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.003137                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.003137                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 78981.072555                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 78981.072555                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 78981.072555                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 78981.072555                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                   202                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst       201472                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total         201472                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          634                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          634                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     50708000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     50708000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst       202106                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total       202106                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.003137                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.003137                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 79981.072555                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 79981.072555                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          634                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          634                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     50074000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     50074000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.003137                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.003137                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 78981.072555                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 78981.072555                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          328.694135                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs              202106                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               634                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs            318.779180                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick              94500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   328.694135                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.641981                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.641981                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          432                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::0           86                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::1          108                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2          238                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.843750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses            404846                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses           404846                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.rdAccesses                  26018                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                  14666                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                       24                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                       12                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                 202106                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       55                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   16                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                     2                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                    41                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                     2                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                    46                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        91                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                    2                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                   41                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                    2                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                   46                       # number of overall hits (Count)
system.l2.overallHits::total                       91                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                 632                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data                 903                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                 632                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data                 903                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    3070                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst                632                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data                903                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                632                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data                903                       # number of overall misses (Count)
system.l2.overallMisses::total                   3070                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst       49369000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data       69285000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst       49097000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data       69430500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          237181500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst      49369000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data      69285000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst      49097000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data      69430500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         237181500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst               634                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data               944                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               634                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data               949                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  3161                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst              634                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data              944                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              634                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data              949                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 3161                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.996845                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.956568                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.996845                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.951528                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.971212                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.996845                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.956568                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.996845                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.951528                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.971212                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 78115.506329                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 76727.574751                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.inst 77685.126582                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.data 76888.704319                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    77257.817590                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 78115.506329                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 76727.574751                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.inst 77685.126582                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.data 76888.704319                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   77257.817590                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                    6                       # number of writebacks (Count)
system.l2.writebacks::total                         6                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu0.inst             632                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data             903                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst             632                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data             903                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                3070                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst            632                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data            903                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst            632                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data            903                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               3070                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst     43049000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data     60255000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst     42777000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data     60400500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      206481500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst     43049000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data     60255000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst     42777000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data     60400500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     206481500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.996845                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.956568                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.996845                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.951528                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.971212                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.996845                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.956568                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.996845                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.951528                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.971212                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 68115.506329                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 66727.574751                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 67685.126582                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 66888.704319                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 67257.817590                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 68115.506329                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 66727.574751                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 67685.126582                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 66888.704319                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 67257.817590                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                             74                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst              2                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst              2                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  4                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst          632                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst          632                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1264                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst     49369000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst     49097000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     98466000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst          634                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          634                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1268                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.996845                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.996845                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.996845                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 78115.506329                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 77685.126582                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 77900.316456                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu0.inst          632                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst          632                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1264                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst     43049000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst     42777000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     85826000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.996845                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.996845                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.996845                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 68115.506329                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 67685.126582                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 67900.316456                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data                10                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data                10                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    20                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data             156                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data             156                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 312                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data     11929500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data     12140000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       24069500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data           166                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data           166                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               332                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.939759                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.939759                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.939759                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 76471.153846                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 77820.512821                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 77145.833333                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data          156                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data          156                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             312                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data     10369500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data     10580000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     20949500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.939759                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.939759                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.939759                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 66471.153846                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 67820.512821                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 67145.833333                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data            31                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data            36                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                67                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data          747                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data          747                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            1494                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data     57355500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data     57290500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    114646000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data          778                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data          783                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          1561                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.960154                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.954023                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.957079                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 76781.124498                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 76694.109772                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 76737.617135                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu0.data          747                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data          747                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         1494                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data     49885500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data     49820500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     99706000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.960154                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.954023                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.957079                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 66781.124498                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 66694.109772                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 66737.617135                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          404                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              404                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          404                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          404                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          306                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              306                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          306                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          306                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  1847.205603                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         4434                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       3088                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.435881                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.683552                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst      393.536033                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data      531.068490                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst      391.488335                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data      530.429193                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000167                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.096078                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.129655                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.095578                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.129499                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.450978                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           3014                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  201                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  525                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2288                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.735840                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      38560                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     38560                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples       632.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples       903.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples       632.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples       903.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000589500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                6235                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        3070                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          6                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      3070                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        6                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.86                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.31                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  3070                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    6                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    1906                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    1164                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  196480                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                  384                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              539389754.94387996                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1054181.93148641                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     364171500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     118391.25                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst        40448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data        57792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst        40448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data        57792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 111040496.783235222101                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 158654380.688704758883                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 111040496.783235222101                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 158654380.688704758883                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst          632                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data          903                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst          632                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data          903                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks            6                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     17235750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data     23409250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst     16962750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data     23552000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     27271.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     25923.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     26839.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     26081.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst        40448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data        57792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst        40448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data        57792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         196480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst        40448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst        40448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        80896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst          632                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data          903                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          632                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data          903                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            3070                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks            6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total              6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst     111040497                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     158654381                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst     111040497                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data     158654381                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         539389755                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst    111040497                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst    111040497                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     222080994                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      1054182                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          1054182                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      1054182                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst    111040497                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    158654381                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst    111040497                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data    158654381                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        540443937                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 3070                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          294                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          195                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           91                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          140                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           99                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           99                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          145                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          275                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          254                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                23597250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              15350000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           81159750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 7686.40                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26436.40                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                2489                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            81.07                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          568                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   340.507042                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   210.733014                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   331.952393                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          164     28.87%     28.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          147     25.88%     54.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           74     13.03%     67.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           41      7.22%     75.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           29      5.11%     80.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           14      2.46%     82.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           15      2.64%     85.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            7      1.23%     86.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           77     13.56%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          568                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                196480                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              539.389755                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.21                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.21                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               81.07                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1899240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          990495                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        9396240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 28273440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    113245890                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy     44512320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     198317625                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   544.434523                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    114606250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     11960000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    237697250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         2249100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1165065                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       12523560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 28273440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    153412650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     10687680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     208311495                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   571.870349                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     26243000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     11960000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    326060500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2758                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty             6                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                36                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                312                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               312                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2758                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         6182                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total         6182                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    6182                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       196864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       196864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   196864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               3070                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     3070    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 3070                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy             3149000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           16310750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           3112                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests           42                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               2829                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          312                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          404                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              631                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq               332                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp              332                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1268                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          1561                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         1470                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port         2320                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port         1470                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port         2335                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   7595                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port        53504                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port        70208                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        53504                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port        70528                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  247744                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                              74                       # Total snoops (Count)
system.tol2bus.snoopTraffic                       384                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              3235                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.009892                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.098980                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    3203     99.01%     99.01% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      32      0.99%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                3235                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    364263500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            2927000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            951499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           1416000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy            951000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy           1423500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          4434                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         1273                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              32                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           32                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
