// Seed: 3520577318
module module_0 (
    input id_0,
    output tri id_1,
    input logic id_2
    , id_3
);
  assign id_3 = 1;
  assign id_1[{1{1}} : 1] = 1;
  logic id_4;
  logic id_5;
  type_11(
      .id_0(id_3)
  );
  logic id_6;
endmodule
`resetall
