============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Sep 15 2023  05:34:52 pm
  Module:                 Cordic
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (6 ps) Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[7]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[2].Pipe_Yo_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      36                  
       Uncertainty:-     100                  
     Required Time:=     864                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     259                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102538/Y             -       A->Y   R     CLKINVX8      20 31.4    35    23     640    (-,-) 
  drc_bufs102685/Y             -       A->Y   F     CLKINVX6      18 22.6    33    24     664    (-,-) 
  drc_bufs102683/Y             -       A->Y   R     CLKINVX4      23 30.6    58    35     699    (-,-) 
  g100530/Y                    -       B->Y   F     NAND2X8       26 20.7    48    34     732    (-,-) 
  g99922/Y                     -       A->Y   R     CLKINVX4       4  6.8    23    19     752    (-,-) 
  g99934/Y                     -       A->Y   F     INVX2         21 16.3    56    34     785    (-,-) 
  g97400/Y                     -       A1N->Y F     AOI2BB2X2      1  1.7    36    53     838    (-,-) 
  g96958/Y                     -       C1->Y  R     OAI222X2       1  0.6    53    20     859    (-,-) 
  gen_pipe[2].Pipe_Yo_reg[7]/D -       -      R     DFFX2          1    -     -     0     859    (-,-) 
#------------------------------------------------------------------------------------------------------

