

================================================================
== Vitis HLS Report for 'init_block_AB_proc_Pipeline_init_block_AB'
================================================================
* Date:           Thu Sep  7 08:49:01 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_block_AB  |       64|       64|         2|          1|          1|    64|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     61|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    108|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      10|    169|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln71_fu_268_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln74_fu_278_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln77_fu_292_p2                |         +|   0|  0|  15|           8|           8|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln71_fu_262_p2               |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  61|          33|          29|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_24    |   9|          2|    7|         14|
    |block_A_loader_01_blk_n  |   9|          2|    1|          2|
    |block_A_loader_12_blk_n  |   9|          2|    1|          2|
    |block_A_loader_23_blk_n  |   9|          2|    1|          2|
    |block_A_loader_34_blk_n  |   9|          2|    1|          2|
    |block_B_loader_05_blk_n  |   9|          2|    1|          2|
    |block_B_loader_16_blk_n  |   9|          2|    1|          2|
    |block_B_loader_27_blk_n  |   9|          2|    1|          2|
    |block_B_loader_38_blk_n  |   9|          2|    1|          2|
    |k_fu_70                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         24|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |k_fu_70                  |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 10|   0|   10|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  init_block_AB_proc_Pipeline_init_block_AB|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  init_block_AB_proc_Pipeline_init_block_AB|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  init_block_AB_proc_Pipeline_init_block_AB|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  init_block_AB_proc_Pipeline_init_block_AB|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  init_block_AB_proc_Pipeline_init_block_AB|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  init_block_AB_proc_Pipeline_init_block_AB|  return value|
|block_A_loader_01_din             |  out|    8|     ap_fifo|                          block_A_loader_01|       pointer|
|block_A_loader_01_num_data_valid  |   in|    2|     ap_fifo|                          block_A_loader_01|       pointer|
|block_A_loader_01_fifo_cap        |   in|    2|     ap_fifo|                          block_A_loader_01|       pointer|
|block_A_loader_01_full_n          |   in|    1|     ap_fifo|                          block_A_loader_01|       pointer|
|block_A_loader_01_write           |  out|    1|     ap_fifo|                          block_A_loader_01|       pointer|
|block_A_loader_12_din             |  out|    8|     ap_fifo|                          block_A_loader_12|       pointer|
|block_A_loader_12_num_data_valid  |   in|    2|     ap_fifo|                          block_A_loader_12|       pointer|
|block_A_loader_12_fifo_cap        |   in|    2|     ap_fifo|                          block_A_loader_12|       pointer|
|block_A_loader_12_full_n          |   in|    1|     ap_fifo|                          block_A_loader_12|       pointer|
|block_A_loader_12_write           |  out|    1|     ap_fifo|                          block_A_loader_12|       pointer|
|block_A_loader_23_din             |  out|    8|     ap_fifo|                          block_A_loader_23|       pointer|
|block_A_loader_23_num_data_valid  |   in|    2|     ap_fifo|                          block_A_loader_23|       pointer|
|block_A_loader_23_fifo_cap        |   in|    2|     ap_fifo|                          block_A_loader_23|       pointer|
|block_A_loader_23_full_n          |   in|    1|     ap_fifo|                          block_A_loader_23|       pointer|
|block_A_loader_23_write           |  out|    1|     ap_fifo|                          block_A_loader_23|       pointer|
|block_A_loader_34_din             |  out|    8|     ap_fifo|                          block_A_loader_34|       pointer|
|block_A_loader_34_num_data_valid  |   in|    2|     ap_fifo|                          block_A_loader_34|       pointer|
|block_A_loader_34_fifo_cap        |   in|    2|     ap_fifo|                          block_A_loader_34|       pointer|
|block_A_loader_34_full_n          |   in|    1|     ap_fifo|                          block_A_loader_34|       pointer|
|block_A_loader_34_write           |  out|    1|     ap_fifo|                          block_A_loader_34|       pointer|
|block_B_loader_05_din             |  out|    8|     ap_fifo|                          block_B_loader_05|       pointer|
|block_B_loader_05_num_data_valid  |   in|    2|     ap_fifo|                          block_B_loader_05|       pointer|
|block_B_loader_05_fifo_cap        |   in|    2|     ap_fifo|                          block_B_loader_05|       pointer|
|block_B_loader_05_full_n          |   in|    1|     ap_fifo|                          block_B_loader_05|       pointer|
|block_B_loader_05_write           |  out|    1|     ap_fifo|                          block_B_loader_05|       pointer|
|block_B_loader_16_din             |  out|    8|     ap_fifo|                          block_B_loader_16|       pointer|
|block_B_loader_16_num_data_valid  |   in|    2|     ap_fifo|                          block_B_loader_16|       pointer|
|block_B_loader_16_fifo_cap        |   in|    2|     ap_fifo|                          block_B_loader_16|       pointer|
|block_B_loader_16_full_n          |   in|    1|     ap_fifo|                          block_B_loader_16|       pointer|
|block_B_loader_16_write           |  out|    1|     ap_fifo|                          block_B_loader_16|       pointer|
|block_B_loader_27_din             |  out|    8|     ap_fifo|                          block_B_loader_27|       pointer|
|block_B_loader_27_num_data_valid  |   in|    2|     ap_fifo|                          block_B_loader_27|       pointer|
|block_B_loader_27_fifo_cap        |   in|    2|     ap_fifo|                          block_B_loader_27|       pointer|
|block_B_loader_27_full_n          |   in|    1|     ap_fifo|                          block_B_loader_27|       pointer|
|block_B_loader_27_write           |  out|    1|     ap_fifo|                          block_B_loader_27|       pointer|
|block_B_loader_38_din             |  out|    8|     ap_fifo|                          block_B_loader_38|       pointer|
|block_B_loader_38_num_data_valid  |   in|    2|     ap_fifo|                          block_B_loader_38|       pointer|
|block_B_loader_38_fifo_cap        |   in|    2|     ap_fifo|                          block_B_loader_38|       pointer|
|block_B_loader_38_full_n          |   in|    1|     ap_fifo|                          block_B_loader_38|       pointer|
|block_B_loader_38_write           |  out|    1|     ap_fifo|                          block_B_loader_38|       pointer|
|zext_ln74                         |   in|    8|     ap_none|                                  zext_ln74|        scalar|
|A_0_address0                      |  out|    8|   ap_memory|                                        A_0|         array|
|A_0_ce0                           |  out|    1|   ap_memory|                                        A_0|         array|
|A_0_q0                            |   in|    8|   ap_memory|                                        A_0|         array|
|A_1_address0                      |  out|    8|   ap_memory|                                        A_1|         array|
|A_1_ce0                           |  out|    1|   ap_memory|                                        A_1|         array|
|A_1_q0                            |   in|    8|   ap_memory|                                        A_1|         array|
|A_2_address0                      |  out|    8|   ap_memory|                                        A_2|         array|
|A_2_ce0                           |  out|    1|   ap_memory|                                        A_2|         array|
|A_2_q0                            |   in|    8|   ap_memory|                                        A_2|         array|
|A_3_address0                      |  out|    8|   ap_memory|                                        A_3|         array|
|A_3_ce0                           |  out|    1|   ap_memory|                                        A_3|         array|
|A_3_q0                            |   in|    8|   ap_memory|                                        A_3|         array|
|zext_ln77                         |   in|    8|     ap_none|                                  zext_ln77|        scalar|
|B_0_address0                      |  out|    8|   ap_memory|                                        B_0|         array|
|B_0_ce0                           |  out|    1|   ap_memory|                                        B_0|         array|
|B_0_q0                            |   in|    8|   ap_memory|                                        B_0|         array|
|B_1_address0                      |  out|    8|   ap_memory|                                        B_1|         array|
|B_1_ce0                           |  out|    1|   ap_memory|                                        B_1|         array|
|B_1_q0                            |   in|    8|   ap_memory|                                        B_1|         array|
|B_2_address0                      |  out|    8|   ap_memory|                                        B_2|         array|
|B_2_ce0                           |  out|    1|   ap_memory|                                        B_2|         array|
|B_2_q0                            |   in|    8|   ap_memory|                                        B_2|         array|
|B_3_address0                      |  out|    8|   ap_memory|                                        B_3|         array|
|B_3_ce0                           |  out|    1|   ap_memory|                                        B_3|         array|
|B_3_q0                            |   in|    8|   ap_memory|                                        B_3|         array|
+----------------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_01, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_12, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_23, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_34, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_05, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_16, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_27, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_38, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln77_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln77"   --->   Operation 14 'read' 'zext_ln77_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln74_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln74"   --->   Operation 15 'read' 'zext_ln74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %k"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond21.i.i.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k_24 = load i7 %k" [gemm_systolic_array.cpp:71]   --->   Operation 18 'load' 'k_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.48ns)   --->   "%icmp_ln71 = icmp_eq  i7 %k_24, i7 64" [gemm_systolic_array.cpp:71]   --->   Operation 19 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.87ns)   --->   "%add_ln71 = add i7 %k_24, i7 1" [gemm_systolic_array.cpp:71]   --->   Operation 21 'add' 'add_ln71' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %for.inc45.i.i.i, void %init_block_AB_proc.exit.exitStub" [gemm_systolic_array.cpp:71]   --->   Operation 22 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i7 %k_24" [gemm_systolic_array.cpp:74]   --->   Operation 23 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.91ns)   --->   "%add_ln74 = add i8 %zext_ln74_read, i8 %zext_ln74_1" [gemm_systolic_array.cpp:74]   --->   Operation 24 'add' 'add_ln74' <Predicate = (!icmp_ln71)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i8 %add_ln74" [gemm_systolic_array.cpp:74]   --->   Operation 25 'zext' 'zext_ln74_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i8 %A_0, i64 0, i64 %zext_ln74_2" [gemm_systolic_array.cpp:74]   --->   Operation 26 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i8 %A_1, i64 0, i64 %zext_ln74_2" [gemm_systolic_array.cpp:74]   --->   Operation 27 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i8 %A_2, i64 0, i64 %zext_ln74_2" [gemm_systolic_array.cpp:74]   --->   Operation 28 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i8 %A_3, i64 0, i64 %zext_ln74_2" [gemm_systolic_array.cpp:74]   --->   Operation 29 'getelementptr' 'A_3_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.91ns)   --->   "%add_ln77 = add i8 %zext_ln77_read, i8 %zext_ln74_1" [gemm_systolic_array.cpp:77]   --->   Operation 30 'add' 'add_ln77' <Predicate = (!icmp_ln71)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i8 %add_ln77" [gemm_systolic_array.cpp:77]   --->   Operation 31 'zext' 'zext_ln77_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr i8 %B_0, i64 0, i64 %zext_ln77_1" [gemm_systolic_array.cpp:77]   --->   Operation 32 'getelementptr' 'B_0_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i8 %B_1, i64 0, i64 %zext_ln77_1" [gemm_systolic_array.cpp:77]   --->   Operation 33 'getelementptr' 'B_1_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr i8 %B_2, i64 0, i64 %zext_ln77_1" [gemm_systolic_array.cpp:77]   --->   Operation 34 'getelementptr' 'B_2_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr i8 %B_3, i64 0, i64 %zext_ln77_1" [gemm_systolic_array.cpp:77]   --->   Operation 35 'getelementptr' 'B_3_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%A_0_load = load i8 %A_0_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 36 'load' 'A_0_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 192> <RAM>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%A_1_load = load i8 %A_1_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 37 'load' 'A_1_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 192> <RAM>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%A_2_load = load i8 %A_2_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 38 'load' 'A_2_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 192> <RAM>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%A_3_load = load i8 %A_3_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 39 'load' 'A_3_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 192> <RAM>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%B_0_load = load i8 %B_0_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 40 'load' 'B_0_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 192> <RAM>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%B_1_load = load i8 %B_1_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 41 'load' 'B_1_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 192> <RAM>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%B_2_load = load i8 %B_2_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 42 'load' 'B_2_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 192> <RAM>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%B_3_load = load i8 %B_3_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'load' 'B_3_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 192> <RAM>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln71 = store i7 %add_ln71, i7 %k" [gemm_systolic_array.cpp:71]   --->   Operation 44 'store' 'store_ln71' <Predicate = (!icmp_ln71)> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [gemm_systolic_array.cpp:72]   --->   Operation 45 'specpipeline' 'specpipeline_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [gemm_systolic_array.cpp:73]   --->   Operation 46 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (3.25ns)   --->   "%A_0_load = load i8 %A_0_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 47 'load' 'A_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 192> <RAM>
ST_2 : Operation 48 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_01, i8 %A_0_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/2] (3.25ns)   --->   "%A_1_load = load i8 %A_1_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'load' 'A_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 192> <RAM>
ST_2 : Operation 50 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_12, i8 %A_1_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 51 [1/2] (3.25ns)   --->   "%A_2_load = load i8 %A_2_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'load' 'A_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 192> <RAM>
ST_2 : Operation 52 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_23, i8 %A_2_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 53 [1/2] (3.25ns)   --->   "%A_3_load = load i8 %A_3_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'load' 'A_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 192> <RAM>
ST_2 : Operation 54 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_34, i8 %A_3_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 54 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 55 [1/2] (3.25ns)   --->   "%B_0_load = load i8 %B_0_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 55 'load' 'B_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 192> <RAM>
ST_2 : Operation 56 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_B_loader_05, i8 %B_0_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 57 [1/2] (3.25ns)   --->   "%B_1_load = load i8 %B_1_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'load' 'B_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 192> <RAM>
ST_2 : Operation 58 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_B_loader_16, i8 %B_1_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 59 [1/2] (3.25ns)   --->   "%B_2_load = load i8 %B_2_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'load' 'B_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 192> <RAM>
ST_2 : Operation 60 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_B_loader_27, i8 %B_2_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 61 [1/2] (3.25ns)   --->   "%B_3_load = load i8 %B_3_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'load' 'B_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 192> <RAM>
ST_2 : Operation 62 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_B_loader_38, i8 %B_3_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.cond21.i.i.i" [gemm_systolic_array.cpp:71]   --->   Operation 63 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln74]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zext_ln77]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_34]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_05]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_38]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                 (alloca           ) [ 010]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
zext_ln77_read    (read             ) [ 000]
zext_ln74_read    (read             ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
k_24              (load             ) [ 000]
icmp_ln71         (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
add_ln71          (add              ) [ 000]
br_ln71           (br               ) [ 000]
zext_ln74_1       (zext             ) [ 000]
add_ln74          (add              ) [ 000]
zext_ln74_2       (zext             ) [ 000]
A_0_addr          (getelementptr    ) [ 011]
A_1_addr          (getelementptr    ) [ 011]
A_2_addr          (getelementptr    ) [ 011]
A_3_addr          (getelementptr    ) [ 011]
add_ln77          (add              ) [ 000]
zext_ln77_1       (zext             ) [ 000]
B_0_addr          (getelementptr    ) [ 011]
B_1_addr          (getelementptr    ) [ 011]
B_2_addr          (getelementptr    ) [ 011]
B_3_addr          (getelementptr    ) [ 011]
store_ln71        (store            ) [ 000]
specpipeline_ln72 (specpipeline     ) [ 000]
specloopname_ln73 (specloopname     ) [ 000]
A_0_load          (load             ) [ 000]
write_ln174       (write            ) [ 000]
A_1_load          (load             ) [ 000]
write_ln174       (write            ) [ 000]
A_2_load          (load             ) [ 000]
write_ln174       (write            ) [ 000]
A_3_load          (load             ) [ 000]
write_ln174       (write            ) [ 000]
B_0_load          (load             ) [ 000]
write_ln174       (write            ) [ 000]
B_1_load          (load             ) [ 000]
write_ln174       (write            ) [ 000]
B_2_load          (load             ) [ 000]
write_ln174       (write            ) [ 000]
B_3_load          (load             ) [ 000]
write_ln174       (write            ) [ 000]
br_ln71           (br               ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln74">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln77">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="block_A_loader_01">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_01"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="block_A_loader_12">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="block_A_loader_23">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_23"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="block_A_loader_34">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_34"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="block_B_loader_05">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_05"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="block_B_loader_16">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="block_B_loader_27">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_27"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="block_B_loader_38">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_38"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="k_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="zext_ln77_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln77_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="zext_ln74_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln74_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln174_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="write_ln174_write_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="8" slack="0"/>
<pin id="96" dir="0" index="2" bw="8" slack="0"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln174_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="write_ln174_write_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="0"/>
<pin id="110" dir="0" index="2" bw="8" slack="0"/>
<pin id="111" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln174_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln174_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln174_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="write_ln174_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="A_0_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="A_1_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="A_2_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_2_addr/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="A_3_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="8" slack="0"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_3_addr/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="B_0_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="8" slack="0"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="B_1_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="8" slack="0"/>
<pin id="181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="B_2_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_2_addr/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="B_3_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="8" slack="0"/>
<pin id="195" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_3_addr/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_0_load/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_2_load/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_3_load/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_0_load/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_1_load/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_2_load/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_3_load/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln0_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="7" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="k_24_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_24/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln71_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="0" index="1" bw="7" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln71_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln74_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_1/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln74_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="7" slack="0"/>
<pin id="281" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln74_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_2/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln77_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="7" slack="0"/>
<pin id="295" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln77_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_1/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln71_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="0" index="1" bw="7" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="k_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="321" class="1005" name="A_0_addr_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="1"/>
<pin id="323" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr "/>
</bind>
</comp>

<comp id="326" class="1005" name="A_1_addr_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="1"/>
<pin id="328" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="331" class="1005" name="A_2_addr_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="1"/>
<pin id="333" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_2_addr "/>
</bind>
</comp>

<comp id="336" class="1005" name="A_3_addr_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_3_addr "/>
</bind>
</comp>

<comp id="341" class="1005" name="B_0_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="1"/>
<pin id="343" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_0_addr "/>
</bind>
</comp>

<comp id="346" class="1005" name="B_1_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_1_addr "/>
</bind>
</comp>

<comp id="351" class="1005" name="B_2_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_2_addr "/>
</bind>
</comp>

<comp id="356" class="1005" name="B_3_addr_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="36" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="48" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="48" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="68" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="68" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="68" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="68" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="68" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="68" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="68" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="68" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="60" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="60" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="60" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="60" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="60" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="60" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="60" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="60" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="198" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="204"><net_src comp="142" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="205" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="211"><net_src comp="149" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="217"><net_src comp="212" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="218"><net_src comp="156" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="219" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="225"><net_src comp="163" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="231"><net_src comp="226" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="232"><net_src comp="170" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="238"><net_src comp="233" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="239"><net_src comp="177" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="245"><net_src comp="240" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="246"><net_src comp="184" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="252"><net_src comp="247" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="253"><net_src comp="191" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="50" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="52" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="259" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="259" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="80" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="274" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="291"><net_src comp="284" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="296"><net_src comp="74" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="274" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="310"><net_src comp="268" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="70" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="324"><net_src comp="142" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="329"><net_src comp="149" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="334"><net_src comp="156" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="339"><net_src comp="163" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="344"><net_src comp="170" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="349"><net_src comp="177" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="354"><net_src comp="184" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="359"><net_src comp="191" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="247" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_0 | {}
	Port: A_1 | {}
	Port: A_2 | {}
	Port: A_3 | {}
	Port: B_0 | {}
	Port: B_1 | {}
	Port: B_2 | {}
	Port: B_3 | {}
	Port: block_A_loader_01 | {2 }
	Port: block_A_loader_12 | {2 }
	Port: block_A_loader_23 | {2 }
	Port: block_A_loader_34 | {2 }
	Port: block_B_loader_05 | {2 }
	Port: block_B_loader_16 | {2 }
	Port: block_B_loader_27 | {2 }
	Port: block_B_loader_38 | {2 }
 - Input state : 
	Port: init_block_AB_proc_Pipeline_init_block_AB : zext_ln74 | {1 }
	Port: init_block_AB_proc_Pipeline_init_block_AB : A_0 | {1 2 }
	Port: init_block_AB_proc_Pipeline_init_block_AB : A_1 | {1 2 }
	Port: init_block_AB_proc_Pipeline_init_block_AB : A_2 | {1 2 }
	Port: init_block_AB_proc_Pipeline_init_block_AB : A_3 | {1 2 }
	Port: init_block_AB_proc_Pipeline_init_block_AB : zext_ln77 | {1 }
	Port: init_block_AB_proc_Pipeline_init_block_AB : B_0 | {1 2 }
	Port: init_block_AB_proc_Pipeline_init_block_AB : B_1 | {1 2 }
	Port: init_block_AB_proc_Pipeline_init_block_AB : B_2 | {1 2 }
	Port: init_block_AB_proc_Pipeline_init_block_AB : B_3 | {1 2 }
	Port: init_block_AB_proc_Pipeline_init_block_AB : block_A_loader_01 | {}
	Port: init_block_AB_proc_Pipeline_init_block_AB : block_A_loader_12 | {}
	Port: init_block_AB_proc_Pipeline_init_block_AB : block_A_loader_23 | {}
	Port: init_block_AB_proc_Pipeline_init_block_AB : block_A_loader_34 | {}
	Port: init_block_AB_proc_Pipeline_init_block_AB : block_B_loader_05 | {}
	Port: init_block_AB_proc_Pipeline_init_block_AB : block_B_loader_16 | {}
	Port: init_block_AB_proc_Pipeline_init_block_AB : block_B_loader_27 | {}
	Port: init_block_AB_proc_Pipeline_init_block_AB : block_B_loader_38 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		k_24 : 1
		icmp_ln71 : 2
		add_ln71 : 2
		br_ln71 : 3
		zext_ln74_1 : 2
		add_ln74 : 3
		zext_ln74_2 : 4
		A_0_addr : 5
		A_1_addr : 5
		A_2_addr : 5
		A_3_addr : 5
		add_ln77 : 3
		zext_ln77_1 : 4
		B_0_addr : 5
		B_1_addr : 5
		B_2_addr : 5
		B_3_addr : 5
		A_0_load : 6
		A_1_load : 6
		A_2_load : 6
		A_3_load : 6
		B_0_load : 6
		B_1_load : 6
		B_2_load : 6
		B_3_load : 6
		store_ln71 : 3
	State 2
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln71_fu_268      |    0    |    14   |
|    add   |      add_ln74_fu_278      |    0    |    15   |
|          |      add_ln77_fu_292      |    0    |    15   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln71_fu_262     |    0    |    10   |
|----------|---------------------------|---------|---------|
|   read   | zext_ln77_read_read_fu_74 |    0    |    0    |
|          | zext_ln74_read_read_fu_80 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |  write_ln174_write_fu_86  |    0    |    0    |
|          |  write_ln174_write_fu_93  |    0    |    0    |
|          |  write_ln174_write_fu_100 |    0    |    0    |
|   write  |  write_ln174_write_fu_107 |    0    |    0    |
|          |  write_ln174_write_fu_114 |    0    |    0    |
|          |  write_ln174_write_fu_121 |    0    |    0    |
|          |  write_ln174_write_fu_128 |    0    |    0    |
|          |  write_ln174_write_fu_135 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln74_1_fu_274    |    0    |    0    |
|   zext   |     zext_ln74_2_fu_284    |    0    |    0    |
|          |     zext_ln77_1_fu_298    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    54   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|A_0_addr_reg_321|    8   |
|A_1_addr_reg_326|    8   |
|A_2_addr_reg_331|    8   |
|A_3_addr_reg_336|    8   |
|B_0_addr_reg_341|    8   |
|B_1_addr_reg_346|    8   |
|B_2_addr_reg_351|    8   |
|B_3_addr_reg_356|    8   |
|    k_reg_311   |    7   |
+----------------+--------+
|      Total     |   71   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_198 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_205 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_212 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_219 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_226 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_233 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_240 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_247 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   54   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   72   |
|  Register |    -   |   71   |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   71   |   126  |
+-----------+--------+--------+--------+
