#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Nov 11 22:46:23 2024
# Process ID: 5652
# Current directory: E:/SineCalculate/2.Firmware/SineCalculate
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent47640 E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.xpr
# Log file: E:/SineCalculate/2.Firmware/SineCalculate/vivado.log
# Journal file: E:/SineCalculate/2.Firmware/SineCalculate\vivado.jou
# Running On        :Desktop-NUC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-1240P
# CPU Frequency     :2112 MHz
# CPU Physical cores:12
# CPU Logical cores :16
# Host memory       :33911 MB
# Swap memory       :6154 MB
# Total Virtual     :40066 MB
# Available Virtual :11308 MB
#-----------------------------------------------------------
start_gui
open_project E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 1731.559 ; gain = 162.680
export_ip_user_files -of_objects  [get_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/clk_diff_output.v] -no_script -reset -force -quiet
remove_files  E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/clk_diff_output.v
file delete -force E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/clk_diff_output.v
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_u18xu18
set_property -dict [list \
  CONFIG.Multiplier_Construction {Use_Mults} \
  CONFIG.PortAType {Unsigned} \
  CONFIG.PortBType {Unsigned} \
] [get_ips mult_u18xu18]
generate_target {instantiation_template} [get_files e:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/ip/mult_u18xu18/mult_u18xu18.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_u18xu18'...
set_property generate_synth_checkpoint false [get_files  e:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/ip/mult_u18xu18/mult_u18xu18.xci]
generate_target all [get_files  e:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/ip/mult_u18xu18/mult_u18xu18.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_u18xu18'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_u18xu18'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_u18xu18'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_u18xu18'...
export_ip_user_files -of_objects [get_files e:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/ip/mult_u18xu18/mult_u18xu18.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/ip/mult_u18xu18/mult_u18xu18.xci] -directory E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.ip_user_files/sim_scripts -ip_user_files_dir E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.ip_user_files -ipstatic_source_dir E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.cache/compile_simlib/modelsim} {questa=E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.cache/compile_simlib/questa} {riviera=E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.cache/compile_simlib/riviera} {activehdl=E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v w ]
add_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/utils_1/imports/synth_1/sine_top.dcp with file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/sine_top.dcp
launch_runs synth_1 -jobs 12
[Mon Nov 11 22:54:56 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
set_property CONFIG.SyncClear {true} [get_ips mult_u18xu18]
generate_target all [get_files  e:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/ip/mult_u18xu18/mult_u18xu18.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_u18xu18'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_u18xu18'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_u18xu18'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_u18xu18'...
export_ip_user_files -of_objects [get_files e:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/ip/mult_u18xu18/mult_u18xu18.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/ip/mult_u18xu18/mult_u18xu18.xci] -directory E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.ip_user_files/sim_scripts -ip_user_files_dir E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.ip_user_files -ipstatic_source_dir E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.cache/compile_simlib/modelsim} {questa=E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.cache/compile_simlib/questa} {riviera=E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.cache/compile_simlib/riviera} {activehdl=E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu36.v w ]
add_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu36.v
close [ open E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu54.v w ]
add_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu54.v
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Nov 11 23:05:07 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
close [ open E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu72.v w ]
add_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu72.v
close [ open E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu90.v w ]
add_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu90.v
close [ open E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu108.v w ]
add_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu108.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sine_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'mult_u18xu18' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sine_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/rom_sin.mif'
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/sine_wave_65536_full_cycle_unsigned.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sine_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/rom_sin/rom_sin_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_sin
INFO: [VRFC 10-311] analyzing module rom_sin_bindec
INFO: [VRFC 10-311] analyzing module rom_sin_bindec_0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux_1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/mult_64x64/mult_64x64_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_64x64
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_0
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_1
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_3
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_4
INFO: [VRFC 10-311] analyzing module mult_64x64_dsp
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/cordic_sin_ip/cordic_sin_ip_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_sin_ip
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_0
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_104
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_105
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_115
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_120
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_121
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_131
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_136
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_137
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_147
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_152
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_153
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_163
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_168
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_169
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_178
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_179
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_190
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_195
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_196
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_208
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_213
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_214
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_225
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_230
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_231
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_241
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_246
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_247
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_257
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_262
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_263
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_51
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_56
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_57
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_67
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_72
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_73
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_83
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_88
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_89
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_99
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2_3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_101
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_107
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_111
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_117
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_123
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_127
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_133
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_139
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_143
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_149
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_155
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_159
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_165
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_171
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_175
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_181
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_185
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_192
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_198
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_202
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_210
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_216
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_220
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_227
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_233
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_237
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_243
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_249
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_253
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_259
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_265
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_269
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_53
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_59
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_63
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_69
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_75
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_79
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_85
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_91
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_95
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1_5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_100
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_106
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_110
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_116
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_122
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_126
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_132
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_138
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_142
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_148
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_154
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_158
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_164
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_170
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_174
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_180
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_184
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_191
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_197
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_201
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_209
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_215
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_219
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_226
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_232
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_236
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_242
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_248
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_252
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_258
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_264
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_268
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_52
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_58
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_62
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_68
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_74
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_78
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_84
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_90
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_94
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1_4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_102
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_108
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_112
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_118
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_124
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_128
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_134
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_140
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_144
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_150
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_156
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_160
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_166
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_172
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_176
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_182
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_186
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_193
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_199
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_203
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_211
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_217
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_221
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_228
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_234
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_238
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_244
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_250
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_254
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_260
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_266
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_270
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_54
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_60
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_64
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_70
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_76
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_80
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_86
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_92
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_96
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1_6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_103
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_109
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_113
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_119
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_125
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_129
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_135
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_141
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_145
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_151
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_157
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_161
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_167
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_173
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_177
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_183
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_187
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_194
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_200
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_204
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_212
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_218
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_222
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_229
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_235
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_239
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_245
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_251
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_255
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_261
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_267
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_271
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_55
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_61
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_65
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_71
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_77
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_81
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_87
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_93
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_97
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1_7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_188
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_206
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_inp_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_out_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_114
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_130
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_146
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_162
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_189
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_207
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_224
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_240
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_256
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_66
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_82
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_98
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round_2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_synth
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_205
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_223
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit_12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv__parameterized1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u192xu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u192xu64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_192x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_192x64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/cosine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cosine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor_line
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu54
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu72
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu90.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu90
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu108
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/glbl.v:6]
"xvhdl --incr --relax -prj sine_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/mult_u64xu64/sim/mult_u64xu64.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_u64xu64'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/mult_u18xu18/sim/mult_u18xu18.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_u18xu18'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1843.250 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '23' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v:54]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 36 for port 'B' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v:65]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 54 for port 'P' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v:67]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 54 for port 'B' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v:73]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 72 for port 'P' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture mult_u18xu18_arch of entity xil_defaultlib.mult_u18xu18 [mult_u18xu18_default]
Compiling module xil_defaultlib.mult_u18xu36
Compiling module xil_defaultlib.mult_u18xu54
Compiling module xil_defaultlib.sin_cos_taylor_line
Compiling module xil_defaultlib.sine_top
Compiling module xil_defaultlib.sine_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sine_top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1847.715 ; gain = 4.465
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sine_top_tb_behav -key {Behavioral:sim_1:Functional:sine_top_tb} -tclbatch {sine_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sine_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation start
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sine_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:36 . Memory (MB): peak = 1898.309 ; gain = 55.059
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/clk}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/rstn}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/phase}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_5}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_6}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_7}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/SCLR}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k0}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k5}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k6}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k7}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Simulation start
$stop called at time : 1020 ns : File "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" Line 80
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/utils_1/imports/synth_1/sine_top.dcp with file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/sine_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1

launch_runs synth_1 -jobs 12
[Mon Nov 11 23:09:01 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sine_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sine_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/rom_sin.mif'
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/sine_wave_65536_full_cycle_unsigned.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sine_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/rom_sin/rom_sin_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_sin
INFO: [VRFC 10-311] analyzing module rom_sin_bindec
INFO: [VRFC 10-311] analyzing module rom_sin_bindec_0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux_1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/mult_64x64/mult_64x64_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_64x64
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_0
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_1
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_3
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_4
INFO: [VRFC 10-311] analyzing module mult_64x64_dsp
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/cordic_sin_ip/cordic_sin_ip_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_sin_ip
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_0
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_104
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_105
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_115
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_120
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_121
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_131
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_136
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_137
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_147
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_152
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_153
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_163
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_168
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_169
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_178
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_179
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_190
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_195
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_196
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_208
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_213
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_214
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_225
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_230
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_231
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_241
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_246
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_247
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_257
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_262
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_263
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_51
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_56
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_57
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_67
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_72
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_73
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_83
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_88
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_89
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_99
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2_3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_101
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_107
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_111
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_117
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_123
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_127
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_133
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_139
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_143
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_149
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_155
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_159
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_165
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_171
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_175
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_181
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_185
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_192
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_198
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_202
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_210
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_216
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_220
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_227
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_233
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_237
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_243
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_249
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_253
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_259
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_265
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_269
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_53
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_59
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_63
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_69
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_75
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_79
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_85
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_91
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_95
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1_5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_100
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_106
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_110
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_116
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_122
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_126
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_132
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_138
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_142
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_148
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_154
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_158
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_164
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_170
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_174
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_180
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_184
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_191
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_197
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_201
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_209
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_215
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_219
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_226
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_232
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_236
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_242
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_248
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_252
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_258
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_264
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_268
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_52
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_58
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_62
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_68
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_74
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_78
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_84
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_90
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_94
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1_4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_102
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_108
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_112
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_118
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_124
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_128
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_134
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_140
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_144
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_150
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_156
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_160
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_166
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_172
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_176
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_182
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_186
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_193
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_199
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_203
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_211
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_217
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_221
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_228
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_234
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_238
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_244
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_250
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_254
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_260
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_266
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_270
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_54
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_60
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_64
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_70
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_76
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_80
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_86
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_92
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_96
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1_6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_103
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_109
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_113
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_119
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_125
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_129
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_135
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_141
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_145
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_151
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_157
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_161
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_167
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_173
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_177
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_183
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_187
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_194
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_200
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_204
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_212
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_218
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_222
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_229
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_235
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_239
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_245
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_251
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_255
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_261
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_267
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_271
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_55
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_61
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_65
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_71
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_77
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_81
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_87
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_93
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_97
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1_7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_188
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_206
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_inp_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_out_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_114
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_130
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_146
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_162
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_189
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_207
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_224
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_240
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_256
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_66
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_82
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_98
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round_2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_synth
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_205
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_223
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit_12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv__parameterized1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u192xu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u192xu64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_192x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_192x64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/cosine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cosine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor_line
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu54
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu72
ERROR: [VRFC 10-2934] 'mult_u18xu18_3' is already declared [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu72.v:62]
ERROR: [VRFC 10-8530] module 'mult_u18xu72' is ignored due to previous errors [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu72.v:23]
"xvhdl --incr --relax -prj sine_top_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 3076.426 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '21' seconds
INFO: [USF-XSim-99] Step results log file:'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 3076.426 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs impl_1 -jobs 12
[Mon Nov 11 23:13:08 2024] Launched impl_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/utils_1/imports/synth_1/sine_top.dcp with file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/sine_top.dcp
launch_runs synth_1 -jobs 12
[Tue Nov 12 08:49:44 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu72.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu72.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu72.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs synth_1 -jobs 12
[Tue Nov 12 08:51:14 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu72.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu72.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu72.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu72.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
reset_run synth_1
launch_runs synth_1 -jobs 12
[Tue Nov 12 08:52:20 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs synth_1 -jobs 12
[Tue Nov 12 08:53:37 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
reset_run synth_1
launch_runs synth_1 -jobs 12
[Tue Nov 12 08:55:44 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Tue Nov 12 08:57:02 2024] Launched impl_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3076.426 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.426 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3076.426 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3076.426 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.426 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3076.426 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 3076.426 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 3076.426 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3192.727 ; gain = 116.301
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sine_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sine_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/rom_sin.mif'
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/sine_wave_65536_full_cycle_unsigned.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sine_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/rom_sin/rom_sin_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_sin
INFO: [VRFC 10-311] analyzing module rom_sin_bindec
INFO: [VRFC 10-311] analyzing module rom_sin_bindec_0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux_1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/mult_64x64/mult_64x64_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_64x64
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_0
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_1
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_3
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_4
INFO: [VRFC 10-311] analyzing module mult_64x64_dsp
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/cordic_sin_ip/cordic_sin_ip_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_sin_ip
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_0
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_104
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_105
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_115
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_120
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_121
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_131
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_136
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_137
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_147
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_152
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_153
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_163
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_168
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_169
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_178
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_179
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_190
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_195
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_196
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_208
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_213
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_214
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_225
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_230
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_231
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_241
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_246
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_247
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_257
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_262
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_263
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_51
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_56
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_57
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_67
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_72
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_73
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_83
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_88
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_89
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_99
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2_3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_101
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_107
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_111
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_117
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_123
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_127
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_133
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_139
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_143
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_149
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_155
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_159
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_165
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_171
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_175
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_181
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_185
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_192
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_198
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_202
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_210
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_216
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_220
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_227
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_233
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_237
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_243
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_249
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_253
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_259
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_265
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_269
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_53
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_59
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_63
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_69
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_75
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_79
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_85
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_91
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_95
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1_5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_100
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_106
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_110
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_116
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_122
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_126
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_132
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_138
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_142
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_148
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_154
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_158
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_164
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_170
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_174
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_180
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_184
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_191
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_197
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_201
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_209
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_215
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_219
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_226
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_232
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_236
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_242
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_248
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_252
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_258
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_264
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_268
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_52
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_58
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_62
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_68
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_74
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_78
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_84
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_90
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_94
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1_4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_102
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_108
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_112
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_118
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_124
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_128
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_134
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_140
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_144
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_150
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_156
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_160
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_166
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_172
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_176
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_182
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_186
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_193
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_199
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_203
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_211
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_217
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_221
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_228
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_234
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_238
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_244
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_250
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_254
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_260
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_266
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_270
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_54
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_60
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_64
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_70
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_76
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_80
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_86
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_92
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_96
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1_6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_103
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_109
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_113
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_119
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_125
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_129
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_135
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_141
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_145
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_151
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_157
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_161
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_167
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_173
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_177
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_183
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_187
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_194
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_200
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_204
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_212
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_218
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_222
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_229
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_235
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_239
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_245
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_251
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_255
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_261
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_267
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_271
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_55
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_61
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_65
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_71
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_77
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_81
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_87
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_93
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_97
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1_7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_188
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_206
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_inp_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_out_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_114
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_130
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_146
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_162
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_189
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_207
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_224
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_240
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_256
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_66
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_82
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_98
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round_2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_synth
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_205
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_223
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit_12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv__parameterized1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u192xu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u192xu64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_192x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_192x64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/cosine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cosine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor_line
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu54
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu72
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu90.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu90
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu108
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top_tb
"xvhdl --incr --relax -prj sine_top_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 3192.727 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '22' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v:54]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 36 for port 'B' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v:65]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 54 for port 'P' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v:67]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 54 for port 'B' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v:73]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 72 for port 'P' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v:75]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 72 for port 'B' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v:81]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 90 for port 'P' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v:83]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 90 for port 'B' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v:89]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 108 for port 'P' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v:91]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 108 for port 'B' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v:97]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 126 for port 'P' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture mult_u18xu18_arch of entity xil_defaultlib.mult_u18xu18 [mult_u18xu18_default]
Compiling module xil_defaultlib.mult_u18xu36
Compiling module xil_defaultlib.mult_u18xu54
Compiling module xil_defaultlib.mult_u18xu72
Compiling module xil_defaultlib.mult_u18xu90
Compiling module xil_defaultlib.mult_u18xu108
Compiling module xil_defaultlib.sin_cos_taylor_line
Compiling module xil_defaultlib.sine_top
Compiling module xil_defaultlib.sine_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sine_top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3224.973 ; gain = 32.246
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sine_top_tb_behav -key {Behavioral:sim_1:Functional:sine_top_tb} -tclbatch {sine_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sine_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation start
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sine_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 3233.641 ; gain = 40.914
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/clk}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/rstn}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/phase}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_5}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_6}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_7}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/SCLR}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k0}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k5}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k6}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k7}} 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Simulation start
$stop called at time : 1020 ns : File "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" Line 80
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/utils_1/imports/synth_1/sine_top.dcp with file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/sine_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1

launch_runs synth_1 -jobs 12
[Tue Nov 12 09:04:06 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sine_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sine_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/rom_sin.mif'
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/sine_wave_65536_full_cycle_unsigned.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sine_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/rom_sin/rom_sin_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_sin
INFO: [VRFC 10-311] analyzing module rom_sin_bindec
INFO: [VRFC 10-311] analyzing module rom_sin_bindec_0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux_1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/mult_64x64/mult_64x64_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_64x64
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_0
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_1
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_3
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_4
INFO: [VRFC 10-311] analyzing module mult_64x64_dsp
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/cordic_sin_ip/cordic_sin_ip_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_sin_ip
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_0
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_104
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_105
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_115
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_120
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_121
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_131
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_136
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_137
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_147
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_152
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_153
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_163
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_168
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_169
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_178
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_179
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_190
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_195
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_196
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_208
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_213
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_214
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_225
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_230
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_231
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_241
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_246
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_247
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_257
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_262
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_263
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_51
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_56
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_57
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_67
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_72
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_73
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_83
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_88
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_89
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_99
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2_3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_101
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_107
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_111
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_117
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_123
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_127
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_133
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_139
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_143
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_149
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_155
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_159
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_165
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_171
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_175
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_181
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_185
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_192
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_198
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_202
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_210
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_216
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_220
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_227
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_233
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_237
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_243
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_249
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_253
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_259
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_265
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_269
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_53
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_59
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_63
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_69
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_75
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_79
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_85
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_91
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_95
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1_5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_100
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_106
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_110
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_116
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_122
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_126
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_132
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_138
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_142
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_148
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_154
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_158
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_164
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_170
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_174
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_180
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_184
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_191
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_197
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_201
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_209
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_215
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_219
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_226
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_232
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_236
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_242
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_248
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_252
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_258
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_264
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_268
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_52
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_58
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_62
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_68
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_74
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_78
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_84
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_90
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_94
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1_4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_102
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_108
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_112
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_118
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_124
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_128
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_134
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_140
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_144
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_150
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_156
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_160
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_166
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_172
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_176
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_182
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_186
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_193
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_199
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_203
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_211
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_217
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_221
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_228
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_234
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_238
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_244
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_250
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_254
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_260
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_266
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_270
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_54
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_60
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_64
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_70
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_76
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_80
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_86
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_92
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_96
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1_6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_103
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_109
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_113
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_119
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_125
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_129
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_135
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_141
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_145
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_151
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_157
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_161
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_167
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_173
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_177
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_183
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_187
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_194
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_200
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_204
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_212
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_218
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_222
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_229
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_235
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_239
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_245
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_251
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_255
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_261
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_267
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_271
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_55
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_61
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_65
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_71
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_77
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_81
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_87
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_93
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_97
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1_7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_188
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_206
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_inp_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_out_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_114
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_130
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_146
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_162
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_189
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_207
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_224
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_240
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_256
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_66
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_82
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_98
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round_2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_synth
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_205
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_223
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit_12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv__parameterized1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u192xu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u192xu64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_192x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_192x64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/cosine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cosine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor_line
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu54
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu72
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu90.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu90
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu108
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/glbl.v:6]
"xvhdl --incr --relax -prj sine_top_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 3261.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '22' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture mult_u18xu18_arch of entity xil_defaultlib.mult_u18xu18 [mult_u18xu18_default]
Compiling module xil_defaultlib.mult_u18xu36
Compiling module xil_defaultlib.mult_u18xu54
Compiling module xil_defaultlib.mult_u18xu72
Compiling module xil_defaultlib.mult_u18xu90
Compiling module xil_defaultlib.mult_u18xu108
Compiling module xil_defaultlib.sin_cos_taylor_line
Compiling module xil_defaultlib.sine_top
Compiling module xil_defaultlib.sine_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sine_top_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3271.918 ; gain = 10.664
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sine_top_tb_behav -key {Behavioral:sim_1:Functional:sine_top_tb} -tclbatch {sine_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sine_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation start
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sine_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:35 . Memory (MB): peak = 3280.633 ; gain = 19.379
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/clk}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/rstn}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/phase}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_5}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_6}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_7}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k0}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k5}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k6}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k7}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Simulation start
$stop called at time : 1020 ns : File "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" Line 80
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
export_ip_user_files -of_objects  [get_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v] -no_script -reset -force -quiet
remove_files  E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_line.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
add_files -norecurse E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/utils_1/imports/synth_1/sine_top.dcp with file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/sine_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1

launch_runs synth_1 -jobs 12
[Tue Nov 12 09:08:57 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
launch_runs impl_1 -jobs 12
[Tue Nov 12 09:13:19 2024] Launched impl_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sine_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: : "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sine_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sine_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/rom_sin.mif'
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/sine_wave_65536_full_cycle_unsigned.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sine_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/rom_sin/rom_sin_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_sin
INFO: [VRFC 10-311] analyzing module rom_sin_bindec
INFO: [VRFC 10-311] analyzing module rom_sin_bindec_0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux_1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/mult_64x64/mult_64x64_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_64x64
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_0
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_1
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_3
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_4
INFO: [VRFC 10-311] analyzing module mult_64x64_dsp
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/cordic_sin_ip/cordic_sin_ip_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_sin_ip
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_0
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_104
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_105
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_115
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_120
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_121
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_131
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_136
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_137
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_147
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_152
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_153
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_163
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_168
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_169
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_178
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_179
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_190
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_195
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_196
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_208
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_213
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_214
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_225
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_230
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_231
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_241
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_246
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_247
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_257
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_262
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_263
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_51
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_56
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_57
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_67
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_72
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_73
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_83
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_88
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_89
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_99
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2_3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_101
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_107
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_111
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_117
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_123
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_127
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_133
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_139
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_143
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_149
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_155
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_159
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_165
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_171
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_175
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_181
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_185
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_192
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_198
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_202
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_210
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_216
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_220
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_227
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_233
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_237
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_243
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_249
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_253
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_259
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_265
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_269
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_53
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_59
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_63
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_69
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_75
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_79
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_85
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_91
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_95
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1_5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_100
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_106
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_110
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_116
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_122
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_126
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_132
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_138
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_142
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_148
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_154
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_158
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_164
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_170
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_174
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_180
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_184
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_191
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_197
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_201
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_209
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_215
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_219
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_226
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_232
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_236
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_242
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_248
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_252
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_258
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_264
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_268
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_52
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_58
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_62
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_68
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_74
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_78
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_84
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_90
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_94
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1_4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_102
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_108
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_112
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_118
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_124
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_128
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_134
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_140
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_144
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_150
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_156
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_160
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_166
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_172
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_176
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_182
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_186
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_193
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_199
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_203
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_211
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_217
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_221
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_228
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_234
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_238
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_244
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_250
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_254
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_260
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_266
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_270
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_54
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_60
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_64
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_70
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_76
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_80
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_86
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_92
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_96
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1_6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_103
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_109
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_113
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_119
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_125
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_129
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_135
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_141
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_145
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_151
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_157
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_161
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_167
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_173
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_177
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_183
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_187
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_194
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_200
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_204
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_212
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_218
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_222
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_229
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_235
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_239
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_245
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_251
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_255
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_261
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_267
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_271
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_55
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_61
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_65
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_71
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_77
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_81
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_87
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_93
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_97
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1_7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_188
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_206
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_inp_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_out_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_114
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_130
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_146
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_162
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_189
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_207
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_224
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_240
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_256
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_66
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_82
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_98
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round_2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_synth
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_205
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_223
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit_12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv__parameterized1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u192xu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u192xu64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_192x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_192x64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/cosine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cosine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu54
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu72
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu90.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu90
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu108
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top_tb
"xvhdl --incr --relax -prj sine_top_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 3983.648 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '25' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture mult_u18xu18_arch of entity xil_defaultlib.mult_u18xu18 [mult_u18xu18_default]
Compiling module xil_defaultlib.mult_u18xu36
Compiling module xil_defaultlib.mult_u18xu54
Compiling module xil_defaultlib.mult_u18xu72
Compiling module xil_defaultlib.mult_u18xu90
Compiling module xil_defaultlib.mult_u18xu108
Compiling module xil_defaultlib.sin_cos_taylor_pipeline
Compiling module xil_defaultlib.sine_top
Compiling module xil_defaultlib.sine_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sine_top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3983.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sine_top_tb_behav -key {Behavioral:sim_1:Functional:sine_top_tb} -tclbatch {sine_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sine_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation start
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sine_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:44 . Memory (MB): peak = 3983.648 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/clk}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/rstn}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/phase}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_5}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_6}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_7}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k0}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k5}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k6}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k7}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Simulation start
$stop called at time : 1020 ns : File "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" Line 80
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/utils_1/imports/synth_1/sine_top.dcp with file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/sine_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1

launch_runs synth_1 -jobs 12
[Tue Nov 12 09:18:28 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu108.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sine_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sine_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/rom_sin.mif'
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/sine_wave_65536_full_cycle_unsigned.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sine_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/rom_sin/rom_sin_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_sin
INFO: [VRFC 10-311] analyzing module rom_sin_bindec
INFO: [VRFC 10-311] analyzing module rom_sin_bindec_0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux_1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/mult_64x64/mult_64x64_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_64x64
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_0
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_1
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_3
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_4
INFO: [VRFC 10-311] analyzing module mult_64x64_dsp
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/cordic_sin_ip/cordic_sin_ip_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_sin_ip
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_0
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_104
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_105
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_115
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_120
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_121
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_131
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_136
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_137
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_147
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_152
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_153
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_163
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_168
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_169
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_178
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_179
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_190
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_195
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_196
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_208
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_213
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_214
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_225
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_230
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_231
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_241
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_246
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_247
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_257
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_262
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_263
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_51
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_56
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_57
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_67
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_72
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_73
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_83
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_88
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_89
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_99
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2_3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_101
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_107
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_111
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_117
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_123
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_127
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_133
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_139
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_143
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_149
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_155
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_159
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_165
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_171
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_175
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_181
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_185
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_192
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_198
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_202
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_210
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_216
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_220
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_227
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_233
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_237
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_243
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_249
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_253
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_259
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_265
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_269
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_53
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_59
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_63
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_69
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_75
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_79
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_85
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_91
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_95
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1_5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_100
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_106
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_110
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_116
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_122
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_126
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_132
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_138
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_142
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_148
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_154
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_158
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_164
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_170
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_174
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_180
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_184
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_191
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_197
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_201
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_209
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_215
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_219
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_226
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_232
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_236
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_242
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_248
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_252
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_258
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_264
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_268
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_52
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_58
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_62
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_68
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_74
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_78
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_84
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_90
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_94
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1_4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_102
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_108
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_112
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_118
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_124
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_128
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_134
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_140
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_144
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_150
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_156
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_160
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_166
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_172
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_176
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_182
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_186
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_193
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_199
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_203
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_211
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_217
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_221
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_228
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_234
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_238
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_244
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_250
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_254
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_260
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_266
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_270
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_54
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_60
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_64
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_70
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_76
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_80
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_86
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_92
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_96
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1_6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_103
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_109
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_113
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_119
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_125
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_129
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_135
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_141
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_145
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_151
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_157
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_161
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_167
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_173
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_177
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_183
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_187
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_194
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_200
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_204
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_212
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_218
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_222
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_229
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_235
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_239
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_245
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_251
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_255
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_261
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_267
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_271
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_55
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_61
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_65
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_71
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_77
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_81
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_87
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_93
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_97
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1_7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_188
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_206
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_inp_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_out_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_114
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_130
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_146
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_162
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_189
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_207
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_224
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_240
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_256
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_66
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_82
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_98
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round_2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_synth
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_205
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_223
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit_12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv__parameterized1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u192xu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u192xu64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_192x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_192x64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/cosine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cosine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu54
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu72
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu90.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu90
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu108
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/glbl.v:6]
"xvhdl --incr --relax -prj sine_top_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 4663.023 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '23' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture mult_u18xu18_arch of entity xil_defaultlib.mult_u18xu18 [mult_u18xu18_default]
Compiling module xil_defaultlib.mult_u18xu36
Compiling module xil_defaultlib.mult_u18xu54
Compiling module xil_defaultlib.mult_u18xu72
Compiling module xil_defaultlib.mult_u18xu90
Compiling module xil_defaultlib.mult_u18xu108
Compiling module xil_defaultlib.sin_cos_taylor_pipeline
Compiling module xil_defaultlib.sine_top
Compiling module xil_defaultlib.sine_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sine_top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4663.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sine_top_tb_behav -key {Behavioral:sim_1:Functional:sine_top_tb} -tclbatch {sine_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sine_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation start
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sine_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:38 . Memory (MB): peak = 4663.023 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/clk}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/rstn}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/phase}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_5}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_6}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_7}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k0}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k5}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k6}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/k7}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Simulation start
$stop called at time : 1020 ns : File "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" Line 80
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu90.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu54.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\mult_u18xu36.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
add_files -norecurse {E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_lut/dds_lut.v E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu72.v E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic/sine_cordic.v E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu36.v E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_192x64.v E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu54.v E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u192xu64.v E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic/dds_cordic.v E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu108.v E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu90.v}
launch_runs impl_1 -jobs 12
[Tue Nov 12 09:50:05 2024] Launched impl_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4663.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4663.023 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4663.023 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4663.023 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4663.023 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4663.023 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4663.023 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4663.023 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4663.023 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4663.023 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sine_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sine_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/rom_sin.mif'
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/sine_wave_65536_full_cycle_unsigned.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sine_top_tb_vlog.prj"
ERROR: [XSIM 43-4316] Can not find file: ../../../../SineCalculate.srcs/sources_1/new/dds_cordic.v
"xvhdl --incr --relax -prj sine_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sine_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sine_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/rom_sin.mif'
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/sine_wave_65536_full_cycle_unsigned.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sine_top_tb_vlog.prj"
ERROR: [XSIM 43-4316] Can not find file: ../../../../SineCalculate.srcs/sources_1/new/dds_cordic.v
"xvhdl --incr --relax -prj sine_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/utils_1/imports/synth_1/sine_top.dcp with file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/sine_top.dcp
launch_runs synth_1 -jobs 12
[Tue Nov 12 09:58:12 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
close_design
export_ip_user_files -of_objects  [get_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_lut.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_192x64.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu108.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu36.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu72.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu54.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu90.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u192xu64.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_cordic.v] -no_script -reset -force -quiet
remove_files  {E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic.v E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_lut.v E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_192x64.v E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu108.v E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu36.v E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu72.v E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu54.v E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu90.v E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u192xu64.v E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_cordic.v}
reset_run synth_1
launch_runs synth_1 -jobs 12
[Tue Nov 12 09:59:10 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sine_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sine_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/rom_sin.mif'
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/sine_wave_65536_full_cycle_unsigned.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sine_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/rom_sin/rom_sin_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_sin
INFO: [VRFC 10-311] analyzing module rom_sin_bindec
INFO: [VRFC 10-311] analyzing module rom_sin_bindec_0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux_1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor_pipeline
WARNING: [VRFC 10-8497] literal value 'h65536 truncated to fit in 18 bits [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:29]
WARNING: [VRFC 10-8497] literal value 'h65536 truncated to fit in 18 bits [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_lut/dds_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu72
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic/sine_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_192x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_192x64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu54
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u192xu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u192xu64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic/dds_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu108
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu90.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu90
"xvhdl --incr --relax -prj sine_top_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4663.023 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:85]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:93]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:101]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture mult_u18xu18_arch of entity xil_defaultlib.mult_u18xu18 [mult_u18xu18_default]
Compiling module xil_defaultlib.mult_u18xu36
Compiling module xil_defaultlib.mult_u18xu54
Compiling module xil_defaultlib.mult_u18xu72
Compiling module xil_defaultlib.mult_u18xu90
Compiling module xil_defaultlib.mult_u18xu108
Compiling module xil_defaultlib.sin_cos_taylor_pipeline
Compiling module xil_defaultlib.sine_top
Compiling module xil_defaultlib.sine_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sine_top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 4663.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sine_top_tb_behav -key {Behavioral:sim_1:Functional:sine_top_tb} -tclbatch {sine_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sine_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation start
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sine_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 4663.023 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/clk}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/rstn}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/phase}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_0}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_5}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_6}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_7}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k4}} 
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/utils_1/imports/synth_1/sine_top.dcp with file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/sine_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1

launch_runs synth_1 -jobs 12
[Tue Nov 12 10:07:22 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Tue Nov 12 10:08:57 2024] Launched impl_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4663.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4663.023 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4663.023 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4663.023 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4663.023 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4663.023 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4663.023 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 4663.023 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 4663.023 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4663.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4663.023 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sine_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sine_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/rom_sin.mif'
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/sine_wave_65536_full_cycle_unsigned.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sine_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/rom_sin/rom_sin_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_sin
INFO: [VRFC 10-311] analyzing module rom_sin_bindec
INFO: [VRFC 10-311] analyzing module rom_sin_bindec_0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux_1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/mult_64x64/mult_64x64_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_64x64
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_0
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_1
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_3
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_4
INFO: [VRFC 10-311] analyzing module mult_64x64_dsp
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/cordic_sin_ip/cordic_sin_ip_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_sin_ip
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_0
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_104
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_105
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_115
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_120
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_121
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_131
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_136
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_137
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_147
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_152
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_153
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_163
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_168
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_169
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_178
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_179
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_190
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_195
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_196
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_208
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_213
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_214
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_225
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_230
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_231
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_241
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_246
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_247
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_257
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_262
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_263
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_51
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_56
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_57
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_67
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_72
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_73
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_83
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_88
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_89
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_99
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2_3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_101
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_107
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_111
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_117
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_123
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_127
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_133
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_139
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_143
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_149
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_155
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_159
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_165
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_171
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_175
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_181
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_185
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_192
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_198
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_202
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_210
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_216
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_220
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_227
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_233
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_237
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_243
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_249
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_253
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_259
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_265
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_269
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_53
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_59
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_63
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_69
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_75
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_79
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_85
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_91
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_95
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1_5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_100
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_106
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_110
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_116
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_122
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_126
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_132
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_138
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_142
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_148
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_154
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_158
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_164
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_170
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_174
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_180
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_184
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_191
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_197
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_201
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_209
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_215
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_219
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_226
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_232
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_236
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_242
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_248
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_252
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_258
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_264
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_268
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_52
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_58
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_62
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_68
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_74
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_78
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_84
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_90
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_94
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1_4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_102
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_108
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_112
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_118
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_124
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_128
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_134
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_140
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_144
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_150
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_156
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_160
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_166
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_172
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_176
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_182
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_186
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_193
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_199
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_203
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_211
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_217
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_221
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_228
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_234
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_238
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_244
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_250
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_254
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_260
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_266
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_270
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_54
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_60
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_64
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_70
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_76
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_80
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_86
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_92
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_96
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1_6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_103
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_109
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_113
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_119
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_125
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_129
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_135
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_141
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_145
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_151
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_157
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_161
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_167
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_173
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_177
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_183
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_187
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_194
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_200
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_204
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_212
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_218
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_222
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_229
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_235
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_239
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_245
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_251
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_255
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_261
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_267
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_271
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_55
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_61
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_65
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_71
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_77
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_81
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_87
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_93
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_97
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1_7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_188
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_206
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_inp_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_out_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_114
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_130
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_146
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_162
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_189
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_207
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_224
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_240
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_256
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_66
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_82
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_98
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round_2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_synth
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_205
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_223
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit_12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv__parameterized1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/cosine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cosine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor_pipeline
WARNING: [VRFC 10-8497] literal value 'h65536 truncated to fit in 18 bits [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:29]
WARNING: [VRFC 10-8497] literal value 'h65536 truncated to fit in 18 bits [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_lut/dds_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu72
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic/sine_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_192x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_192x64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu54
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u192xu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u192xu64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic/dds_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu108
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu90.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu90
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/glbl.v:6]
"xvhdl --incr --relax -prj sine_top_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 4663.023 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '23' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:93]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:101]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture mult_u18xu18_arch of entity xil_defaultlib.mult_u18xu18 [mult_u18xu18_default]
Compiling module xil_defaultlib.mult_u18xu36
Compiling module xil_defaultlib.mult_u18xu54
Compiling module xil_defaultlib.mult_u18xu72
Compiling module xil_defaultlib.mult_u18xu90
Compiling module xil_defaultlib.mult_u18xu108
Compiling module xil_defaultlib.sin_cos_taylor_pipeline
Compiling module xil_defaultlib.sine_top
Compiling module xil_defaultlib.sine_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sine_top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 4663.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sine_top_tb_behav -key {Behavioral:sim_1:Functional:sine_top_tb} -tclbatch {sine_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sine_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation start
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sine_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:39 . Memory (MB): peak = 4663.023 ; gain = 0.000
close [ open E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu126.v w ]
add_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu126.v
add_files -norecurse E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu126.v
export_ip_user_files -of_objects  [get_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu126.v] -no_script -reset -force -quiet
remove_files  E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult_u18xu126.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/utils_1/imports/synth_1/sine_top.dcp with file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/sine_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1

launch_runs synth_1 -jobs 12
[Tue Nov 12 10:26:07 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sine_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sine_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/rom_sin.mif'
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/sine_wave_65536_full_cycle_unsigned.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sine_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/rom_sin/rom_sin_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_sin
INFO: [VRFC 10-311] analyzing module rom_sin_bindec
INFO: [VRFC 10-311] analyzing module rom_sin_bindec_0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux_1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/mult_64x64/mult_64x64_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_64x64
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_0
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_1
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_3
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_4
INFO: [VRFC 10-311] analyzing module mult_64x64_dsp
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/cordic_sin_ip/cordic_sin_ip_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_sin_ip
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_0
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_104
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_105
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_115
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_120
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_121
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_131
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_136
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_137
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_147
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_152
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_153
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_163
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_168
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_169
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_178
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_179
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_190
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_195
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_196
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_208
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_213
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_214
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_225
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_230
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_231
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_241
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_246
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_247
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_257
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_262
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_263
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_51
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_56
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_57
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_67
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_72
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_73
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_83
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_88
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_89
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_99
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2_3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_101
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_107
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_111
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_117
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_123
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_127
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_133
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_139
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_143
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_149
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_155
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_159
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_165
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_171
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_175
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_181
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_185
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_192
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_198
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_202
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_210
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_216
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_220
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_227
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_233
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_237
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_243
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_249
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_253
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_259
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_265
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_269
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_53
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_59
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_63
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_69
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_75
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_79
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_85
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_91
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_95
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1_5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_100
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_106
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_110
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_116
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_122
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_126
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_132
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_138
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_142
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_148
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_154
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_158
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_164
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_170
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_174
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_180
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_184
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_191
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_197
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_201
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_209
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_215
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_219
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_226
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_232
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_236
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_242
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_248
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_252
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_258
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_264
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_268
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_52
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_58
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_62
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_68
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_74
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_78
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_84
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_90
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_94
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1_4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_102
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_108
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_112
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_118
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_124
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_128
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_134
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_140
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_144
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_150
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_156
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_160
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_166
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_172
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_176
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_182
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_186
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_193
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_199
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_203
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_211
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_217
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_221
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_228
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_234
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_238
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_244
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_250
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_254
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_260
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_266
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_270
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_54
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_60
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_64
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_70
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_76
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_80
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_86
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_92
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_96
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1_6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_103
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_109
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_113
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_119
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_125
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_129
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_135
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_141
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_145
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_151
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_157
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_161
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_167
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_173
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_177
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_183
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_187
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_194
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_200
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_204
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_212
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_218
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_222
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_229
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_235
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_239
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_245
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_251
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_255
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_261
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_267
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_271
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_55
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_61
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_65
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_71
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_77
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_81
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_87
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_93
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_97
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1_7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_188
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_206
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_inp_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_out_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_114
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_130
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_146
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_162
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_189
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_207
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_224
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_240
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_256
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_66
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_82
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_98
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round_2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_synth
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_205
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_223
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit_12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv__parameterized1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/cosine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cosine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor_pipeline
WARNING: [VRFC 10-8497] literal value 'h65536 truncated to fit in 18 bits [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:31]
WARNING: [VRFC 10-8497] literal value 'h65536 truncated to fit in 18 bits [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_lut/dds_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu72
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic/sine_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_192x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_192x64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu54
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u192xu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u192xu64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic/dds_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu108
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu90.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu90
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu126.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu126
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top_tb
"xvhdl --incr --relax -prj sine_top_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 4663.023 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '23' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:111]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:119]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture mult_u18xu18_arch of entity xil_defaultlib.mult_u18xu18 [mult_u18xu18_default]
Compiling module xil_defaultlib.mult_u18xu36
Compiling module xil_defaultlib.mult_u18xu54
Compiling module xil_defaultlib.mult_u18xu72
Compiling module xil_defaultlib.mult_u18xu90
Compiling module xil_defaultlib.mult_u18xu108
Compiling module xil_defaultlib.sin_cos_taylor_pipeline
Compiling module xil_defaultlib.sine_top
Compiling module xil_defaultlib.sine_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sine_top_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 4663.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sine_top_tb_behav -key {Behavioral:sim_1:Functional:sine_top_tb} -tclbatch {sine_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sine_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation start
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sine_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:43 . Memory (MB): peak = 4663.023 ; gain = 0.000
launch_runs impl_1 -jobs 12
[Tue Nov 12 10:32:28 2024] Launched impl_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sine_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sine_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/rom_sin.mif'
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/sine_wave_65536_full_cycle_unsigned.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sine_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/rom_sin/rom_sin_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_sin
INFO: [VRFC 10-311] analyzing module rom_sin_bindec
INFO: [VRFC 10-311] analyzing module rom_sin_bindec_0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux_1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/mult_64x64/mult_64x64_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_64x64
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_0
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_1
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_3
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_4
INFO: [VRFC 10-311] analyzing module mult_64x64_dsp
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/cordic_sin_ip/cordic_sin_ip_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_sin_ip
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_0
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_104
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_105
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_115
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_120
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_121
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_131
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_136
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_137
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_147
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_152
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_153
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_163
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_168
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_169
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_178
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_179
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_190
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_195
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_196
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_208
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_213
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_214
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_225
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_230
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_231
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_241
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_246
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_247
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_257
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_262
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_263
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_51
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_56
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_57
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_67
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_72
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_73
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_83
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_88
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_89
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_99
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2_3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_101
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_107
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_111
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_117
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_123
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_127
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_133
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_139
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_143
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_149
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_155
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_159
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_165
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_171
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_175
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_181
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_185
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_192
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_198
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_202
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_210
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_216
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_220
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_227
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_233
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_237
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_243
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_249
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_253
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_259
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_265
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_269
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_53
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_59
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_63
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_69
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_75
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_79
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_85
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_91
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_95
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1_5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_100
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_106
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_110
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_116
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_122
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_126
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_132
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_138
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_142
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_148
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_154
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_158
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_164
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_170
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_174
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_180
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_184
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_191
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_197
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_201
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_209
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_215
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_219
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_226
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_232
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_236
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_242
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_248
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_252
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_258
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_264
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_268
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_52
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_58
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_62
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_68
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_74
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_78
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_84
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_90
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_94
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1_4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_102
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_108
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_112
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_118
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_124
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_128
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_134
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_140
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_144
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_150
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_156
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_160
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_166
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_172
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_176
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_182
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_186
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_193
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_199
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_203
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_211
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_217
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_221
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_228
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_234
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_238
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_244
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_250
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_254
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_260
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_266
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_270
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_54
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_60
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_64
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_70
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_76
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_80
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_86
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_92
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_96
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1_6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_103
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_109
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_113
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_119
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_125
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_129
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_135
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_141
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_145
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_151
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_157
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_161
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_167
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_173
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_177
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_183
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_187
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_194
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_200
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_204
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_212
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_218
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_222
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_229
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_235
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_239
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_245
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_251
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_255
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_261
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_267
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_271
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_55
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_61
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_65
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_71
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_77
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_81
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_87
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_93
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_97
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1_7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_188
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_206
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_inp_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_out_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_114
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_130
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_146
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_162
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_189
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_207
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_224
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_240
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_256
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_66
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_82
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_98
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round_2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_synth
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_205
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_223
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit_12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv__parameterized1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/cosine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cosine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor_pipeline
WARNING: [VRFC 10-8497] literal value 'h65536 truncated to fit in 18 bits [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:31]
WARNING: [VRFC 10-8497] literal value 'h65536 truncated to fit in 18 bits [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_lut/dds_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu72
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic/sine_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_192x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_192x64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu54
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u192xu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u192xu64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic/dds_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu108
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu90.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu90
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu126.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu126
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/glbl.v:6]
"xvhdl --incr --relax -prj sine_top_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 4663.023 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '23' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 162 differs from formal bit length 144 for port 'P' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:158]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture mult_u18xu18_arch of entity xil_defaultlib.mult_u18xu18 [mult_u18xu18_default]
Compiling module xil_defaultlib.mult_u18xu54
Compiling module xil_defaultlib.mult_u18xu90
Compiling module xil_defaultlib.mult_u18xu126
Compiling module xil_defaultlib.mult_u18xu36
Compiling module xil_defaultlib.mult_u18xu72
Compiling module xil_defaultlib.mult_u18xu108
Compiling module xil_defaultlib.sin_cos_taylor_pipeline
Compiling module xil_defaultlib.sine_top
Compiling module xil_defaultlib.sine_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sine_top_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 4663.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sine_top_tb_behav -key {Behavioral:sim_1:Functional:sine_top_tb} -tclbatch {sine_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sine_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation start
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sine_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:43 . Memory (MB): peak = 4663.023 ; gain = 0.000
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/clk}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/rstn}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/phase}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_out}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_out}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_0}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_5}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_6}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_7}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k4}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Simulation start
$stop called at time : 1020 ns : File "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" Line 80
reset_run impl_1
launch_runs impl_1 -jobs 12
[Tue Nov 12 10:44:54 2024] Launched impl_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sine_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sine_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/rom_sin.mif'
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/sine_wave_65536_full_cycle_unsigned.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sine_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/rom_sin/rom_sin_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_sin
INFO: [VRFC 10-311] analyzing module rom_sin_bindec
INFO: [VRFC 10-311] analyzing module rom_sin_bindec_0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux_1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/mult_64x64/mult_64x64_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_64x64
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_0
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_1
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_3
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_4
INFO: [VRFC 10-311] analyzing module mult_64x64_dsp
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/cordic_sin_ip/cordic_sin_ip_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_sin_ip
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_0
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_104
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_105
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_115
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_120
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_121
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_131
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_136
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_137
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_147
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_152
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_153
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_163
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_168
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_169
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_178
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_179
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_190
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_195
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_196
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_208
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_213
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_214
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_225
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_230
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_231
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_241
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_246
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_247
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_257
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_262
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_263
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_51
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_56
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_57
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_67
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_72
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_73
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_83
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_88
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_89
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_99
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2_3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_101
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_107
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_111
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_117
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_123
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_127
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_133
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_139
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_143
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_149
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_155
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_159
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_165
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_171
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_175
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_181
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_185
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_192
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_198
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_202
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_210
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_216
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_220
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_227
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_233
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_237
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_243
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_249
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_253
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_259
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_265
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_269
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_53
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_59
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_63
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_69
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_75
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_79
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_85
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_91
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_95
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1_5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_100
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_106
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_110
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_116
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_122
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_126
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_132
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_138
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_142
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_148
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_154
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_158
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_164
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_170
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_174
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_180
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_184
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_191
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_197
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_201
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_209
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_215
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_219
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_226
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_232
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_236
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_242
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_248
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_252
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_258
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_264
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_268
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_52
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_58
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_62
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_68
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_74
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_78
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_84
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_90
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_94
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1_4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_102
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_108
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_112
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_118
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_124
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_128
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_134
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_140
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_144
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_150
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_156
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_160
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_166
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_172
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_176
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_182
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_186
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_193
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_199
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_203
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_211
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_217
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_221
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_228
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_234
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_238
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_244
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_250
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_254
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_260
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_266
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_270
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_54
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_60
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_64
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_70
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_76
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_80
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_86
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_92
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_96
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1_6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_103
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_109
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_113
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_119
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_125
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_129
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_135
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_141
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_145
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_151
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_157
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_161
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_167
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_173
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_177
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_183
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_187
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_194
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_200
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_204
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_212
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_218
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_222
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_229
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_235
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_239
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_245
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_251
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_255
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_261
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_267
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_271
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_55
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_61
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_65
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_71
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_77
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_81
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_87
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_93
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_97
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1_7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_188
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_206
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_inp_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_out_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_114
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_130
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_146
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_162
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_189
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_207
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_224
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_240
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_256
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_66
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_82
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_98
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round_2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_synth
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_205
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_223
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit_12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv__parameterized1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/cosine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cosine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_lut/dds_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu72
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic/sine_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_192x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_192x64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu54
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u192xu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u192xu64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic/dds_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu108
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu90.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu90
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu126.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu126
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top_tb
"xvhdl --incr --relax -prj sine_top_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 4663.023 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '24' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:132]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture mult_u18xu18_arch of entity xil_defaultlib.mult_u18xu18 [mult_u18xu18_default]
Compiling module xil_defaultlib.mult_u18xu54
Compiling module xil_defaultlib.mult_u18xu90
Compiling module xil_defaultlib.mult_u18xu126
Compiling module xil_defaultlib.mult_u18xu36
Compiling module xil_defaultlib.mult_u18xu72
Compiling module xil_defaultlib.mult_u18xu108
Compiling module xil_defaultlib.sin_cos_taylor_pipeline
Compiling module xil_defaultlib.sine_top
Compiling module xil_defaultlib.sine_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sine_top_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 4663.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sine_top_tb_behav -key {Behavioral:sim_1:Functional:sine_top_tb} -tclbatch {sine_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sine_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation start
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sine_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:41 . Memory (MB): peak = 4663.023 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/clk}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/rstn}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/phase}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_out}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_out}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_0}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_5}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_6}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_7}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k4}} 
run all
$stop called at time : 1020 ns : File "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" Line 80
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Simulation start
$stop called at time : 1020 ns : File "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" Line 80
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.gen\sources_1\ip\mult_u18xu18\sim\mult_u18xu18.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.gen\sources_1\ip\mult_u18xu18\sim\mult_u18xu18.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.gen\sources_1\ip\mult_u18xu18\sim\mult_u18xu18.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/utils_1/imports/synth_1/sine_top.dcp with file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/sine_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1

launch_runs synth_1 -jobs 12
[Tue Nov 12 10:59:50 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.gen\sources_1\ip\mult_u18xu18\sim\mult_u18xu18.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.gen\sources_1\ip\mult_u18xu18\sim\mult_u18xu18.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.gen\sources_1\ip\mult_u18xu18\sim\mult_u18xu18.vhd:]
launch_runs impl_1 -jobs 12
[Tue Nov 12 11:00:51 2024] Launched impl_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sine_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sine_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/rom_sin.mif'
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/sine_wave_65536_full_cycle_unsigned.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sine_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/rom_sin/rom_sin_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_sin
INFO: [VRFC 10-311] analyzing module rom_sin_bindec
INFO: [VRFC 10-311] analyzing module rom_sin_bindec_0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux_1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/mult_64x64/mult_64x64_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_64x64
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_0
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_1
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_3
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_4
INFO: [VRFC 10-311] analyzing module mult_64x64_dsp
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/cordic_sin_ip/cordic_sin_ip_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_sin_ip
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_0
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_104
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_105
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_115
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_120
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_121
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_131
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_136
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_137
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_147
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_152
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_153
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_163
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_168
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_169
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_178
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_179
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_190
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_195
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_196
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_208
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_213
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_214
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_225
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_230
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_231
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_241
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_246
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_247
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_257
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_262
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_263
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_51
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_56
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_57
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_67
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_72
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_73
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_83
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_88
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_89
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_99
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2_3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_101
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_107
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_111
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_117
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_123
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_127
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_133
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_139
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_143
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_149
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_155
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_159
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_165
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_171
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_175
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_181
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_185
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_192
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_198
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_202
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_210
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_216
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_220
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_227
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_233
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_237
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_243
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_249
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_253
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_259
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_265
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_269
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_53
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_59
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_63
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_69
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_75
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_79
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_85
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_91
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_95
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1_5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_100
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_106
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_110
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_116
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_122
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_126
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_132
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_138
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_142
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_148
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_154
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_158
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_164
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_170
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_174
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_180
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_184
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_191
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_197
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_201
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_209
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_215
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_219
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_226
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_232
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_236
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_242
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_248
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_252
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_258
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_264
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_268
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_52
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_58
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_62
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_68
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_74
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_78
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_84
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_90
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_94
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1_4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_102
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_108
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_112
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_118
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_124
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_128
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_134
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_140
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_144
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_150
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_156
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_160
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_166
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_172
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_176
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_182
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_186
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_193
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_199
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_203
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_211
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_217
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_221
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_228
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_234
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_238
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_244
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_250
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_254
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_260
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_266
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_270
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_54
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_60
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_64
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_70
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_76
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_80
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_86
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_92
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_96
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1_6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_103
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_109
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_113
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_119
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_125
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_129
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_135
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_141
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_145
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_151
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_157
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_161
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_167
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_173
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_177
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_183
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_187
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_194
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_200
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_204
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_212
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_218
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_222
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_229
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_235
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_239
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_245
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_251
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_255
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_261
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_267
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_271
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_55
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_61
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_65
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_71
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_77
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_81
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_87
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_93
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_97
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1_7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_188
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_206
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_inp_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_out_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_114
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_130
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_146
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_162
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_189
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_207
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_224
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_240
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_256
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_66
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_82
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_98
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round_2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_synth
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_205
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_223
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit_12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv__parameterized1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/cosine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cosine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_lut/dds_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu72
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic/sine_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_192x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_192x64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu54
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u192xu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u192xu64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic/dds_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu108
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu90.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu90
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu126.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu126
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/glbl.v:6]
"xvhdl --incr --relax -prj sine_top_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 4663.023 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '23' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 36 for port 'B' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:135]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 54 for port 'P' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture mult_u18xu18_arch of entity xil_defaultlib.mult_u18xu18 [mult_u18xu18_default]
Compiling module xil_defaultlib.mult_u18xu54
Compiling module xil_defaultlib.mult_u18xu90
Compiling module xil_defaultlib.mult_u18xu126
Compiling module xil_defaultlib.mult_u18xu36
Compiling module xil_defaultlib.mult_u18xu72
Compiling module xil_defaultlib.mult_u18xu108
Compiling module xil_defaultlib.sin_cos_taylor_pipeline
Compiling module xil_defaultlib.sine_top
Compiling module xil_defaultlib.sine_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sine_top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4663.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sine_top_tb_behav -key {Behavioral:sim_1:Functional:sine_top_tb} -tclbatch {sine_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sine_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation start
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sine_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 4663.023 ; gain = 0.000
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/clk}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/rstn}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/phase}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_out}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_out}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_0}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_5}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_6}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_7}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k4}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Simulation start
$stop called at time : 1020 ns : File "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" Line 80
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/utils_1/imports/synth_1/sine_top.dcp with file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/sine_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1

launch_runs synth_1 -jobs 12
[Tue Nov 12 11:09:32 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sine_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sine_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/rom_sin.mif'
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/sine_wave_65536_full_cycle_unsigned.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sine_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/rom_sin/rom_sin_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_sin
INFO: [VRFC 10-311] analyzing module rom_sin_bindec
INFO: [VRFC 10-311] analyzing module rom_sin_bindec_0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux_1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/mult_64x64/mult_64x64_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_64x64
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_0
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_1
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_3
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_4
INFO: [VRFC 10-311] analyzing module mult_64x64_dsp
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/cordic_sin_ip/cordic_sin_ip_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_sin_ip
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_0
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_104
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_105
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_115
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_120
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_121
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_131
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_136
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_137
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_147
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_152
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_153
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_163
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_168
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_169
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_178
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_179
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_190
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_195
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_196
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_208
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_213
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_214
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_225
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_230
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_231
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_241
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_246
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_247
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_257
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_262
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_263
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_51
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_56
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_57
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_67
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_72
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_73
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_83
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_88
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_89
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_99
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2_3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_101
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_107
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_111
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_117
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_123
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_127
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_133
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_139
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_143
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_149
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_155
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_159
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_165
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_171
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_175
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_181
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_185
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_192
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_198
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_202
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_210
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_216
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_220
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_227
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_233
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_237
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_243
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_249
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_253
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_259
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_265
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_269
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_53
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_59
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_63
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_69
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_75
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_79
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_85
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_91
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_95
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1_5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_100
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_106
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_110
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_116
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_122
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_126
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_132
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_138
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_142
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_148
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_154
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_158
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_164
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_170
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_174
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_180
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_184
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_191
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_197
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_201
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_209
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_215
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_219
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_226
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_232
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_236
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_242
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_248
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_252
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_258
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_264
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_268
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_52
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_58
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_62
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_68
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_74
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_78
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_84
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_90
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_94
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1_4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_102
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_108
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_112
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_118
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_124
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_128
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_134
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_140
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_144
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_150
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_156
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_160
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_166
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_172
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_176
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_182
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_186
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_193
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_199
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_203
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_211
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_217
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_221
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_228
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_234
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_238
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_244
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_250
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_254
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_260
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_266
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_270
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_54
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_60
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_64
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_70
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_76
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_80
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_86
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_92
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_96
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1_6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_103
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_109
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_113
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_119
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_125
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_129
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_135
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_141
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_145
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_151
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_157
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_161
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_167
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_173
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_177
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_183
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_187
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_194
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_200
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_204
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_212
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_218
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_222
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_229
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_235
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_239
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_245
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_251
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_255
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_261
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_267
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_271
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_55
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_61
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_65
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_71
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_77
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_81
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_87
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_93
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_97
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1_7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_188
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_206
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_inp_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_out_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_114
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_130
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_146
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_162
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_189
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_207
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_224
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_240
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_256
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_66
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_82
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_98
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round_2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_synth
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_205
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_223
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit_12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv__parameterized1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/cosine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cosine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_lut/dds_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu72
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic/sine_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_192x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_192x64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu54
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u192xu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u192xu64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic/dds_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu108
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu90.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu90
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu126.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu126
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top_tb
"xvhdl --incr --relax -prj sine_top_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 4663.023 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '22' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture mult_u18xu18_arch of entity xil_defaultlib.mult_u18xu18 [mult_u18xu18_default]
Compiling module xil_defaultlib.mult_u18xu54
Compiling module xil_defaultlib.mult_u18xu90
Compiling module xil_defaultlib.mult_u18xu126
Compiling module xil_defaultlib.mult_u18xu36
Compiling module xil_defaultlib.mult_u18xu72
Compiling module xil_defaultlib.mult_u18xu108
Compiling module xil_defaultlib.sin_cos_taylor_pipeline
Compiling module xil_defaultlib.sine_top
Compiling module xil_defaultlib.sine_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sine_top_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 4663.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sine_top_tb_behav -key {Behavioral:sim_1:Functional:sine_top_tb} -tclbatch {sine_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sine_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation start
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sine_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 4663.023 ; gain = 0.000
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/clk}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/rstn}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/phase}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_out}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_out}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_0}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_5}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_6}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_7}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k4}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Simulation start
$stop called at time : 1020 ns : File "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" Line 80
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/utils_1/imports/synth_1/sine_top.dcp with file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/sine_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1

launch_runs synth_1 -jobs 12
[Tue Nov 12 11:13:23 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sine_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sine_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/rom_sin.mif'
INFO: [SIM-utils-43] Exported 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/sine_wave_65536_full_cycle_unsigned.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sine_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/rom_sin/rom_sin_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_sin
INFO: [VRFC 10-311] analyzing module rom_sin_bindec
INFO: [VRFC 10-311] analyzing module rom_sin_bindec_0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_mux_1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_8_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/mult_64x64/mult_64x64_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_64x64
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_0
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_1
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_2
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_3
INFO: [VRFC 10-311] analyzing module mult_64x64_delay_line__parameterized2_4
INFO: [VRFC 10-311] analyzing module mult_64x64_dsp
INFO: [VRFC 10-311] analyzing module mult_64x64_mult_gen_v12_0_21_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.gen/sources_1/ip/cordic_sin_ip/cordic_sin_ip_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_sin_ip
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_0
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_104
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_105
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_115
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_120
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_121
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_131
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_136
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_137
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_147
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_152
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_153
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_163
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_168
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_169
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_178
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_179
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_190
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_195
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_196
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_208
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_213
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_214
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_225
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_230
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_231
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_241
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_246
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_247
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_257
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_262
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_263
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_51
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_56
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_57
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_67
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_72
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_73
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_83
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_88
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_89
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub_99
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_addsub__parameterized2_3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_101
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_107
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_111
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_117
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_123
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_127
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_133
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_139
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_143
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_149
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_155
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_159
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_165
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_171
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_175
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_181
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_185
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_192
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_198
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_202
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_210
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_216
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_220
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_227
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_233
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_237
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_243
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_249
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_253
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_259
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_265
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_269
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_53
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_59
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_63
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_69
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_75
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_79
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_85
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_91
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy_95
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_fabric_legacy__parameterized1_5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_100
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_106
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_110
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_116
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_122
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_126
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_132
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_138
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_142
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_148
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_154
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_158
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_164
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_170
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_174
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_180
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_184
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_191
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_197
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_201
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_209
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_215
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_219
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_226
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_232
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_236
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_242
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_248
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_252
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_258
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_264
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_268
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_52
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_58
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_62
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_68
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_74
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_78
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_84
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_90
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy_94
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_legacy__parameterized1_4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_102
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_108
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_112
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_118
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_124
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_128
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_134
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_140
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_144
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_150
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_156
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_160
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_166
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_172
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_176
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_182
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_186
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_193
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_199
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_203
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_211
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_217
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_221
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_228
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_234
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_238
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_244
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_250
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_254
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_260
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_266
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_270
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_54
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_60
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_64
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_70
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_76
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_80
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_86
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_92
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy_96
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_lut6_legacy__parameterized1_6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__10
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__14
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__16
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__20
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__24
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__28
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__29
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__31
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__32
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__33
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__35
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__36
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__37
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__38
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__40
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__41
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__42
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__43
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__44
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__46
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__47
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__48
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__6
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__8
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_addsub_v12_0_18_viv__parameterized1__1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_103
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_109
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_113
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_119
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_125
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_129
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_135
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_141
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_145
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_151
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_157
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_161
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_167
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_173
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_177
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_183
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_187
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_194
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_200
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_204
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_212
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_218
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_22
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_222
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_229
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_235
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_239
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_245
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_251
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_255
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_26
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_261
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_267
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_271
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_30
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_34
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_39
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_45
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_49
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_55
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_61
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_65
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_71
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_77
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_81
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_87
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_93
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv_97
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_c_reg_fd_v12_0_9_viv__parameterized1_7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_188
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_ctrl_slice_par_206
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_dat_acc_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_eng_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_inp_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_out_config
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_114
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_130
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_146
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_162
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_189
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_207
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_224
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_240
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_256
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_50
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_66
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_82
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_pha_acc_slice_par_98
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_round_2
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_synth
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_cordic_v6_0_22_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_17
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_18
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_205
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay__parameterized4_223
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit_12
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_delay_bit__parameterized1
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv
INFO: [VRFC 10-311] analyzing module cordic_sin_ip_xbip_pipe_v3_0_9_viv__parameterized1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/cosine_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cosine_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_taylor_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_taylor_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/sin_cos_taylor_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_cos_taylor_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_lut/dds_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu72
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic/sine_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_192x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_192x64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu54
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u192xu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u192xu64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/dds_cordic/dds_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu108
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu90.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu90
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/new/mult/mult_u18xu126.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_u18xu126
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/glbl.v:6]
"xvhdl --incr --relax -prj sine_top_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 5146.125 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '22' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture mult_u18xu18_arch of entity xil_defaultlib.mult_u18xu18 [mult_u18xu18_default]
Compiling module xil_defaultlib.mult_u18xu54
Compiling module xil_defaultlib.mult_u18xu90
Compiling module xil_defaultlib.mult_u18xu126
Compiling module xil_defaultlib.mult_u18xu36
Compiling module xil_defaultlib.mult_u18xu72
Compiling module xil_defaultlib.mult_u18xu108
Compiling module xil_defaultlib.sin_cos_taylor_pipeline
Compiling module xil_defaultlib.sine_top
Compiling module xil_defaultlib.sine_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sine_top_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 5146.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sine_top_tb_behav -key {Behavioral:sim_1:Functional:sine_top_tb} -tclbatch {sine_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sine_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation start
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sine_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 5146.125 ; gain = 0.000
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/clk}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/rstn}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/phase}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_out}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_out}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_0}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_5}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_6}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/x_7}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_kx4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_kx4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_sum4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_sum4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/sin_k4}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k1}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k2}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k3}} {{/sine_top_tb/sine_top_inst/sin_cos_taylor_line_inst/cos_k4}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Simulation start
$stop called at time : 1020 ns : File "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sim_1/new/sine_top_tb.v" Line 80
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/utils_1/imports/synth_1/sine_top.dcp with file E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/sine_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1

launch_runs impl_1 -jobs 12
[Tue Nov 12 11:33:07 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
[Tue Nov 12 11:33:07 2024] Launched impl_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1

launch_runs impl_1 -jobs 12
[Tue Nov 12 11:37:46 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
[Tue Nov 12 11:37:46 2024] Launched impl_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1

launch_runs impl_1 -jobs 12
[Tue Nov 12 11:39:39 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
[Tue Nov 12 11:39:39 2024] Launched impl_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1

launch_runs impl_1 -jobs 12
[Tue Nov 12 11:41:47 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
[Tue Nov 12 11:41:47 2024] Launched impl_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1

launch_runs impl_1 -jobs 12
[Tue Nov 12 11:42:38 2024] Launched synth_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/synth_1/runme.log
[Tue Nov 12 11:42:38 2024] Launched impl_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Nov 12 11:47:24 2024] Launched impl_1...
Run output will be captured here: E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sine_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: : "E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.sim/sim_1/behav/xsim/simulate.log"
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.0
  **** Build date : Mar  6 2024 at 20:50:54
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 09 2024-08:00:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 5146.125 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203337091A
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/impl_1/sine_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5146.125 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sim_1\new\sine_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.srcs\sources_1\new\dds_taylor.v:]
ERROR: [Common 17-180] Spawn failed: No error
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 12:10:27 2024...
