#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun May 14 17:36:59 2023
# Process ID: 9320
# Current directory: C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.runs/synth_1
# Command line: vivado.exe -log XADCdemo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source XADCdemo.tcl
# Log file: C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.runs/synth_1/XADCdemo.vds
# Journal file: C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source XADCdemo.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 696.695 ; gain = 55.598
Command: synth_design -top XADCdemo -part xc7a35tcpg236-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

INFO: [IP_Flow 19-2162] IP 'xadc_wiz_0' is locked:
* IP definition 'XADC Wizard (3.0)' for IP 'xadc_wiz_0' (customized with software release 2015.1) has a newer minor version in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10612
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:41 . Memory (MB): peak = 1296.383 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'XADCdemo' [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/XADCdemo.v:4]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.runs/synth_1/.Xil/Vivado-9320-SaadPC/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (1#1) [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.runs/synth_1/.Xil/Vivado-9320-SaadPC/realtime/xadc_wiz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'eos_out' of module 'xadc_wiz_0' is unconnected for instance 'XLXI_7' [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/XADCdemo.v:54]
WARNING: [Synth 8-7023] instance 'XLXI_7' of module 'xadc_wiz_0' has 22 connections declared, but only 21 given [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/XADCdemo.v:54]
INFO: [Synth 8-6157] synthesizing module 'DigitToSeg' [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegdecoder' [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/sevensegdecoder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdecoder' (2#1) [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux4_4bus' [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_4bus' (3#1) [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'segClkDevider' [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/segClkDevider.v:21]
	Parameter constantNumber bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'segClkDevider' (4#1) [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter3bit' [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter3bit' (5#1) [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_3_8' [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3_8' (6#1) [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DigitToSeg' (7#1) [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:3]
INFO: [Synth 8-3876] $readmem data file 'zero_pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:248]
INFO: [Synth 8-3876] $readmem data file 'one_pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:253]
INFO: [Synth 8-3876] $readmem data file 'two_pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:258]
INFO: [Synth 8-3876] $readmem data file 'three_pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:263]
INFO: [Synth 8-3876] $readmem data file 'four_pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:268]
INFO: [Synth 8-3876] $readmem data file 'five_pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:273]
INFO: [Synth 8-3876] $readmem data file 'six_pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:278]
INFO: [Synth 8-3876] $readmem data file 'seven_pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:283]
INFO: [Synth 8-3876] $readmem data file 'eight_pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:288]
INFO: [Synth 8-3876] $readmem data file 'nine_pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:293]
INFO: [Synth 8-3876] $readmem data file 'Heart_pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:298]
INFO: [Synth 8-3876] $readmem data file 'bullet_blackbg_PAL.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:303]
INFO: [Synth 8-3876] $readmem data file 'GameOver_pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:308]
INFO: [Synth 8-3876] $readmem data file 'Rocket_v2_Pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:313]
INFO: [Synth 8-3876] $readmem data file 'StartScreen_Pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:318]
INFO: [Synth 8-3876] $readmem data file 'planet01_pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:323]
INFO: [Synth 8-3876] $readmem data file 'planet02_pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:328]
INFO: [Synth 8-3876] $readmem data file 'star_pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:333]
INFO: [Synth 8-3876] $readmem data file 'alien01_pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:338]
INFO: [Synth 8-3876] $readmem data file 'alien02_pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:343]
INFO: [Synth 8-3876] $readmem data file 'alien03_pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:348]
INFO: [Synth 8-3876] $readmem data file 'alien03special_pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:353]
INFO: [Synth 8-3876] $readmem data file 'score_pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:358]
INFO: [Synth 8-3876] $readmem data file 'high_pal.mem' is read successfully [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:363]
INFO: [Synth 8-6157] synthesizing module 'vga640x480' [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/vga640x480.v:3]
	Parameter HSYNCSTART bound to: 16 - type: integer 
	Parameter HSYNCEND bound to: 112 - type: integer 
	Parameter HACTIVESTART bound to: 160 - type: integer 
	Parameter HACTIVEEND bound to: 800 - type: integer 
	Parameter VSYNCSTART bound to: 10 - type: integer 
	Parameter VSYNCEND bound to: 12 - type: integer 
	Parameter VACTIVESTART bound to: 45 - type: integer 
	Parameter VACTIVEEND bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga640x480' (8#1) [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/vga640x480.v:3]
INFO: [Synth 8-6157] synthesizing module 'StartSprite' [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/StartSprite.v:3]
	Parameter startWidth bound to: 640 - type: integer 
	Parameter startHeight bound to: 480 - type: integer 
	Parameter realstartWidth bound to: 300 - type: integer 
	Parameter realstartHeight bound to: 161 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StartScreenRom' [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/StartScreenRom.v:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'Alien1.mem'; please make sure the file is added to project and has read permission, ignoring [C:/Users/Muhammad Saad/Habib University/Abdullah Amir - DLD Project/FinalProject2/test.srcs/sources_1/new/StartScreenRom.v:11]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
