From df72b1f8c26c0e2cae97d594511ff27c534cb4e3 Mon Sep 17 00:00:00 2001
From: Anders Berg <anders.berg@avagotech.com>
Date: Thu, 19 Jun 2014 11:23:59 +0200
Subject: [PATCH 01/86] arm64: dts: Add AXM56xx device tree

Signed-off-by: Anders Berg <anders.berg@avagotech.com>
[Original patch is from linux-yocto-4.1 axxia/base branch.]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/arm64/boot/dts/intel/axm5604-sim.dts   |   88 ++++++++
 arch/arm64/boot/dts/intel/axm5608-cpus.dtsi |   45 ++++
 arch/arm64/boot/dts/intel/axm56xx.dtsi      |  289 +++++++++++++++++++++++++++
 3 files changed, 422 insertions(+), 0 deletions(-)
 create mode 100644 arch/arm64/boot/dts/intel/axm5604-sim.dts
 create mode 100644 arch/arm64/boot/dts/intel/axm5608-cpus.dtsi
 create mode 100644 arch/arm64/boot/dts/intel/axm56xx.dtsi

diff --git a/arch/arm64/boot/dts/intel/axm5604-sim.dts b/arch/arm64/boot/dts/intel/axm5604-sim.dts
new file mode 100644
index 0000000..d95b610
--- /dev/null
+++ b/arch/arm64/boot/dts/intel/axm5604-sim.dts
@@ -0,0 +1,88 @@
+/*
+ * arch/arm64/boot/dts/intel/axm5504-sim.dts
+ *
+ * Copyright (C) 2013 LSI
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+
+/dts-v1/;
+
+#include "axm56xx.dtsi"
+#include "axm5608-cpus.dtsi"
+
+/ {
+	model = "AXM56xx Simulator";
+	compatible = "lsi,axm5616";
+
+	memory {
+		device_type = "memory";
+		reg = <0 0x00000000 0x40000000>;
+	};
+
+	mmc_3v3: fixedregulator@0 {
+		compatible = "regulator-fixed";
+		regulator-name = "3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-always-on;
+	};
+
+	soc {
+		virtio_block@8021000000 {
+			compatible = "virtio,mmio";
+			reg = <0x80 0x21000000 0x10000>;
+			interrupts = <GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH>;
+		};
+
+		ethernet@8020000000 {
+			compatible = "smsc,lan91c111";
+			reg = <0x80 0x20000000 0x1000000>;
+			interrupts = <GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH>;
+			phy-mode = "mii";
+			reg-io-width = <4>;
+			smsc,irq-active-high;
+			smsc,irq-push-pull;
+		};
+
+		amba {
+			mmci@8021030000 {
+				compatible = "arm,pl18x", "arm,primecell";
+				reg = <0x80 0x21030000 0x10000>;
+				interrupts = <GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH>;
+				vmmc-supply = <&mmc_3v3>;
+				vqmmc-supply = <&mmc_3v3>;
+				clocks = <&clks 0>, <&clks 1>;
+				clock-names = "apb_pclk", "mmc_clk";
+			};
+		};
+	};
+};
+
+&serial0 {
+	status = "okay";
+};
+
+&serial1 {
+	status = "okay";
+};
+
+&serial2 {
+	status = "okay";
+};
+
+&serial3 {
+	status = "okay";
+};
+
+&gpio0 {
+	status = "okay";
+};
+
+&gpio1 {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/intel/axm5608-cpus.dtsi b/arch/arm64/boot/dts/intel/axm5608-cpus.dtsi
new file mode 100644
index 0000000..db31656
--- /dev/null
+++ b/arch/arm64/boot/dts/intel/axm5608-cpus.dtsi
@@ -0,0 +1,45 @@
+/*
+ * arch/arm64/boot/dts/intel/axm5608-cpus.dtsi
+ *
+ * Copyright (C) 2014 Avago Technologies
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+
+/ {
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <0x00>;
+			enable-method = "psci";
+		};
+
+		cpu@1 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <0x01>;
+			enable-method = "psci";
+		};
+
+	      cpu@2 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <0x02>;
+			enable-method = "psci";
+		};
+
+		cpu@3 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <0x03>;
+			enable-method = "psci";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/intel/axm56xx.dtsi b/arch/arm64/boot/dts/intel/axm56xx.dtsi
new file mode 100644
index 0000000..e9d1b00
--- /dev/null
+++ b/arch/arm64/boot/dts/intel/axm56xx.dtsi
@@ -0,0 +1,289 @@
+/*
+ * arch/arm64/boot/dts/intel/axm56xx.dtsi
+ *
+ * Copyright (C) 2014 Avago Technologies
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/clock/lsi,axm5516-clks.h>
+
+#include "skeleton.dtsi"
+
+/ {
+	interrupt-parent = <&gic>;
+
+	aliases {
+		serial0	  = &serial0;
+		serial1   = &serial1;
+		serial2	  = &serial2;
+		serial3	  = &serial3;
+		timer	  = &timer0;
+		ethernet0 = &nemac;
+		i2c0	  = &i2c0;
+		i2c1	  = &i2c1;
+		i2c2	  = &i2c2;
+		i2c3	  = &i2c3;
+	};
+
+	clocks {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <1>;
+		ranges;
+
+		clk_ref {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <125000000>;
+		};
+
+		clks: dummy-clock {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <100000000>;
+		};
+	};
+
+	gic: interrupt-controller@2001001000 {
+		compatible = "arm,gic-v3";
+		#interrupt-cells = <3>;
+		#address-cells = <0>;
+		interrupt-controller;
+		reg = <0x80 0x10010000 0x10000>,
+		      <0x80 0x10100000 0x200000>;
+		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
+	};
+
+	timer {
+		compatible = "arm,armv8-timer";
+		interrupts = <GIC_PPI 13 IRQ_TYPE_EDGE_RISING>,
+			     <GIC_PPI 14 IRQ_TYPE_EDGE_RISING>,
+			     <GIC_PPI 11 IRQ_TYPE_EDGE_RISING>,
+			     <GIC_PPI 10 IRQ_TYPE_EDGE_RISING>;
+	};
+
+	psci {
+		compatible      = "arm,psci-0.2";
+		method          = "smc";
+	};
+
+	soc {
+		compatible = "simple-bus";
+		device_type = "soc";
+		#address-cells = <2>;
+		#size-cells = <1>;
+		interrupt-parent = <&gic>;
+		ranges;
+
+		syscon: syscon@8002000000 {
+			compatible = "lsi,axxia-syscon", "syscon";
+			reg = <0x80 0x02000000 0x40000>;
+		};
+
+		reset: reset@2010031000 {
+			compatible = "lsi,axm55xx-reset";
+			syscon = <&syscon>;
+		};
+
+		nemac: ethernet@8080240000 {
+			compatible = "lsi,nemac";
+			reg = <0x80 0x80240000 0x1000>;
+			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+		};
+
+		mdio: mdio@8080200000 {
+			compatible = "lsi,axm-mdio";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x80 0x80200000 0x1000>;
+			status = "disabled";
+		};
+
+		usb0: usb@9000000000 {
+			compatible = "synopsys,dwc3";
+			reg = <0x90 0x00000000 0x10000>;
+			interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
+			dma-coherent;
+			status = "disabled";
+		};
+
+		sata0: sata@a000000000 {
+			compatible = "snps,dwc-ahci";
+			reg = <0xa0 0x00000000 0x10000>;
+			dma-coherent;
+			status = "disabled";
+		};
+
+		sata1: sata@a000010000 {
+			compatible = "snps,dwc-ahci";
+			reg = <0xa0 0x00010000 0x10000>;
+			dma-coherent;
+			status = "disabled";
+		};
+
+		dma0: dma-controller@8030520000 {
+			compatible = "lsi,dma32";
+			interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
+		};
+
+		dma1: dma-controller@8030530000 {
+			compatible = "lsi,dma32";
+			interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
+		};
+
+		i2c0: i2c@8080080000 {
+			compatible = "lsi,api2c";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x80 0x80080000 0x1000>;
+			interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clks AXXIA_CLK_PER>;
+			clock-names = "i2c";
+			status = "disabled";
+		};
+
+		i2c1: i2c@8080090000 {
+			compatible = "lsi,api2c";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x80 0x80090000 0x1000>;
+			interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clks AXXIA_CLK_PER>;
+			clock-names = "i2c";
+			status = "disabled";
+		};
+
+		i2c2: i2c@80800a0000 {
+			compatible = "lsi,api2c";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x80 0x800a0000 0x1000>;
+			interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clks AXXIA_CLK_PER>;
+			clock-names = "i2c";
+			status = "disabled";
+		};
+
+		i2c3: i2c@80800b0000 {
+			compatible = "lsi,api2c";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x80 0x800b0000 0x1000>;
+			interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clks AXXIA_CLK_PER>;
+			clock-names = "i2c";
+			status = "disabled";
+		};
+
+		amba {
+			compatible = "arm,amba-bus";
+			#address-cells = <2>;
+			#size-cells = <1>;
+			ranges;
+
+			serial0: uart@8080000000 {
+				compatible = "arm,pl011", "arm,primecell";
+				reg = <0x80 0x80000000 0x10000>;
+				interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+				status = "disabled";
+			};
+
+			serial1: uart@8080010000 {
+				compatible = "arm,pl011", "arm,primecell";
+				reg = <0x80 0x80010000 0x10000>;
+				interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+				status = "disabled";
+			};
+
+			serial2: uart@8080020000 {
+				compatible = "arm,pl011", "arm,primecell";
+				reg = <0x80 0x80020000 0x10000>;
+				interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+				status = "disabled";
+			};
+
+			serial3: uart@8080030000 {
+				compatible = "arm,pl011", "arm,primecell";
+				reg = <0x80 0x80030000 0x10000>;
+				interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+				status = "disabled";
+			};
+
+			timer0: timer@8080220000 {
+				compatible = "arm,sp804", "arm,primecell";
+				reg = <0x80 0x80220000 0x10000>;
+				interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+			};
+
+			gpio0: gpio@8080180000 {
+				#gpio-cells = <2>;
+				compatible = "arm,pl061", "arm,primecell";
+				gpio-controller;
+				reg = <0x80 0x80180000 0x10000>;
+				interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+				status = "disabled";
+			};
+
+			gpio1: gpio@8080190000 {
+				#gpio-cells = <2>;
+				compatible = "arm,pl061", "arm,primecell";
+				gpio-controller;
+				reg = <0x80 0x80190000 0x10000>;
+				interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+				status = "disabled";
+			};
+
+			spi0: ssp@8080100000 {
+				compatible = "arm,pl022", "arm,primecell";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x80 0x80100000 0x1000>;
+				interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
+				num-cs = <5>;
+				clocks = <&clks AXXIA_CLK_PER>, <&clks AXXIA_CLK_PER>;
+				clock-names = "spi", "apb_pclk";
+				status = "disabled";
+			};
+		};
+	};
+};
+
+/*
+  Local Variables:
+  mode: C
+  End:
+*/
-- 
1.7.5.4

