-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
-- Date        : Tue Dec 10 16:37:02 2019
-- Host        : DESKTOP-1M6FA7L running 64-bit major release  (build 9200)
-- Command     : write_vhdl -mode funcsim -nolib -force -file
--               C:/hlocal/Practica6/MIPSMulticiclo_R3yModoDepuracion.sim/sim_1/impl/func/xsim/TestBenchMIPSMulticiclo_func_impl.vhd
-- Design      : MIPSMulticiclo
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU is
  port (
    \dout_reg[15]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \dout_reg[15]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_currentState_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dout_reg[1]\ : out STD_LOGIC;
    \dout_reg[19]\ : out STD_LOGIC;
    \dout_reg[20]\ : out STD_LOGIC;
    \dout_reg[25]\ : out STD_LOGIC;
    \dout_reg[26]\ : out STD_LOGIC;
    \FSM_onehot_currentState_reg[16]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \dout_reg[28]\ : out STD_LOGIC;
    \dout_reg[30]\ : out STD_LOGIC;
    \dout_reg[3]\ : out STD_LOGIC;
    \dout_reg[3]_0\ : out STD_LOGIC;
    \dout_reg[3]_1\ : out STD_LOGIC;
    \dout_reg[3]_2\ : out STD_LOGIC;
    \dout_reg[3]_3\ : out STD_LOGIC;
    \dout_reg[3]_4\ : out STD_LOGIC;
    \dout_reg[3]_5\ : out STD_LOGIC;
    \dout_reg[3]_6\ : out STD_LOGIC;
    \dout_reg[3]_7\ : out STD_LOGIC;
    \dout_reg[3]_8\ : out STD_LOGIC;
    \dout_reg[3]_9\ : out STD_LOGIC;
    \dout_reg[3]_10\ : out STD_LOGIC;
    \dout_reg[3]_11\ : out STD_LOGIC;
    \dout_reg[3]_12\ : out STD_LOGIC;
    \dout_reg[3]_13\ : out STD_LOGIC;
    \dout_reg[3]_14\ : out STD_LOGIC;
    \dout_reg[3]_15\ : out STD_LOGIC;
    \dout_reg[3]_16\ : out STD_LOGIC;
    \dout_reg[3]_17\ : out STD_LOGIC;
    \dout_reg[3]_18\ : out STD_LOGIC;
    OPA : in STD_LOGIC_VECTOR ( 30 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout[8]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[20]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[26]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[30]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[3]_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout[8]_i_4_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[15]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[20]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[26]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[30]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_currentState_reg[0]\ : in STD_LOGIC;
    \FSM_onehot_currentState_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_reg[16]\ : in STD_LOGIC;
    \dout_reg[15]_3\ : in STD_LOGIC;
    \dout_reg[5]\ : in STD_LOGIC;
    \dout_reg[14]\ : in STD_LOGIC;
    \dout_reg[13]\ : in STD_LOGIC;
    \dout_reg[12]\ : in STD_LOGIC;
    \dout_reg[11]\ : in STD_LOGIC;
    \dout_reg[10]\ : in STD_LOGIC;
    \dout_reg[9]\ : in STD_LOGIC;
    \dout_reg[8]\ : in STD_LOGIC;
    \dout_reg[28]_0\ : in STD_LOGIC;
    \dout_reg[7]_1\ : in STD_LOGIC;
    \dout_reg[26]_2\ : in STD_LOGIC;
    \dout_reg[6]\ : in STD_LOGIC;
    \dout_reg[4]\ : in STD_LOGIC;
    \dout_reg[3]_20\ : in STD_LOGIC;
    \dout_reg[1]_0\ : in STD_LOGIC;
    \FSM_onehot_currentState_reg[11]_0\ : in STD_LOGIC;
    \dout_reg[2]\ : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    \dout_reg[1]_i_2\ : in STD_LOGIC;
    \dout_reg[1]_i_2_0\ : in STD_LOGIC;
    \dout[4]_i_3\ : in STD_LOGIC;
    \dout[27]_i_3\ : in STD_LOGIC;
    \dout_reg[17]\ : in STD_LOGIC;
    \dout_reg[18]\ : in STD_LOGIC;
    \dout_reg[20]_2\ : in STD_LOGIC;
    \dout_reg[19]_2\ : in STD_LOGIC;
    \dout_reg[19]_i_2\ : in STD_LOGIC;
    \dout_reg[20]_i_2\ : in STD_LOGIC;
    \dout_reg[21]\ : in STD_LOGIC;
    \dout_reg[22]\ : in STD_LOGIC;
    \dout_reg[23]\ : in STD_LOGIC;
    \dout_reg[24]\ : in STD_LOGIC;
    \dout_reg[30]_2\ : in STD_LOGIC;
    \dout_reg[25]_0\ : in STD_LOGIC;
    \dout_reg[25]_i_2\ : in STD_LOGIC;
    \dout_reg[25]_i_2_0\ : in STD_LOGIC;
    \dout_reg[26]_i_2\ : in STD_LOGIC;
    \dout_reg[27]\ : in STD_LOGIC;
    \dout_reg[28]_i_2\ : in STD_LOGIC;
    \dout_reg[28]_i_2_0\ : in STD_LOGIC;
    \dout_reg[29]\ : in STD_LOGIC;
    \dout_reg[30]_i_2\ : in STD_LOGIC;
    \dout_reg[30]_i_2_0\ : in STD_LOGIC;
    \dout_reg[31]\ : in STD_LOGIC
  );
end ALU;

architecture STRUCTURE of ALU is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \FSM_onehot_currentState[11]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_24_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_25_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_26_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[11]_i_9_n_0\ : STD_LOGIC;
  signal \R_signed0_carry__0_n_0\ : STD_LOGIC;
  signal \R_signed0_carry__1_n_0\ : STD_LOGIC;
  signal \R_signed0_carry__2_n_0\ : STD_LOGIC;
  signal \R_signed0_carry__3_n_0\ : STD_LOGIC;
  signal \R_signed0_carry__4_n_0\ : STD_LOGIC;
  signal \R_signed0_carry__5_n_0\ : STD_LOGIC;
  signal R_signed0_carry_n_0 : STD_LOGIC;
  signal \R_signed0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \R_signed0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \R_signed0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \R_signed0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \R_signed0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \R_signed0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \R_signed0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dout[0]_i_2_n_0\ : STD_LOGIC;
  signal \dout[10]_i_2_n_0\ : STD_LOGIC;
  signal \dout[11]_i_2_n_0\ : STD_LOGIC;
  signal \dout[12]_i_2_n_0\ : STD_LOGIC;
  signal \dout[13]_i_2_n_0\ : STD_LOGIC;
  signal \dout[14]_i_2_n_0\ : STD_LOGIC;
  signal \dout[16]_i_2_n_0\ : STD_LOGIC;
  signal \dout[17]_i_2_n_0\ : STD_LOGIC;
  signal \dout[18]_i_2_n_0\ : STD_LOGIC;
  signal \dout[21]_i_2_n_0\ : STD_LOGIC;
  signal \dout[22]_i_2_n_0\ : STD_LOGIC;
  signal \dout[23]_i_2_n_0\ : STD_LOGIC;
  signal \dout[24]_i_2_n_0\ : STD_LOGIC;
  signal \dout[27]_i_2_n_0\ : STD_LOGIC;
  signal \dout[29]_i_2_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2_n_0\ : STD_LOGIC;
  signal \dout[31]_i_3_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2_n_0\ : STD_LOGIC;
  signal \dout[8]_i_2_n_0\ : STD_LOGIC;
  signal \dout[9]_i_2_n_0\ : STD_LOGIC;
  signal \^dout_reg[15]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^dout_reg[15]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_R_signed0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_R_signed0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_R_signed0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_R_signed0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_R_signed0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_R_signed0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_R_signed0_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_R_signed0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_signed0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_R_signed0_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_R_signed0_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_R_signed0_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_R_signed0_inferred__0/i__carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_R_signed0_inferred__0/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_R_signed0_inferred__0/i__carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_R_signed0_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of R_signed0_carry : label is "SWEEP";
  attribute OPT_MODIFIED of \R_signed0_carry__0\ : label is "SWEEP";
  attribute OPT_MODIFIED of \R_signed0_carry__1\ : label is "SWEEP";
  attribute OPT_MODIFIED of \R_signed0_carry__2\ : label is "SWEEP";
  attribute OPT_MODIFIED of \R_signed0_carry__3\ : label is "SWEEP";
  attribute OPT_MODIFIED of \R_signed0_carry__4\ : label is "SWEEP";
  attribute OPT_MODIFIED of \R_signed0_carry__5\ : label is "SWEEP";
  attribute OPT_MODIFIED of \R_signed0_carry__6\ : label is "SWEEP";
  attribute OPT_MODIFIED of \R_signed0_inferred__0/i__carry\ : label is "SWEEP";
  attribute OPT_MODIFIED of \R_signed0_inferred__0/i__carry__0\ : label is "SWEEP";
  attribute OPT_MODIFIED of \R_signed0_inferred__0/i__carry__1\ : label is "SWEEP";
  attribute OPT_MODIFIED of \R_signed0_inferred__0/i__carry__2\ : label is "SWEEP";
  attribute OPT_MODIFIED of \R_signed0_inferred__0/i__carry__3\ : label is "SWEEP";
  attribute OPT_MODIFIED of \R_signed0_inferred__0/i__carry__4\ : label is "SWEEP";
  attribute OPT_MODIFIED of \R_signed0_inferred__0/i__carry__5\ : label is "SWEEP";
  attribute OPT_MODIFIED of \R_signed0_inferred__0/i__carry__6\ : label is "SWEEP";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout[27]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \dout[29]_i_1\ : label is "soft_lutpair19";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  \dout_reg[15]\(4 downto 0) <= \^dout_reg[15]\(4 downto 0);
  \dout_reg[15]_0\(4 downto 0) <= \^dout_reg[15]_0\(4 downto 0);
\FSM_onehot_currentState[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
        port map (
      I0 => \FSM_onehot_currentState[11]_i_3_n_0\,
      I1 => \FSM_onehot_currentState[11]_i_4_n_0\,
      I2 => \FSM_onehot_currentState[11]_i_5_n_0\,
      I3 => \FSM_onehot_currentState[11]_i_6_n_0\,
      I4 => \FSM_onehot_currentState[11]_i_7_n_0\,
      I5 => \FSM_onehot_currentState_reg[0]\,
      O => \FSM_onehot_currentState_reg[3]\(0)
    );
\FSM_onehot_currentState[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg[11]\,
      I1 => \FSM_onehot_currentState[11]_i_3_n_0\,
      I2 => \FSM_onehot_currentState[11]_i_4_n_0\,
      I3 => \FSM_onehot_currentState[11]_i_5_n_0\,
      I4 => \FSM_onehot_currentState[11]_i_6_n_0\,
      I5 => \FSM_onehot_currentState[11]_i_7_n_0\,
      O => \FSM_onehot_currentState_reg[3]\(1)
    );
\FSM_onehot_currentState[11]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \FSM_onehot_currentState[11]_i_19_n_0\,
      I1 => \dout_reg[3]_20\,
      I2 => \FSM_onehot_currentState[11]_i_20_n_0\,
      I3 => Q(0),
      I4 => \dout_reg[1]_0\,
      O => \FSM_onehot_currentState[11]_i_11_n_0\
    );
\FSM_onehot_currentState[11]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \FSM_onehot_currentState[11]_i_21_n_0\,
      I1 => \dout_reg[28]_0\,
      I2 => \FSM_onehot_currentState[11]_i_22_n_0\,
      I3 => Q(0),
      I4 => \dout_reg[7]_1\,
      O => \FSM_onehot_currentState[11]_i_12_n_0\
    );
\FSM_onehot_currentState[11]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \FSM_onehot_currentState[11]_i_23_n_0\,
      I1 => \dout_reg[26]_2\,
      I2 => \FSM_onehot_currentState[11]_i_24_n_0\,
      I3 => Q(0),
      I4 => \dout_reg[6]\,
      O => \FSM_onehot_currentState[11]_i_13_n_0\
    );
\FSM_onehot_currentState[11]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \FSM_onehot_currentState[11]_i_25_n_0\,
      I1 => \dout_reg[30]_2\,
      I2 => \FSM_onehot_currentState[11]_i_26_n_0\,
      I3 => Q(0),
      I4 => \dout_reg[25]_0\,
      O => \FSM_onehot_currentState[11]_i_14_n_0\
    );
\FSM_onehot_currentState[11]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(20),
      I1 => Q(1),
      I2 => data0(20),
      O => \FSM_onehot_currentState[11]_i_15_n_0\
    );
\FSM_onehot_currentState[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(19),
      I1 => Q(1),
      I2 => data0(19),
      O => \FSM_onehot_currentState[11]_i_16_n_0\
    );
\FSM_onehot_currentState[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout_reg[15]\(4),
      I1 => Q(1),
      I2 => \^dout_reg[15]_0\(4),
      O => \FSM_onehot_currentState[11]_i_17_n_0\
    );
\FSM_onehot_currentState[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout_reg[15]\(1),
      I1 => Q(1),
      I2 => \^dout_reg[15]_0\(1),
      O => \FSM_onehot_currentState[11]_i_18_n_0\
    );
\FSM_onehot_currentState[11]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout_reg[15]\(0),
      I1 => Q(1),
      I2 => \^dout_reg[15]_0\(0),
      O => \FSM_onehot_currentState[11]_i_19_n_0\
    );
\FSM_onehot_currentState[11]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(1),
      I1 => Q(1),
      I2 => data0(1),
      O => \FSM_onehot_currentState[11]_i_20_n_0\
    );
\FSM_onehot_currentState[11]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(28),
      I1 => Q(1),
      I2 => data0(28),
      O => \FSM_onehot_currentState[11]_i_21_n_0\
    );
\FSM_onehot_currentState[11]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout_reg[15]\(3),
      I1 => Q(1),
      I2 => \^dout_reg[15]_0\(3),
      O => \FSM_onehot_currentState[11]_i_22_n_0\
    );
\FSM_onehot_currentState[11]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(26),
      I1 => Q(1),
      I2 => data0(26),
      O => \FSM_onehot_currentState[11]_i_23_n_0\
    );
\FSM_onehot_currentState[11]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout_reg[15]\(2),
      I1 => Q(1),
      I2 => \^dout_reg[15]_0\(2),
      O => \FSM_onehot_currentState[11]_i_24_n_0\
    );
\FSM_onehot_currentState[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(30),
      I1 => Q(1),
      I2 => data0(30),
      O => \FSM_onehot_currentState[11]_i_25_n_0\
    );
\FSM_onehot_currentState[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(25),
      I1 => Q(1),
      I2 => data0(25),
      O => \FSM_onehot_currentState[11]_i_26_n_0\
    );
\FSM_onehot_currentState[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^d\(23),
      I1 => \^d\(8),
      I2 => \^d\(12),
      O => \FSM_onehot_currentState[11]_i_3_n_0\
    );
\FSM_onehot_currentState[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^d\(14),
      I1 => \^d\(4),
      I2 => \FSM_onehot_currentState[11]_i_8_n_0\,
      I3 => \FSM_onehot_currentState[11]_i_9_n_0\,
      I4 => \^d\(13),
      I5 => \^d\(11),
      O => \FSM_onehot_currentState[11]_i_4_n_0\
    );
\FSM_onehot_currentState[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^d\(0),
      I1 => \FSM_onehot_currentState_reg[11]_0\,
      I2 => \^d\(31),
      I3 => \^d\(2),
      I4 => \^d\(21),
      I5 => \^d\(29),
      O => \FSM_onehot_currentState[11]_i_5_n_0\
    );
\FSM_onehot_currentState[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^d\(17),
      I1 => \^d\(10),
      I2 => \^d\(24),
      I3 => \^d\(9),
      I4 => \FSM_onehot_currentState[11]_i_11_n_0\,
      I5 => \FSM_onehot_currentState[11]_i_12_n_0\,
      O => \FSM_onehot_currentState[11]_i_6_n_0\
    );
\FSM_onehot_currentState[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_currentState[11]_i_13_n_0\,
      I1 => \^d\(22),
      I2 => \^d\(18),
      I3 => \^d\(27),
      I4 => \^d\(16),
      I5 => \FSM_onehot_currentState[11]_i_14_n_0\,
      O => \FSM_onehot_currentState[11]_i_7_n_0\
    );
\FSM_onehot_currentState[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \FSM_onehot_currentState[11]_i_15_n_0\,
      I1 => \dout_reg[20]_2\,
      I2 => \FSM_onehot_currentState[11]_i_16_n_0\,
      I3 => Q(0),
      I4 => \dout_reg[19]_2\,
      O => \FSM_onehot_currentState[11]_i_8_n_0\
    );
\FSM_onehot_currentState[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \FSM_onehot_currentState[11]_i_17_n_0\,
      I1 => \dout_reg[15]_3\,
      I2 => \FSM_onehot_currentState[11]_i_18_n_0\,
      I3 => Q(0),
      I4 => \dout_reg[5]\,
      O => \FSM_onehot_currentState[11]_i_9_n_0\
    );
R_signed0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => R_signed0_carry_n_0,
      CO(2 downto 0) => NLW_R_signed0_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => OPA(3 downto 0),
      O(3) => \^dout_reg[15]\(0),
      O(2 downto 0) => data1(2 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\R_signed0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => R_signed0_carry_n_0,
      CO(3) => \R_signed0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_R_signed0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => OPA(7 downto 4),
      O(3 downto 1) => \^dout_reg[15]\(3 downto 1),
      O(0) => data1(4),
      S(3 downto 0) => \dout_reg[7]\(3 downto 0)
    );
\R_signed0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_signed0_carry__0_n_0\,
      CO(3) => \R_signed0_carry__1_n_0\,
      CO(2 downto 0) => \NLW_R_signed0_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => OPA(11 downto 8),
      O(3 downto 0) => data1(11 downto 8),
      S(3 downto 0) => \dout[8]_i_4_0\(3 downto 0)
    );
\R_signed0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_signed0_carry__1_n_0\,
      CO(3) => \R_signed0_carry__2_n_0\,
      CO(2 downto 0) => \NLW_R_signed0_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => OPA(15 downto 12),
      O(3) => \^dout_reg[15]\(4),
      O(2 downto 0) => data1(14 downto 12),
      S(3 downto 0) => \dout_reg[15]_1\(3 downto 0)
    );
\R_signed0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_signed0_carry__2_n_0\,
      CO(3) => \R_signed0_carry__3_n_0\,
      CO(2 downto 0) => \NLW_R_signed0_carry__3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => OPA(19 downto 16),
      O(3 downto 0) => data1(19 downto 16),
      S(3 downto 0) => \dout_reg[19]_0\(3 downto 0)
    );
\R_signed0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_signed0_carry__3_n_0\,
      CO(3) => \R_signed0_carry__4_n_0\,
      CO(2 downto 0) => \NLW_R_signed0_carry__4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => OPA(23 downto 20),
      O(3 downto 0) => data1(23 downto 20),
      S(3 downto 0) => \dout_reg[20]_0\(3 downto 0)
    );
\R_signed0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_signed0_carry__4_n_0\,
      CO(3) => \R_signed0_carry__5_n_0\,
      CO(2 downto 0) => \NLW_R_signed0_carry__5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => OPA(27 downto 24),
      O(3 downto 0) => data1(27 downto 24),
      S(3 downto 0) => \dout_reg[26]_0\(3 downto 0)
    );
\R_signed0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_signed0_carry__5_n_0\,
      CO(3 downto 0) => \NLW_R_signed0_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => OPA(30 downto 28),
      O(3 downto 0) => data1(31 downto 28),
      S(3 downto 0) => \dout_reg[30]_0\(3 downto 0)
    );
\R_signed0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \R_signed0_inferred__0/i__carry_n_0\,
      CO(2 downto 0) => \NLW_R_signed0_inferred__0/i__carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => OPA(3 downto 0),
      O(3) => \^dout_reg[15]_0\(0),
      O(2 downto 0) => data0(2 downto 0),
      S(3 downto 0) => \dout_reg[3]_19\(3 downto 0)
    );
\R_signed0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_signed0_inferred__0/i__carry_n_0\,
      CO(3) => \R_signed0_inferred__0/i__carry__0_n_0\,
      CO(2 downto 0) => \NLW_R_signed0_inferred__0/i__carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => OPA(7 downto 4),
      O(3 downto 1) => \^dout_reg[15]_0\(3 downto 1),
      O(0) => data0(4),
      S(3 downto 0) => \dout_reg[7]_0\(3 downto 0)
    );
\R_signed0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_signed0_inferred__0/i__carry__0_n_0\,
      CO(3) => \R_signed0_inferred__0/i__carry__1_n_0\,
      CO(2 downto 0) => \NLW_R_signed0_inferred__0/i__carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => OPA(11 downto 8),
      O(3 downto 0) => data0(11 downto 8),
      S(3 downto 0) => \dout[8]_i_4_1\(3 downto 0)
    );
\R_signed0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_signed0_inferred__0/i__carry__1_n_0\,
      CO(3) => \R_signed0_inferred__0/i__carry__2_n_0\,
      CO(2 downto 0) => \NLW_R_signed0_inferred__0/i__carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => OPA(15 downto 12),
      O(3) => \^dout_reg[15]_0\(4),
      O(2 downto 0) => data0(14 downto 12),
      S(3 downto 0) => \dout_reg[15]_2\(3 downto 0)
    );
\R_signed0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_signed0_inferred__0/i__carry__2_n_0\,
      CO(3) => \R_signed0_inferred__0/i__carry__3_n_0\,
      CO(2 downto 0) => \NLW_R_signed0_inferred__0/i__carry__3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => OPA(19 downto 16),
      O(3 downto 0) => data0(19 downto 16),
      S(3 downto 0) => \dout_reg[19]_1\(3 downto 0)
    );
\R_signed0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_signed0_inferred__0/i__carry__3_n_0\,
      CO(3) => \R_signed0_inferred__0/i__carry__4_n_0\,
      CO(2 downto 0) => \NLW_R_signed0_inferred__0/i__carry__4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => OPA(23 downto 20),
      O(3 downto 0) => data0(23 downto 20),
      S(3 downto 0) => \dout_reg[20]_1\(3 downto 0)
    );
\R_signed0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_signed0_inferred__0/i__carry__4_n_0\,
      CO(3) => \R_signed0_inferred__0/i__carry__5_n_0\,
      CO(2 downto 0) => \NLW_R_signed0_inferred__0/i__carry__5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => OPA(27 downto 24),
      O(3 downto 0) => data0(27 downto 24),
      S(3 downto 0) => \dout_reg[26]_1\(3 downto 0)
    );
\R_signed0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_signed0_inferred__0/i__carry__5_n_0\,
      CO(3 downto 0) => \NLW_R_signed0_inferred__0/i__carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => OPA(30 downto 28),
      O(3 downto 0) => data0(31 downto 28),
      S(3 downto 0) => \dout_reg[30]_1\(3 downto 0)
    );
\dout[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(0),
      I1 => Q(1),
      I2 => data0(0),
      O => \dout[0]_i_2_n_0\
    );
\dout[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0053"
    )
        port map (
      I0 => data0(0),
      I1 => data1(0),
      I2 => \dout[4]_i_3\,
      I3 => \dout[27]_i_3\,
      O => \dout_reg[3]\
    );
\dout[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(10),
      I1 => Q(1),
      I2 => data0(10),
      O => \dout[10]_i_2_n_0\
    );
\dout[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0053"
    )
        port map (
      I0 => data0(10),
      I1 => data1(10),
      I2 => \dout[4]_i_3\,
      I3 => \dout[27]_i_3\,
      O => \dout_reg[3]_1\
    );
\dout[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(11),
      I1 => Q(1),
      I2 => data0(11),
      O => \dout[11]_i_2_n_0\
    );
\dout[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(11),
      I1 => \dout[4]_i_3\,
      I2 => data1(11),
      O => \dout_reg[3]_15\
    );
\dout[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(12),
      I1 => Q(1),
      I2 => data0(12),
      O => \dout[12]_i_2_n_0\
    );
\dout[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => data0(12),
      I1 => \dout[4]_i_3\,
      I2 => data1(12),
      O => \dout_reg[3]_14\
    );
\dout[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(13),
      I1 => Q(1),
      I2 => data0(13),
      O => \dout[13]_i_2_n_0\
    );
\dout[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => data1(13),
      I1 => \dout[4]_i_3\,
      I2 => data0(13),
      O => \dout_reg[3]_13\
    );
\dout[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(14),
      I1 => Q(1),
      I2 => data0(14),
      O => \dout[14]_i_2_n_0\
    );
\dout[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => data0(14),
      I1 => \dout[4]_i_3\,
      I2 => data1(14),
      O => \dout_reg[3]_12\
    );
\dout[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[15]_3\,
      I1 => Q(0),
      I2 => \^dout_reg[15]\(4),
      I3 => Q(1),
      I4 => \^dout_reg[15]_0\(4),
      O => \^d\(15)
    );
\dout[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(16),
      I1 => Q(1),
      I2 => data0(16),
      O => \dout[16]_i_2_n_0\
    );
\dout[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(16),
      I1 => \dout[4]_i_3\,
      I2 => data1(16),
      O => \dout_reg[3]_11\
    );
\dout[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(17),
      I1 => Q(1),
      I2 => data0(17),
      O => \dout[17]_i_2_n_0\
    );
\dout[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0053"
    )
        port map (
      I0 => data0(17),
      I1 => data1(17),
      I2 => \dout[4]_i_3\,
      I3 => \dout[27]_i_3\,
      O => \dout_reg[3]_2\
    );
\dout[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(18),
      I1 => Q(1),
      I2 => data0(18),
      O => \dout[18]_i_2_n_0\
    );
\dout[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0053"
    )
        port map (
      I0 => data0(18),
      I1 => data1(18),
      I2 => \dout[4]_i_3\,
      I3 => \dout[27]_i_3\,
      O => \dout_reg[3]_3\
    );
\dout[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[19]_2\,
      I1 => Q(0),
      I2 => data1(19),
      I3 => Q(1),
      I4 => data0(19),
      O => \^d\(19)
    );
\dout[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000AAAAFFF0CCCC"
    )
        port map (
      I0 => data0(19),
      I1 => data1(19),
      I2 => OPA(19),
      I3 => \dout_reg[19]_i_2\,
      I4 => \dout[27]_i_3\,
      I5 => \dout[4]_i_3\,
      O => \dout_reg[19]\
    );
\dout[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[1]_0\,
      I1 => Q(0),
      I2 => data1(1),
      I3 => Q(1),
      I4 => data0(1),
      O => \^d\(1)
    );
\dout[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11771177FFF000F0"
    )
        port map (
      I0 => \dout_reg[1]_i_2\,
      I1 => \dout_reg[1]_i_2_0\,
      I2 => data1(1),
      I3 => \dout[4]_i_3\,
      I4 => data0(1),
      I5 => \dout[27]_i_3\,
      O => \dout_reg[1]\
    );
\dout[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[20]_2\,
      I1 => Q(0),
      I2 => data1(20),
      I3 => Q(1),
      I4 => data0(20),
      O => \^d\(20)
    );
\dout[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000AAAAFFF0CCCC"
    )
        port map (
      I0 => data0(20),
      I1 => data1(20),
      I2 => OPA(20),
      I3 => \dout_reg[20]_i_2\,
      I4 => \dout[27]_i_3\,
      I5 => \dout[4]_i_3\,
      O => \dout_reg[20]\
    );
\dout[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(21),
      I1 => Q(1),
      I2 => data0(21),
      O => \dout[21]_i_2_n_0\
    );
\dout[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => data1(21),
      I1 => \dout[4]_i_3\,
      I2 => data0(21),
      O => \dout_reg[3]_10\
    );
\dout[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(22),
      I1 => Q(1),
      I2 => data0(22),
      O => \dout[22]_i_2_n_0\
    );
\dout[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => data1(22),
      I1 => \dout[4]_i_3\,
      I2 => data0(22),
      O => \dout_reg[3]_9\
    );
\dout[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(23),
      I1 => Q(1),
      I2 => data0(23),
      O => \dout[23]_i_2_n_0\
    );
\dout[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => data0(23),
      I1 => \dout[4]_i_3\,
      I2 => data1(23),
      O => \dout_reg[3]_8\
    );
\dout[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(24),
      I1 => Q(1),
      I2 => data0(24),
      O => \dout[24]_i_2_n_0\
    );
\dout[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(24),
      I1 => \dout[4]_i_3\,
      I2 => data1(24),
      O => \dout_reg[3]_7\
    );
\dout[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[25]_0\,
      I1 => Q(0),
      I2 => data1(25),
      I3 => Q(1),
      I4 => data0(25),
      O => \^d\(25)
    );
\dout[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11771177FFF000F0"
    )
        port map (
      I0 => \dout_reg[25]_i_2\,
      I1 => \dout_reg[25]_i_2_0\,
      I2 => data1(25),
      I3 => \dout[4]_i_3\,
      I4 => data0(25),
      I5 => \dout[27]_i_3\,
      O => \dout_reg[25]\
    );
\dout[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[26]_2\,
      I1 => Q(0),
      I2 => data1(26),
      I3 => Q(1),
      I4 => data0(26),
      O => \^d\(26)
    );
\dout[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8BBB888"
    )
        port map (
      I0 => \dout_reg[26]_2\,
      I1 => Q(0),
      I2 => data1(26),
      I3 => Q(1),
      I4 => data0(26),
      I5 => Q(2),
      O => \FSM_onehot_currentState_reg[16]\(0)
    );
\dout[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000AAAAFFF0CCCC"
    )
        port map (
      I0 => data0(26),
      I1 => data1(26),
      I2 => OPA(26),
      I3 => \dout_reg[26]_i_2\,
      I4 => \dout[27]_i_3\,
      I5 => \dout[4]_i_3\,
      O => \dout_reg[26]\
    );
\dout[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(27),
      I1 => Q(2),
      O => \FSM_onehot_currentState_reg[16]\(1)
    );
\dout[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(27),
      I1 => Q(1),
      I2 => data0(27),
      O => \dout[27]_i_2_n_0\
    );
\dout[27]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0053"
    )
        port map (
      I0 => data0(27),
      I1 => data1(27),
      I2 => \dout[4]_i_3\,
      I3 => \dout[27]_i_3\,
      O => \dout_reg[3]_4\
    );
\dout[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[28]_0\,
      I1 => Q(0),
      I2 => data1(28),
      I3 => Q(1),
      I4 => data0(28),
      O => \^d\(28)
    );
\dout[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8BBB888"
    )
        port map (
      I0 => \dout_reg[28]_0\,
      I1 => Q(0),
      I2 => data1(28),
      I3 => Q(1),
      I4 => data0(28),
      I5 => Q(2),
      O => \FSM_onehot_currentState_reg[16]\(2)
    );
\dout[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22BB22BBFFF000F0"
    )
        port map (
      I0 => \dout_reg[28]_i_2\,
      I1 => \dout_reg[28]_i_2_0\,
      I2 => data1(28),
      I3 => \dout[4]_i_3\,
      I4 => data0(28),
      I5 => \dout[27]_i_3\,
      O => \dout_reg[28]\
    );
\dout[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(29),
      I1 => Q(2),
      O => \FSM_onehot_currentState_reg[16]\(3)
    );
\dout[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(29),
      I1 => Q(1),
      I2 => data0(29),
      O => \dout[29]_i_2_n_0\
    );
\dout[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => data1(29),
      I1 => \dout[4]_i_3\,
      I2 => data0(29),
      O => \dout_reg[3]_6\
    );
\dout[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(2),
      I1 => Q(1),
      I2 => data0(2),
      O => \dout[2]_i_2_n_0\
    );
\dout[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0053"
    )
        port map (
      I0 => data0(2),
      I1 => data1(2),
      I2 => \dout[4]_i_3\,
      I3 => \dout[27]_i_3\,
      O => \dout_reg[3]_0\
    );
\dout[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[30]_2\,
      I1 => Q(0),
      I2 => data1(30),
      I3 => Q(1),
      I4 => data0(30),
      O => \^d\(30)
    );
\dout[30]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8BBB888"
    )
        port map (
      I0 => \dout_reg[30]_2\,
      I1 => Q(0),
      I2 => data1(30),
      I3 => Q(1),
      I4 => data0(30),
      I5 => Q(2),
      O => \FSM_onehot_currentState_reg[16]\(4)
    );
\dout[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22BB22BBFFF000F0"
    )
        port map (
      I0 => \dout_reg[30]_i_2\,
      I1 => \dout_reg[30]_i_2_0\,
      I2 => data1(30),
      I3 => \dout[4]_i_3\,
      I4 => data0(30),
      I5 => \dout[27]_i_3\,
      O => \dout_reg[30]\
    );
\dout[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(31),
      I1 => Q(2),
      O => \FSM_onehot_currentState_reg[16]\(5)
    );
\dout[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(31),
      I1 => Q(1),
      I2 => data0(31),
      O => \dout[31]_i_3_n_0\
    );
\dout[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(31),
      I1 => \dout[4]_i_3\,
      I2 => data1(31),
      O => \dout_reg[3]_5\
    );
\dout[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[3]_20\,
      I1 => Q(0),
      I2 => \^dout_reg[15]\(0),
      I3 => Q(1),
      I4 => \^dout_reg[15]_0\(0),
      O => \^d\(3)
    );
\dout[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(4),
      I1 => Q(1),
      I2 => data0(4),
      O => \dout[4]_i_2_n_0\
    );
\dout[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => data1(4),
      I1 => \dout[4]_i_3\,
      I2 => data0(4),
      O => \dout_reg[3]_18\
    );
\dout[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[5]\,
      I1 => Q(0),
      I2 => \^dout_reg[15]\(1),
      I3 => Q(1),
      I4 => \^dout_reg[15]_0\(1),
      O => \^d\(5)
    );
\dout[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[6]\,
      I1 => Q(0),
      I2 => \^dout_reg[15]\(2),
      I3 => Q(1),
      I4 => \^dout_reg[15]_0\(2),
      O => \^d\(6)
    );
\dout[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[7]_1\,
      I1 => Q(0),
      I2 => \^dout_reg[15]\(3),
      I3 => Q(1),
      I4 => \^dout_reg[15]_0\(3),
      O => \^d\(7)
    );
\dout[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(8),
      I1 => Q(1),
      I2 => data0(8),
      O => \dout[8]_i_2_n_0\
    );
\dout[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => data1(8),
      I1 => \dout[4]_i_3\,
      I2 => data0(8),
      O => \dout_reg[3]_17\
    );
\dout[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(9),
      I1 => Q(1),
      I2 => data0(9),
      O => \dout[9]_i_2_n_0\
    );
\dout[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data0(9),
      I1 => \dout[4]_i_3\,
      I2 => data1(9),
      O => \dout_reg[3]_16\
    );
\dout_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[0]_i_2_n_0\,
      I1 => \dout_reg[0]\,
      O => \^d\(0),
      S => Q(0)
    );
\dout_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[10]_i_2_n_0\,
      I1 => \dout_reg[10]\,
      O => \^d\(10),
      S => Q(0)
    );
\dout_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[11]_i_2_n_0\,
      I1 => \dout_reg[11]\,
      O => \^d\(11),
      S => Q(0)
    );
\dout_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[12]_i_2_n_0\,
      I1 => \dout_reg[12]\,
      O => \^d\(12),
      S => Q(0)
    );
\dout_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[13]_i_2_n_0\,
      I1 => \dout_reg[13]\,
      O => \^d\(13),
      S => Q(0)
    );
\dout_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[14]_i_2_n_0\,
      I1 => \dout_reg[14]\,
      O => \^d\(14),
      S => Q(0)
    );
\dout_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[16]_i_2_n_0\,
      I1 => \dout_reg[16]\,
      O => \^d\(16),
      S => Q(0)
    );
\dout_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[17]_i_2_n_0\,
      I1 => \dout_reg[17]\,
      O => \^d\(17),
      S => Q(0)
    );
\dout_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[18]_i_2_n_0\,
      I1 => \dout_reg[18]\,
      O => \^d\(18),
      S => Q(0)
    );
\dout_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[21]_i_2_n_0\,
      I1 => \dout_reg[21]\,
      O => \^d\(21),
      S => Q(0)
    );
\dout_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[22]_i_2_n_0\,
      I1 => \dout_reg[22]\,
      O => \^d\(22),
      S => Q(0)
    );
\dout_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[23]_i_2_n_0\,
      I1 => \dout_reg[23]\,
      O => \^d\(23),
      S => Q(0)
    );
\dout_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[24]_i_2_n_0\,
      I1 => \dout_reg[24]\,
      O => \^d\(24),
      S => Q(0)
    );
\dout_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[27]_i_2_n_0\,
      I1 => \dout_reg[27]\,
      O => \^d\(27),
      S => Q(0)
    );
\dout_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[29]_i_2_n_0\,
      I1 => \dout_reg[29]\,
      O => \^d\(29),
      S => Q(0)
    );
\dout_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[2]_i_2_n_0\,
      I1 => \dout_reg[2]\,
      O => \^d\(2),
      S => Q(0)
    );
\dout_reg[31]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[31]_i_3_n_0\,
      I1 => \dout_reg[31]\,
      O => \^d\(31),
      S => Q(0)
    );
\dout_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[4]_i_2_n_0\,
      I1 => \dout_reg[4]\,
      O => \^d\(4),
      S => Q(0)
    );
\dout_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[8]_i_2_n_0\,
      I1 => \dout_reg[8]\,
      O => \^d\(8),
      S => Q(0)
    );
\dout_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[9]_i_2_n_0\,
      I1 => \dout_reg[9]\,
      O => \^d\(9),
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DCM_100MHz_10MHz_DCM_100MHz_10MHz_clk_wiz is
  port (
    clk_out1 : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DCM_100MHz_10MHz_DCM_100MHz_10MHz_clk_wiz : entity is "DCM_100MHz_10MHz_clk_wiz";
end DCM_100MHz_10MHz_DCM_100MHz_10MHz_clk_wiz;

architecture STRUCTURE of DCM_100MHz_10MHz_DCM_100MHz_10MHz_clk_wiz is
  signal clk_out1_DCM_100MHz_10MHz : STD_LOGIC;
  signal clkfbout_DCM_100MHz_10MHz : STD_LOGIC;
  signal clkfbout_buf_DCM_100MHz_10MHz : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_LOCKED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of clkf_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of clkout1_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of mmcm_adv_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of mmcm_adv_inst : label is "MLO";
begin
clkf_buf: unisim.vcomponents.BUFG
     port map (
      I => clkfbout_DCM_100MHz_10MHz,
      O => clkfbout_buf_DCM_100MHz_10MHz
    );
clkout1_buf: unisim.vcomponents.BUFG
     port map (
      I => clk_out1_DCM_100MHz_10MHz,
      O => clk_out1
    );
mmcm_adv_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 15.625000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 78.125000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 1,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "ZHOLD",
      DIVCLK_DIVIDE => 2,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clkfbout_buf_DCM_100MHz_10MHz,
      CLKFBOUT => clkfbout_DCM_100MHz_10MHz,
      CLKFBOUTB => NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => clk_in1,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clk_out1_DCM_100MHz_10MHz,
      CLKOUT0B => NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED,
      CLKOUT1B => NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_mmcm_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => NLW_mmcm_adv_inst_LOCKED_UNCONNECTED,
      PSCLK => '0',
      PSDONE => NLW_mmcm_adv_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bancoDeRegistros is
  port (
    display_OBUF : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \bancoDeRegistros_reg[3][4]_0\ : out STD_LOGIC;
    \bancoDeRegistros_reg[3][5]_0\ : out STD_LOGIC;
    \contador_refresco_reg[18]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dout_reg[20]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \contador_refresco_reg[19]\ : out STD_LOGIC;
    \display[6]\ : in STD_LOGIC;
    display_enable_OBUF : in STD_LOGIC_VECTOR ( 0 to 0 );
    \display[5]\ : in STD_LOGIC;
    \display[2]\ : in STD_LOGIC;
    \display_OBUF[4]_inst_i_1_0\ : in STD_LOGIC;
    \display[3]\ : in STD_LOGIC;
    \display_OBUF[2]_inst_i_1_0\ : in STD_LOGIC;
    L : in STD_LOGIC_VECTOR ( 19 downto 18 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \dout_reg[31]_i_2__0_0\ : in STD_LOGIC;
    \dout_reg[31]_i_2__0_1\ : in STD_LOGIC;
    \dout_reg[31]_i_2__1_0\ : in STD_LOGIC;
    \dout_reg[11]_i_3__0_0\ : in STD_LOGIC;
    \dout_reg[20]_i_3__0_0\ : in STD_LOGIC;
    \dout_reg[0]_i_2__0_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk_out1 : in STD_LOGIC;
    rst_IBUF : in STD_LOGIC;
    \bancoDeRegistros_reg[31][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[30][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[29][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[28][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[27][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[26][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[25][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[24][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[23][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[22][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[21][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[20][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[19][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[18][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[17][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[16][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[15][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[14][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[13][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[12][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[11][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[10][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[9][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[8][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[7][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[6][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[5][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[4][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[2][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[1][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bancoDeRegistros_reg[0][31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bancoDeRegistros;

architecture STRUCTURE of bancoDeRegistros is
  signal R3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bancoDeRegistros_reg[0]_57\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[10]_48\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[11]_47\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[12]_46\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[13]_45\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[14]_44\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[15]_43\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[16]_42\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[17]_41\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[18]_40\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[19]_39\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[1]_56\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[20]_38\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[21]_37\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[22]_36\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[23]_35\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[24]_34\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[25]_33\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[26]_32\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[27]_31\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[28]_30\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[29]_29\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[2]_55\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[30]_28\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[31]_27\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[4]_54\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[5]_53\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[6]_52\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[7]_51\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[8]_50\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg[9]_49\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bancoDeRegistros_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][25]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][26]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][27]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][29]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][30]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][31]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \bancoDeRegistros_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \display_OBUF[0]_inst_i_3_n_0\ : STD_LOGIC;
  signal \display_OBUF[1]_inst_i_3_n_0\ : STD_LOGIC;
  signal \display_OBUF[2]_inst_i_2_n_0\ : STD_LOGIC;
  signal \display_OBUF[4]_inst_i_3_n_0\ : STD_LOGIC;
  signal \display_OBUF[6]_inst_i_2_n_0\ : STD_LOGIC;
  signal \display_OBUF[6]_inst_i_3_n_0\ : STD_LOGIC;
  signal \dout[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_10_n_0\ : STD_LOGIC;
  signal \dout[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_11_n_0\ : STD_LOGIC;
  signal \dout[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_12_n_0\ : STD_LOGIC;
  signal \dout[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_13_n_0\ : STD_LOGIC;
  signal \dout[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_6_n_0\ : STD_LOGIC;
  signal \dout[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_7_n_0\ : STD_LOGIC;
  signal \dout[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_8_n_0\ : STD_LOGIC;
  signal \dout[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_9_n_0\ : STD_LOGIC;
  signal \dout[10]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[10]_i_10_n_0\ : STD_LOGIC;
  signal \dout[10]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[10]_i_11_n_0\ : STD_LOGIC;
  signal \dout[10]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[10]_i_12_n_0\ : STD_LOGIC;
  signal \dout[10]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[10]_i_13_n_0\ : STD_LOGIC;
  signal \dout[10]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[10]_i_6_n_0\ : STD_LOGIC;
  signal \dout[10]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[10]_i_7_n_0\ : STD_LOGIC;
  signal \dout[10]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[10]_i_8_n_0\ : STD_LOGIC;
  signal \dout[10]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[10]_i_9_n_0\ : STD_LOGIC;
  signal \dout[11]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[11]_i_10_n_0\ : STD_LOGIC;
  signal \dout[11]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[11]_i_11_n_0\ : STD_LOGIC;
  signal \dout[11]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[11]_i_12_n_0\ : STD_LOGIC;
  signal \dout[11]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[11]_i_13_n_0\ : STD_LOGIC;
  signal \dout[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[11]_i_6_n_0\ : STD_LOGIC;
  signal \dout[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[11]_i_7_n_0\ : STD_LOGIC;
  signal \dout[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[11]_i_8_n_0\ : STD_LOGIC;
  signal \dout[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[11]_i_9_n_0\ : STD_LOGIC;
  signal \dout[12]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[12]_i_10_n_0\ : STD_LOGIC;
  signal \dout[12]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[12]_i_11_n_0\ : STD_LOGIC;
  signal \dout[12]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[12]_i_12_n_0\ : STD_LOGIC;
  signal \dout[12]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[12]_i_13_n_0\ : STD_LOGIC;
  signal \dout[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[12]_i_6_n_0\ : STD_LOGIC;
  signal \dout[12]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[12]_i_7_n_0\ : STD_LOGIC;
  signal \dout[12]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[12]_i_8_n_0\ : STD_LOGIC;
  signal \dout[12]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[12]_i_9_n_0\ : STD_LOGIC;
  signal \dout[13]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[13]_i_10_n_0\ : STD_LOGIC;
  signal \dout[13]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[13]_i_11_n_0\ : STD_LOGIC;
  signal \dout[13]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[13]_i_12_n_0\ : STD_LOGIC;
  signal \dout[13]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[13]_i_13_n_0\ : STD_LOGIC;
  signal \dout[13]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[13]_i_6_n_0\ : STD_LOGIC;
  signal \dout[13]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[13]_i_7_n_0\ : STD_LOGIC;
  signal \dout[13]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[13]_i_8_n_0\ : STD_LOGIC;
  signal \dout[13]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[13]_i_9_n_0\ : STD_LOGIC;
  signal \dout[14]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[14]_i_10_n_0\ : STD_LOGIC;
  signal \dout[14]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[14]_i_11_n_0\ : STD_LOGIC;
  signal \dout[14]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[14]_i_12_n_0\ : STD_LOGIC;
  signal \dout[14]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[14]_i_13_n_0\ : STD_LOGIC;
  signal \dout[14]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[14]_i_6_n_0\ : STD_LOGIC;
  signal \dout[14]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[14]_i_7_n_0\ : STD_LOGIC;
  signal \dout[14]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[14]_i_8_n_0\ : STD_LOGIC;
  signal \dout[14]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[14]_i_9_n_0\ : STD_LOGIC;
  signal \dout[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[15]_i_10_n_0\ : STD_LOGIC;
  signal \dout[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[15]_i_11_n_0\ : STD_LOGIC;
  signal \dout[15]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[15]_i_12_n_0\ : STD_LOGIC;
  signal \dout[15]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[15]_i_13_n_0\ : STD_LOGIC;
  signal \dout[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[15]_i_6_n_0\ : STD_LOGIC;
  signal \dout[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[15]_i_7_n_0\ : STD_LOGIC;
  signal \dout[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[15]_i_8_n_0\ : STD_LOGIC;
  signal \dout[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[15]_i_9_n_0\ : STD_LOGIC;
  signal \dout[16]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[16]_i_10_n_0\ : STD_LOGIC;
  signal \dout[16]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[16]_i_11_n_0\ : STD_LOGIC;
  signal \dout[16]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[16]_i_12_n_0\ : STD_LOGIC;
  signal \dout[16]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[16]_i_13_n_0\ : STD_LOGIC;
  signal \dout[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[16]_i_6_n_0\ : STD_LOGIC;
  signal \dout[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[16]_i_7_n_0\ : STD_LOGIC;
  signal \dout[16]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[16]_i_8_n_0\ : STD_LOGIC;
  signal \dout[16]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[16]_i_9_n_0\ : STD_LOGIC;
  signal \dout[17]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[17]_i_10_n_0\ : STD_LOGIC;
  signal \dout[17]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[17]_i_11_n_0\ : STD_LOGIC;
  signal \dout[17]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[17]_i_12_n_0\ : STD_LOGIC;
  signal \dout[17]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[17]_i_13_n_0\ : STD_LOGIC;
  signal \dout[17]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[17]_i_6_n_0\ : STD_LOGIC;
  signal \dout[17]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[17]_i_7_n_0\ : STD_LOGIC;
  signal \dout[17]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[17]_i_8_n_0\ : STD_LOGIC;
  signal \dout[17]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[17]_i_9_n_0\ : STD_LOGIC;
  signal \dout[18]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[18]_i_10_n_0\ : STD_LOGIC;
  signal \dout[18]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[18]_i_11_n_0\ : STD_LOGIC;
  signal \dout[18]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[18]_i_12_n_0\ : STD_LOGIC;
  signal \dout[18]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[18]_i_13_n_0\ : STD_LOGIC;
  signal \dout[18]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[18]_i_6_n_0\ : STD_LOGIC;
  signal \dout[18]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[18]_i_7_n_0\ : STD_LOGIC;
  signal \dout[18]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[18]_i_8_n_0\ : STD_LOGIC;
  signal \dout[18]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[18]_i_9_n_0\ : STD_LOGIC;
  signal \dout[19]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[19]_i_10_n_0\ : STD_LOGIC;
  signal \dout[19]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[19]_i_11_n_0\ : STD_LOGIC;
  signal \dout[19]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[19]_i_12_n_0\ : STD_LOGIC;
  signal \dout[19]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[19]_i_13_n_0\ : STD_LOGIC;
  signal \dout[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[19]_i_6_n_0\ : STD_LOGIC;
  signal \dout[19]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[19]_i_7_n_0\ : STD_LOGIC;
  signal \dout[19]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[19]_i_8_n_0\ : STD_LOGIC;
  signal \dout[19]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[19]_i_9_n_0\ : STD_LOGIC;
  signal \dout[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_10_n_0\ : STD_LOGIC;
  signal \dout[1]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_11_n_0\ : STD_LOGIC;
  signal \dout[1]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_12_n_0\ : STD_LOGIC;
  signal \dout[1]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_13_n_0\ : STD_LOGIC;
  signal \dout[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_6_n_0\ : STD_LOGIC;
  signal \dout[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_7_n_0\ : STD_LOGIC;
  signal \dout[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_8_n_0\ : STD_LOGIC;
  signal \dout[1]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_9_n_0\ : STD_LOGIC;
  signal \dout[20]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[20]_i_10_n_0\ : STD_LOGIC;
  signal \dout[20]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[20]_i_11_n_0\ : STD_LOGIC;
  signal \dout[20]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[20]_i_12_n_0\ : STD_LOGIC;
  signal \dout[20]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[20]_i_13_n_0\ : STD_LOGIC;
  signal \dout[20]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[20]_i_6_n_0\ : STD_LOGIC;
  signal \dout[20]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[20]_i_7_n_0\ : STD_LOGIC;
  signal \dout[20]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[20]_i_8_n_0\ : STD_LOGIC;
  signal \dout[20]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[20]_i_9_n_0\ : STD_LOGIC;
  signal \dout[21]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[21]_i_10_n_0\ : STD_LOGIC;
  signal \dout[21]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[21]_i_11_n_0\ : STD_LOGIC;
  signal \dout[21]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[21]_i_12_n_0\ : STD_LOGIC;
  signal \dout[21]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[21]_i_13_n_0\ : STD_LOGIC;
  signal \dout[21]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[21]_i_6_n_0\ : STD_LOGIC;
  signal \dout[21]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[21]_i_7_n_0\ : STD_LOGIC;
  signal \dout[21]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[21]_i_8_n_0\ : STD_LOGIC;
  signal \dout[21]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[21]_i_9_n_0\ : STD_LOGIC;
  signal \dout[22]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[22]_i_10_n_0\ : STD_LOGIC;
  signal \dout[22]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[22]_i_11_n_0\ : STD_LOGIC;
  signal \dout[22]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[22]_i_12_n_0\ : STD_LOGIC;
  signal \dout[22]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[22]_i_13_n_0\ : STD_LOGIC;
  signal \dout[22]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[22]_i_6__1_n_0\ : STD_LOGIC;
  signal \dout[22]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[22]_i_7_n_0\ : STD_LOGIC;
  signal \dout[22]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[22]_i_8_n_0\ : STD_LOGIC;
  signal \dout[22]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[22]_i_9_n_0\ : STD_LOGIC;
  signal \dout[23]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[23]_i_10_n_0\ : STD_LOGIC;
  signal \dout[23]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[23]_i_11_n_0\ : STD_LOGIC;
  signal \dout[23]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[23]_i_12_n_0\ : STD_LOGIC;
  signal \dout[23]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[23]_i_13_n_0\ : STD_LOGIC;
  signal \dout[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[23]_i_6_n_0\ : STD_LOGIC;
  signal \dout[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[23]_i_7_n_0\ : STD_LOGIC;
  signal \dout[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[23]_i_8_n_0\ : STD_LOGIC;
  signal \dout[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[23]_i_9_n_0\ : STD_LOGIC;
  signal \dout[24]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[24]_i_10_n_0\ : STD_LOGIC;
  signal \dout[24]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[24]_i_11_n_0\ : STD_LOGIC;
  signal \dout[24]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[24]_i_12_n_0\ : STD_LOGIC;
  signal \dout[24]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[24]_i_13_n_0\ : STD_LOGIC;
  signal \dout[24]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[24]_i_6__1_n_0\ : STD_LOGIC;
  signal \dout[24]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[24]_i_7_n_0\ : STD_LOGIC;
  signal \dout[24]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[24]_i_8_n_0\ : STD_LOGIC;
  signal \dout[24]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[24]_i_9_n_0\ : STD_LOGIC;
  signal \dout[25]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[25]_i_10_n_0\ : STD_LOGIC;
  signal \dout[25]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[25]_i_11_n_0\ : STD_LOGIC;
  signal \dout[25]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[25]_i_12_n_0\ : STD_LOGIC;
  signal \dout[25]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[25]_i_13_n_0\ : STD_LOGIC;
  signal \dout[25]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[25]_i_6__1_n_0\ : STD_LOGIC;
  signal \dout[25]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[25]_i_7_n_0\ : STD_LOGIC;
  signal \dout[25]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[25]_i_8_n_0\ : STD_LOGIC;
  signal \dout[25]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[25]_i_9_n_0\ : STD_LOGIC;
  signal \dout[26]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[26]_i_10_n_0\ : STD_LOGIC;
  signal \dout[26]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[26]_i_11_n_0\ : STD_LOGIC;
  signal \dout[26]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[26]_i_12_n_0\ : STD_LOGIC;
  signal \dout[26]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[26]_i_13_n_0\ : STD_LOGIC;
  signal \dout[26]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[26]_i_6_n_0\ : STD_LOGIC;
  signal \dout[26]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[26]_i_7_n_0\ : STD_LOGIC;
  signal \dout[26]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[26]_i_8_n_0\ : STD_LOGIC;
  signal \dout[26]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[26]_i_9_n_0\ : STD_LOGIC;
  signal \dout[27]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[27]_i_10_n_0\ : STD_LOGIC;
  signal \dout[27]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[27]_i_11_n_0\ : STD_LOGIC;
  signal \dout[27]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[27]_i_12_n_0\ : STD_LOGIC;
  signal \dout[27]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[27]_i_13_n_0\ : STD_LOGIC;
  signal \dout[27]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[27]_i_6_n_0\ : STD_LOGIC;
  signal \dout[27]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[27]_i_7_n_0\ : STD_LOGIC;
  signal \dout[27]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[27]_i_8_n_0\ : STD_LOGIC;
  signal \dout[27]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[27]_i_9_n_0\ : STD_LOGIC;
  signal \dout[28]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[28]_i_10_n_0\ : STD_LOGIC;
  signal \dout[28]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[28]_i_11_n_0\ : STD_LOGIC;
  signal \dout[28]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[28]_i_12_n_0\ : STD_LOGIC;
  signal \dout[28]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[28]_i_13_n_0\ : STD_LOGIC;
  signal \dout[28]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[28]_i_6_n_0\ : STD_LOGIC;
  signal \dout[28]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[28]_i_7_n_0\ : STD_LOGIC;
  signal \dout[28]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[28]_i_8_n_0\ : STD_LOGIC;
  signal \dout[28]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[28]_i_9_n_0\ : STD_LOGIC;
  signal \dout[29]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[29]_i_10_n_0\ : STD_LOGIC;
  signal \dout[29]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[29]_i_11_n_0\ : STD_LOGIC;
  signal \dout[29]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[29]_i_12_n_0\ : STD_LOGIC;
  signal \dout[29]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[29]_i_13_n_0\ : STD_LOGIC;
  signal \dout[29]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[29]_i_6_n_0\ : STD_LOGIC;
  signal \dout[29]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[29]_i_7_n_0\ : STD_LOGIC;
  signal \dout[29]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[29]_i_8_n_0\ : STD_LOGIC;
  signal \dout[29]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[29]_i_9_n_0\ : STD_LOGIC;
  signal \dout[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[2]_i_10_n_0\ : STD_LOGIC;
  signal \dout[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[2]_i_11_n_0\ : STD_LOGIC;
  signal \dout[2]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[2]_i_12_n_0\ : STD_LOGIC;
  signal \dout[2]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[2]_i_13_n_0\ : STD_LOGIC;
  signal \dout[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[2]_i_6_n_0\ : STD_LOGIC;
  signal \dout[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[2]_i_7_n_0\ : STD_LOGIC;
  signal \dout[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[2]_i_8_n_0\ : STD_LOGIC;
  signal \dout[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[2]_i_9_n_0\ : STD_LOGIC;
  signal \dout[30]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[30]_i_10_n_0\ : STD_LOGIC;
  signal \dout[30]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[30]_i_11_n_0\ : STD_LOGIC;
  signal \dout[30]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[30]_i_12_n_0\ : STD_LOGIC;
  signal \dout[30]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[30]_i_13_n_0\ : STD_LOGIC;
  signal \dout[30]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[30]_i_6_n_0\ : STD_LOGIC;
  signal \dout[30]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[30]_i_7__1_n_0\ : STD_LOGIC;
  signal \dout[30]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[30]_i_8_n_0\ : STD_LOGIC;
  signal \dout[30]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[30]_i_9_n_0\ : STD_LOGIC;
  signal \dout[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[31]_i_10__1_n_0\ : STD_LOGIC;
  signal \dout[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[31]_i_11_n_0\ : STD_LOGIC;
  signal \dout[31]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[31]_i_12_n_0\ : STD_LOGIC;
  signal \dout[31]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[31]_i_13_n_0\ : STD_LOGIC;
  signal \dout[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[31]_i_6__1_n_0\ : STD_LOGIC;
  signal \dout[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[31]_i_7__1_n_0\ : STD_LOGIC;
  signal \dout[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[31]_i_8_n_0\ : STD_LOGIC;
  signal \dout[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[31]_i_9_n_0\ : STD_LOGIC;
  signal \dout[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_10_n_0\ : STD_LOGIC;
  signal \dout[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_11_n_0\ : STD_LOGIC;
  signal \dout[3]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_12_n_0\ : STD_LOGIC;
  signal \dout[3]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_13_n_0\ : STD_LOGIC;
  signal \dout[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_6_n_0\ : STD_LOGIC;
  signal \dout[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_7_n_0\ : STD_LOGIC;
  signal \dout[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_8_n_0\ : STD_LOGIC;
  signal \dout[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_9_n_0\ : STD_LOGIC;
  signal \dout[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_10_n_0\ : STD_LOGIC;
  signal \dout[4]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_11_n_0\ : STD_LOGIC;
  signal \dout[4]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_12_n_0\ : STD_LOGIC;
  signal \dout[4]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_13_n_0\ : STD_LOGIC;
  signal \dout[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_6_n_0\ : STD_LOGIC;
  signal \dout[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_7_n_0\ : STD_LOGIC;
  signal \dout[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_8_n_0\ : STD_LOGIC;
  signal \dout[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_9_n_0\ : STD_LOGIC;
  signal \dout[5]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_10_n_0\ : STD_LOGIC;
  signal \dout[5]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_11_n_0\ : STD_LOGIC;
  signal \dout[5]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_12_n_0\ : STD_LOGIC;
  signal \dout[5]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_13_n_0\ : STD_LOGIC;
  signal \dout[5]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_6_n_0\ : STD_LOGIC;
  signal \dout[5]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_7_n_0\ : STD_LOGIC;
  signal \dout[5]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_8_n_0\ : STD_LOGIC;
  signal \dout[5]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_9_n_0\ : STD_LOGIC;
  signal \dout[6]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_10_n_0\ : STD_LOGIC;
  signal \dout[6]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_11_n_0\ : STD_LOGIC;
  signal \dout[6]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_12_n_0\ : STD_LOGIC;
  signal \dout[6]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_13_n_0\ : STD_LOGIC;
  signal \dout[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_6_n_0\ : STD_LOGIC;
  signal \dout[6]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_7_n_0\ : STD_LOGIC;
  signal \dout[6]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_8_n_0\ : STD_LOGIC;
  signal \dout[6]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_9_n_0\ : STD_LOGIC;
  signal \dout[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[7]_i_10_n_0\ : STD_LOGIC;
  signal \dout[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[7]_i_11_n_0\ : STD_LOGIC;
  signal \dout[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[7]_i_12_n_0\ : STD_LOGIC;
  signal \dout[7]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[7]_i_13_n_0\ : STD_LOGIC;
  signal \dout[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[7]_i_6_n_0\ : STD_LOGIC;
  signal \dout[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[7]_i_7_n_0\ : STD_LOGIC;
  signal \dout[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[7]_i_8_n_0\ : STD_LOGIC;
  signal \dout[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[7]_i_9_n_0\ : STD_LOGIC;
  signal \dout[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_10_n_0\ : STD_LOGIC;
  signal \dout[8]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_11_n_0\ : STD_LOGIC;
  signal \dout[8]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_12_n_0\ : STD_LOGIC;
  signal \dout[8]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_13_n_0\ : STD_LOGIC;
  signal \dout[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_6_n_0\ : STD_LOGIC;
  signal \dout[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_7_n_0\ : STD_LOGIC;
  signal \dout[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_8_n_0\ : STD_LOGIC;
  signal \dout[8]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_9_n_0\ : STD_LOGIC;
  signal \dout[9]_i_10__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_10_n_0\ : STD_LOGIC;
  signal \dout[9]_i_11__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_11_n_0\ : STD_LOGIC;
  signal \dout[9]_i_12__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_12_n_0\ : STD_LOGIC;
  signal \dout[9]_i_13__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_13_n_0\ : STD_LOGIC;
  signal \dout[9]_i_6__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_6_n_0\ : STD_LOGIC;
  signal \dout[9]_i_7__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_7_n_0\ : STD_LOGIC;
  signal \dout[9]_i_8__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_8_n_0\ : STD_LOGIC;
  signal \dout[9]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_9_n_0\ : STD_LOGIC;
  signal \dout_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \dout_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \dout_reg[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \dout_reg[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \dout_reg[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \dout_reg[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[13]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[13]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \dout_reg[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout_reg[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \dout_reg[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \dout_reg[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[17]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[17]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \dout_reg[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[18]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[18]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout_reg[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout_reg[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout_reg[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[20]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \dout_reg[21]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[21]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[21]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[21]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \dout_reg[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[22]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \dout_reg[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \dout_reg[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[25]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout_reg[25]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[25]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[25]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[25]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[25]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[26]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout_reg[26]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[26]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[26]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[26]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \dout_reg[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[27]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[27]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout_reg[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[28]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \dout_reg[29]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[29]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[29]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[29]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \dout_reg[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout_reg[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[30]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[30]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout_reg[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout_reg[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \dout_reg[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout_reg[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout_reg[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \dout_reg[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \dout_reg[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \dout_reg[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_reg[9]_i_5_n_0\ : STD_LOGIC;
begin
\bancoDeRegistros_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[0]_57\(0)
    );
\bancoDeRegistros_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[0]_57\(10)
    );
\bancoDeRegistros_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[0]_57\(11)
    );
\bancoDeRegistros_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[0]_57\(12)
    );
\bancoDeRegistros_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[0]_57\(13)
    );
\bancoDeRegistros_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[0]_57\(14)
    );
\bancoDeRegistros_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[0]_57\(15)
    );
\bancoDeRegistros_reg[0][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[0]_57\(16)
    );
\bancoDeRegistros_reg[0][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[0]_57\(17)
    );
\bancoDeRegistros_reg[0][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[0]_57\(18)
    );
\bancoDeRegistros_reg[0][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[0]_57\(19)
    );
\bancoDeRegistros_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[0]_57\(1)
    );
\bancoDeRegistros_reg[0][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[0]_57\(20)
    );
\bancoDeRegistros_reg[0][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[0]_57\(21)
    );
\bancoDeRegistros_reg[0][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[0]_57\(22)
    );
\bancoDeRegistros_reg[0][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[0]_57\(23)
    );
\bancoDeRegistros_reg[0][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[0]_57\(24)
    );
\bancoDeRegistros_reg[0][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[0]_57\(25)
    );
\bancoDeRegistros_reg[0][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[0]_57\(26)
    );
\bancoDeRegistros_reg[0][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[0]_57\(27)
    );
\bancoDeRegistros_reg[0][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[0]_57\(28)
    );
\bancoDeRegistros_reg[0][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[0]_57\(29)
    );
\bancoDeRegistros_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[0]_57\(2)
    );
\bancoDeRegistros_reg[0][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[0]_57\(30)
    );
\bancoDeRegistros_reg[0][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[0]_57\(31)
    );
\bancoDeRegistros_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[0]_57\(3)
    );
\bancoDeRegistros_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[0]_57\(4)
    );
\bancoDeRegistros_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[0]_57\(5)
    );
\bancoDeRegistros_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[0]_57\(6)
    );
\bancoDeRegistros_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[0]_57\(7)
    );
\bancoDeRegistros_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[0]_57\(8)
    );
\bancoDeRegistros_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[0][31]_1\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[0]_57\(9)
    );
\bancoDeRegistros_reg[10][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[10]_48\(0)
    );
\bancoDeRegistros_reg[10][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[10]_48\(10)
    );
\bancoDeRegistros_reg[10][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[10]_48\(11)
    );
\bancoDeRegistros_reg[10][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[10]_48\(12)
    );
\bancoDeRegistros_reg[10][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[10]_48\(13)
    );
\bancoDeRegistros_reg[10][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[10]_48\(14)
    );
\bancoDeRegistros_reg[10][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[10]_48\(15)
    );
\bancoDeRegistros_reg[10][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[10]_48\(16)
    );
\bancoDeRegistros_reg[10][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[10]_48\(17)
    );
\bancoDeRegistros_reg[10][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[10]_48\(18)
    );
\bancoDeRegistros_reg[10][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[10]_48\(19)
    );
\bancoDeRegistros_reg[10][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[10]_48\(1)
    );
\bancoDeRegistros_reg[10][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[10]_48\(20)
    );
\bancoDeRegistros_reg[10][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[10]_48\(21)
    );
\bancoDeRegistros_reg[10][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[10]_48\(22)
    );
\bancoDeRegistros_reg[10][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[10]_48\(23)
    );
\bancoDeRegistros_reg[10][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[10]_48\(24)
    );
\bancoDeRegistros_reg[10][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[10]_48\(25)
    );
\bancoDeRegistros_reg[10][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[10]_48\(26)
    );
\bancoDeRegistros_reg[10][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[10]_48\(27)
    );
\bancoDeRegistros_reg[10][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[10]_48\(28)
    );
\bancoDeRegistros_reg[10][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[10]_48\(29)
    );
\bancoDeRegistros_reg[10][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[10]_48\(2)
    );
\bancoDeRegistros_reg[10][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[10]_48\(30)
    );
\bancoDeRegistros_reg[10][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[10]_48\(31)
    );
\bancoDeRegistros_reg[10][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[10]_48\(3)
    );
\bancoDeRegistros_reg[10][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[10]_48\(4)
    );
\bancoDeRegistros_reg[10][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[10]_48\(5)
    );
\bancoDeRegistros_reg[10][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[10]_48\(6)
    );
\bancoDeRegistros_reg[10][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[10]_48\(7)
    );
\bancoDeRegistros_reg[10][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[10]_48\(8)
    );
\bancoDeRegistros_reg[10][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[10][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[10]_48\(9)
    );
\bancoDeRegistros_reg[11][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[11]_47\(0)
    );
\bancoDeRegistros_reg[11][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[11]_47\(10)
    );
\bancoDeRegistros_reg[11][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[11]_47\(11)
    );
\bancoDeRegistros_reg[11][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[11]_47\(12)
    );
\bancoDeRegistros_reg[11][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[11]_47\(13)
    );
\bancoDeRegistros_reg[11][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[11]_47\(14)
    );
\bancoDeRegistros_reg[11][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[11]_47\(15)
    );
\bancoDeRegistros_reg[11][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[11]_47\(16)
    );
\bancoDeRegistros_reg[11][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[11]_47\(17)
    );
\bancoDeRegistros_reg[11][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[11]_47\(18)
    );
\bancoDeRegistros_reg[11][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[11]_47\(19)
    );
\bancoDeRegistros_reg[11][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[11]_47\(1)
    );
\bancoDeRegistros_reg[11][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[11]_47\(20)
    );
\bancoDeRegistros_reg[11][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[11]_47\(21)
    );
\bancoDeRegistros_reg[11][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[11]_47\(22)
    );
\bancoDeRegistros_reg[11][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[11]_47\(23)
    );
\bancoDeRegistros_reg[11][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[11]_47\(24)
    );
\bancoDeRegistros_reg[11][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[11]_47\(25)
    );
\bancoDeRegistros_reg[11][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[11]_47\(26)
    );
\bancoDeRegistros_reg[11][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[11]_47\(27)
    );
\bancoDeRegistros_reg[11][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[11]_47\(28)
    );
\bancoDeRegistros_reg[11][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[11]_47\(29)
    );
\bancoDeRegistros_reg[11][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[11]_47\(2)
    );
\bancoDeRegistros_reg[11][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[11]_47\(30)
    );
\bancoDeRegistros_reg[11][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[11]_47\(31)
    );
\bancoDeRegistros_reg[11][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[11]_47\(3)
    );
\bancoDeRegistros_reg[11][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[11]_47\(4)
    );
\bancoDeRegistros_reg[11][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[11]_47\(5)
    );
\bancoDeRegistros_reg[11][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[11]_47\(6)
    );
\bancoDeRegistros_reg[11][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[11]_47\(7)
    );
\bancoDeRegistros_reg[11][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[11]_47\(8)
    );
\bancoDeRegistros_reg[11][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[11][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[11]_47\(9)
    );
\bancoDeRegistros_reg[12][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[12]_46\(0)
    );
\bancoDeRegistros_reg[12][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[12]_46\(10)
    );
\bancoDeRegistros_reg[12][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[12]_46\(11)
    );
\bancoDeRegistros_reg[12][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[12]_46\(12)
    );
\bancoDeRegistros_reg[12][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[12]_46\(13)
    );
\bancoDeRegistros_reg[12][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[12]_46\(14)
    );
\bancoDeRegistros_reg[12][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[12]_46\(15)
    );
\bancoDeRegistros_reg[12][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[12]_46\(16)
    );
\bancoDeRegistros_reg[12][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[12]_46\(17)
    );
\bancoDeRegistros_reg[12][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[12]_46\(18)
    );
\bancoDeRegistros_reg[12][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[12]_46\(19)
    );
\bancoDeRegistros_reg[12][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[12]_46\(1)
    );
\bancoDeRegistros_reg[12][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[12]_46\(20)
    );
\bancoDeRegistros_reg[12][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[12]_46\(21)
    );
\bancoDeRegistros_reg[12][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[12]_46\(22)
    );
\bancoDeRegistros_reg[12][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[12]_46\(23)
    );
\bancoDeRegistros_reg[12][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[12]_46\(24)
    );
\bancoDeRegistros_reg[12][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[12]_46\(25)
    );
\bancoDeRegistros_reg[12][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[12]_46\(26)
    );
\bancoDeRegistros_reg[12][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[12]_46\(27)
    );
\bancoDeRegistros_reg[12][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[12]_46\(28)
    );
\bancoDeRegistros_reg[12][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[12]_46\(29)
    );
\bancoDeRegistros_reg[12][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[12]_46\(2)
    );
\bancoDeRegistros_reg[12][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[12]_46\(30)
    );
\bancoDeRegistros_reg[12][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[12]_46\(31)
    );
\bancoDeRegistros_reg[12][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[12]_46\(3)
    );
\bancoDeRegistros_reg[12][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[12]_46\(4)
    );
\bancoDeRegistros_reg[12][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[12]_46\(5)
    );
\bancoDeRegistros_reg[12][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[12]_46\(6)
    );
\bancoDeRegistros_reg[12][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[12]_46\(7)
    );
\bancoDeRegistros_reg[12][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[12]_46\(8)
    );
\bancoDeRegistros_reg[12][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[12][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[12]_46\(9)
    );
\bancoDeRegistros_reg[13][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[13]_45\(0)
    );
\bancoDeRegistros_reg[13][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[13]_45\(10)
    );
\bancoDeRegistros_reg[13][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[13]_45\(11)
    );
\bancoDeRegistros_reg[13][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[13]_45\(12)
    );
\bancoDeRegistros_reg[13][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[13]_45\(13)
    );
\bancoDeRegistros_reg[13][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[13]_45\(14)
    );
\bancoDeRegistros_reg[13][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[13]_45\(15)
    );
\bancoDeRegistros_reg[13][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[13]_45\(16)
    );
\bancoDeRegistros_reg[13][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[13]_45\(17)
    );
\bancoDeRegistros_reg[13][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[13]_45\(18)
    );
\bancoDeRegistros_reg[13][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[13]_45\(19)
    );
\bancoDeRegistros_reg[13][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[13]_45\(1)
    );
\bancoDeRegistros_reg[13][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[13]_45\(20)
    );
\bancoDeRegistros_reg[13][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[13]_45\(21)
    );
\bancoDeRegistros_reg[13][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[13]_45\(22)
    );
\bancoDeRegistros_reg[13][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[13]_45\(23)
    );
\bancoDeRegistros_reg[13][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[13]_45\(24)
    );
\bancoDeRegistros_reg[13][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[13]_45\(25)
    );
\bancoDeRegistros_reg[13][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[13]_45\(26)
    );
\bancoDeRegistros_reg[13][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[13]_45\(27)
    );
\bancoDeRegistros_reg[13][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[13]_45\(28)
    );
\bancoDeRegistros_reg[13][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[13]_45\(29)
    );
\bancoDeRegistros_reg[13][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[13]_45\(2)
    );
\bancoDeRegistros_reg[13][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[13]_45\(30)
    );
\bancoDeRegistros_reg[13][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[13]_45\(31)
    );
\bancoDeRegistros_reg[13][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[13]_45\(3)
    );
\bancoDeRegistros_reg[13][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[13]_45\(4)
    );
\bancoDeRegistros_reg[13][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[13]_45\(5)
    );
\bancoDeRegistros_reg[13][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[13]_45\(6)
    );
\bancoDeRegistros_reg[13][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[13]_45\(7)
    );
\bancoDeRegistros_reg[13][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[13]_45\(8)
    );
\bancoDeRegistros_reg[13][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[13][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[13]_45\(9)
    );
\bancoDeRegistros_reg[14][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[14]_44\(0)
    );
\bancoDeRegistros_reg[14][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[14]_44\(10)
    );
\bancoDeRegistros_reg[14][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[14]_44\(11)
    );
\bancoDeRegistros_reg[14][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[14]_44\(12)
    );
\bancoDeRegistros_reg[14][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[14]_44\(13)
    );
\bancoDeRegistros_reg[14][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[14]_44\(14)
    );
\bancoDeRegistros_reg[14][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[14]_44\(15)
    );
\bancoDeRegistros_reg[14][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[14]_44\(16)
    );
\bancoDeRegistros_reg[14][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[14]_44\(17)
    );
\bancoDeRegistros_reg[14][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[14]_44\(18)
    );
\bancoDeRegistros_reg[14][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[14]_44\(19)
    );
\bancoDeRegistros_reg[14][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[14]_44\(1)
    );
\bancoDeRegistros_reg[14][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[14]_44\(20)
    );
\bancoDeRegistros_reg[14][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[14]_44\(21)
    );
\bancoDeRegistros_reg[14][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[14]_44\(22)
    );
\bancoDeRegistros_reg[14][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[14]_44\(23)
    );
\bancoDeRegistros_reg[14][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[14]_44\(24)
    );
\bancoDeRegistros_reg[14][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[14]_44\(25)
    );
\bancoDeRegistros_reg[14][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[14]_44\(26)
    );
\bancoDeRegistros_reg[14][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[14]_44\(27)
    );
\bancoDeRegistros_reg[14][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[14]_44\(28)
    );
\bancoDeRegistros_reg[14][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[14]_44\(29)
    );
\bancoDeRegistros_reg[14][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[14]_44\(2)
    );
\bancoDeRegistros_reg[14][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[14]_44\(30)
    );
\bancoDeRegistros_reg[14][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[14]_44\(31)
    );
\bancoDeRegistros_reg[14][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[14]_44\(3)
    );
\bancoDeRegistros_reg[14][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[14]_44\(4)
    );
\bancoDeRegistros_reg[14][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[14]_44\(5)
    );
\bancoDeRegistros_reg[14][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[14]_44\(6)
    );
\bancoDeRegistros_reg[14][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[14]_44\(7)
    );
\bancoDeRegistros_reg[14][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[14]_44\(8)
    );
\bancoDeRegistros_reg[14][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[14][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[14]_44\(9)
    );
\bancoDeRegistros_reg[15][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[15]_43\(0)
    );
\bancoDeRegistros_reg[15][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[15]_43\(10)
    );
\bancoDeRegistros_reg[15][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[15]_43\(11)
    );
\bancoDeRegistros_reg[15][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[15]_43\(12)
    );
\bancoDeRegistros_reg[15][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[15]_43\(13)
    );
\bancoDeRegistros_reg[15][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[15]_43\(14)
    );
\bancoDeRegistros_reg[15][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[15]_43\(15)
    );
\bancoDeRegistros_reg[15][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[15]_43\(16)
    );
\bancoDeRegistros_reg[15][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[15]_43\(17)
    );
\bancoDeRegistros_reg[15][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[15]_43\(18)
    );
\bancoDeRegistros_reg[15][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[15]_43\(19)
    );
\bancoDeRegistros_reg[15][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[15]_43\(1)
    );
\bancoDeRegistros_reg[15][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[15]_43\(20)
    );
\bancoDeRegistros_reg[15][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[15]_43\(21)
    );
\bancoDeRegistros_reg[15][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[15]_43\(22)
    );
\bancoDeRegistros_reg[15][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[15]_43\(23)
    );
\bancoDeRegistros_reg[15][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[15]_43\(24)
    );
\bancoDeRegistros_reg[15][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[15]_43\(25)
    );
\bancoDeRegistros_reg[15][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[15]_43\(26)
    );
\bancoDeRegistros_reg[15][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[15]_43\(27)
    );
\bancoDeRegistros_reg[15][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[15]_43\(28)
    );
\bancoDeRegistros_reg[15][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[15]_43\(29)
    );
\bancoDeRegistros_reg[15][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[15]_43\(2)
    );
\bancoDeRegistros_reg[15][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[15]_43\(30)
    );
\bancoDeRegistros_reg[15][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[15]_43\(31)
    );
\bancoDeRegistros_reg[15][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[15]_43\(3)
    );
\bancoDeRegistros_reg[15][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[15]_43\(4)
    );
\bancoDeRegistros_reg[15][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[15]_43\(5)
    );
\bancoDeRegistros_reg[15][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[15]_43\(6)
    );
\bancoDeRegistros_reg[15][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[15]_43\(7)
    );
\bancoDeRegistros_reg[15][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[15]_43\(8)
    );
\bancoDeRegistros_reg[15][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[15][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[15]_43\(9)
    );
\bancoDeRegistros_reg[16][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[16]_42\(0)
    );
\bancoDeRegistros_reg[16][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[16]_42\(10)
    );
\bancoDeRegistros_reg[16][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[16]_42\(11)
    );
\bancoDeRegistros_reg[16][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[16]_42\(12)
    );
\bancoDeRegistros_reg[16][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[16]_42\(13)
    );
\bancoDeRegistros_reg[16][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[16]_42\(14)
    );
\bancoDeRegistros_reg[16][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[16]_42\(15)
    );
\bancoDeRegistros_reg[16][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[16]_42\(16)
    );
\bancoDeRegistros_reg[16][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[16]_42\(17)
    );
\bancoDeRegistros_reg[16][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[16]_42\(18)
    );
\bancoDeRegistros_reg[16][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[16]_42\(19)
    );
\bancoDeRegistros_reg[16][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[16]_42\(1)
    );
\bancoDeRegistros_reg[16][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[16]_42\(20)
    );
\bancoDeRegistros_reg[16][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[16]_42\(21)
    );
\bancoDeRegistros_reg[16][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[16]_42\(22)
    );
\bancoDeRegistros_reg[16][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[16]_42\(23)
    );
\bancoDeRegistros_reg[16][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[16]_42\(24)
    );
\bancoDeRegistros_reg[16][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[16]_42\(25)
    );
\bancoDeRegistros_reg[16][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[16]_42\(26)
    );
\bancoDeRegistros_reg[16][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[16]_42\(27)
    );
\bancoDeRegistros_reg[16][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[16]_42\(28)
    );
\bancoDeRegistros_reg[16][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[16]_42\(29)
    );
\bancoDeRegistros_reg[16][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[16]_42\(2)
    );
\bancoDeRegistros_reg[16][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[16]_42\(30)
    );
\bancoDeRegistros_reg[16][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[16]_42\(31)
    );
\bancoDeRegistros_reg[16][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[16]_42\(3)
    );
\bancoDeRegistros_reg[16][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[16]_42\(4)
    );
\bancoDeRegistros_reg[16][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[16]_42\(5)
    );
\bancoDeRegistros_reg[16][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[16]_42\(6)
    );
\bancoDeRegistros_reg[16][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[16]_42\(7)
    );
\bancoDeRegistros_reg[16][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[16]_42\(8)
    );
\bancoDeRegistros_reg[16][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[16][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[16]_42\(9)
    );
\bancoDeRegistros_reg[17][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[17]_41\(0)
    );
\bancoDeRegistros_reg[17][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[17]_41\(10)
    );
\bancoDeRegistros_reg[17][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[17]_41\(11)
    );
\bancoDeRegistros_reg[17][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[17]_41\(12)
    );
\bancoDeRegistros_reg[17][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[17]_41\(13)
    );
\bancoDeRegistros_reg[17][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[17]_41\(14)
    );
\bancoDeRegistros_reg[17][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[17]_41\(15)
    );
\bancoDeRegistros_reg[17][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[17]_41\(16)
    );
\bancoDeRegistros_reg[17][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[17]_41\(17)
    );
\bancoDeRegistros_reg[17][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[17]_41\(18)
    );
\bancoDeRegistros_reg[17][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[17]_41\(19)
    );
\bancoDeRegistros_reg[17][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[17]_41\(1)
    );
\bancoDeRegistros_reg[17][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[17]_41\(20)
    );
\bancoDeRegistros_reg[17][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[17]_41\(21)
    );
\bancoDeRegistros_reg[17][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[17]_41\(22)
    );
\bancoDeRegistros_reg[17][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[17]_41\(23)
    );
\bancoDeRegistros_reg[17][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[17]_41\(24)
    );
\bancoDeRegistros_reg[17][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[17]_41\(25)
    );
\bancoDeRegistros_reg[17][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[17]_41\(26)
    );
\bancoDeRegistros_reg[17][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[17]_41\(27)
    );
\bancoDeRegistros_reg[17][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[17]_41\(28)
    );
\bancoDeRegistros_reg[17][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[17]_41\(29)
    );
\bancoDeRegistros_reg[17][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[17]_41\(2)
    );
\bancoDeRegistros_reg[17][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[17]_41\(30)
    );
\bancoDeRegistros_reg[17][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[17]_41\(31)
    );
\bancoDeRegistros_reg[17][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[17]_41\(3)
    );
\bancoDeRegistros_reg[17][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[17]_41\(4)
    );
\bancoDeRegistros_reg[17][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[17]_41\(5)
    );
\bancoDeRegistros_reg[17][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[17]_41\(6)
    );
\bancoDeRegistros_reg[17][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[17]_41\(7)
    );
\bancoDeRegistros_reg[17][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[17]_41\(8)
    );
\bancoDeRegistros_reg[17][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[17][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[17]_41\(9)
    );
\bancoDeRegistros_reg[18][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[18]_40\(0)
    );
\bancoDeRegistros_reg[18][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[18]_40\(10)
    );
\bancoDeRegistros_reg[18][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[18]_40\(11)
    );
\bancoDeRegistros_reg[18][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[18]_40\(12)
    );
\bancoDeRegistros_reg[18][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[18]_40\(13)
    );
\bancoDeRegistros_reg[18][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[18]_40\(14)
    );
\bancoDeRegistros_reg[18][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[18]_40\(15)
    );
\bancoDeRegistros_reg[18][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[18]_40\(16)
    );
\bancoDeRegistros_reg[18][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[18]_40\(17)
    );
\bancoDeRegistros_reg[18][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[18]_40\(18)
    );
\bancoDeRegistros_reg[18][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[18]_40\(19)
    );
\bancoDeRegistros_reg[18][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[18]_40\(1)
    );
\bancoDeRegistros_reg[18][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[18]_40\(20)
    );
\bancoDeRegistros_reg[18][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[18]_40\(21)
    );
\bancoDeRegistros_reg[18][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[18]_40\(22)
    );
\bancoDeRegistros_reg[18][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[18]_40\(23)
    );
\bancoDeRegistros_reg[18][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[18]_40\(24)
    );
\bancoDeRegistros_reg[18][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[18]_40\(25)
    );
\bancoDeRegistros_reg[18][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[18]_40\(26)
    );
\bancoDeRegistros_reg[18][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[18]_40\(27)
    );
\bancoDeRegistros_reg[18][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[18]_40\(28)
    );
\bancoDeRegistros_reg[18][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[18]_40\(29)
    );
\bancoDeRegistros_reg[18][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[18]_40\(2)
    );
\bancoDeRegistros_reg[18][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[18]_40\(30)
    );
\bancoDeRegistros_reg[18][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[18]_40\(31)
    );
\bancoDeRegistros_reg[18][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[18]_40\(3)
    );
\bancoDeRegistros_reg[18][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[18]_40\(4)
    );
\bancoDeRegistros_reg[18][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[18]_40\(5)
    );
\bancoDeRegistros_reg[18][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[18]_40\(6)
    );
\bancoDeRegistros_reg[18][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[18]_40\(7)
    );
\bancoDeRegistros_reg[18][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[18]_40\(8)
    );
\bancoDeRegistros_reg[18][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[18][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[18]_40\(9)
    );
\bancoDeRegistros_reg[19][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[19]_39\(0)
    );
\bancoDeRegistros_reg[19][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[19]_39\(10)
    );
\bancoDeRegistros_reg[19][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[19]_39\(11)
    );
\bancoDeRegistros_reg[19][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[19]_39\(12)
    );
\bancoDeRegistros_reg[19][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[19]_39\(13)
    );
\bancoDeRegistros_reg[19][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[19]_39\(14)
    );
\bancoDeRegistros_reg[19][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[19]_39\(15)
    );
\bancoDeRegistros_reg[19][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[19]_39\(16)
    );
\bancoDeRegistros_reg[19][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[19]_39\(17)
    );
\bancoDeRegistros_reg[19][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[19]_39\(18)
    );
\bancoDeRegistros_reg[19][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[19]_39\(19)
    );
\bancoDeRegistros_reg[19][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[19]_39\(1)
    );
\bancoDeRegistros_reg[19][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[19]_39\(20)
    );
\bancoDeRegistros_reg[19][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[19]_39\(21)
    );
\bancoDeRegistros_reg[19][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[19]_39\(22)
    );
\bancoDeRegistros_reg[19][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[19]_39\(23)
    );
\bancoDeRegistros_reg[19][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[19]_39\(24)
    );
\bancoDeRegistros_reg[19][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[19]_39\(25)
    );
\bancoDeRegistros_reg[19][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[19]_39\(26)
    );
\bancoDeRegistros_reg[19][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[19]_39\(27)
    );
\bancoDeRegistros_reg[19][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[19]_39\(28)
    );
\bancoDeRegistros_reg[19][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[19]_39\(29)
    );
\bancoDeRegistros_reg[19][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[19]_39\(2)
    );
\bancoDeRegistros_reg[19][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[19]_39\(30)
    );
\bancoDeRegistros_reg[19][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[19]_39\(31)
    );
\bancoDeRegistros_reg[19][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[19]_39\(3)
    );
\bancoDeRegistros_reg[19][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[19]_39\(4)
    );
\bancoDeRegistros_reg[19][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[19]_39\(5)
    );
\bancoDeRegistros_reg[19][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[19]_39\(6)
    );
\bancoDeRegistros_reg[19][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[19]_39\(7)
    );
\bancoDeRegistros_reg[19][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[19]_39\(8)
    );
\bancoDeRegistros_reg[19][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[19][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[19]_39\(9)
    );
\bancoDeRegistros_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[1]_56\(0)
    );
\bancoDeRegistros_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[1]_56\(10)
    );
\bancoDeRegistros_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[1]_56\(11)
    );
\bancoDeRegistros_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[1]_56\(12)
    );
\bancoDeRegistros_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[1]_56\(13)
    );
\bancoDeRegistros_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[1]_56\(14)
    );
\bancoDeRegistros_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[1]_56\(15)
    );
\bancoDeRegistros_reg[1][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[1]_56\(16)
    );
\bancoDeRegistros_reg[1][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[1]_56\(17)
    );
\bancoDeRegistros_reg[1][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[1]_56\(18)
    );
\bancoDeRegistros_reg[1][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[1]_56\(19)
    );
\bancoDeRegistros_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[1]_56\(1)
    );
\bancoDeRegistros_reg[1][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[1]_56\(20)
    );
\bancoDeRegistros_reg[1][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[1]_56\(21)
    );
\bancoDeRegistros_reg[1][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[1]_56\(22)
    );
\bancoDeRegistros_reg[1][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[1]_56\(23)
    );
\bancoDeRegistros_reg[1][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[1]_56\(24)
    );
\bancoDeRegistros_reg[1][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[1]_56\(25)
    );
\bancoDeRegistros_reg[1][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[1]_56\(26)
    );
\bancoDeRegistros_reg[1][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[1]_56\(27)
    );
\bancoDeRegistros_reg[1][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[1]_56\(28)
    );
\bancoDeRegistros_reg[1][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[1]_56\(29)
    );
\bancoDeRegistros_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[1]_56\(2)
    );
\bancoDeRegistros_reg[1][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[1]_56\(30)
    );
\bancoDeRegistros_reg[1][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[1]_56\(31)
    );
\bancoDeRegistros_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[1]_56\(3)
    );
\bancoDeRegistros_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[1]_56\(4)
    );
\bancoDeRegistros_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[1]_56\(5)
    );
\bancoDeRegistros_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[1]_56\(6)
    );
\bancoDeRegistros_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[1]_56\(7)
    );
\bancoDeRegistros_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[1]_56\(8)
    );
\bancoDeRegistros_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[1][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[1]_56\(9)
    );
\bancoDeRegistros_reg[20][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[20]_38\(0)
    );
\bancoDeRegistros_reg[20][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[20]_38\(10)
    );
\bancoDeRegistros_reg[20][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[20]_38\(11)
    );
\bancoDeRegistros_reg[20][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[20]_38\(12)
    );
\bancoDeRegistros_reg[20][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[20]_38\(13)
    );
\bancoDeRegistros_reg[20][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[20]_38\(14)
    );
\bancoDeRegistros_reg[20][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[20]_38\(15)
    );
\bancoDeRegistros_reg[20][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[20]_38\(16)
    );
\bancoDeRegistros_reg[20][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[20]_38\(17)
    );
\bancoDeRegistros_reg[20][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[20]_38\(18)
    );
\bancoDeRegistros_reg[20][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[20]_38\(19)
    );
\bancoDeRegistros_reg[20][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[20]_38\(1)
    );
\bancoDeRegistros_reg[20][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[20]_38\(20)
    );
\bancoDeRegistros_reg[20][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[20]_38\(21)
    );
\bancoDeRegistros_reg[20][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[20]_38\(22)
    );
\bancoDeRegistros_reg[20][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[20]_38\(23)
    );
\bancoDeRegistros_reg[20][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[20]_38\(24)
    );
\bancoDeRegistros_reg[20][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[20]_38\(25)
    );
\bancoDeRegistros_reg[20][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[20]_38\(26)
    );
\bancoDeRegistros_reg[20][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[20]_38\(27)
    );
\bancoDeRegistros_reg[20][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[20]_38\(28)
    );
\bancoDeRegistros_reg[20][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[20]_38\(29)
    );
\bancoDeRegistros_reg[20][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[20]_38\(2)
    );
\bancoDeRegistros_reg[20][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[20]_38\(30)
    );
\bancoDeRegistros_reg[20][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[20]_38\(31)
    );
\bancoDeRegistros_reg[20][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[20]_38\(3)
    );
\bancoDeRegistros_reg[20][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[20]_38\(4)
    );
\bancoDeRegistros_reg[20][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[20]_38\(5)
    );
\bancoDeRegistros_reg[20][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[20]_38\(6)
    );
\bancoDeRegistros_reg[20][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[20]_38\(7)
    );
\bancoDeRegistros_reg[20][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[20]_38\(8)
    );
\bancoDeRegistros_reg[20][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[20][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[20]_38\(9)
    );
\bancoDeRegistros_reg[21][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[21]_37\(0)
    );
\bancoDeRegistros_reg[21][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[21]_37\(10)
    );
\bancoDeRegistros_reg[21][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[21]_37\(11)
    );
\bancoDeRegistros_reg[21][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[21]_37\(12)
    );
\bancoDeRegistros_reg[21][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[21]_37\(13)
    );
\bancoDeRegistros_reg[21][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[21]_37\(14)
    );
\bancoDeRegistros_reg[21][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[21]_37\(15)
    );
\bancoDeRegistros_reg[21][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[21]_37\(16)
    );
\bancoDeRegistros_reg[21][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[21]_37\(17)
    );
\bancoDeRegistros_reg[21][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[21]_37\(18)
    );
\bancoDeRegistros_reg[21][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[21]_37\(19)
    );
\bancoDeRegistros_reg[21][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[21]_37\(1)
    );
\bancoDeRegistros_reg[21][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[21]_37\(20)
    );
\bancoDeRegistros_reg[21][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[21]_37\(21)
    );
\bancoDeRegistros_reg[21][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[21]_37\(22)
    );
\bancoDeRegistros_reg[21][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[21]_37\(23)
    );
\bancoDeRegistros_reg[21][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[21]_37\(24)
    );
\bancoDeRegistros_reg[21][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[21]_37\(25)
    );
\bancoDeRegistros_reg[21][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[21]_37\(26)
    );
\bancoDeRegistros_reg[21][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[21]_37\(27)
    );
\bancoDeRegistros_reg[21][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[21]_37\(28)
    );
\bancoDeRegistros_reg[21][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[21]_37\(29)
    );
\bancoDeRegistros_reg[21][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[21]_37\(2)
    );
\bancoDeRegistros_reg[21][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[21]_37\(30)
    );
\bancoDeRegistros_reg[21][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[21]_37\(31)
    );
\bancoDeRegistros_reg[21][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[21]_37\(3)
    );
\bancoDeRegistros_reg[21][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[21]_37\(4)
    );
\bancoDeRegistros_reg[21][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[21]_37\(5)
    );
\bancoDeRegistros_reg[21][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[21]_37\(6)
    );
\bancoDeRegistros_reg[21][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[21]_37\(7)
    );
\bancoDeRegistros_reg[21][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[21]_37\(8)
    );
\bancoDeRegistros_reg[21][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[21][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[21]_37\(9)
    );
\bancoDeRegistros_reg[22][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[22]_36\(0)
    );
\bancoDeRegistros_reg[22][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[22]_36\(10)
    );
\bancoDeRegistros_reg[22][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[22]_36\(11)
    );
\bancoDeRegistros_reg[22][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[22]_36\(12)
    );
\bancoDeRegistros_reg[22][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[22]_36\(13)
    );
\bancoDeRegistros_reg[22][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[22]_36\(14)
    );
\bancoDeRegistros_reg[22][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[22]_36\(15)
    );
\bancoDeRegistros_reg[22][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[22]_36\(16)
    );
\bancoDeRegistros_reg[22][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[22]_36\(17)
    );
\bancoDeRegistros_reg[22][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[22]_36\(18)
    );
\bancoDeRegistros_reg[22][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[22]_36\(19)
    );
\bancoDeRegistros_reg[22][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[22]_36\(1)
    );
\bancoDeRegistros_reg[22][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[22]_36\(20)
    );
\bancoDeRegistros_reg[22][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[22]_36\(21)
    );
\bancoDeRegistros_reg[22][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[22]_36\(22)
    );
\bancoDeRegistros_reg[22][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[22]_36\(23)
    );
\bancoDeRegistros_reg[22][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[22]_36\(24)
    );
\bancoDeRegistros_reg[22][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[22]_36\(25)
    );
\bancoDeRegistros_reg[22][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[22]_36\(26)
    );
\bancoDeRegistros_reg[22][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[22]_36\(27)
    );
\bancoDeRegistros_reg[22][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[22]_36\(28)
    );
\bancoDeRegistros_reg[22][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[22]_36\(29)
    );
\bancoDeRegistros_reg[22][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[22]_36\(2)
    );
\bancoDeRegistros_reg[22][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[22]_36\(30)
    );
\bancoDeRegistros_reg[22][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[22]_36\(31)
    );
\bancoDeRegistros_reg[22][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[22]_36\(3)
    );
\bancoDeRegistros_reg[22][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[22]_36\(4)
    );
\bancoDeRegistros_reg[22][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[22]_36\(5)
    );
\bancoDeRegistros_reg[22][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[22]_36\(6)
    );
\bancoDeRegistros_reg[22][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[22]_36\(7)
    );
\bancoDeRegistros_reg[22][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[22]_36\(8)
    );
\bancoDeRegistros_reg[22][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[22][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[22]_36\(9)
    );
\bancoDeRegistros_reg[23][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[23]_35\(0)
    );
\bancoDeRegistros_reg[23][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[23]_35\(10)
    );
\bancoDeRegistros_reg[23][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[23]_35\(11)
    );
\bancoDeRegistros_reg[23][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[23]_35\(12)
    );
\bancoDeRegistros_reg[23][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[23]_35\(13)
    );
\bancoDeRegistros_reg[23][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[23]_35\(14)
    );
\bancoDeRegistros_reg[23][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[23]_35\(15)
    );
\bancoDeRegistros_reg[23][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[23]_35\(16)
    );
\bancoDeRegistros_reg[23][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[23]_35\(17)
    );
\bancoDeRegistros_reg[23][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[23]_35\(18)
    );
\bancoDeRegistros_reg[23][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[23]_35\(19)
    );
\bancoDeRegistros_reg[23][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[23]_35\(1)
    );
\bancoDeRegistros_reg[23][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[23]_35\(20)
    );
\bancoDeRegistros_reg[23][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[23]_35\(21)
    );
\bancoDeRegistros_reg[23][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[23]_35\(22)
    );
\bancoDeRegistros_reg[23][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[23]_35\(23)
    );
\bancoDeRegistros_reg[23][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[23]_35\(24)
    );
\bancoDeRegistros_reg[23][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[23]_35\(25)
    );
\bancoDeRegistros_reg[23][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[23]_35\(26)
    );
\bancoDeRegistros_reg[23][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[23]_35\(27)
    );
\bancoDeRegistros_reg[23][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[23]_35\(28)
    );
\bancoDeRegistros_reg[23][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[23]_35\(29)
    );
\bancoDeRegistros_reg[23][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[23]_35\(2)
    );
\bancoDeRegistros_reg[23][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[23]_35\(30)
    );
\bancoDeRegistros_reg[23][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[23]_35\(31)
    );
\bancoDeRegistros_reg[23][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[23]_35\(3)
    );
\bancoDeRegistros_reg[23][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[23]_35\(4)
    );
\bancoDeRegistros_reg[23][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[23]_35\(5)
    );
\bancoDeRegistros_reg[23][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[23]_35\(6)
    );
\bancoDeRegistros_reg[23][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[23]_35\(7)
    );
\bancoDeRegistros_reg[23][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[23]_35\(8)
    );
\bancoDeRegistros_reg[23][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[23][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[23]_35\(9)
    );
\bancoDeRegistros_reg[24][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[24]_34\(0)
    );
\bancoDeRegistros_reg[24][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[24]_34\(10)
    );
\bancoDeRegistros_reg[24][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[24]_34\(11)
    );
\bancoDeRegistros_reg[24][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[24]_34\(12)
    );
\bancoDeRegistros_reg[24][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[24]_34\(13)
    );
\bancoDeRegistros_reg[24][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[24]_34\(14)
    );
\bancoDeRegistros_reg[24][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[24]_34\(15)
    );
\bancoDeRegistros_reg[24][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[24]_34\(16)
    );
\bancoDeRegistros_reg[24][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[24]_34\(17)
    );
\bancoDeRegistros_reg[24][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[24]_34\(18)
    );
\bancoDeRegistros_reg[24][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[24]_34\(19)
    );
\bancoDeRegistros_reg[24][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[24]_34\(1)
    );
\bancoDeRegistros_reg[24][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[24]_34\(20)
    );
\bancoDeRegistros_reg[24][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[24]_34\(21)
    );
\bancoDeRegistros_reg[24][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[24]_34\(22)
    );
\bancoDeRegistros_reg[24][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[24]_34\(23)
    );
\bancoDeRegistros_reg[24][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[24]_34\(24)
    );
\bancoDeRegistros_reg[24][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[24]_34\(25)
    );
\bancoDeRegistros_reg[24][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[24]_34\(26)
    );
\bancoDeRegistros_reg[24][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[24]_34\(27)
    );
\bancoDeRegistros_reg[24][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[24]_34\(28)
    );
\bancoDeRegistros_reg[24][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[24]_34\(29)
    );
\bancoDeRegistros_reg[24][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[24]_34\(2)
    );
\bancoDeRegistros_reg[24][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[24]_34\(30)
    );
\bancoDeRegistros_reg[24][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[24]_34\(31)
    );
\bancoDeRegistros_reg[24][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[24]_34\(3)
    );
\bancoDeRegistros_reg[24][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[24]_34\(4)
    );
\bancoDeRegistros_reg[24][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[24]_34\(5)
    );
\bancoDeRegistros_reg[24][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[24]_34\(6)
    );
\bancoDeRegistros_reg[24][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[24]_34\(7)
    );
\bancoDeRegistros_reg[24][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[24]_34\(8)
    );
\bancoDeRegistros_reg[24][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[24][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[24]_34\(9)
    );
\bancoDeRegistros_reg[25][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[25]_33\(0)
    );
\bancoDeRegistros_reg[25][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[25]_33\(10)
    );
\bancoDeRegistros_reg[25][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[25]_33\(11)
    );
\bancoDeRegistros_reg[25][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[25]_33\(12)
    );
\bancoDeRegistros_reg[25][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[25]_33\(13)
    );
\bancoDeRegistros_reg[25][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[25]_33\(14)
    );
\bancoDeRegistros_reg[25][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[25]_33\(15)
    );
\bancoDeRegistros_reg[25][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[25]_33\(16)
    );
\bancoDeRegistros_reg[25][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[25]_33\(17)
    );
\bancoDeRegistros_reg[25][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[25]_33\(18)
    );
\bancoDeRegistros_reg[25][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[25]_33\(19)
    );
\bancoDeRegistros_reg[25][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[25]_33\(1)
    );
\bancoDeRegistros_reg[25][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[25]_33\(20)
    );
\bancoDeRegistros_reg[25][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[25]_33\(21)
    );
\bancoDeRegistros_reg[25][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[25]_33\(22)
    );
\bancoDeRegistros_reg[25][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[25]_33\(23)
    );
\bancoDeRegistros_reg[25][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[25]_33\(24)
    );
\bancoDeRegistros_reg[25][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[25]_33\(25)
    );
\bancoDeRegistros_reg[25][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[25]_33\(26)
    );
\bancoDeRegistros_reg[25][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[25]_33\(27)
    );
\bancoDeRegistros_reg[25][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[25]_33\(28)
    );
\bancoDeRegistros_reg[25][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[25]_33\(29)
    );
\bancoDeRegistros_reg[25][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[25]_33\(2)
    );
\bancoDeRegistros_reg[25][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[25]_33\(30)
    );
\bancoDeRegistros_reg[25][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[25]_33\(31)
    );
\bancoDeRegistros_reg[25][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[25]_33\(3)
    );
\bancoDeRegistros_reg[25][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[25]_33\(4)
    );
\bancoDeRegistros_reg[25][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[25]_33\(5)
    );
\bancoDeRegistros_reg[25][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[25]_33\(6)
    );
\bancoDeRegistros_reg[25][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[25]_33\(7)
    );
\bancoDeRegistros_reg[25][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[25]_33\(8)
    );
\bancoDeRegistros_reg[25][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[25][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[25]_33\(9)
    );
\bancoDeRegistros_reg[26][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[26]_32\(0)
    );
\bancoDeRegistros_reg[26][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[26]_32\(10)
    );
\bancoDeRegistros_reg[26][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[26]_32\(11)
    );
\bancoDeRegistros_reg[26][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[26]_32\(12)
    );
\bancoDeRegistros_reg[26][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[26]_32\(13)
    );
\bancoDeRegistros_reg[26][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[26]_32\(14)
    );
\bancoDeRegistros_reg[26][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[26]_32\(15)
    );
\bancoDeRegistros_reg[26][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[26]_32\(16)
    );
\bancoDeRegistros_reg[26][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[26]_32\(17)
    );
\bancoDeRegistros_reg[26][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[26]_32\(18)
    );
\bancoDeRegistros_reg[26][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[26]_32\(19)
    );
\bancoDeRegistros_reg[26][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[26]_32\(1)
    );
\bancoDeRegistros_reg[26][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[26]_32\(20)
    );
\bancoDeRegistros_reg[26][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[26]_32\(21)
    );
\bancoDeRegistros_reg[26][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[26]_32\(22)
    );
\bancoDeRegistros_reg[26][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[26]_32\(23)
    );
\bancoDeRegistros_reg[26][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[26]_32\(24)
    );
\bancoDeRegistros_reg[26][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[26]_32\(25)
    );
\bancoDeRegistros_reg[26][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[26]_32\(26)
    );
\bancoDeRegistros_reg[26][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[26]_32\(27)
    );
\bancoDeRegistros_reg[26][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[26]_32\(28)
    );
\bancoDeRegistros_reg[26][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[26]_32\(29)
    );
\bancoDeRegistros_reg[26][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[26]_32\(2)
    );
\bancoDeRegistros_reg[26][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[26]_32\(30)
    );
\bancoDeRegistros_reg[26][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[26]_32\(31)
    );
\bancoDeRegistros_reg[26][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[26]_32\(3)
    );
\bancoDeRegistros_reg[26][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[26]_32\(4)
    );
\bancoDeRegistros_reg[26][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[26]_32\(5)
    );
\bancoDeRegistros_reg[26][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[26]_32\(6)
    );
\bancoDeRegistros_reg[26][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[26]_32\(7)
    );
\bancoDeRegistros_reg[26][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[26]_32\(8)
    );
\bancoDeRegistros_reg[26][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[26][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[26]_32\(9)
    );
\bancoDeRegistros_reg[27][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[27]_31\(0)
    );
\bancoDeRegistros_reg[27][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[27]_31\(10)
    );
\bancoDeRegistros_reg[27][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[27]_31\(11)
    );
\bancoDeRegistros_reg[27][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[27]_31\(12)
    );
\bancoDeRegistros_reg[27][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[27]_31\(13)
    );
\bancoDeRegistros_reg[27][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[27]_31\(14)
    );
\bancoDeRegistros_reg[27][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[27]_31\(15)
    );
\bancoDeRegistros_reg[27][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[27]_31\(16)
    );
\bancoDeRegistros_reg[27][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[27]_31\(17)
    );
\bancoDeRegistros_reg[27][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[27]_31\(18)
    );
\bancoDeRegistros_reg[27][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[27]_31\(19)
    );
\bancoDeRegistros_reg[27][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[27]_31\(1)
    );
\bancoDeRegistros_reg[27][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[27]_31\(20)
    );
\bancoDeRegistros_reg[27][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[27]_31\(21)
    );
\bancoDeRegistros_reg[27][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[27]_31\(22)
    );
\bancoDeRegistros_reg[27][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[27]_31\(23)
    );
\bancoDeRegistros_reg[27][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[27]_31\(24)
    );
\bancoDeRegistros_reg[27][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[27]_31\(25)
    );
\bancoDeRegistros_reg[27][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[27]_31\(26)
    );
\bancoDeRegistros_reg[27][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[27]_31\(27)
    );
\bancoDeRegistros_reg[27][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[27]_31\(28)
    );
\bancoDeRegistros_reg[27][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[27]_31\(29)
    );
\bancoDeRegistros_reg[27][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[27]_31\(2)
    );
\bancoDeRegistros_reg[27][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[27]_31\(30)
    );
\bancoDeRegistros_reg[27][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[27]_31\(31)
    );
\bancoDeRegistros_reg[27][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[27]_31\(3)
    );
\bancoDeRegistros_reg[27][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[27]_31\(4)
    );
\bancoDeRegistros_reg[27][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[27]_31\(5)
    );
\bancoDeRegistros_reg[27][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[27]_31\(6)
    );
\bancoDeRegistros_reg[27][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[27]_31\(7)
    );
\bancoDeRegistros_reg[27][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[27]_31\(8)
    );
\bancoDeRegistros_reg[27][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[27][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[27]_31\(9)
    );
\bancoDeRegistros_reg[28][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[28]_30\(0)
    );
\bancoDeRegistros_reg[28][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[28]_30\(10)
    );
\bancoDeRegistros_reg[28][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[28]_30\(11)
    );
\bancoDeRegistros_reg[28][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[28]_30\(12)
    );
\bancoDeRegistros_reg[28][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[28]_30\(13)
    );
\bancoDeRegistros_reg[28][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[28]_30\(14)
    );
\bancoDeRegistros_reg[28][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[28]_30\(15)
    );
\bancoDeRegistros_reg[28][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[28]_30\(16)
    );
\bancoDeRegistros_reg[28][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[28]_30\(17)
    );
\bancoDeRegistros_reg[28][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[28]_30\(18)
    );
\bancoDeRegistros_reg[28][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[28]_30\(19)
    );
\bancoDeRegistros_reg[28][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[28]_30\(1)
    );
\bancoDeRegistros_reg[28][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[28]_30\(20)
    );
\bancoDeRegistros_reg[28][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[28]_30\(21)
    );
\bancoDeRegistros_reg[28][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[28]_30\(22)
    );
\bancoDeRegistros_reg[28][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[28]_30\(23)
    );
\bancoDeRegistros_reg[28][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[28]_30\(24)
    );
\bancoDeRegistros_reg[28][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[28]_30\(25)
    );
\bancoDeRegistros_reg[28][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[28]_30\(26)
    );
\bancoDeRegistros_reg[28][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[28]_30\(27)
    );
\bancoDeRegistros_reg[28][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[28]_30\(28)
    );
\bancoDeRegistros_reg[28][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[28]_30\(29)
    );
\bancoDeRegistros_reg[28][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[28]_30\(2)
    );
\bancoDeRegistros_reg[28][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[28]_30\(30)
    );
\bancoDeRegistros_reg[28][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[28]_30\(31)
    );
\bancoDeRegistros_reg[28][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[28]_30\(3)
    );
\bancoDeRegistros_reg[28][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[28]_30\(4)
    );
\bancoDeRegistros_reg[28][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[28]_30\(5)
    );
\bancoDeRegistros_reg[28][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[28]_30\(6)
    );
\bancoDeRegistros_reg[28][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[28]_30\(7)
    );
\bancoDeRegistros_reg[28][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[28]_30\(8)
    );
\bancoDeRegistros_reg[28][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[28][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[28]_30\(9)
    );
\bancoDeRegistros_reg[29][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[29]_29\(0)
    );
\bancoDeRegistros_reg[29][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[29]_29\(10)
    );
\bancoDeRegistros_reg[29][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[29]_29\(11)
    );
\bancoDeRegistros_reg[29][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[29]_29\(12)
    );
\bancoDeRegistros_reg[29][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[29]_29\(13)
    );
\bancoDeRegistros_reg[29][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[29]_29\(14)
    );
\bancoDeRegistros_reg[29][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[29]_29\(15)
    );
\bancoDeRegistros_reg[29][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[29]_29\(16)
    );
\bancoDeRegistros_reg[29][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[29]_29\(17)
    );
\bancoDeRegistros_reg[29][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[29]_29\(18)
    );
\bancoDeRegistros_reg[29][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[29]_29\(19)
    );
\bancoDeRegistros_reg[29][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[29]_29\(1)
    );
\bancoDeRegistros_reg[29][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[29]_29\(20)
    );
\bancoDeRegistros_reg[29][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[29]_29\(21)
    );
\bancoDeRegistros_reg[29][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[29]_29\(22)
    );
\bancoDeRegistros_reg[29][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[29]_29\(23)
    );
\bancoDeRegistros_reg[29][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[29]_29\(24)
    );
\bancoDeRegistros_reg[29][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[29]_29\(25)
    );
\bancoDeRegistros_reg[29][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[29]_29\(26)
    );
\bancoDeRegistros_reg[29][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[29]_29\(27)
    );
\bancoDeRegistros_reg[29][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[29]_29\(28)
    );
\bancoDeRegistros_reg[29][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[29]_29\(29)
    );
\bancoDeRegistros_reg[29][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[29]_29\(2)
    );
\bancoDeRegistros_reg[29][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[29]_29\(30)
    );
\bancoDeRegistros_reg[29][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[29]_29\(31)
    );
\bancoDeRegistros_reg[29][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[29]_29\(3)
    );
\bancoDeRegistros_reg[29][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[29]_29\(4)
    );
\bancoDeRegistros_reg[29][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[29]_29\(5)
    );
\bancoDeRegistros_reg[29][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[29]_29\(6)
    );
\bancoDeRegistros_reg[29][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[29]_29\(7)
    );
\bancoDeRegistros_reg[29][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[29]_29\(8)
    );
\bancoDeRegistros_reg[29][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[29][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[29]_29\(9)
    );
\bancoDeRegistros_reg[2][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[2]_55\(0)
    );
\bancoDeRegistros_reg[2][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[2]_55\(10)
    );
\bancoDeRegistros_reg[2][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[2]_55\(11)
    );
\bancoDeRegistros_reg[2][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[2]_55\(12)
    );
\bancoDeRegistros_reg[2][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[2]_55\(13)
    );
\bancoDeRegistros_reg[2][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[2]_55\(14)
    );
\bancoDeRegistros_reg[2][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[2]_55\(15)
    );
\bancoDeRegistros_reg[2][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[2]_55\(16)
    );
\bancoDeRegistros_reg[2][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[2]_55\(17)
    );
\bancoDeRegistros_reg[2][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[2]_55\(18)
    );
\bancoDeRegistros_reg[2][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[2]_55\(19)
    );
\bancoDeRegistros_reg[2][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[2]_55\(1)
    );
\bancoDeRegistros_reg[2][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[2]_55\(20)
    );
\bancoDeRegistros_reg[2][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[2]_55\(21)
    );
\bancoDeRegistros_reg[2][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[2]_55\(22)
    );
\bancoDeRegistros_reg[2][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[2]_55\(23)
    );
\bancoDeRegistros_reg[2][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[2]_55\(24)
    );
\bancoDeRegistros_reg[2][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[2]_55\(25)
    );
\bancoDeRegistros_reg[2][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[2]_55\(26)
    );
\bancoDeRegistros_reg[2][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[2]_55\(27)
    );
\bancoDeRegistros_reg[2][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[2]_55\(28)
    );
\bancoDeRegistros_reg[2][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[2]_55\(29)
    );
\bancoDeRegistros_reg[2][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[2]_55\(2)
    );
\bancoDeRegistros_reg[2][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[2]_55\(30)
    );
\bancoDeRegistros_reg[2][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[2]_55\(31)
    );
\bancoDeRegistros_reg[2][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[2]_55\(3)
    );
\bancoDeRegistros_reg[2][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[2]_55\(4)
    );
\bancoDeRegistros_reg[2][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[2]_55\(5)
    );
\bancoDeRegistros_reg[2][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[2]_55\(6)
    );
\bancoDeRegistros_reg[2][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[2]_55\(7)
    );
\bancoDeRegistros_reg[2][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[2]_55\(8)
    );
\bancoDeRegistros_reg[2][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[2][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[2]_55\(9)
    );
\bancoDeRegistros_reg[30][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[30]_28\(0)
    );
\bancoDeRegistros_reg[30][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[30]_28\(10)
    );
\bancoDeRegistros_reg[30][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[30]_28\(11)
    );
\bancoDeRegistros_reg[30][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[30]_28\(12)
    );
\bancoDeRegistros_reg[30][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[30]_28\(13)
    );
\bancoDeRegistros_reg[30][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[30]_28\(14)
    );
\bancoDeRegistros_reg[30][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[30]_28\(15)
    );
\bancoDeRegistros_reg[30][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[30]_28\(16)
    );
\bancoDeRegistros_reg[30][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[30]_28\(17)
    );
\bancoDeRegistros_reg[30][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[30]_28\(18)
    );
\bancoDeRegistros_reg[30][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[30]_28\(19)
    );
\bancoDeRegistros_reg[30][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[30]_28\(1)
    );
\bancoDeRegistros_reg[30][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[30]_28\(20)
    );
\bancoDeRegistros_reg[30][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[30]_28\(21)
    );
\bancoDeRegistros_reg[30][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[30]_28\(22)
    );
\bancoDeRegistros_reg[30][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[30]_28\(23)
    );
\bancoDeRegistros_reg[30][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[30]_28\(24)
    );
\bancoDeRegistros_reg[30][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[30]_28\(25)
    );
\bancoDeRegistros_reg[30][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[30]_28\(26)
    );
\bancoDeRegistros_reg[30][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[30]_28\(27)
    );
\bancoDeRegistros_reg[30][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[30]_28\(28)
    );
\bancoDeRegistros_reg[30][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[30]_28\(29)
    );
\bancoDeRegistros_reg[30][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[30]_28\(2)
    );
\bancoDeRegistros_reg[30][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[30]_28\(30)
    );
\bancoDeRegistros_reg[30][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[30]_28\(31)
    );
\bancoDeRegistros_reg[30][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[30]_28\(3)
    );
\bancoDeRegistros_reg[30][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[30]_28\(4)
    );
\bancoDeRegistros_reg[30][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[30]_28\(5)
    );
\bancoDeRegistros_reg[30][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[30]_28\(6)
    );
\bancoDeRegistros_reg[30][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[30]_28\(7)
    );
\bancoDeRegistros_reg[30][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[30]_28\(8)
    );
\bancoDeRegistros_reg[30][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[30][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[30]_28\(9)
    );
\bancoDeRegistros_reg[31][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[31]_27\(0)
    );
\bancoDeRegistros_reg[31][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[31]_27\(10)
    );
\bancoDeRegistros_reg[31][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[31]_27\(11)
    );
\bancoDeRegistros_reg[31][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[31]_27\(12)
    );
\bancoDeRegistros_reg[31][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[31]_27\(13)
    );
\bancoDeRegistros_reg[31][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[31]_27\(14)
    );
\bancoDeRegistros_reg[31][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[31]_27\(15)
    );
\bancoDeRegistros_reg[31][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[31]_27\(16)
    );
\bancoDeRegistros_reg[31][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[31]_27\(17)
    );
\bancoDeRegistros_reg[31][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[31]_27\(18)
    );
\bancoDeRegistros_reg[31][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[31]_27\(19)
    );
\bancoDeRegistros_reg[31][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[31]_27\(1)
    );
\bancoDeRegistros_reg[31][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[31]_27\(20)
    );
\bancoDeRegistros_reg[31][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[31]_27\(21)
    );
\bancoDeRegistros_reg[31][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[31]_27\(22)
    );
\bancoDeRegistros_reg[31][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[31]_27\(23)
    );
\bancoDeRegistros_reg[31][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[31]_27\(24)
    );
\bancoDeRegistros_reg[31][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[31]_27\(25)
    );
\bancoDeRegistros_reg[31][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[31]_27\(26)
    );
\bancoDeRegistros_reg[31][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[31]_27\(27)
    );
\bancoDeRegistros_reg[31][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[31]_27\(28)
    );
\bancoDeRegistros_reg[31][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[31]_27\(29)
    );
\bancoDeRegistros_reg[31][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[31]_27\(2)
    );
\bancoDeRegistros_reg[31][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[31]_27\(30)
    );
\bancoDeRegistros_reg[31][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[31]_27\(31)
    );
\bancoDeRegistros_reg[31][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[31]_27\(3)
    );
\bancoDeRegistros_reg[31][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[31]_27\(4)
    );
\bancoDeRegistros_reg[31][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[31]_27\(5)
    );
\bancoDeRegistros_reg[31][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[31]_27\(6)
    );
\bancoDeRegistros_reg[31][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[31]_27\(7)
    );
\bancoDeRegistros_reg[31][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[31]_27\(8)
    );
\bancoDeRegistros_reg[31][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[31][0]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[31]_27\(9)
    );
\bancoDeRegistros_reg[3][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => R3(0)
    );
\bancoDeRegistros_reg[3][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg_n_0_[3][10]\
    );
\bancoDeRegistros_reg[3][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg_n_0_[3][11]\
    );
\bancoDeRegistros_reg[3][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg_n_0_[3][12]\
    );
\bancoDeRegistros_reg[3][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg_n_0_[3][13]\
    );
\bancoDeRegistros_reg[3][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg_n_0_[3][14]\
    );
\bancoDeRegistros_reg[3][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg_n_0_[3][15]\
    );
\bancoDeRegistros_reg[3][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg_n_0_[3][16]\
    );
\bancoDeRegistros_reg[3][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg_n_0_[3][17]\
    );
\bancoDeRegistros_reg[3][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg_n_0_[3][18]\
    );
\bancoDeRegistros_reg[3][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg_n_0_[3][19]\
    );
\bancoDeRegistros_reg[3][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => R3(1)
    );
\bancoDeRegistros_reg[3][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg_n_0_[3][20]\
    );
\bancoDeRegistros_reg[3][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg_n_0_[3][21]\
    );
\bancoDeRegistros_reg[3][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg_n_0_[3][22]\
    );
\bancoDeRegistros_reg[3][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg_n_0_[3][23]\
    );
\bancoDeRegistros_reg[3][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg_n_0_[3][24]\
    );
\bancoDeRegistros_reg[3][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg_n_0_[3][25]\
    );
\bancoDeRegistros_reg[3][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg_n_0_[3][26]\
    );
\bancoDeRegistros_reg[3][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg_n_0_[3][27]\
    );
\bancoDeRegistros_reg[3][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg_n_0_[3][28]\
    );
\bancoDeRegistros_reg[3][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg_n_0_[3][29]\
    );
\bancoDeRegistros_reg[3][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => R3(2)
    );
\bancoDeRegistros_reg[3][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg_n_0_[3][30]\
    );
\bancoDeRegistros_reg[3][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg_n_0_[3][31]\
    );
\bancoDeRegistros_reg[3][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => R3(3)
    );
\bancoDeRegistros_reg[3][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => R3(4)
    );
\bancoDeRegistros_reg[3][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => R3(5)
    );
\bancoDeRegistros_reg[3][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => R3(6)
    );
\bancoDeRegistros_reg[3][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => R3(7)
    );
\bancoDeRegistros_reg[3][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg_n_0_[3][8]\
    );
\bancoDeRegistros_reg[3][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg_n_0_[3][9]\
    );
\bancoDeRegistros_reg[4][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[4]_54\(0)
    );
\bancoDeRegistros_reg[4][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[4]_54\(10)
    );
\bancoDeRegistros_reg[4][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[4]_54\(11)
    );
\bancoDeRegistros_reg[4][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[4]_54\(12)
    );
\bancoDeRegistros_reg[4][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[4]_54\(13)
    );
\bancoDeRegistros_reg[4][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[4]_54\(14)
    );
\bancoDeRegistros_reg[4][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[4]_54\(15)
    );
\bancoDeRegistros_reg[4][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[4]_54\(16)
    );
\bancoDeRegistros_reg[4][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[4]_54\(17)
    );
\bancoDeRegistros_reg[4][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[4]_54\(18)
    );
\bancoDeRegistros_reg[4][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[4]_54\(19)
    );
\bancoDeRegistros_reg[4][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[4]_54\(1)
    );
\bancoDeRegistros_reg[4][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[4]_54\(20)
    );
\bancoDeRegistros_reg[4][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[4]_54\(21)
    );
\bancoDeRegistros_reg[4][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[4]_54\(22)
    );
\bancoDeRegistros_reg[4][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[4]_54\(23)
    );
\bancoDeRegistros_reg[4][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[4]_54\(24)
    );
\bancoDeRegistros_reg[4][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[4]_54\(25)
    );
\bancoDeRegistros_reg[4][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[4]_54\(26)
    );
\bancoDeRegistros_reg[4][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[4]_54\(27)
    );
\bancoDeRegistros_reg[4][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[4]_54\(28)
    );
\bancoDeRegistros_reg[4][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[4]_54\(29)
    );
\bancoDeRegistros_reg[4][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[4]_54\(2)
    );
\bancoDeRegistros_reg[4][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[4]_54\(30)
    );
\bancoDeRegistros_reg[4][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[4]_54\(31)
    );
\bancoDeRegistros_reg[4][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[4]_54\(3)
    );
\bancoDeRegistros_reg[4][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[4]_54\(4)
    );
\bancoDeRegistros_reg[4][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[4]_54\(5)
    );
\bancoDeRegistros_reg[4][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[4]_54\(6)
    );
\bancoDeRegistros_reg[4][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[4]_54\(7)
    );
\bancoDeRegistros_reg[4][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[4]_54\(8)
    );
\bancoDeRegistros_reg[4][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[4][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[4]_54\(9)
    );
\bancoDeRegistros_reg[5][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[5]_53\(0)
    );
\bancoDeRegistros_reg[5][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[5]_53\(10)
    );
\bancoDeRegistros_reg[5][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[5]_53\(11)
    );
\bancoDeRegistros_reg[5][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[5]_53\(12)
    );
\bancoDeRegistros_reg[5][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[5]_53\(13)
    );
\bancoDeRegistros_reg[5][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[5]_53\(14)
    );
\bancoDeRegistros_reg[5][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[5]_53\(15)
    );
\bancoDeRegistros_reg[5][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[5]_53\(16)
    );
\bancoDeRegistros_reg[5][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[5]_53\(17)
    );
\bancoDeRegistros_reg[5][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[5]_53\(18)
    );
\bancoDeRegistros_reg[5][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[5]_53\(19)
    );
\bancoDeRegistros_reg[5][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[5]_53\(1)
    );
\bancoDeRegistros_reg[5][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[5]_53\(20)
    );
\bancoDeRegistros_reg[5][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[5]_53\(21)
    );
\bancoDeRegistros_reg[5][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[5]_53\(22)
    );
\bancoDeRegistros_reg[5][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[5]_53\(23)
    );
\bancoDeRegistros_reg[5][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[5]_53\(24)
    );
\bancoDeRegistros_reg[5][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[5]_53\(25)
    );
\bancoDeRegistros_reg[5][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[5]_53\(26)
    );
\bancoDeRegistros_reg[5][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[5]_53\(27)
    );
\bancoDeRegistros_reg[5][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[5]_53\(28)
    );
\bancoDeRegistros_reg[5][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[5]_53\(29)
    );
\bancoDeRegistros_reg[5][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[5]_53\(2)
    );
\bancoDeRegistros_reg[5][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[5]_53\(30)
    );
\bancoDeRegistros_reg[5][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[5]_53\(31)
    );
\bancoDeRegistros_reg[5][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[5]_53\(3)
    );
\bancoDeRegistros_reg[5][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[5]_53\(4)
    );
\bancoDeRegistros_reg[5][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[5]_53\(5)
    );
\bancoDeRegistros_reg[5][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[5]_53\(6)
    );
\bancoDeRegistros_reg[5][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[5]_53\(7)
    );
\bancoDeRegistros_reg[5][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[5]_53\(8)
    );
\bancoDeRegistros_reg[5][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[5][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[5]_53\(9)
    );
\bancoDeRegistros_reg[6][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[6]_52\(0)
    );
\bancoDeRegistros_reg[6][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[6]_52\(10)
    );
\bancoDeRegistros_reg[6][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[6]_52\(11)
    );
\bancoDeRegistros_reg[6][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[6]_52\(12)
    );
\bancoDeRegistros_reg[6][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[6]_52\(13)
    );
\bancoDeRegistros_reg[6][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[6]_52\(14)
    );
\bancoDeRegistros_reg[6][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[6]_52\(15)
    );
\bancoDeRegistros_reg[6][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[6]_52\(16)
    );
\bancoDeRegistros_reg[6][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[6]_52\(17)
    );
\bancoDeRegistros_reg[6][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[6]_52\(18)
    );
\bancoDeRegistros_reg[6][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[6]_52\(19)
    );
\bancoDeRegistros_reg[6][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[6]_52\(1)
    );
\bancoDeRegistros_reg[6][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[6]_52\(20)
    );
\bancoDeRegistros_reg[6][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[6]_52\(21)
    );
\bancoDeRegistros_reg[6][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[6]_52\(22)
    );
\bancoDeRegistros_reg[6][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[6]_52\(23)
    );
\bancoDeRegistros_reg[6][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[6]_52\(24)
    );
\bancoDeRegistros_reg[6][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[6]_52\(25)
    );
\bancoDeRegistros_reg[6][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[6]_52\(26)
    );
\bancoDeRegistros_reg[6][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[6]_52\(27)
    );
\bancoDeRegistros_reg[6][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[6]_52\(28)
    );
\bancoDeRegistros_reg[6][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[6]_52\(29)
    );
\bancoDeRegistros_reg[6][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[6]_52\(2)
    );
\bancoDeRegistros_reg[6][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[6]_52\(30)
    );
\bancoDeRegistros_reg[6][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[6]_52\(31)
    );
\bancoDeRegistros_reg[6][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[6]_52\(3)
    );
\bancoDeRegistros_reg[6][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[6]_52\(4)
    );
\bancoDeRegistros_reg[6][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[6]_52\(5)
    );
\bancoDeRegistros_reg[6][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[6]_52\(6)
    );
\bancoDeRegistros_reg[6][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[6]_52\(7)
    );
\bancoDeRegistros_reg[6][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[6]_52\(8)
    );
\bancoDeRegistros_reg[6][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[6][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[6]_52\(9)
    );
\bancoDeRegistros_reg[7][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[7]_51\(0)
    );
\bancoDeRegistros_reg[7][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[7]_51\(10)
    );
\bancoDeRegistros_reg[7][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[7]_51\(11)
    );
\bancoDeRegistros_reg[7][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[7]_51\(12)
    );
\bancoDeRegistros_reg[7][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[7]_51\(13)
    );
\bancoDeRegistros_reg[7][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[7]_51\(14)
    );
\bancoDeRegistros_reg[7][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[7]_51\(15)
    );
\bancoDeRegistros_reg[7][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[7]_51\(16)
    );
\bancoDeRegistros_reg[7][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[7]_51\(17)
    );
\bancoDeRegistros_reg[7][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[7]_51\(18)
    );
\bancoDeRegistros_reg[7][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[7]_51\(19)
    );
\bancoDeRegistros_reg[7][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[7]_51\(1)
    );
\bancoDeRegistros_reg[7][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[7]_51\(20)
    );
\bancoDeRegistros_reg[7][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[7]_51\(21)
    );
\bancoDeRegistros_reg[7][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[7]_51\(22)
    );
\bancoDeRegistros_reg[7][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[7]_51\(23)
    );
\bancoDeRegistros_reg[7][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[7]_51\(24)
    );
\bancoDeRegistros_reg[7][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[7]_51\(25)
    );
\bancoDeRegistros_reg[7][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[7]_51\(26)
    );
\bancoDeRegistros_reg[7][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[7]_51\(27)
    );
\bancoDeRegistros_reg[7][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[7]_51\(28)
    );
\bancoDeRegistros_reg[7][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[7]_51\(29)
    );
\bancoDeRegistros_reg[7][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[7]_51\(2)
    );
\bancoDeRegistros_reg[7][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[7]_51\(30)
    );
\bancoDeRegistros_reg[7][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[7]_51\(31)
    );
\bancoDeRegistros_reg[7][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[7]_51\(3)
    );
\bancoDeRegistros_reg[7][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[7]_51\(4)
    );
\bancoDeRegistros_reg[7][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[7]_51\(5)
    );
\bancoDeRegistros_reg[7][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[7]_51\(6)
    );
\bancoDeRegistros_reg[7][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[7]_51\(7)
    );
\bancoDeRegistros_reg[7][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[7]_51\(8)
    );
\bancoDeRegistros_reg[7][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[7][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[7]_51\(9)
    );
\bancoDeRegistros_reg[8][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[8]_50\(0)
    );
\bancoDeRegistros_reg[8][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[8]_50\(10)
    );
\bancoDeRegistros_reg[8][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[8]_50\(11)
    );
\bancoDeRegistros_reg[8][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[8]_50\(12)
    );
\bancoDeRegistros_reg[8][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[8]_50\(13)
    );
\bancoDeRegistros_reg[8][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[8]_50\(14)
    );
\bancoDeRegistros_reg[8][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[8]_50\(15)
    );
\bancoDeRegistros_reg[8][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[8]_50\(16)
    );
\bancoDeRegistros_reg[8][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[8]_50\(17)
    );
\bancoDeRegistros_reg[8][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[8]_50\(18)
    );
\bancoDeRegistros_reg[8][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[8]_50\(19)
    );
\bancoDeRegistros_reg[8][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[8]_50\(1)
    );
\bancoDeRegistros_reg[8][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[8]_50\(20)
    );
\bancoDeRegistros_reg[8][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[8]_50\(21)
    );
\bancoDeRegistros_reg[8][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[8]_50\(22)
    );
\bancoDeRegistros_reg[8][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[8]_50\(23)
    );
\bancoDeRegistros_reg[8][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[8]_50\(24)
    );
\bancoDeRegistros_reg[8][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[8]_50\(25)
    );
\bancoDeRegistros_reg[8][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[8]_50\(26)
    );
\bancoDeRegistros_reg[8][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[8]_50\(27)
    );
\bancoDeRegistros_reg[8][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[8]_50\(28)
    );
\bancoDeRegistros_reg[8][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[8]_50\(29)
    );
\bancoDeRegistros_reg[8][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[8]_50\(2)
    );
\bancoDeRegistros_reg[8][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[8]_50\(30)
    );
\bancoDeRegistros_reg[8][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[8]_50\(31)
    );
\bancoDeRegistros_reg[8][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[8]_50\(3)
    );
\bancoDeRegistros_reg[8][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[8]_50\(4)
    );
\bancoDeRegistros_reg[8][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[8]_50\(5)
    );
\bancoDeRegistros_reg[8][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[8]_50\(6)
    );
\bancoDeRegistros_reg[8][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[8]_50\(7)
    );
\bancoDeRegistros_reg[8][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[8]_50\(8)
    );
\bancoDeRegistros_reg[8][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[8][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[8]_50\(9)
    );
\bancoDeRegistros_reg[9][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(0),
      Q => \bancoDeRegistros_reg[9]_49\(0)
    );
\bancoDeRegistros_reg[9][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(10),
      Q => \bancoDeRegistros_reg[9]_49\(10)
    );
\bancoDeRegistros_reg[9][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(11),
      Q => \bancoDeRegistros_reg[9]_49\(11)
    );
\bancoDeRegistros_reg[9][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(12),
      Q => \bancoDeRegistros_reg[9]_49\(12)
    );
\bancoDeRegistros_reg[9][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(13),
      Q => \bancoDeRegistros_reg[9]_49\(13)
    );
\bancoDeRegistros_reg[9][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(14),
      Q => \bancoDeRegistros_reg[9]_49\(14)
    );
\bancoDeRegistros_reg[9][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(15),
      Q => \bancoDeRegistros_reg[9]_49\(15)
    );
\bancoDeRegistros_reg[9][16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(16),
      Q => \bancoDeRegistros_reg[9]_49\(16)
    );
\bancoDeRegistros_reg[9][17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(17),
      Q => \bancoDeRegistros_reg[9]_49\(17)
    );
\bancoDeRegistros_reg[9][18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(18),
      Q => \bancoDeRegistros_reg[9]_49\(18)
    );
\bancoDeRegistros_reg[9][19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(19),
      Q => \bancoDeRegistros_reg[9]_49\(19)
    );
\bancoDeRegistros_reg[9][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(1),
      Q => \bancoDeRegistros_reg[9]_49\(1)
    );
\bancoDeRegistros_reg[9][20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(20),
      Q => \bancoDeRegistros_reg[9]_49\(20)
    );
\bancoDeRegistros_reg[9][21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(21),
      Q => \bancoDeRegistros_reg[9]_49\(21)
    );
\bancoDeRegistros_reg[9][22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(22),
      Q => \bancoDeRegistros_reg[9]_49\(22)
    );
\bancoDeRegistros_reg[9][23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(23),
      Q => \bancoDeRegistros_reg[9]_49\(23)
    );
\bancoDeRegistros_reg[9][24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(24),
      Q => \bancoDeRegistros_reg[9]_49\(24)
    );
\bancoDeRegistros_reg[9][25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(25),
      Q => \bancoDeRegistros_reg[9]_49\(25)
    );
\bancoDeRegistros_reg[9][26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(26),
      Q => \bancoDeRegistros_reg[9]_49\(26)
    );
\bancoDeRegistros_reg[9][27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(27),
      Q => \bancoDeRegistros_reg[9]_49\(27)
    );
\bancoDeRegistros_reg[9][28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(28),
      Q => \bancoDeRegistros_reg[9]_49\(28)
    );
\bancoDeRegistros_reg[9][29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(29),
      Q => \bancoDeRegistros_reg[9]_49\(29)
    );
\bancoDeRegistros_reg[9][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(2),
      Q => \bancoDeRegistros_reg[9]_49\(2)
    );
\bancoDeRegistros_reg[9][30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(30),
      Q => \bancoDeRegistros_reg[9]_49\(30)
    );
\bancoDeRegistros_reg[9][31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(31),
      Q => \bancoDeRegistros_reg[9]_49\(31)
    );
\bancoDeRegistros_reg[9][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(3),
      Q => \bancoDeRegistros_reg[9]_49\(3)
    );
\bancoDeRegistros_reg[9][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(4),
      Q => \bancoDeRegistros_reg[9]_49\(4)
    );
\bancoDeRegistros_reg[9][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(5),
      Q => \bancoDeRegistros_reg[9]_49\(5)
    );
\bancoDeRegistros_reg[9][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(6),
      Q => \bancoDeRegistros_reg[9]_49\(6)
    );
\bancoDeRegistros_reg[9][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(7),
      Q => \bancoDeRegistros_reg[9]_49\(7)
    );
\bancoDeRegistros_reg[9][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(8),
      Q => \bancoDeRegistros_reg[9]_49\(8)
    );
\bancoDeRegistros_reg[9][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \bancoDeRegistros_reg[9][31]_0\(0),
      CLR => rst_IBUF,
      D => \bancoDeRegistros_reg[0][31]_0\(9),
      Q => \bancoDeRegistros_reg[9]_49\(9)
    );
\display_OBUF[0]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAABAAAAAABABAA"
    )
        port map (
      I0 => \display_OBUF[0]_inst_i_3_n_0\,
      I1 => display_enable_OBUF(0),
      I2 => R3(5),
      I3 => R3(4),
      I4 => R3(6),
      I5 => R3(7),
      O => \bancoDeRegistros_reg[3][5]_0\
    );
\display_OBUF[0]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010100100000100"
    )
        port map (
      I0 => L(18),
      I1 => L(19),
      I2 => R3(3),
      I3 => R3(2),
      I4 => R3(1),
      I5 => R3(0),
      O => \display_OBUF[0]_inst_i_3_n_0\
    );
\display_OBUF[1]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF51401400"
    )
        port map (
      I0 => display_enable_OBUF(0),
      I1 => R3(4),
      I2 => R3(5),
      I3 => R3(6),
      I4 => R3(7),
      I5 => \display_OBUF[1]_inst_i_3_n_0\,
      O => \bancoDeRegistros_reg[3][4]_0\
    );
\display_OBUF[1]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010010011001000"
    )
        port map (
      I0 => L(18),
      I1 => L(19),
      I2 => R3(3),
      I3 => R3(2),
      I4 => R3(1),
      I5 => R3(0),
      O => \display_OBUF[1]_inst_i_3_n_0\
    );
\display_OBUF[2]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0040000"
    )
        port map (
      I0 => R3(0),
      I1 => R3(1),
      I2 => R3(2),
      I3 => R3(3),
      I4 => \display[2]\,
      I5 => \display_OBUF[2]_inst_i_2_n_0\,
      O => display_OBUF(0)
    );
\display_OBUF[2]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000D004"
    )
        port map (
      I0 => R3(4),
      I1 => R3(5),
      I2 => R3(6),
      I3 => R3(7),
      I4 => display_enable_OBUF(0),
      I5 => \display_OBUF[2]_inst_i_1_0\,
      O => \display_OBUF[2]_inst_i_2_n_0\
    );
\display_OBUF[3]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000C118"
    )
        port map (
      I0 => R3(7),
      I1 => R3(5),
      I2 => R3(4),
      I3 => R3(6),
      I4 => display_enable_OBUF(0),
      I5 => \display[3]\,
      O => display_OBUF(1)
    );
\display_OBUF[3]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001000010000110"
    )
        port map (
      I0 => L(19),
      I1 => L(18),
      I2 => R3(2),
      I3 => R3(0),
      I4 => R3(1),
      I5 => R3(3),
      O => \contador_refresco_reg[19]\
    );
\display_OBUF[4]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1000F200"
    )
        port map (
      I0 => R3(2),
      I1 => R3(1),
      I2 => R3(0),
      I3 => \display[2]\,
      I4 => R3(3),
      I5 => \display_OBUF[4]_inst_i_3_n_0\,
      O => display_OBUF(2)
    );
\display_OBUF[4]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01550004"
    )
        port map (
      I0 => display_enable_OBUF(0),
      I1 => R3(6),
      I2 => R3(5),
      I3 => R3(7),
      I4 => R3(4),
      I5 => \display_OBUF[4]_inst_i_1_0\,
      O => \display_OBUF[4]_inst_i_3_n_0\
    );
\display_OBUF[5]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10401110"
    )
        port map (
      I0 => display_enable_OBUF(0),
      I1 => R3(7),
      I2 => R3(4),
      I3 => R3(5),
      I4 => R3(6),
      I5 => \display[5]\,
      O => display_OBUF(3)
    );
\display_OBUF[5]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100100001010100"
    )
        port map (
      I0 => L(18),
      I1 => L(19),
      I2 => R3(3),
      I3 => R3(0),
      I4 => R3(1),
      I5 => R3(2),
      O => \contador_refresco_reg[18]\
    );
\display_OBUF[6]_inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \display_OBUF[6]_inst_i_2_n_0\,
      I1 => \display_OBUF[6]_inst_i_3_n_0\,
      I2 => \display[6]\,
      O => display_OBUF(4)
    );
\display_OBUF[6]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF1083"
    )
        port map (
      I0 => R3(0),
      I1 => R3(1),
      I2 => R3(2),
      I3 => R3(3),
      I4 => L(19),
      I5 => L(18),
      O => \display_OBUF[6]_inst_i_2_n_0\
    );
\display_OBUF[6]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000048300000000"
    )
        port map (
      I0 => R3(4),
      I1 => R3(6),
      I2 => R3(5),
      I3 => R3(7),
      I4 => L(19),
      I5 => L(18),
      O => \display_OBUF[6]_inst_i_3_n_0\
    );
\dout[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(0),
      I1 => \bancoDeRegistros_reg[10]_48\(0),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[9]_49\(0),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[8]_50\(0),
      O => \dout[0]_i_10_n_0\
    );
\dout[0]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(0),
      I1 => \bancoDeRegistros_reg[10]_48\(0),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(0),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[8]_50\(0),
      O => \dout[0]_i_10__0_n_0\
    );
\dout[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(0),
      I1 => \bancoDeRegistros_reg[14]_44\(0),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[13]_45\(0),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[12]_46\(0),
      O => \dout[0]_i_11_n_0\
    );
\dout[0]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(0),
      I1 => \bancoDeRegistros_reg[14]_44\(0),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(0),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[12]_46\(0),
      O => \dout[0]_i_11__0_n_0\
    );
\dout[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => R3(0),
      I1 => \bancoDeRegistros_reg[2]_55\(0),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[1]_56\(0),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[0]_57\(0),
      O => \dout[0]_i_12_n_0\
    );
\dout[0]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => R3(0),
      I1 => \bancoDeRegistros_reg[2]_55\(0),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(0),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[0]_57\(0),
      O => \dout[0]_i_12__0_n_0\
    );
\dout[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(0),
      I1 => \bancoDeRegistros_reg[6]_52\(0),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[5]_53\(0),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[4]_54\(0),
      O => \dout[0]_i_13_n_0\
    );
\dout[0]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(0),
      I1 => \bancoDeRegistros_reg[6]_52\(0),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(0),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[4]_54\(0),
      O => \dout[0]_i_13__0_n_0\
    );
\dout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[0]_i_2_n_0\,
      I1 => \dout_reg[0]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[0]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[0]_i_5_n_0\,
      O => D(0)
    );
\dout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[0]_i_2__0_n_0\,
      I1 => \dout_reg[0]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[0]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[0]_i_5__0_n_0\,
      O => \dout_reg[20]\(0)
    );
\dout[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(0),
      I1 => \bancoDeRegistros_reg[26]_32\(0),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[25]_33\(0),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[24]_34\(0),
      O => \dout[0]_i_6_n_0\
    );
\dout[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(0),
      I1 => \bancoDeRegistros_reg[26]_32\(0),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[25]_33\(0),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[24]_34\(0),
      O => \dout[0]_i_6__0_n_0\
    );
\dout[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(0),
      I1 => \bancoDeRegistros_reg[30]_28\(0),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[29]_29\(0),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[28]_30\(0),
      O => \dout[0]_i_7_n_0\
    );
\dout[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(0),
      I1 => \bancoDeRegistros_reg[30]_28\(0),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(0),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[28]_30\(0),
      O => \dout[0]_i_7__0_n_0\
    );
\dout[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(0),
      I1 => \bancoDeRegistros_reg[18]_40\(0),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[17]_41\(0),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[16]_42\(0),
      O => \dout[0]_i_8_n_0\
    );
\dout[0]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(0),
      I1 => \bancoDeRegistros_reg[18]_40\(0),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(0),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[16]_42\(0),
      O => \dout[0]_i_8__0_n_0\
    );
\dout[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(0),
      I1 => \bancoDeRegistros_reg[22]_36\(0),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[21]_37\(0),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[20]_38\(0),
      O => \dout[0]_i_9_n_0\
    );
\dout[0]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(0),
      I1 => \bancoDeRegistros_reg[22]_36\(0),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(0),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[20]_38\(0),
      O => \dout[0]_i_9__0_n_0\
    );
\dout[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(10),
      I1 => \bancoDeRegistros_reg[10]_48\(10),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[9]_49\(10),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[8]_50\(10),
      O => \dout[10]_i_10_n_0\
    );
\dout[10]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(10),
      I1 => \bancoDeRegistros_reg[10]_48\(10),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(10),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(10),
      O => \dout[10]_i_10__0_n_0\
    );
\dout[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(10),
      I1 => \bancoDeRegistros_reg[14]_44\(10),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[13]_45\(10),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[12]_46\(10),
      O => \dout[10]_i_11_n_0\
    );
\dout[10]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(10),
      I1 => \bancoDeRegistros_reg[14]_44\(10),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(10),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(10),
      O => \dout[10]_i_11__0_n_0\
    );
\dout[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][10]\,
      I1 => \bancoDeRegistros_reg[2]_55\(10),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[1]_56\(10),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[0]_57\(10),
      O => \dout[10]_i_12_n_0\
    );
\dout[10]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][10]\,
      I1 => \bancoDeRegistros_reg[2]_55\(10),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(10),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(10),
      O => \dout[10]_i_12__0_n_0\
    );
\dout[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(10),
      I1 => \bancoDeRegistros_reg[6]_52\(10),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[5]_53\(10),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[4]_54\(10),
      O => \dout[10]_i_13_n_0\
    );
\dout[10]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(10),
      I1 => \bancoDeRegistros_reg[6]_52\(10),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(10),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(10),
      O => \dout[10]_i_13__0_n_0\
    );
\dout[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[10]_i_2_n_0\,
      I1 => \dout_reg[10]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[10]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[10]_i_5_n_0\,
      O => D(10)
    );
\dout[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[10]_i_2__0_n_0\,
      I1 => \dout_reg[10]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[10]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[10]_i_5__0_n_0\,
      O => \dout_reg[20]\(10)
    );
\dout[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(10),
      I1 => \bancoDeRegistros_reg[26]_32\(10),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[25]_33\(10),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[24]_34\(10),
      O => \dout[10]_i_6_n_0\
    );
\dout[10]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(10),
      I1 => \bancoDeRegistros_reg[26]_32\(10),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(10),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(10),
      O => \dout[10]_i_6__0_n_0\
    );
\dout[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(10),
      I1 => \bancoDeRegistros_reg[30]_28\(10),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[29]_29\(10),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[28]_30\(10),
      O => \dout[10]_i_7_n_0\
    );
\dout[10]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(10),
      I1 => \bancoDeRegistros_reg[30]_28\(10),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(10),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(10),
      O => \dout[10]_i_7__0_n_0\
    );
\dout[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(10),
      I1 => \bancoDeRegistros_reg[18]_40\(10),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[17]_41\(10),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[16]_42\(10),
      O => \dout[10]_i_8_n_0\
    );
\dout[10]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(10),
      I1 => \bancoDeRegistros_reg[18]_40\(10),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(10),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[16]_42\(10),
      O => \dout[10]_i_8__0_n_0\
    );
\dout[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(10),
      I1 => \bancoDeRegistros_reg[22]_36\(10),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[21]_37\(10),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[20]_38\(10),
      O => \dout[10]_i_9_n_0\
    );
\dout[10]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(10),
      I1 => \bancoDeRegistros_reg[22]_36\(10),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(10),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[20]_38\(10),
      O => \dout[10]_i_9__0_n_0\
    );
\dout[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(11),
      I1 => \bancoDeRegistros_reg[10]_48\(11),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[9]_49\(11),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[8]_50\(11),
      O => \dout[11]_i_10_n_0\
    );
\dout[11]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(11),
      I1 => \bancoDeRegistros_reg[10]_48\(11),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(11),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(11),
      O => \dout[11]_i_10__0_n_0\
    );
\dout[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(11),
      I1 => \bancoDeRegistros_reg[14]_44\(11),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[13]_45\(11),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[12]_46\(11),
      O => \dout[11]_i_11_n_0\
    );
\dout[11]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(11),
      I1 => \bancoDeRegistros_reg[14]_44\(11),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(11),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(11),
      O => \dout[11]_i_11__0_n_0\
    );
\dout[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][11]\,
      I1 => \bancoDeRegistros_reg[2]_55\(11),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[1]_56\(11),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[0]_57\(11),
      O => \dout[11]_i_12_n_0\
    );
\dout[11]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][11]\,
      I1 => \bancoDeRegistros_reg[2]_55\(11),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(11),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(11),
      O => \dout[11]_i_12__0_n_0\
    );
\dout[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(11),
      I1 => \bancoDeRegistros_reg[6]_52\(11),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[5]_53\(11),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[4]_54\(11),
      O => \dout[11]_i_13_n_0\
    );
\dout[11]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(11),
      I1 => \bancoDeRegistros_reg[6]_52\(11),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(11),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(11),
      O => \dout[11]_i_13__0_n_0\
    );
\dout[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[11]_i_2_n_0\,
      I1 => \dout_reg[11]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[11]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[11]_i_5_n_0\,
      O => D(11)
    );
\dout[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[11]_i_2__0_n_0\,
      I1 => \dout_reg[11]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[11]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[11]_i_5__0_n_0\,
      O => \dout_reg[20]\(11)
    );
\dout[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(11),
      I1 => \bancoDeRegistros_reg[26]_32\(11),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[25]_33\(11),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[24]_34\(11),
      O => \dout[11]_i_6_n_0\
    );
\dout[11]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(11),
      I1 => \bancoDeRegistros_reg[26]_32\(11),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(11),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(11),
      O => \dout[11]_i_6__0_n_0\
    );
\dout[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(11),
      I1 => \bancoDeRegistros_reg[30]_28\(11),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[29]_29\(11),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[28]_30\(11),
      O => \dout[11]_i_7_n_0\
    );
\dout[11]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(11),
      I1 => \bancoDeRegistros_reg[30]_28\(11),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(11),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(11),
      O => \dout[11]_i_7__0_n_0\
    );
\dout[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(11),
      I1 => \bancoDeRegistros_reg[18]_40\(11),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[17]_41\(11),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[16]_42\(11),
      O => \dout[11]_i_8_n_0\
    );
\dout[11]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(11),
      I1 => \bancoDeRegistros_reg[18]_40\(11),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(11),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[16]_42\(11),
      O => \dout[11]_i_8__0_n_0\
    );
\dout[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(11),
      I1 => \bancoDeRegistros_reg[22]_36\(11),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[21]_37\(11),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[20]_38\(11),
      O => \dout[11]_i_9_n_0\
    );
\dout[11]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(11),
      I1 => \bancoDeRegistros_reg[22]_36\(11),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(11),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[20]_38\(11),
      O => \dout[11]_i_9__0_n_0\
    );
\dout[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(12),
      I1 => \bancoDeRegistros_reg[10]_48\(12),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[9]_49\(12),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[8]_50\(12),
      O => \dout[12]_i_10_n_0\
    );
\dout[12]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(12),
      I1 => \bancoDeRegistros_reg[10]_48\(12),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(12),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(12),
      O => \dout[12]_i_10__0_n_0\
    );
\dout[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(12),
      I1 => \bancoDeRegistros_reg[14]_44\(12),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[13]_45\(12),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[12]_46\(12),
      O => \dout[12]_i_11_n_0\
    );
\dout[12]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(12),
      I1 => \bancoDeRegistros_reg[14]_44\(12),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(12),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(12),
      O => \dout[12]_i_11__0_n_0\
    );
\dout[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][12]\,
      I1 => \bancoDeRegistros_reg[2]_55\(12),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[1]_56\(12),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[0]_57\(12),
      O => \dout[12]_i_12_n_0\
    );
\dout[12]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][12]\,
      I1 => \bancoDeRegistros_reg[2]_55\(12),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(12),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(12),
      O => \dout[12]_i_12__0_n_0\
    );
\dout[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(12),
      I1 => \bancoDeRegistros_reg[6]_52\(12),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[5]_53\(12),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[4]_54\(12),
      O => \dout[12]_i_13_n_0\
    );
\dout[12]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(12),
      I1 => \bancoDeRegistros_reg[6]_52\(12),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(12),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(12),
      O => \dout[12]_i_13__0_n_0\
    );
\dout[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[12]_i_2_n_0\,
      I1 => \dout_reg[12]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[12]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[12]_i_5_n_0\,
      O => D(12)
    );
\dout[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[12]_i_2__0_n_0\,
      I1 => \dout_reg[12]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[12]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[12]_i_5__0_n_0\,
      O => \dout_reg[20]\(12)
    );
\dout[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(12),
      I1 => \bancoDeRegistros_reg[26]_32\(12),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[25]_33\(12),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[24]_34\(12),
      O => \dout[12]_i_6_n_0\
    );
\dout[12]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(12),
      I1 => \bancoDeRegistros_reg[26]_32\(12),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(12),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(12),
      O => \dout[12]_i_6__0_n_0\
    );
\dout[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(12),
      I1 => \bancoDeRegistros_reg[30]_28\(12),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[29]_29\(12),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[28]_30\(12),
      O => \dout[12]_i_7_n_0\
    );
\dout[12]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(12),
      I1 => \bancoDeRegistros_reg[30]_28\(12),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(12),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(12),
      O => \dout[12]_i_7__0_n_0\
    );
\dout[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(12),
      I1 => \bancoDeRegistros_reg[18]_40\(12),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[17]_41\(12),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[16]_42\(12),
      O => \dout[12]_i_8_n_0\
    );
\dout[12]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(12),
      I1 => \bancoDeRegistros_reg[18]_40\(12),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(12),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[16]_42\(12),
      O => \dout[12]_i_8__0_n_0\
    );
\dout[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(12),
      I1 => \bancoDeRegistros_reg[22]_36\(12),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[21]_37\(12),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[20]_38\(12),
      O => \dout[12]_i_9_n_0\
    );
\dout[12]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(12),
      I1 => \bancoDeRegistros_reg[22]_36\(12),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(12),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[20]_38\(12),
      O => \dout[12]_i_9__0_n_0\
    );
\dout[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(13),
      I1 => \bancoDeRegistros_reg[10]_48\(13),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[9]_49\(13),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[8]_50\(13),
      O => \dout[13]_i_10_n_0\
    );
\dout[13]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(13),
      I1 => \bancoDeRegistros_reg[10]_48\(13),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(13),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(13),
      O => \dout[13]_i_10__0_n_0\
    );
\dout[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(13),
      I1 => \bancoDeRegistros_reg[14]_44\(13),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[13]_45\(13),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[12]_46\(13),
      O => \dout[13]_i_11_n_0\
    );
\dout[13]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(13),
      I1 => \bancoDeRegistros_reg[14]_44\(13),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(13),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(13),
      O => \dout[13]_i_11__0_n_0\
    );
\dout[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][13]\,
      I1 => \bancoDeRegistros_reg[2]_55\(13),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[1]_56\(13),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[0]_57\(13),
      O => \dout[13]_i_12_n_0\
    );
\dout[13]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][13]\,
      I1 => \bancoDeRegistros_reg[2]_55\(13),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(13),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(13),
      O => \dout[13]_i_12__0_n_0\
    );
\dout[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(13),
      I1 => \bancoDeRegistros_reg[6]_52\(13),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[5]_53\(13),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[4]_54\(13),
      O => \dout[13]_i_13_n_0\
    );
\dout[13]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(13),
      I1 => \bancoDeRegistros_reg[6]_52\(13),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(13),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(13),
      O => \dout[13]_i_13__0_n_0\
    );
\dout[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[13]_i_2_n_0\,
      I1 => \dout_reg[13]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[13]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[13]_i_5_n_0\,
      O => D(13)
    );
\dout[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[13]_i_2__0_n_0\,
      I1 => \dout_reg[13]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[13]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[13]_i_5__0_n_0\,
      O => \dout_reg[20]\(13)
    );
\dout[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(13),
      I1 => \bancoDeRegistros_reg[26]_32\(13),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[25]_33\(13),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[24]_34\(13),
      O => \dout[13]_i_6_n_0\
    );
\dout[13]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(13),
      I1 => \bancoDeRegistros_reg[26]_32\(13),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(13),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(13),
      O => \dout[13]_i_6__0_n_0\
    );
\dout[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(13),
      I1 => \bancoDeRegistros_reg[30]_28\(13),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[29]_29\(13),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[28]_30\(13),
      O => \dout[13]_i_7_n_0\
    );
\dout[13]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(13),
      I1 => \bancoDeRegistros_reg[30]_28\(13),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(13),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(13),
      O => \dout[13]_i_7__0_n_0\
    );
\dout[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(13),
      I1 => \bancoDeRegistros_reg[18]_40\(13),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[17]_41\(13),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[16]_42\(13),
      O => \dout[13]_i_8_n_0\
    );
\dout[13]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(13),
      I1 => \bancoDeRegistros_reg[18]_40\(13),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(13),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[16]_42\(13),
      O => \dout[13]_i_8__0_n_0\
    );
\dout[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(13),
      I1 => \bancoDeRegistros_reg[22]_36\(13),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[21]_37\(13),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[20]_38\(13),
      O => \dout[13]_i_9_n_0\
    );
\dout[13]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(13),
      I1 => \bancoDeRegistros_reg[22]_36\(13),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(13),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[20]_38\(13),
      O => \dout[13]_i_9__0_n_0\
    );
\dout[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(14),
      I1 => \bancoDeRegistros_reg[10]_48\(14),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[9]_49\(14),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[8]_50\(14),
      O => \dout[14]_i_10_n_0\
    );
\dout[14]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(14),
      I1 => \bancoDeRegistros_reg[10]_48\(14),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(14),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(14),
      O => \dout[14]_i_10__0_n_0\
    );
\dout[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(14),
      I1 => \bancoDeRegistros_reg[14]_44\(14),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[13]_45\(14),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[12]_46\(14),
      O => \dout[14]_i_11_n_0\
    );
\dout[14]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(14),
      I1 => \bancoDeRegistros_reg[14]_44\(14),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(14),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(14),
      O => \dout[14]_i_11__0_n_0\
    );
\dout[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][14]\,
      I1 => \bancoDeRegistros_reg[2]_55\(14),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[1]_56\(14),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[0]_57\(14),
      O => \dout[14]_i_12_n_0\
    );
\dout[14]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][14]\,
      I1 => \bancoDeRegistros_reg[2]_55\(14),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(14),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(14),
      O => \dout[14]_i_12__0_n_0\
    );
\dout[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(14),
      I1 => \bancoDeRegistros_reg[6]_52\(14),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[5]_53\(14),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[4]_54\(14),
      O => \dout[14]_i_13_n_0\
    );
\dout[14]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(14),
      I1 => \bancoDeRegistros_reg[6]_52\(14),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(14),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(14),
      O => \dout[14]_i_13__0_n_0\
    );
\dout[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[14]_i_2_n_0\,
      I1 => \dout_reg[14]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[14]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[14]_i_5_n_0\,
      O => D(14)
    );
\dout[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[14]_i_2__0_n_0\,
      I1 => \dout_reg[14]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[14]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[14]_i_5__0_n_0\,
      O => \dout_reg[20]\(14)
    );
\dout[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(14),
      I1 => \bancoDeRegistros_reg[26]_32\(14),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[25]_33\(14),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[24]_34\(14),
      O => \dout[14]_i_6_n_0\
    );
\dout[14]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(14),
      I1 => \bancoDeRegistros_reg[26]_32\(14),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(14),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(14),
      O => \dout[14]_i_6__0_n_0\
    );
\dout[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(14),
      I1 => \bancoDeRegistros_reg[30]_28\(14),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[29]_29\(14),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[28]_30\(14),
      O => \dout[14]_i_7_n_0\
    );
\dout[14]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(14),
      I1 => \bancoDeRegistros_reg[30]_28\(14),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(14),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(14),
      O => \dout[14]_i_7__0_n_0\
    );
\dout[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(14),
      I1 => \bancoDeRegistros_reg[18]_40\(14),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[17]_41\(14),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[16]_42\(14),
      O => \dout[14]_i_8_n_0\
    );
\dout[14]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(14),
      I1 => \bancoDeRegistros_reg[18]_40\(14),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(14),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[16]_42\(14),
      O => \dout[14]_i_8__0_n_0\
    );
\dout[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(14),
      I1 => \bancoDeRegistros_reg[22]_36\(14),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[21]_37\(14),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[20]_38\(14),
      O => \dout[14]_i_9_n_0\
    );
\dout[14]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(14),
      I1 => \bancoDeRegistros_reg[22]_36\(14),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(14),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[20]_38\(14),
      O => \dout[14]_i_9__0_n_0\
    );
\dout[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(15),
      I1 => \bancoDeRegistros_reg[10]_48\(15),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[9]_49\(15),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[8]_50\(15),
      O => \dout[15]_i_10_n_0\
    );
\dout[15]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(15),
      I1 => \bancoDeRegistros_reg[10]_48\(15),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(15),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(15),
      O => \dout[15]_i_10__0_n_0\
    );
\dout[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(15),
      I1 => \bancoDeRegistros_reg[14]_44\(15),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[13]_45\(15),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[12]_46\(15),
      O => \dout[15]_i_11_n_0\
    );
\dout[15]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(15),
      I1 => \bancoDeRegistros_reg[14]_44\(15),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(15),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(15),
      O => \dout[15]_i_11__0_n_0\
    );
\dout[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][15]\,
      I1 => \bancoDeRegistros_reg[2]_55\(15),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[1]_56\(15),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[0]_57\(15),
      O => \dout[15]_i_12_n_0\
    );
\dout[15]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][15]\,
      I1 => \bancoDeRegistros_reg[2]_55\(15),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(15),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(15),
      O => \dout[15]_i_12__0_n_0\
    );
\dout[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(15),
      I1 => \bancoDeRegistros_reg[6]_52\(15),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[5]_53\(15),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[4]_54\(15),
      O => \dout[15]_i_13_n_0\
    );
\dout[15]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(15),
      I1 => \bancoDeRegistros_reg[6]_52\(15),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(15),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(15),
      O => \dout[15]_i_13__0_n_0\
    );
\dout[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[15]_i_2__0_n_0\,
      I1 => \dout_reg[15]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[15]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[15]_i_5_n_0\,
      O => D(15)
    );
\dout[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[15]_i_2__1_n_0\,
      I1 => \dout_reg[15]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[15]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[15]_i_5__0_n_0\,
      O => \dout_reg[20]\(15)
    );
\dout[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(15),
      I1 => \bancoDeRegistros_reg[26]_32\(15),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[25]_33\(15),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[24]_34\(15),
      O => \dout[15]_i_6_n_0\
    );
\dout[15]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(15),
      I1 => \bancoDeRegistros_reg[26]_32\(15),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(15),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(15),
      O => \dout[15]_i_6__0_n_0\
    );
\dout[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(15),
      I1 => \bancoDeRegistros_reg[30]_28\(15),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[29]_29\(15),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[28]_30\(15),
      O => \dout[15]_i_7_n_0\
    );
\dout[15]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(15),
      I1 => \bancoDeRegistros_reg[30]_28\(15),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(15),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(15),
      O => \dout[15]_i_7__0_n_0\
    );
\dout[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(15),
      I1 => \bancoDeRegistros_reg[18]_40\(15),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[17]_41\(15),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[16]_42\(15),
      O => \dout[15]_i_8_n_0\
    );
\dout[15]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(15),
      I1 => \bancoDeRegistros_reg[18]_40\(15),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(15),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[16]_42\(15),
      O => \dout[15]_i_8__0_n_0\
    );
\dout[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(15),
      I1 => \bancoDeRegistros_reg[22]_36\(15),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[21]_37\(15),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[20]_38\(15),
      O => \dout[15]_i_9_n_0\
    );
\dout[15]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(15),
      I1 => \bancoDeRegistros_reg[22]_36\(15),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(15),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[20]_38\(15),
      O => \dout[15]_i_9__0_n_0\
    );
\dout[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(16),
      I1 => \bancoDeRegistros_reg[10]_48\(16),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(16),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[8]_50\(16),
      O => \dout[16]_i_10_n_0\
    );
\dout[16]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(16),
      I1 => \bancoDeRegistros_reg[10]_48\(16),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(16),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(16),
      O => \dout[16]_i_10__0_n_0\
    );
\dout[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(16),
      I1 => \bancoDeRegistros_reg[14]_44\(16),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(16),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[12]_46\(16),
      O => \dout[16]_i_11_n_0\
    );
\dout[16]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(16),
      I1 => \bancoDeRegistros_reg[14]_44\(16),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(16),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(16),
      O => \dout[16]_i_11__0_n_0\
    );
\dout[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][16]\,
      I1 => \bancoDeRegistros_reg[2]_55\(16),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(16),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[0]_57\(16),
      O => \dout[16]_i_12_n_0\
    );
\dout[16]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][16]\,
      I1 => \bancoDeRegistros_reg[2]_55\(16),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(16),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(16),
      O => \dout[16]_i_12__0_n_0\
    );
\dout[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(16),
      I1 => \bancoDeRegistros_reg[6]_52\(16),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(16),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[4]_54\(16),
      O => \dout[16]_i_13_n_0\
    );
\dout[16]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(16),
      I1 => \bancoDeRegistros_reg[6]_52\(16),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(16),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(16),
      O => \dout[16]_i_13__0_n_0\
    );
\dout[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[16]_i_2_n_0\,
      I1 => \dout_reg[16]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[16]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[16]_i_5_n_0\,
      O => D(16)
    );
\dout[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[16]_i_2__0_n_0\,
      I1 => \dout_reg[16]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[16]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[16]_i_5__0_n_0\,
      O => \dout_reg[20]\(16)
    );
\dout[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(16),
      I1 => \bancoDeRegistros_reg[26]_32\(16),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(16),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[24]_34\(16),
      O => \dout[16]_i_6_n_0\
    );
\dout[16]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(16),
      I1 => \bancoDeRegistros_reg[26]_32\(16),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(16),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(16),
      O => \dout[16]_i_6__0_n_0\
    );
\dout[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(16),
      I1 => \bancoDeRegistros_reg[30]_28\(16),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(16),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[28]_30\(16),
      O => \dout[16]_i_7_n_0\
    );
\dout[16]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(16),
      I1 => \bancoDeRegistros_reg[30]_28\(16),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(16),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(16),
      O => \dout[16]_i_7__0_n_0\
    );
\dout[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(16),
      I1 => \bancoDeRegistros_reg[18]_40\(16),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(16),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[16]_42\(16),
      O => \dout[16]_i_8_n_0\
    );
\dout[16]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(16),
      I1 => \bancoDeRegistros_reg[18]_40\(16),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(16),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[16]_42\(16),
      O => \dout[16]_i_8__0_n_0\
    );
\dout[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(16),
      I1 => \bancoDeRegistros_reg[22]_36\(16),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(16),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[20]_38\(16),
      O => \dout[16]_i_9_n_0\
    );
\dout[16]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(16),
      I1 => \bancoDeRegistros_reg[22]_36\(16),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(16),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[20]_38\(16),
      O => \dout[16]_i_9__0_n_0\
    );
\dout[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(17),
      I1 => \bancoDeRegistros_reg[10]_48\(17),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(17),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[8]_50\(17),
      O => \dout[17]_i_10_n_0\
    );
\dout[17]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(17),
      I1 => \bancoDeRegistros_reg[10]_48\(17),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(17),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(17),
      O => \dout[17]_i_10__0_n_0\
    );
\dout[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(17),
      I1 => \bancoDeRegistros_reg[14]_44\(17),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(17),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[12]_46\(17),
      O => \dout[17]_i_11_n_0\
    );
\dout[17]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(17),
      I1 => \bancoDeRegistros_reg[14]_44\(17),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(17),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(17),
      O => \dout[17]_i_11__0_n_0\
    );
\dout[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][17]\,
      I1 => \bancoDeRegistros_reg[2]_55\(17),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(17),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[0]_57\(17),
      O => \dout[17]_i_12_n_0\
    );
\dout[17]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][17]\,
      I1 => \bancoDeRegistros_reg[2]_55\(17),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(17),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(17),
      O => \dout[17]_i_12__0_n_0\
    );
\dout[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(17),
      I1 => \bancoDeRegistros_reg[6]_52\(17),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(17),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[4]_54\(17),
      O => \dout[17]_i_13_n_0\
    );
\dout[17]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(17),
      I1 => \bancoDeRegistros_reg[6]_52\(17),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(17),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(17),
      O => \dout[17]_i_13__0_n_0\
    );
\dout[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[17]_i_2_n_0\,
      I1 => \dout_reg[17]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[17]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[17]_i_5_n_0\,
      O => D(17)
    );
\dout[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[17]_i_2__0_n_0\,
      I1 => \dout_reg[17]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[17]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[17]_i_5__0_n_0\,
      O => \dout_reg[20]\(17)
    );
\dout[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(17),
      I1 => \bancoDeRegistros_reg[26]_32\(17),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(17),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[24]_34\(17),
      O => \dout[17]_i_6_n_0\
    );
\dout[17]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(17),
      I1 => \bancoDeRegistros_reg[26]_32\(17),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(17),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(17),
      O => \dout[17]_i_6__0_n_0\
    );
\dout[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(17),
      I1 => \bancoDeRegistros_reg[30]_28\(17),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(17),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[28]_30\(17),
      O => \dout[17]_i_7_n_0\
    );
\dout[17]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(17),
      I1 => \bancoDeRegistros_reg[30]_28\(17),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(17),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(17),
      O => \dout[17]_i_7__0_n_0\
    );
\dout[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(17),
      I1 => \bancoDeRegistros_reg[18]_40\(17),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(17),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[16]_42\(17),
      O => \dout[17]_i_8_n_0\
    );
\dout[17]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(17),
      I1 => \bancoDeRegistros_reg[18]_40\(17),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(17),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[16]_42\(17),
      O => \dout[17]_i_8__0_n_0\
    );
\dout[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(17),
      I1 => \bancoDeRegistros_reg[22]_36\(17),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(17),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[20]_38\(17),
      O => \dout[17]_i_9_n_0\
    );
\dout[17]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(17),
      I1 => \bancoDeRegistros_reg[22]_36\(17),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(17),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[20]_38\(17),
      O => \dout[17]_i_9__0_n_0\
    );
\dout[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(18),
      I1 => \bancoDeRegistros_reg[10]_48\(18),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(18),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[8]_50\(18),
      O => \dout[18]_i_10_n_0\
    );
\dout[18]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(18),
      I1 => \bancoDeRegistros_reg[10]_48\(18),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(18),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(18),
      O => \dout[18]_i_10__0_n_0\
    );
\dout[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(18),
      I1 => \bancoDeRegistros_reg[14]_44\(18),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(18),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[12]_46\(18),
      O => \dout[18]_i_11_n_0\
    );
\dout[18]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(18),
      I1 => \bancoDeRegistros_reg[14]_44\(18),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(18),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(18),
      O => \dout[18]_i_11__0_n_0\
    );
\dout[18]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][18]\,
      I1 => \bancoDeRegistros_reg[2]_55\(18),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(18),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[0]_57\(18),
      O => \dout[18]_i_12_n_0\
    );
\dout[18]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][18]\,
      I1 => \bancoDeRegistros_reg[2]_55\(18),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(18),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(18),
      O => \dout[18]_i_12__0_n_0\
    );
\dout[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(18),
      I1 => \bancoDeRegistros_reg[6]_52\(18),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(18),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[4]_54\(18),
      O => \dout[18]_i_13_n_0\
    );
\dout[18]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(18),
      I1 => \bancoDeRegistros_reg[6]_52\(18),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(18),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(18),
      O => \dout[18]_i_13__0_n_0\
    );
\dout[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[18]_i_2_n_0\,
      I1 => \dout_reg[18]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[18]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[18]_i_5_n_0\,
      O => D(18)
    );
\dout[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[18]_i_2__0_n_0\,
      I1 => \dout_reg[18]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[18]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[18]_i_5__0_n_0\,
      O => \dout_reg[20]\(18)
    );
\dout[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(18),
      I1 => \bancoDeRegistros_reg[26]_32\(18),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(18),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[24]_34\(18),
      O => \dout[18]_i_6_n_0\
    );
\dout[18]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(18),
      I1 => \bancoDeRegistros_reg[26]_32\(18),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(18),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(18),
      O => \dout[18]_i_6__0_n_0\
    );
\dout[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(18),
      I1 => \bancoDeRegistros_reg[30]_28\(18),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(18),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[28]_30\(18),
      O => \dout[18]_i_7_n_0\
    );
\dout[18]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(18),
      I1 => \bancoDeRegistros_reg[30]_28\(18),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(18),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(18),
      O => \dout[18]_i_7__0_n_0\
    );
\dout[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(18),
      I1 => \bancoDeRegistros_reg[18]_40\(18),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(18),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[16]_42\(18),
      O => \dout[18]_i_8_n_0\
    );
\dout[18]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(18),
      I1 => \bancoDeRegistros_reg[18]_40\(18),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(18),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[16]_42\(18),
      O => \dout[18]_i_8__0_n_0\
    );
\dout[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(18),
      I1 => \bancoDeRegistros_reg[22]_36\(18),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(18),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[20]_38\(18),
      O => \dout[18]_i_9_n_0\
    );
\dout[18]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(18),
      I1 => \bancoDeRegistros_reg[22]_36\(18),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(18),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[20]_38\(18),
      O => \dout[18]_i_9__0_n_0\
    );
\dout[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(19),
      I1 => \bancoDeRegistros_reg[10]_48\(19),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(19),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[8]_50\(19),
      O => \dout[19]_i_10_n_0\
    );
\dout[19]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(19),
      I1 => \bancoDeRegistros_reg[10]_48\(19),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(19),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(19),
      O => \dout[19]_i_10__0_n_0\
    );
\dout[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(19),
      I1 => \bancoDeRegistros_reg[14]_44\(19),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(19),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[12]_46\(19),
      O => \dout[19]_i_11_n_0\
    );
\dout[19]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(19),
      I1 => \bancoDeRegistros_reg[14]_44\(19),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(19),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(19),
      O => \dout[19]_i_11__0_n_0\
    );
\dout[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][19]\,
      I1 => \bancoDeRegistros_reg[2]_55\(19),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(19),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[0]_57\(19),
      O => \dout[19]_i_12_n_0\
    );
\dout[19]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][19]\,
      I1 => \bancoDeRegistros_reg[2]_55\(19),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(19),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(19),
      O => \dout[19]_i_12__0_n_0\
    );
\dout[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(19),
      I1 => \bancoDeRegistros_reg[6]_52\(19),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(19),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[4]_54\(19),
      O => \dout[19]_i_13_n_0\
    );
\dout[19]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(19),
      I1 => \bancoDeRegistros_reg[6]_52\(19),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(19),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(19),
      O => \dout[19]_i_13__0_n_0\
    );
\dout[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[19]_i_2__0_n_0\,
      I1 => \dout_reg[19]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[19]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[19]_i_5_n_0\,
      O => D(19)
    );
\dout[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[19]_i_2__1_n_0\,
      I1 => \dout_reg[19]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[19]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[19]_i_5__0_n_0\,
      O => \dout_reg[20]\(19)
    );
\dout[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(19),
      I1 => \bancoDeRegistros_reg[26]_32\(19),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(19),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[24]_34\(19),
      O => \dout[19]_i_6_n_0\
    );
\dout[19]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(19),
      I1 => \bancoDeRegistros_reg[26]_32\(19),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(19),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(19),
      O => \dout[19]_i_6__0_n_0\
    );
\dout[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(19),
      I1 => \bancoDeRegistros_reg[30]_28\(19),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(19),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[28]_30\(19),
      O => \dout[19]_i_7_n_0\
    );
\dout[19]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(19),
      I1 => \bancoDeRegistros_reg[30]_28\(19),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(19),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(19),
      O => \dout[19]_i_7__0_n_0\
    );
\dout[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(19),
      I1 => \bancoDeRegistros_reg[18]_40\(19),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(19),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[16]_42\(19),
      O => \dout[19]_i_8_n_0\
    );
\dout[19]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(19),
      I1 => \bancoDeRegistros_reg[18]_40\(19),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(19),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[16]_42\(19),
      O => \dout[19]_i_8__0_n_0\
    );
\dout[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(19),
      I1 => \bancoDeRegistros_reg[22]_36\(19),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(19),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[20]_38\(19),
      O => \dout[19]_i_9_n_0\
    );
\dout[19]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(19),
      I1 => \bancoDeRegistros_reg[22]_36\(19),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(19),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[20]_38\(19),
      O => \dout[19]_i_9__0_n_0\
    );
\dout[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(1),
      I1 => \bancoDeRegistros_reg[10]_48\(1),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[9]_49\(1),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[8]_50\(1),
      O => \dout[1]_i_10_n_0\
    );
\dout[1]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(1),
      I1 => \bancoDeRegistros_reg[10]_48\(1),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(1),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[8]_50\(1),
      O => \dout[1]_i_10__0_n_0\
    );
\dout[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(1),
      I1 => \bancoDeRegistros_reg[14]_44\(1),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[13]_45\(1),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[12]_46\(1),
      O => \dout[1]_i_11_n_0\
    );
\dout[1]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(1),
      I1 => \bancoDeRegistros_reg[14]_44\(1),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(1),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[12]_46\(1),
      O => \dout[1]_i_11__0_n_0\
    );
\dout[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => R3(1),
      I1 => \bancoDeRegistros_reg[2]_55\(1),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[1]_56\(1),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[0]_57\(1),
      O => \dout[1]_i_12_n_0\
    );
\dout[1]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => R3(1),
      I1 => \bancoDeRegistros_reg[2]_55\(1),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(1),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[0]_57\(1),
      O => \dout[1]_i_12__0_n_0\
    );
\dout[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(1),
      I1 => \bancoDeRegistros_reg[6]_52\(1),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[5]_53\(1),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[4]_54\(1),
      O => \dout[1]_i_13_n_0\
    );
\dout[1]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(1),
      I1 => \bancoDeRegistros_reg[6]_52\(1),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(1),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[4]_54\(1),
      O => \dout[1]_i_13__0_n_0\
    );
\dout[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[1]_i_2__0_n_0\,
      I1 => \dout_reg[1]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[1]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[1]_i_5_n_0\,
      O => D(1)
    );
\dout[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[1]_i_2__1_n_0\,
      I1 => \dout_reg[1]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[1]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[1]_i_5__0_n_0\,
      O => \dout_reg[20]\(1)
    );
\dout[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(1),
      I1 => \bancoDeRegistros_reg[26]_32\(1),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[25]_33\(1),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[24]_34\(1),
      O => \dout[1]_i_6_n_0\
    );
\dout[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(1),
      I1 => \bancoDeRegistros_reg[26]_32\(1),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(1),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[24]_34\(1),
      O => \dout[1]_i_6__0_n_0\
    );
\dout[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(1),
      I1 => \bancoDeRegistros_reg[30]_28\(1),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[29]_29\(1),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[28]_30\(1),
      O => \dout[1]_i_7_n_0\
    );
\dout[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(1),
      I1 => \bancoDeRegistros_reg[30]_28\(1),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(1),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[28]_30\(1),
      O => \dout[1]_i_7__0_n_0\
    );
\dout[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(1),
      I1 => \bancoDeRegistros_reg[18]_40\(1),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[17]_41\(1),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[16]_42\(1),
      O => \dout[1]_i_8_n_0\
    );
\dout[1]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(1),
      I1 => \bancoDeRegistros_reg[18]_40\(1),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(1),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[16]_42\(1),
      O => \dout[1]_i_8__0_n_0\
    );
\dout[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(1),
      I1 => \bancoDeRegistros_reg[22]_36\(1),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[21]_37\(1),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[20]_38\(1),
      O => \dout[1]_i_9_n_0\
    );
\dout[1]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(1),
      I1 => \bancoDeRegistros_reg[22]_36\(1),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(1),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[20]_38\(1),
      O => \dout[1]_i_9__0_n_0\
    );
\dout[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(20),
      I1 => \bancoDeRegistros_reg[10]_48\(20),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(20),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[8]_50\(20),
      O => \dout[20]_i_10_n_0\
    );
\dout[20]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(20),
      I1 => \bancoDeRegistros_reg[10]_48\(20),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(20),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(20),
      O => \dout[20]_i_10__0_n_0\
    );
\dout[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(20),
      I1 => \bancoDeRegistros_reg[14]_44\(20),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(20),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[12]_46\(20),
      O => \dout[20]_i_11_n_0\
    );
\dout[20]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(20),
      I1 => \bancoDeRegistros_reg[14]_44\(20),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(20),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(20),
      O => \dout[20]_i_11__0_n_0\
    );
\dout[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][20]\,
      I1 => \bancoDeRegistros_reg[2]_55\(20),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(20),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[0]_57\(20),
      O => \dout[20]_i_12_n_0\
    );
\dout[20]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][20]\,
      I1 => \bancoDeRegistros_reg[2]_55\(20),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(20),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(20),
      O => \dout[20]_i_12__0_n_0\
    );
\dout[20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(20),
      I1 => \bancoDeRegistros_reg[6]_52\(20),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(20),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[4]_54\(20),
      O => \dout[20]_i_13_n_0\
    );
\dout[20]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(20),
      I1 => \bancoDeRegistros_reg[6]_52\(20),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(20),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(20),
      O => \dout[20]_i_13__0_n_0\
    );
\dout[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[20]_i_2__0_n_0\,
      I1 => \dout_reg[20]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[20]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[20]_i_5_n_0\,
      O => D(20)
    );
\dout[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[20]_i_2__1_n_0\,
      I1 => \dout_reg[20]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[20]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[20]_i_5__0_n_0\,
      O => \dout_reg[20]\(20)
    );
\dout[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(20),
      I1 => \bancoDeRegistros_reg[26]_32\(20),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(20),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[24]_34\(20),
      O => \dout[20]_i_6_n_0\
    );
\dout[20]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(20),
      I1 => \bancoDeRegistros_reg[26]_32\(20),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(20),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(20),
      O => \dout[20]_i_6__0_n_0\
    );
\dout[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(20),
      I1 => \bancoDeRegistros_reg[30]_28\(20),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(20),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[28]_30\(20),
      O => \dout[20]_i_7_n_0\
    );
\dout[20]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(20),
      I1 => \bancoDeRegistros_reg[30]_28\(20),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(20),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(20),
      O => \dout[20]_i_7__0_n_0\
    );
\dout[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(20),
      I1 => \bancoDeRegistros_reg[18]_40\(20),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(20),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[16]_42\(20),
      O => \dout[20]_i_8_n_0\
    );
\dout[20]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(20),
      I1 => \bancoDeRegistros_reg[18]_40\(20),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(20),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[16]_42\(20),
      O => \dout[20]_i_8__0_n_0\
    );
\dout[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(20),
      I1 => \bancoDeRegistros_reg[22]_36\(20),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(20),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[20]_38\(20),
      O => \dout[20]_i_9_n_0\
    );
\dout[20]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(20),
      I1 => \bancoDeRegistros_reg[22]_36\(20),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(20),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[20]_38\(20),
      O => \dout[20]_i_9__0_n_0\
    );
\dout[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(21),
      I1 => \bancoDeRegistros_reg[10]_48\(21),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(21),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[8]_50\(21),
      O => \dout[21]_i_10_n_0\
    );
\dout[21]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(21),
      I1 => \bancoDeRegistros_reg[10]_48\(21),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(21),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(21),
      O => \dout[21]_i_10__0_n_0\
    );
\dout[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(21),
      I1 => \bancoDeRegistros_reg[14]_44\(21),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(21),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[12]_46\(21),
      O => \dout[21]_i_11_n_0\
    );
\dout[21]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(21),
      I1 => \bancoDeRegistros_reg[14]_44\(21),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(21),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(21),
      O => \dout[21]_i_11__0_n_0\
    );
\dout[21]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][21]\,
      I1 => \bancoDeRegistros_reg[2]_55\(21),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(21),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[0]_57\(21),
      O => \dout[21]_i_12_n_0\
    );
\dout[21]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][21]\,
      I1 => \bancoDeRegistros_reg[2]_55\(21),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(21),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(21),
      O => \dout[21]_i_12__0_n_0\
    );
\dout[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(21),
      I1 => \bancoDeRegistros_reg[6]_52\(21),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(21),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[4]_54\(21),
      O => \dout[21]_i_13_n_0\
    );
\dout[21]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(21),
      I1 => \bancoDeRegistros_reg[6]_52\(21),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(21),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(21),
      O => \dout[21]_i_13__0_n_0\
    );
\dout[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[21]_i_2_n_0\,
      I1 => \dout_reg[21]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[21]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[21]_i_5_n_0\,
      O => D(21)
    );
\dout[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[21]_i_2__0_n_0\,
      I1 => \dout_reg[21]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[21]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[21]_i_5__0_n_0\,
      O => \dout_reg[20]\(21)
    );
\dout[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(21),
      I1 => \bancoDeRegistros_reg[26]_32\(21),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(21),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[24]_34\(21),
      O => \dout[21]_i_6_n_0\
    );
\dout[21]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(21),
      I1 => \bancoDeRegistros_reg[26]_32\(21),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(21),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(21),
      O => \dout[21]_i_6__0_n_0\
    );
\dout[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(21),
      I1 => \bancoDeRegistros_reg[30]_28\(21),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(21),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[28]_30\(21),
      O => \dout[21]_i_7_n_0\
    );
\dout[21]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(21),
      I1 => \bancoDeRegistros_reg[30]_28\(21),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(21),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(21),
      O => \dout[21]_i_7__0_n_0\
    );
\dout[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(21),
      I1 => \bancoDeRegistros_reg[18]_40\(21),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(21),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[16]_42\(21),
      O => \dout[21]_i_8_n_0\
    );
\dout[21]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(21),
      I1 => \bancoDeRegistros_reg[18]_40\(21),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(21),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[16]_42\(21),
      O => \dout[21]_i_8__0_n_0\
    );
\dout[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(21),
      I1 => \bancoDeRegistros_reg[22]_36\(21),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(21),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[20]_38\(21),
      O => \dout[21]_i_9_n_0\
    );
\dout[21]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(21),
      I1 => \bancoDeRegistros_reg[22]_36\(21),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(21),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[20]_38\(21),
      O => \dout[21]_i_9__0_n_0\
    );
\dout[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(22),
      I1 => \bancoDeRegistros_reg[10]_48\(22),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(22),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[8]_50\(22),
      O => \dout[22]_i_10_n_0\
    );
\dout[22]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(22),
      I1 => \bancoDeRegistros_reg[10]_48\(22),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[9]_49\(22),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(22),
      O => \dout[22]_i_10__0_n_0\
    );
\dout[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(22),
      I1 => \bancoDeRegistros_reg[14]_44\(22),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(22),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[12]_46\(22),
      O => \dout[22]_i_11_n_0\
    );
\dout[22]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(22),
      I1 => \bancoDeRegistros_reg[14]_44\(22),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[13]_45\(22),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(22),
      O => \dout[22]_i_11__0_n_0\
    );
\dout[22]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][22]\,
      I1 => \bancoDeRegistros_reg[2]_55\(22),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(22),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[0]_57\(22),
      O => \dout[22]_i_12_n_0\
    );
\dout[22]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][22]\,
      I1 => \bancoDeRegistros_reg[2]_55\(22),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(22),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(22),
      O => \dout[22]_i_12__0_n_0\
    );
\dout[22]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(22),
      I1 => \bancoDeRegistros_reg[6]_52\(22),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(22),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[4]_54\(22),
      O => \dout[22]_i_13_n_0\
    );
\dout[22]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(22),
      I1 => \bancoDeRegistros_reg[6]_52\(22),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[5]_53\(22),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(22),
      O => \dout[22]_i_13__0_n_0\
    );
\dout[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[22]_i_2_n_0\,
      I1 => \dout_reg[22]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[22]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[22]_i_5_n_0\,
      O => D(22)
    );
\dout[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[22]_i_2__0_n_0\,
      I1 => \dout_reg[22]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[22]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[22]_i_5__0_n_0\,
      O => \dout_reg[20]\(22)
    );
\dout[22]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(22),
      I1 => \bancoDeRegistros_reg[26]_32\(22),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(22),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[24]_34\(22),
      O => \dout[22]_i_6__0_n_0\
    );
\dout[22]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(22),
      I1 => \bancoDeRegistros_reg[26]_32\(22),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(22),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(22),
      O => \dout[22]_i_6__1_n_0\
    );
\dout[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(22),
      I1 => \bancoDeRegistros_reg[30]_28\(22),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(22),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[28]_30\(22),
      O => \dout[22]_i_7_n_0\
    );
\dout[22]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(22),
      I1 => \bancoDeRegistros_reg[30]_28\(22),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(22),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(22),
      O => \dout[22]_i_7__0_n_0\
    );
\dout[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(22),
      I1 => \bancoDeRegistros_reg[18]_40\(22),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(22),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[16]_42\(22),
      O => \dout[22]_i_8_n_0\
    );
\dout[22]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(22),
      I1 => \bancoDeRegistros_reg[18]_40\(22),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(22),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[16]_42\(22),
      O => \dout[22]_i_8__0_n_0\
    );
\dout[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(22),
      I1 => \bancoDeRegistros_reg[22]_36\(22),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(22),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[20]_38\(22),
      O => \dout[22]_i_9_n_0\
    );
\dout[22]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(22),
      I1 => \bancoDeRegistros_reg[22]_36\(22),
      I2 => \dout_reg[11]_i_3__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(22),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[20]_38\(22),
      O => \dout[22]_i_9__0_n_0\
    );
\dout[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(23),
      I1 => \bancoDeRegistros_reg[10]_48\(23),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(23),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[8]_50\(23),
      O => \dout[23]_i_10_n_0\
    );
\dout[23]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(23),
      I1 => \bancoDeRegistros_reg[10]_48\(23),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[9]_49\(23),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(23),
      O => \dout[23]_i_10__0_n_0\
    );
\dout[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(23),
      I1 => \bancoDeRegistros_reg[14]_44\(23),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(23),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[12]_46\(23),
      O => \dout[23]_i_11_n_0\
    );
\dout[23]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(23),
      I1 => \bancoDeRegistros_reg[14]_44\(23),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[13]_45\(23),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(23),
      O => \dout[23]_i_11__0_n_0\
    );
\dout[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][23]\,
      I1 => \bancoDeRegistros_reg[2]_55\(23),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(23),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[0]_57\(23),
      O => \dout[23]_i_12_n_0\
    );
\dout[23]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][23]\,
      I1 => \bancoDeRegistros_reg[2]_55\(23),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[1]_56\(23),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(23),
      O => \dout[23]_i_12__0_n_0\
    );
\dout[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(23),
      I1 => \bancoDeRegistros_reg[6]_52\(23),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(23),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[4]_54\(23),
      O => \dout[23]_i_13_n_0\
    );
\dout[23]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(23),
      I1 => \bancoDeRegistros_reg[6]_52\(23),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[5]_53\(23),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(23),
      O => \dout[23]_i_13__0_n_0\
    );
\dout[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[23]_i_2_n_0\,
      I1 => \dout_reg[23]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[23]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[23]_i_5_n_0\,
      O => D(23)
    );
\dout[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[23]_i_2__0_n_0\,
      I1 => \dout_reg[23]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[23]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[23]_i_5__0_n_0\,
      O => \dout_reg[20]\(23)
    );
\dout[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(23),
      I1 => \bancoDeRegistros_reg[26]_32\(23),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(23),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[24]_34\(23),
      O => \dout[23]_i_6_n_0\
    );
\dout[23]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(23),
      I1 => \bancoDeRegistros_reg[26]_32\(23),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[25]_33\(23),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(23),
      O => \dout[23]_i_6__0_n_0\
    );
\dout[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(23),
      I1 => \bancoDeRegistros_reg[30]_28\(23),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(23),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[28]_30\(23),
      O => \dout[23]_i_7_n_0\
    );
\dout[23]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(23),
      I1 => \bancoDeRegistros_reg[30]_28\(23),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[29]_29\(23),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(23),
      O => \dout[23]_i_7__0_n_0\
    );
\dout[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(23),
      I1 => \bancoDeRegistros_reg[18]_40\(23),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(23),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[16]_42\(23),
      O => \dout[23]_i_8_n_0\
    );
\dout[23]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(23),
      I1 => \bancoDeRegistros_reg[18]_40\(23),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[17]_41\(23),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[16]_42\(23),
      O => \dout[23]_i_8__0_n_0\
    );
\dout[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(23),
      I1 => \bancoDeRegistros_reg[22]_36\(23),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(23),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[20]_38\(23),
      O => \dout[23]_i_9_n_0\
    );
\dout[23]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(23),
      I1 => \bancoDeRegistros_reg[22]_36\(23),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[21]_37\(23),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[20]_38\(23),
      O => \dout[23]_i_9__0_n_0\
    );
\dout[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(24),
      I1 => \bancoDeRegistros_reg[10]_48\(24),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(24),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[8]_50\(24),
      O => \dout[24]_i_10_n_0\
    );
\dout[24]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(24),
      I1 => \bancoDeRegistros_reg[10]_48\(24),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[9]_49\(24),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(24),
      O => \dout[24]_i_10__0_n_0\
    );
\dout[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(24),
      I1 => \bancoDeRegistros_reg[14]_44\(24),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(24),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[12]_46\(24),
      O => \dout[24]_i_11_n_0\
    );
\dout[24]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(24),
      I1 => \bancoDeRegistros_reg[14]_44\(24),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[13]_45\(24),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(24),
      O => \dout[24]_i_11__0_n_0\
    );
\dout[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][24]\,
      I1 => \bancoDeRegistros_reg[2]_55\(24),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(24),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[0]_57\(24),
      O => \dout[24]_i_12_n_0\
    );
\dout[24]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][24]\,
      I1 => \bancoDeRegistros_reg[2]_55\(24),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[1]_56\(24),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(24),
      O => \dout[24]_i_12__0_n_0\
    );
\dout[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(24),
      I1 => \bancoDeRegistros_reg[6]_52\(24),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(24),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[4]_54\(24),
      O => \dout[24]_i_13_n_0\
    );
\dout[24]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(24),
      I1 => \bancoDeRegistros_reg[6]_52\(24),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[5]_53\(24),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(24),
      O => \dout[24]_i_13__0_n_0\
    );
\dout[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[24]_i_2_n_0\,
      I1 => \dout_reg[24]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[24]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[24]_i_5_n_0\,
      O => D(24)
    );
\dout[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[24]_i_2__0_n_0\,
      I1 => \dout_reg[24]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[24]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[24]_i_5__0_n_0\,
      O => \dout_reg[20]\(24)
    );
\dout[24]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(24),
      I1 => \bancoDeRegistros_reg[26]_32\(24),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(24),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[24]_34\(24),
      O => \dout[24]_i_6__0_n_0\
    );
\dout[24]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(24),
      I1 => \bancoDeRegistros_reg[26]_32\(24),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[25]_33\(24),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(24),
      O => \dout[24]_i_6__1_n_0\
    );
\dout[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(24),
      I1 => \bancoDeRegistros_reg[30]_28\(24),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(24),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[28]_30\(24),
      O => \dout[24]_i_7_n_0\
    );
\dout[24]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(24),
      I1 => \bancoDeRegistros_reg[30]_28\(24),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[29]_29\(24),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(24),
      O => \dout[24]_i_7__0_n_0\
    );
\dout[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(24),
      I1 => \bancoDeRegistros_reg[18]_40\(24),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(24),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[16]_42\(24),
      O => \dout[24]_i_8_n_0\
    );
\dout[24]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(24),
      I1 => \bancoDeRegistros_reg[18]_40\(24),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[17]_41\(24),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[16]_42\(24),
      O => \dout[24]_i_8__0_n_0\
    );
\dout[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(24),
      I1 => \bancoDeRegistros_reg[22]_36\(24),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(24),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[20]_38\(24),
      O => \dout[24]_i_9_n_0\
    );
\dout[24]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(24),
      I1 => \bancoDeRegistros_reg[22]_36\(24),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[21]_37\(24),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[20]_38\(24),
      O => \dout[24]_i_9__0_n_0\
    );
\dout[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(25),
      I1 => \bancoDeRegistros_reg[10]_48\(25),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(25),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[8]_50\(25),
      O => \dout[25]_i_10_n_0\
    );
\dout[25]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(25),
      I1 => \bancoDeRegistros_reg[10]_48\(25),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[9]_49\(25),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(25),
      O => \dout[25]_i_10__0_n_0\
    );
\dout[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(25),
      I1 => \bancoDeRegistros_reg[14]_44\(25),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(25),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[12]_46\(25),
      O => \dout[25]_i_11_n_0\
    );
\dout[25]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(25),
      I1 => \bancoDeRegistros_reg[14]_44\(25),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[13]_45\(25),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(25),
      O => \dout[25]_i_11__0_n_0\
    );
\dout[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][25]\,
      I1 => \bancoDeRegistros_reg[2]_55\(25),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(25),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[0]_57\(25),
      O => \dout[25]_i_12_n_0\
    );
\dout[25]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][25]\,
      I1 => \bancoDeRegistros_reg[2]_55\(25),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[1]_56\(25),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(25),
      O => \dout[25]_i_12__0_n_0\
    );
\dout[25]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(25),
      I1 => \bancoDeRegistros_reg[6]_52\(25),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(25),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[4]_54\(25),
      O => \dout[25]_i_13_n_0\
    );
\dout[25]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(25),
      I1 => \bancoDeRegistros_reg[6]_52\(25),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[5]_53\(25),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(25),
      O => \dout[25]_i_13__0_n_0\
    );
\dout[25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[25]_i_2__0_n_0\,
      I1 => \dout_reg[25]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[25]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[25]_i_5_n_0\,
      O => D(25)
    );
\dout[25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[25]_i_2__1_n_0\,
      I1 => \dout_reg[25]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[25]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[25]_i_5__0_n_0\,
      O => \dout_reg[20]\(25)
    );
\dout[25]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(25),
      I1 => \bancoDeRegistros_reg[26]_32\(25),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(25),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[24]_34\(25),
      O => \dout[25]_i_6__0_n_0\
    );
\dout[25]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(25),
      I1 => \bancoDeRegistros_reg[26]_32\(25),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[25]_33\(25),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(25),
      O => \dout[25]_i_6__1_n_0\
    );
\dout[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(25),
      I1 => \bancoDeRegistros_reg[30]_28\(25),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(25),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[28]_30\(25),
      O => \dout[25]_i_7_n_0\
    );
\dout[25]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(25),
      I1 => \bancoDeRegistros_reg[30]_28\(25),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[29]_29\(25),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(25),
      O => \dout[25]_i_7__0_n_0\
    );
\dout[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(25),
      I1 => \bancoDeRegistros_reg[18]_40\(25),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(25),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[16]_42\(25),
      O => \dout[25]_i_8_n_0\
    );
\dout[25]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(25),
      I1 => \bancoDeRegistros_reg[18]_40\(25),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[17]_41\(25),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[16]_42\(25),
      O => \dout[25]_i_8__0_n_0\
    );
\dout[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(25),
      I1 => \bancoDeRegistros_reg[22]_36\(25),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(25),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[20]_38\(25),
      O => \dout[25]_i_9_n_0\
    );
\dout[25]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(25),
      I1 => \bancoDeRegistros_reg[22]_36\(25),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[21]_37\(25),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[20]_38\(25),
      O => \dout[25]_i_9__0_n_0\
    );
\dout[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(26),
      I1 => \bancoDeRegistros_reg[10]_48\(26),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(26),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[8]_50\(26),
      O => \dout[26]_i_10_n_0\
    );
\dout[26]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(26),
      I1 => \bancoDeRegistros_reg[10]_48\(26),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[9]_49\(26),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(26),
      O => \dout[26]_i_10__0_n_0\
    );
\dout[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(26),
      I1 => \bancoDeRegistros_reg[14]_44\(26),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(26),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[12]_46\(26),
      O => \dout[26]_i_11_n_0\
    );
\dout[26]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(26),
      I1 => \bancoDeRegistros_reg[14]_44\(26),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[13]_45\(26),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(26),
      O => \dout[26]_i_11__0_n_0\
    );
\dout[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][26]\,
      I1 => \bancoDeRegistros_reg[2]_55\(26),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(26),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[0]_57\(26),
      O => \dout[26]_i_12_n_0\
    );
\dout[26]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][26]\,
      I1 => \bancoDeRegistros_reg[2]_55\(26),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[1]_56\(26),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(26),
      O => \dout[26]_i_12__0_n_0\
    );
\dout[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(26),
      I1 => \bancoDeRegistros_reg[6]_52\(26),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(26),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[4]_54\(26),
      O => \dout[26]_i_13_n_0\
    );
\dout[26]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(26),
      I1 => \bancoDeRegistros_reg[6]_52\(26),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[5]_53\(26),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(26),
      O => \dout[26]_i_13__0_n_0\
    );
\dout[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[26]_i_2__0_n_0\,
      I1 => \dout_reg[26]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[26]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[26]_i_5_n_0\,
      O => D(26)
    );
\dout[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[26]_i_2__1_n_0\,
      I1 => \dout_reg[26]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[26]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[26]_i_5__0_n_0\,
      O => \dout_reg[20]\(26)
    );
\dout[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(26),
      I1 => \bancoDeRegistros_reg[26]_32\(26),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(26),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[24]_34\(26),
      O => \dout[26]_i_6_n_0\
    );
\dout[26]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(26),
      I1 => \bancoDeRegistros_reg[26]_32\(26),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[25]_33\(26),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(26),
      O => \dout[26]_i_6__0_n_0\
    );
\dout[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(26),
      I1 => \bancoDeRegistros_reg[30]_28\(26),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(26),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[28]_30\(26),
      O => \dout[26]_i_7_n_0\
    );
\dout[26]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(26),
      I1 => \bancoDeRegistros_reg[30]_28\(26),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[29]_29\(26),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(26),
      O => \dout[26]_i_7__0_n_0\
    );
\dout[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(26),
      I1 => \bancoDeRegistros_reg[18]_40\(26),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(26),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[16]_42\(26),
      O => \dout[26]_i_8_n_0\
    );
\dout[26]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(26),
      I1 => \bancoDeRegistros_reg[18]_40\(26),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[17]_41\(26),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[16]_42\(26),
      O => \dout[26]_i_8__0_n_0\
    );
\dout[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(26),
      I1 => \bancoDeRegistros_reg[22]_36\(26),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(26),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[20]_38\(26),
      O => \dout[26]_i_9_n_0\
    );
\dout[26]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(26),
      I1 => \bancoDeRegistros_reg[22]_36\(26),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[21]_37\(26),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[20]_38\(26),
      O => \dout[26]_i_9__0_n_0\
    );
\dout[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(27),
      I1 => \bancoDeRegistros_reg[10]_48\(27),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(27),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[8]_50\(27),
      O => \dout[27]_i_10_n_0\
    );
\dout[27]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(27),
      I1 => \bancoDeRegistros_reg[10]_48\(27),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[9]_49\(27),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(27),
      O => \dout[27]_i_10__0_n_0\
    );
\dout[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(27),
      I1 => \bancoDeRegistros_reg[14]_44\(27),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(27),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[12]_46\(27),
      O => \dout[27]_i_11_n_0\
    );
\dout[27]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(27),
      I1 => \bancoDeRegistros_reg[14]_44\(27),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[13]_45\(27),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(27),
      O => \dout[27]_i_11__0_n_0\
    );
\dout[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][27]\,
      I1 => \bancoDeRegistros_reg[2]_55\(27),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(27),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[0]_57\(27),
      O => \dout[27]_i_12_n_0\
    );
\dout[27]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][27]\,
      I1 => \bancoDeRegistros_reg[2]_55\(27),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[1]_56\(27),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(27),
      O => \dout[27]_i_12__0_n_0\
    );
\dout[27]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(27),
      I1 => \bancoDeRegistros_reg[6]_52\(27),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(27),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[4]_54\(27),
      O => \dout[27]_i_13_n_0\
    );
\dout[27]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(27),
      I1 => \bancoDeRegistros_reg[6]_52\(27),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[5]_53\(27),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(27),
      O => \dout[27]_i_13__0_n_0\
    );
\dout[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[27]_i_2_n_0\,
      I1 => \dout_reg[27]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[27]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[27]_i_5_n_0\,
      O => D(27)
    );
\dout[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[27]_i_2__0_n_0\,
      I1 => \dout_reg[27]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[27]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[27]_i_5__0_n_0\,
      O => \dout_reg[20]\(27)
    );
\dout[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(27),
      I1 => \bancoDeRegistros_reg[26]_32\(27),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(27),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[24]_34\(27),
      O => \dout[27]_i_6_n_0\
    );
\dout[27]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(27),
      I1 => \bancoDeRegistros_reg[26]_32\(27),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[25]_33\(27),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(27),
      O => \dout[27]_i_6__0_n_0\
    );
\dout[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(27),
      I1 => \bancoDeRegistros_reg[30]_28\(27),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(27),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[28]_30\(27),
      O => \dout[27]_i_7_n_0\
    );
\dout[27]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(27),
      I1 => \bancoDeRegistros_reg[30]_28\(27),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[29]_29\(27),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(27),
      O => \dout[27]_i_7__0_n_0\
    );
\dout[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(27),
      I1 => \bancoDeRegistros_reg[18]_40\(27),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(27),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[16]_42\(27),
      O => \dout[27]_i_8_n_0\
    );
\dout[27]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(27),
      I1 => \bancoDeRegistros_reg[18]_40\(27),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[17]_41\(27),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[16]_42\(27),
      O => \dout[27]_i_8__0_n_0\
    );
\dout[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(27),
      I1 => \bancoDeRegistros_reg[22]_36\(27),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(27),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[20]_38\(27),
      O => \dout[27]_i_9_n_0\
    );
\dout[27]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(27),
      I1 => \bancoDeRegistros_reg[22]_36\(27),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[21]_37\(27),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[20]_38\(27),
      O => \dout[27]_i_9__0_n_0\
    );
\dout[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(28),
      I1 => \bancoDeRegistros_reg[10]_48\(28),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(28),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[8]_50\(28),
      O => \dout[28]_i_10_n_0\
    );
\dout[28]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(28),
      I1 => \bancoDeRegistros_reg[10]_48\(28),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[9]_49\(28),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(28),
      O => \dout[28]_i_10__0_n_0\
    );
\dout[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(28),
      I1 => \bancoDeRegistros_reg[14]_44\(28),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(28),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[12]_46\(28),
      O => \dout[28]_i_11_n_0\
    );
\dout[28]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(28),
      I1 => \bancoDeRegistros_reg[14]_44\(28),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[13]_45\(28),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(28),
      O => \dout[28]_i_11__0_n_0\
    );
\dout[28]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][28]\,
      I1 => \bancoDeRegistros_reg[2]_55\(28),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(28),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[0]_57\(28),
      O => \dout[28]_i_12_n_0\
    );
\dout[28]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][28]\,
      I1 => \bancoDeRegistros_reg[2]_55\(28),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[1]_56\(28),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(28),
      O => \dout[28]_i_12__0_n_0\
    );
\dout[28]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(28),
      I1 => \bancoDeRegistros_reg[6]_52\(28),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(28),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[4]_54\(28),
      O => \dout[28]_i_13_n_0\
    );
\dout[28]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(28),
      I1 => \bancoDeRegistros_reg[6]_52\(28),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[5]_53\(28),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(28),
      O => \dout[28]_i_13__0_n_0\
    );
\dout[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[28]_i_2__0_n_0\,
      I1 => \dout_reg[28]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[28]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[28]_i_5_n_0\,
      O => D(28)
    );
\dout[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[28]_i_2__1_n_0\,
      I1 => \dout_reg[28]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[28]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[28]_i_5__0_n_0\,
      O => \dout_reg[20]\(28)
    );
\dout[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(28),
      I1 => \bancoDeRegistros_reg[26]_32\(28),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(28),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[24]_34\(28),
      O => \dout[28]_i_6_n_0\
    );
\dout[28]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(28),
      I1 => \bancoDeRegistros_reg[26]_32\(28),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[25]_33\(28),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(28),
      O => \dout[28]_i_6__0_n_0\
    );
\dout[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(28),
      I1 => \bancoDeRegistros_reg[30]_28\(28),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(28),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[28]_30\(28),
      O => \dout[28]_i_7_n_0\
    );
\dout[28]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(28),
      I1 => \bancoDeRegistros_reg[30]_28\(28),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[29]_29\(28),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(28),
      O => \dout[28]_i_7__0_n_0\
    );
\dout[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(28),
      I1 => \bancoDeRegistros_reg[18]_40\(28),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(28),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[16]_42\(28),
      O => \dout[28]_i_8_n_0\
    );
\dout[28]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(28),
      I1 => \bancoDeRegistros_reg[18]_40\(28),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[17]_41\(28),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[16]_42\(28),
      O => \dout[28]_i_8__0_n_0\
    );
\dout[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(28),
      I1 => \bancoDeRegistros_reg[22]_36\(28),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(28),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[20]_38\(28),
      O => \dout[28]_i_9_n_0\
    );
\dout[28]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(28),
      I1 => \bancoDeRegistros_reg[22]_36\(28),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[21]_37\(28),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[20]_38\(28),
      O => \dout[28]_i_9__0_n_0\
    );
\dout[29]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(29),
      I1 => \bancoDeRegistros_reg[10]_48\(29),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(29),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[8]_50\(29),
      O => \dout[29]_i_10_n_0\
    );
\dout[29]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(29),
      I1 => \bancoDeRegistros_reg[10]_48\(29),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[9]_49\(29),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(29),
      O => \dout[29]_i_10__0_n_0\
    );
\dout[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(29),
      I1 => \bancoDeRegistros_reg[14]_44\(29),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(29),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[12]_46\(29),
      O => \dout[29]_i_11_n_0\
    );
\dout[29]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(29),
      I1 => \bancoDeRegistros_reg[14]_44\(29),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[13]_45\(29),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(29),
      O => \dout[29]_i_11__0_n_0\
    );
\dout[29]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][29]\,
      I1 => \bancoDeRegistros_reg[2]_55\(29),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(29),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[0]_57\(29),
      O => \dout[29]_i_12_n_0\
    );
\dout[29]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][29]\,
      I1 => \bancoDeRegistros_reg[2]_55\(29),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[1]_56\(29),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(29),
      O => \dout[29]_i_12__0_n_0\
    );
\dout[29]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(29),
      I1 => \bancoDeRegistros_reg[6]_52\(29),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(29),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[4]_54\(29),
      O => \dout[29]_i_13_n_0\
    );
\dout[29]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(29),
      I1 => \bancoDeRegistros_reg[6]_52\(29),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[5]_53\(29),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(29),
      O => \dout[29]_i_13__0_n_0\
    );
\dout[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[29]_i_2_n_0\,
      I1 => \dout_reg[29]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[29]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[29]_i_5_n_0\,
      O => D(29)
    );
\dout[29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[29]_i_2__0_n_0\,
      I1 => \dout_reg[29]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[29]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[29]_i_5__0_n_0\,
      O => \dout_reg[20]\(29)
    );
\dout[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(29),
      I1 => \bancoDeRegistros_reg[26]_32\(29),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(29),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[24]_34\(29),
      O => \dout[29]_i_6_n_0\
    );
\dout[29]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(29),
      I1 => \bancoDeRegistros_reg[26]_32\(29),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[25]_33\(29),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(29),
      O => \dout[29]_i_6__0_n_0\
    );
\dout[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(29),
      I1 => \bancoDeRegistros_reg[30]_28\(29),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(29),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[28]_30\(29),
      O => \dout[29]_i_7_n_0\
    );
\dout[29]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(29),
      I1 => \bancoDeRegistros_reg[30]_28\(29),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[29]_29\(29),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(29),
      O => \dout[29]_i_7__0_n_0\
    );
\dout[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(29),
      I1 => \bancoDeRegistros_reg[18]_40\(29),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(29),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[16]_42\(29),
      O => \dout[29]_i_8_n_0\
    );
\dout[29]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(29),
      I1 => \bancoDeRegistros_reg[18]_40\(29),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[17]_41\(29),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[16]_42\(29),
      O => \dout[29]_i_8__0_n_0\
    );
\dout[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(29),
      I1 => \bancoDeRegistros_reg[22]_36\(29),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(29),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[20]_38\(29),
      O => \dout[29]_i_9_n_0\
    );
\dout[29]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(29),
      I1 => \bancoDeRegistros_reg[22]_36\(29),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[21]_37\(29),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[20]_38\(29),
      O => \dout[29]_i_9__0_n_0\
    );
\dout[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(2),
      I1 => \bancoDeRegistros_reg[10]_48\(2),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[9]_49\(2),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[8]_50\(2),
      O => \dout[2]_i_10_n_0\
    );
\dout[2]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(2),
      I1 => \bancoDeRegistros_reg[10]_48\(2),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(2),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[8]_50\(2),
      O => \dout[2]_i_10__0_n_0\
    );
\dout[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(2),
      I1 => \bancoDeRegistros_reg[14]_44\(2),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[13]_45\(2),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[12]_46\(2),
      O => \dout[2]_i_11_n_0\
    );
\dout[2]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(2),
      I1 => \bancoDeRegistros_reg[14]_44\(2),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(2),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[12]_46\(2),
      O => \dout[2]_i_11__0_n_0\
    );
\dout[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => R3(2),
      I1 => \bancoDeRegistros_reg[2]_55\(2),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[1]_56\(2),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[0]_57\(2),
      O => \dout[2]_i_12_n_0\
    );
\dout[2]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => R3(2),
      I1 => \bancoDeRegistros_reg[2]_55\(2),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(2),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[0]_57\(2),
      O => \dout[2]_i_12__0_n_0\
    );
\dout[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(2),
      I1 => \bancoDeRegistros_reg[6]_52\(2),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[5]_53\(2),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[4]_54\(2),
      O => \dout[2]_i_13_n_0\
    );
\dout[2]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(2),
      I1 => \bancoDeRegistros_reg[6]_52\(2),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(2),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[4]_54\(2),
      O => \dout[2]_i_13__0_n_0\
    );
\dout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[2]_i_2_n_0\,
      I1 => \dout_reg[2]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[2]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[2]_i_5_n_0\,
      O => D(2)
    );
\dout[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[2]_i_2__0_n_0\,
      I1 => \dout_reg[2]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[2]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[2]_i_5__0_n_0\,
      O => \dout_reg[20]\(2)
    );
\dout[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(2),
      I1 => \bancoDeRegistros_reg[26]_32\(2),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[25]_33\(2),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[24]_34\(2),
      O => \dout[2]_i_6_n_0\
    );
\dout[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(2),
      I1 => \bancoDeRegistros_reg[26]_32\(2),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(2),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[24]_34\(2),
      O => \dout[2]_i_6__0_n_0\
    );
\dout[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(2),
      I1 => \bancoDeRegistros_reg[30]_28\(2),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[29]_29\(2),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[28]_30\(2),
      O => \dout[2]_i_7_n_0\
    );
\dout[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(2),
      I1 => \bancoDeRegistros_reg[30]_28\(2),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(2),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[28]_30\(2),
      O => \dout[2]_i_7__0_n_0\
    );
\dout[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(2),
      I1 => \bancoDeRegistros_reg[18]_40\(2),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[17]_41\(2),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[16]_42\(2),
      O => \dout[2]_i_8_n_0\
    );
\dout[2]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(2),
      I1 => \bancoDeRegistros_reg[18]_40\(2),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(2),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[16]_42\(2),
      O => \dout[2]_i_8__0_n_0\
    );
\dout[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(2),
      I1 => \bancoDeRegistros_reg[22]_36\(2),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[21]_37\(2),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[20]_38\(2),
      O => \dout[2]_i_9_n_0\
    );
\dout[2]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(2),
      I1 => \bancoDeRegistros_reg[22]_36\(2),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(2),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[20]_38\(2),
      O => \dout[2]_i_9__0_n_0\
    );
\dout[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(30),
      I1 => \bancoDeRegistros_reg[10]_48\(30),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(30),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[8]_50\(30),
      O => \dout[30]_i_10_n_0\
    );
\dout[30]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(30),
      I1 => \bancoDeRegistros_reg[10]_48\(30),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[9]_49\(30),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(30),
      O => \dout[30]_i_10__0_n_0\
    );
\dout[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(30),
      I1 => \bancoDeRegistros_reg[14]_44\(30),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(30),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[12]_46\(30),
      O => \dout[30]_i_11_n_0\
    );
\dout[30]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(30),
      I1 => \bancoDeRegistros_reg[14]_44\(30),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[13]_45\(30),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(30),
      O => \dout[30]_i_11__0_n_0\
    );
\dout[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][30]\,
      I1 => \bancoDeRegistros_reg[2]_55\(30),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(30),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[0]_57\(30),
      O => \dout[30]_i_12_n_0\
    );
\dout[30]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][30]\,
      I1 => \bancoDeRegistros_reg[2]_55\(30),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[1]_56\(30),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(30),
      O => \dout[30]_i_12__0_n_0\
    );
\dout[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(30),
      I1 => \bancoDeRegistros_reg[6]_52\(30),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(30),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[4]_54\(30),
      O => \dout[30]_i_13_n_0\
    );
\dout[30]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(30),
      I1 => \bancoDeRegistros_reg[6]_52\(30),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[5]_53\(30),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(30),
      O => \dout[30]_i_13__0_n_0\
    );
\dout[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[30]_i_2__0_n_0\,
      I1 => \dout_reg[30]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[30]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[30]_i_5_n_0\,
      O => D(30)
    );
\dout[30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[30]_i_2__1_n_0\,
      I1 => \dout_reg[30]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[30]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[30]_i_5__0_n_0\,
      O => \dout_reg[20]\(30)
    );
\dout[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(30),
      I1 => \bancoDeRegistros_reg[26]_32\(30),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(30),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[24]_34\(30),
      O => \dout[30]_i_6_n_0\
    );
\dout[30]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(30),
      I1 => \bancoDeRegistros_reg[26]_32\(30),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[25]_33\(30),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(30),
      O => \dout[30]_i_6__0_n_0\
    );
\dout[30]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(30),
      I1 => \bancoDeRegistros_reg[30]_28\(30),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(30),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[28]_30\(30),
      O => \dout[30]_i_7__0_n_0\
    );
\dout[30]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(30),
      I1 => \bancoDeRegistros_reg[30]_28\(30),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[29]_29\(30),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(30),
      O => \dout[30]_i_7__1_n_0\
    );
\dout[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(30),
      I1 => \bancoDeRegistros_reg[18]_40\(30),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(30),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[16]_42\(30),
      O => \dout[30]_i_8_n_0\
    );
\dout[30]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(30),
      I1 => \bancoDeRegistros_reg[18]_40\(30),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[17]_41\(30),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[16]_42\(30),
      O => \dout[30]_i_8__0_n_0\
    );
\dout[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(30),
      I1 => \bancoDeRegistros_reg[22]_36\(30),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(30),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[20]_38\(30),
      O => \dout[30]_i_9_n_0\
    );
\dout[30]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(30),
      I1 => \bancoDeRegistros_reg[22]_36\(30),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[21]_37\(30),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[20]_38\(30),
      O => \dout[30]_i_9__0_n_0\
    );
\dout[31]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(31),
      I1 => \bancoDeRegistros_reg[10]_48\(31),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(31),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[8]_50\(31),
      O => \dout[31]_i_10__0_n_0\
    );
\dout[31]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(31),
      I1 => \bancoDeRegistros_reg[10]_48\(31),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[9]_49\(31),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[8]_50\(31),
      O => \dout[31]_i_10__1_n_0\
    );
\dout[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(31),
      I1 => \bancoDeRegistros_reg[14]_44\(31),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(31),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[12]_46\(31),
      O => \dout[31]_i_11_n_0\
    );
\dout[31]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(31),
      I1 => \bancoDeRegistros_reg[14]_44\(31),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[13]_45\(31),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[12]_46\(31),
      O => \dout[31]_i_11__0_n_0\
    );
\dout[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][31]\,
      I1 => \bancoDeRegistros_reg[2]_55\(31),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(31),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[0]_57\(31),
      O => \dout[31]_i_12_n_0\
    );
\dout[31]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][31]\,
      I1 => \bancoDeRegistros_reg[2]_55\(31),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[1]_56\(31),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[0]_57\(31),
      O => \dout[31]_i_12__0_n_0\
    );
\dout[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(31),
      I1 => \bancoDeRegistros_reg[6]_52\(31),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(31),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[4]_54\(31),
      O => \dout[31]_i_13_n_0\
    );
\dout[31]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(31),
      I1 => \bancoDeRegistros_reg[6]_52\(31),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[5]_53\(31),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[4]_54\(31),
      O => \dout[31]_i_13__0_n_0\
    );
\dout[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[31]_i_2__0_n_0\,
      I1 => \dout_reg[31]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[31]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[31]_i_5_n_0\,
      O => D(31)
    );
\dout[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[31]_i_2__1_n_0\,
      I1 => \dout_reg[31]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[31]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[31]_i_5__0_n_0\,
      O => \dout_reg[20]\(31)
    );
\dout[31]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(31),
      I1 => \bancoDeRegistros_reg[26]_32\(31),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(31),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[24]_34\(31),
      O => \dout[31]_i_6__0_n_0\
    );
\dout[31]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(31),
      I1 => \bancoDeRegistros_reg[26]_32\(31),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[25]_33\(31),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(31),
      O => \dout[31]_i_6__1_n_0\
    );
\dout[31]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(31),
      I1 => \bancoDeRegistros_reg[30]_28\(31),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(31),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[28]_30\(31),
      O => \dout[31]_i_7__0_n_0\
    );
\dout[31]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(31),
      I1 => \bancoDeRegistros_reg[30]_28\(31),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[29]_29\(31),
      I4 => \dout_reg[31]_i_2__1_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(31),
      O => \dout[31]_i_7__1_n_0\
    );
\dout[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(31),
      I1 => \bancoDeRegistros_reg[18]_40\(31),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(31),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[16]_42\(31),
      O => \dout[31]_i_8_n_0\
    );
\dout[31]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(31),
      I1 => \bancoDeRegistros_reg[18]_40\(31),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[17]_41\(31),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[16]_42\(31),
      O => \dout[31]_i_8__0_n_0\
    );
\dout[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(31),
      I1 => \bancoDeRegistros_reg[22]_36\(31),
      I2 => \dout_reg[31]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(31),
      I4 => \dout_reg[31]_i_2__0_1\,
      I5 => \bancoDeRegistros_reg[20]_38\(31),
      O => \dout[31]_i_9_n_0\
    );
\dout[31]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(31),
      I1 => \bancoDeRegistros_reg[22]_36\(31),
      I2 => Q(1),
      I3 => \bancoDeRegistros_reg[21]_37\(31),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[20]_38\(31),
      O => \dout[31]_i_9__0_n_0\
    );
\dout[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(3),
      I1 => \bancoDeRegistros_reg[10]_48\(3),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[9]_49\(3),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[8]_50\(3),
      O => \dout[3]_i_10_n_0\
    );
\dout[3]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(3),
      I1 => \bancoDeRegistros_reg[10]_48\(3),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(3),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[8]_50\(3),
      O => \dout[3]_i_10__0_n_0\
    );
\dout[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(3),
      I1 => \bancoDeRegistros_reg[14]_44\(3),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[13]_45\(3),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[12]_46\(3),
      O => \dout[3]_i_11_n_0\
    );
\dout[3]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(3),
      I1 => \bancoDeRegistros_reg[14]_44\(3),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(3),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[12]_46\(3),
      O => \dout[3]_i_11__0_n_0\
    );
\dout[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => R3(3),
      I1 => \bancoDeRegistros_reg[2]_55\(3),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[1]_56\(3),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[0]_57\(3),
      O => \dout[3]_i_12_n_0\
    );
\dout[3]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => R3(3),
      I1 => \bancoDeRegistros_reg[2]_55\(3),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(3),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[0]_57\(3),
      O => \dout[3]_i_12__0_n_0\
    );
\dout[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(3),
      I1 => \bancoDeRegistros_reg[6]_52\(3),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[5]_53\(3),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[4]_54\(3),
      O => \dout[3]_i_13_n_0\
    );
\dout[3]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(3),
      I1 => \bancoDeRegistros_reg[6]_52\(3),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(3),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[4]_54\(3),
      O => \dout[3]_i_13__0_n_0\
    );
\dout[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[3]_i_2__0_n_0\,
      I1 => \dout_reg[3]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[3]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[3]_i_5_n_0\,
      O => D(3)
    );
\dout[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[3]_i_2__1_n_0\,
      I1 => \dout_reg[3]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[3]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[3]_i_5__0_n_0\,
      O => \dout_reg[20]\(3)
    );
\dout[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(3),
      I1 => \bancoDeRegistros_reg[26]_32\(3),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[25]_33\(3),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[24]_34\(3),
      O => \dout[3]_i_6_n_0\
    );
\dout[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(3),
      I1 => \bancoDeRegistros_reg[26]_32\(3),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(3),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[24]_34\(3),
      O => \dout[3]_i_6__0_n_0\
    );
\dout[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(3),
      I1 => \bancoDeRegistros_reg[30]_28\(3),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[29]_29\(3),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[28]_30\(3),
      O => \dout[3]_i_7_n_0\
    );
\dout[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(3),
      I1 => \bancoDeRegistros_reg[30]_28\(3),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(3),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[28]_30\(3),
      O => \dout[3]_i_7__0_n_0\
    );
\dout[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(3),
      I1 => \bancoDeRegistros_reg[18]_40\(3),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[17]_41\(3),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[16]_42\(3),
      O => \dout[3]_i_8_n_0\
    );
\dout[3]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(3),
      I1 => \bancoDeRegistros_reg[18]_40\(3),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(3),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[16]_42\(3),
      O => \dout[3]_i_8__0_n_0\
    );
\dout[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(3),
      I1 => \bancoDeRegistros_reg[22]_36\(3),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[21]_37\(3),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[20]_38\(3),
      O => \dout[3]_i_9_n_0\
    );
\dout[3]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(3),
      I1 => \bancoDeRegistros_reg[22]_36\(3),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(3),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[20]_38\(3),
      O => \dout[3]_i_9__0_n_0\
    );
\dout[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(4),
      I1 => \bancoDeRegistros_reg[10]_48\(4),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[9]_49\(4),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[8]_50\(4),
      O => \dout[4]_i_10_n_0\
    );
\dout[4]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(4),
      I1 => \bancoDeRegistros_reg[10]_48\(4),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(4),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[8]_50\(4),
      O => \dout[4]_i_10__0_n_0\
    );
\dout[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(4),
      I1 => \bancoDeRegistros_reg[14]_44\(4),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[13]_45\(4),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[12]_46\(4),
      O => \dout[4]_i_11_n_0\
    );
\dout[4]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(4),
      I1 => \bancoDeRegistros_reg[14]_44\(4),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(4),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[12]_46\(4),
      O => \dout[4]_i_11__0_n_0\
    );
\dout[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => R3(4),
      I1 => \bancoDeRegistros_reg[2]_55\(4),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[1]_56\(4),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[0]_57\(4),
      O => \dout[4]_i_12_n_0\
    );
\dout[4]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => R3(4),
      I1 => \bancoDeRegistros_reg[2]_55\(4),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(4),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[0]_57\(4),
      O => \dout[4]_i_12__0_n_0\
    );
\dout[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(4),
      I1 => \bancoDeRegistros_reg[6]_52\(4),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[5]_53\(4),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[4]_54\(4),
      O => \dout[4]_i_13_n_0\
    );
\dout[4]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(4),
      I1 => \bancoDeRegistros_reg[6]_52\(4),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(4),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[4]_54\(4),
      O => \dout[4]_i_13__0_n_0\
    );
\dout[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[4]_i_2_n_0\,
      I1 => \dout_reg[4]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[4]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[4]_i_5_n_0\,
      O => D(4)
    );
\dout[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[4]_i_2__0_n_0\,
      I1 => \dout_reg[4]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[4]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[4]_i_5__0_n_0\,
      O => \dout_reg[20]\(4)
    );
\dout[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(4),
      I1 => \bancoDeRegistros_reg[26]_32\(4),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[25]_33\(4),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[24]_34\(4),
      O => \dout[4]_i_6_n_0\
    );
\dout[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(4),
      I1 => \bancoDeRegistros_reg[26]_32\(4),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(4),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[24]_34\(4),
      O => \dout[4]_i_6__0_n_0\
    );
\dout[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(4),
      I1 => \bancoDeRegistros_reg[30]_28\(4),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[29]_29\(4),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[28]_30\(4),
      O => \dout[4]_i_7_n_0\
    );
\dout[4]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(4),
      I1 => \bancoDeRegistros_reg[30]_28\(4),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(4),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[28]_30\(4),
      O => \dout[4]_i_7__0_n_0\
    );
\dout[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(4),
      I1 => \bancoDeRegistros_reg[18]_40\(4),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[17]_41\(4),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[16]_42\(4),
      O => \dout[4]_i_8_n_0\
    );
\dout[4]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(4),
      I1 => \bancoDeRegistros_reg[18]_40\(4),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(4),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[16]_42\(4),
      O => \dout[4]_i_8__0_n_0\
    );
\dout[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(4),
      I1 => \bancoDeRegistros_reg[22]_36\(4),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[21]_37\(4),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[20]_38\(4),
      O => \dout[4]_i_9_n_0\
    );
\dout[4]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(4),
      I1 => \bancoDeRegistros_reg[22]_36\(4),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(4),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[20]_38\(4),
      O => \dout[4]_i_9__0_n_0\
    );
\dout[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(5),
      I1 => \bancoDeRegistros_reg[10]_48\(5),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[9]_49\(5),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[8]_50\(5),
      O => \dout[5]_i_10_n_0\
    );
\dout[5]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(5),
      I1 => \bancoDeRegistros_reg[10]_48\(5),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(5),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[8]_50\(5),
      O => \dout[5]_i_10__0_n_0\
    );
\dout[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(5),
      I1 => \bancoDeRegistros_reg[14]_44\(5),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[13]_45\(5),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[12]_46\(5),
      O => \dout[5]_i_11_n_0\
    );
\dout[5]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(5),
      I1 => \bancoDeRegistros_reg[14]_44\(5),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(5),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[12]_46\(5),
      O => \dout[5]_i_11__0_n_0\
    );
\dout[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => R3(5),
      I1 => \bancoDeRegistros_reg[2]_55\(5),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[1]_56\(5),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[0]_57\(5),
      O => \dout[5]_i_12_n_0\
    );
\dout[5]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => R3(5),
      I1 => \bancoDeRegistros_reg[2]_55\(5),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(5),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[0]_57\(5),
      O => \dout[5]_i_12__0_n_0\
    );
\dout[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(5),
      I1 => \bancoDeRegistros_reg[6]_52\(5),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[5]_53\(5),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[4]_54\(5),
      O => \dout[5]_i_13_n_0\
    );
\dout[5]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(5),
      I1 => \bancoDeRegistros_reg[6]_52\(5),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(5),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[4]_54\(5),
      O => \dout[5]_i_13__0_n_0\
    );
\dout[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[5]_i_2__0_n_0\,
      I1 => \dout_reg[5]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[5]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[5]_i_5_n_0\,
      O => D(5)
    );
\dout[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[5]_i_2__1_n_0\,
      I1 => \dout_reg[5]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[5]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[5]_i_5__0_n_0\,
      O => \dout_reg[20]\(5)
    );
\dout[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(5),
      I1 => \bancoDeRegistros_reg[26]_32\(5),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[25]_33\(5),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[24]_34\(5),
      O => \dout[5]_i_6_n_0\
    );
\dout[5]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(5),
      I1 => \bancoDeRegistros_reg[26]_32\(5),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(5),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[24]_34\(5),
      O => \dout[5]_i_6__0_n_0\
    );
\dout[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(5),
      I1 => \bancoDeRegistros_reg[30]_28\(5),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[29]_29\(5),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[28]_30\(5),
      O => \dout[5]_i_7_n_0\
    );
\dout[5]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(5),
      I1 => \bancoDeRegistros_reg[30]_28\(5),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(5),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[28]_30\(5),
      O => \dout[5]_i_7__0_n_0\
    );
\dout[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(5),
      I1 => \bancoDeRegistros_reg[18]_40\(5),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[17]_41\(5),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[16]_42\(5),
      O => \dout[5]_i_8_n_0\
    );
\dout[5]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(5),
      I1 => \bancoDeRegistros_reg[18]_40\(5),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(5),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[16]_42\(5),
      O => \dout[5]_i_8__0_n_0\
    );
\dout[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(5),
      I1 => \bancoDeRegistros_reg[22]_36\(5),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[21]_37\(5),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[20]_38\(5),
      O => \dout[5]_i_9_n_0\
    );
\dout[5]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(5),
      I1 => \bancoDeRegistros_reg[22]_36\(5),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(5),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[20]_38\(5),
      O => \dout[5]_i_9__0_n_0\
    );
\dout[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(6),
      I1 => \bancoDeRegistros_reg[10]_48\(6),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[9]_49\(6),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[8]_50\(6),
      O => \dout[6]_i_10_n_0\
    );
\dout[6]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(6),
      I1 => \bancoDeRegistros_reg[10]_48\(6),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(6),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[8]_50\(6),
      O => \dout[6]_i_10__0_n_0\
    );
\dout[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(6),
      I1 => \bancoDeRegistros_reg[14]_44\(6),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[13]_45\(6),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[12]_46\(6),
      O => \dout[6]_i_11_n_0\
    );
\dout[6]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(6),
      I1 => \bancoDeRegistros_reg[14]_44\(6),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(6),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[12]_46\(6),
      O => \dout[6]_i_11__0_n_0\
    );
\dout[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => R3(6),
      I1 => \bancoDeRegistros_reg[2]_55\(6),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[1]_56\(6),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[0]_57\(6),
      O => \dout[6]_i_12_n_0\
    );
\dout[6]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => R3(6),
      I1 => \bancoDeRegistros_reg[2]_55\(6),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(6),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[0]_57\(6),
      O => \dout[6]_i_12__0_n_0\
    );
\dout[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(6),
      I1 => \bancoDeRegistros_reg[6]_52\(6),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[5]_53\(6),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[4]_54\(6),
      O => \dout[6]_i_13_n_0\
    );
\dout[6]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(6),
      I1 => \bancoDeRegistros_reg[6]_52\(6),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(6),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[4]_54\(6),
      O => \dout[6]_i_13__0_n_0\
    );
\dout[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[6]_i_2__0_n_0\,
      I1 => \dout_reg[6]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[6]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[6]_i_5_n_0\,
      O => D(6)
    );
\dout[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[6]_i_2__1_n_0\,
      I1 => \dout_reg[6]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[6]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[6]_i_5__0_n_0\,
      O => \dout_reg[20]\(6)
    );
\dout[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(6),
      I1 => \bancoDeRegistros_reg[26]_32\(6),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[25]_33\(6),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[24]_34\(6),
      O => \dout[6]_i_6_n_0\
    );
\dout[6]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(6),
      I1 => \bancoDeRegistros_reg[26]_32\(6),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(6),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[24]_34\(6),
      O => \dout[6]_i_6__0_n_0\
    );
\dout[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(6),
      I1 => \bancoDeRegistros_reg[30]_28\(6),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[29]_29\(6),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[28]_30\(6),
      O => \dout[6]_i_7_n_0\
    );
\dout[6]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(6),
      I1 => \bancoDeRegistros_reg[30]_28\(6),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(6),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[28]_30\(6),
      O => \dout[6]_i_7__0_n_0\
    );
\dout[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(6),
      I1 => \bancoDeRegistros_reg[18]_40\(6),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[17]_41\(6),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[16]_42\(6),
      O => \dout[6]_i_8_n_0\
    );
\dout[6]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(6),
      I1 => \bancoDeRegistros_reg[18]_40\(6),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(6),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[16]_42\(6),
      O => \dout[6]_i_8__0_n_0\
    );
\dout[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(6),
      I1 => \bancoDeRegistros_reg[22]_36\(6),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[21]_37\(6),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[20]_38\(6),
      O => \dout[6]_i_9_n_0\
    );
\dout[6]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(6),
      I1 => \bancoDeRegistros_reg[22]_36\(6),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(6),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[20]_38\(6),
      O => \dout[6]_i_9__0_n_0\
    );
\dout[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(7),
      I1 => \bancoDeRegistros_reg[10]_48\(7),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[9]_49\(7),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[8]_50\(7),
      O => \dout[7]_i_10_n_0\
    );
\dout[7]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(7),
      I1 => \bancoDeRegistros_reg[10]_48\(7),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(7),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[8]_50\(7),
      O => \dout[7]_i_10__0_n_0\
    );
\dout[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(7),
      I1 => \bancoDeRegistros_reg[14]_44\(7),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[13]_45\(7),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[12]_46\(7),
      O => \dout[7]_i_11_n_0\
    );
\dout[7]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(7),
      I1 => \bancoDeRegistros_reg[14]_44\(7),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(7),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[12]_46\(7),
      O => \dout[7]_i_11__0_n_0\
    );
\dout[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => R3(7),
      I1 => \bancoDeRegistros_reg[2]_55\(7),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[1]_56\(7),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[0]_57\(7),
      O => \dout[7]_i_12_n_0\
    );
\dout[7]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => R3(7),
      I1 => \bancoDeRegistros_reg[2]_55\(7),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(7),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[0]_57\(7),
      O => \dout[7]_i_12__0_n_0\
    );
\dout[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(7),
      I1 => \bancoDeRegistros_reg[6]_52\(7),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[5]_53\(7),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[4]_54\(7),
      O => \dout[7]_i_13_n_0\
    );
\dout[7]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(7),
      I1 => \bancoDeRegistros_reg[6]_52\(7),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(7),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[4]_54\(7),
      O => \dout[7]_i_13__0_n_0\
    );
\dout[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[7]_i_2__0_n_0\,
      I1 => \dout_reg[7]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[7]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[7]_i_5_n_0\,
      O => D(7)
    );
\dout[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[7]_i_2__1_n_0\,
      I1 => \dout_reg[7]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[7]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[7]_i_5__0_n_0\,
      O => \dout_reg[20]\(7)
    );
\dout[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(7),
      I1 => \bancoDeRegistros_reg[26]_32\(7),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[25]_33\(7),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[24]_34\(7),
      O => \dout[7]_i_6_n_0\
    );
\dout[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(7),
      I1 => \bancoDeRegistros_reg[26]_32\(7),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(7),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[24]_34\(7),
      O => \dout[7]_i_6__0_n_0\
    );
\dout[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(7),
      I1 => \bancoDeRegistros_reg[30]_28\(7),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[29]_29\(7),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[28]_30\(7),
      O => \dout[7]_i_7_n_0\
    );
\dout[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(7),
      I1 => \bancoDeRegistros_reg[30]_28\(7),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(7),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[28]_30\(7),
      O => \dout[7]_i_7__0_n_0\
    );
\dout[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(7),
      I1 => \bancoDeRegistros_reg[18]_40\(7),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[17]_41\(7),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[16]_42\(7),
      O => \dout[7]_i_8_n_0\
    );
\dout[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(7),
      I1 => \bancoDeRegistros_reg[18]_40\(7),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(7),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[16]_42\(7),
      O => \dout[7]_i_8__0_n_0\
    );
\dout[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(7),
      I1 => \bancoDeRegistros_reg[22]_36\(7),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[21]_37\(7),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[20]_38\(7),
      O => \dout[7]_i_9_n_0\
    );
\dout[7]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(7),
      I1 => \bancoDeRegistros_reg[22]_36\(7),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(7),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[20]_38\(7),
      O => \dout[7]_i_9__0_n_0\
    );
\dout[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(8),
      I1 => \bancoDeRegistros_reg[10]_48\(8),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[9]_49\(8),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[8]_50\(8),
      O => \dout[8]_i_10_n_0\
    );
\dout[8]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(8),
      I1 => \bancoDeRegistros_reg[10]_48\(8),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(8),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[8]_50\(8),
      O => \dout[8]_i_10__0_n_0\
    );
\dout[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(8),
      I1 => \bancoDeRegistros_reg[14]_44\(8),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[13]_45\(8),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[12]_46\(8),
      O => \dout[8]_i_11_n_0\
    );
\dout[8]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(8),
      I1 => \bancoDeRegistros_reg[14]_44\(8),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(8),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[12]_46\(8),
      O => \dout[8]_i_11__0_n_0\
    );
\dout[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][8]\,
      I1 => \bancoDeRegistros_reg[2]_55\(8),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[1]_56\(8),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[0]_57\(8),
      O => \dout[8]_i_12_n_0\
    );
\dout[8]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][8]\,
      I1 => \bancoDeRegistros_reg[2]_55\(8),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(8),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[0]_57\(8),
      O => \dout[8]_i_12__0_n_0\
    );
\dout[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(8),
      I1 => \bancoDeRegistros_reg[6]_52\(8),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[5]_53\(8),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[4]_54\(8),
      O => \dout[8]_i_13_n_0\
    );
\dout[8]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(8),
      I1 => \bancoDeRegistros_reg[6]_52\(8),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(8),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[4]_54\(8),
      O => \dout[8]_i_13__0_n_0\
    );
\dout[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[8]_i_2_n_0\,
      I1 => \dout_reg[8]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[8]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[8]_i_5_n_0\,
      O => D(8)
    );
\dout[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[8]_i_2__0_n_0\,
      I1 => \dout_reg[8]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[8]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[8]_i_5__0_n_0\,
      O => \dout_reg[20]\(8)
    );
\dout[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(8),
      I1 => \bancoDeRegistros_reg[26]_32\(8),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[25]_33\(8),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[24]_34\(8),
      O => \dout[8]_i_6_n_0\
    );
\dout[8]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(8),
      I1 => \bancoDeRegistros_reg[26]_32\(8),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(8),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[24]_34\(8),
      O => \dout[8]_i_6__0_n_0\
    );
\dout[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(8),
      I1 => \bancoDeRegistros_reg[30]_28\(8),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[29]_29\(8),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[28]_30\(8),
      O => \dout[8]_i_7_n_0\
    );
\dout[8]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(8),
      I1 => \bancoDeRegistros_reg[30]_28\(8),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(8),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[28]_30\(8),
      O => \dout[8]_i_7__0_n_0\
    );
\dout[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(8),
      I1 => \bancoDeRegistros_reg[18]_40\(8),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[17]_41\(8),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[16]_42\(8),
      O => \dout[8]_i_8_n_0\
    );
\dout[8]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(8),
      I1 => \bancoDeRegistros_reg[18]_40\(8),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(8),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[16]_42\(8),
      O => \dout[8]_i_8__0_n_0\
    );
\dout[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(8),
      I1 => \bancoDeRegistros_reg[22]_36\(8),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[21]_37\(8),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[20]_38\(8),
      O => \dout[8]_i_9_n_0\
    );
\dout[8]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(8),
      I1 => \bancoDeRegistros_reg[22]_36\(8),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(8),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[20]_38\(8),
      O => \dout[8]_i_9__0_n_0\
    );
\dout[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(9),
      I1 => \bancoDeRegistros_reg[10]_48\(9),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[9]_49\(9),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[8]_50\(9),
      O => \dout[9]_i_10_n_0\
    );
\dout[9]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[11]_47\(9),
      I1 => \bancoDeRegistros_reg[10]_48\(9),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[9]_49\(9),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[8]_50\(9),
      O => \dout[9]_i_10__0_n_0\
    );
\dout[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(9),
      I1 => \bancoDeRegistros_reg[14]_44\(9),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[13]_45\(9),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[12]_46\(9),
      O => \dout[9]_i_11_n_0\
    );
\dout[9]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[15]_43\(9),
      I1 => \bancoDeRegistros_reg[14]_44\(9),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[13]_45\(9),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[12]_46\(9),
      O => \dout[9]_i_11__0_n_0\
    );
\dout[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][9]\,
      I1 => \bancoDeRegistros_reg[2]_55\(9),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[1]_56\(9),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[0]_57\(9),
      O => \dout[9]_i_12_n_0\
    );
\dout[9]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg_n_0_[3][9]\,
      I1 => \bancoDeRegistros_reg[2]_55\(9),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[1]_56\(9),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[0]_57\(9),
      O => \dout[9]_i_12__0_n_0\
    );
\dout[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(9),
      I1 => \bancoDeRegistros_reg[6]_52\(9),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[5]_53\(9),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[4]_54\(9),
      O => \dout[9]_i_13_n_0\
    );
\dout[9]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[7]_51\(9),
      I1 => \bancoDeRegistros_reg[6]_52\(9),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[5]_53\(9),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[4]_54\(9),
      O => \dout[9]_i_13__0_n_0\
    );
\dout[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[9]_i_2_n_0\,
      I1 => \dout_reg[9]_i_3_n_0\,
      I2 => Q(9),
      I3 => \dout_reg[9]_i_4_n_0\,
      I4 => Q(8),
      I5 => \dout_reg[9]_i_5_n_0\,
      O => D(9)
    );
\dout[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg[9]_i_2__0_n_0\,
      I1 => \dout_reg[9]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => \dout_reg[9]_i_4__0_n_0\,
      I4 => Q(3),
      I5 => \dout_reg[9]_i_5__0_n_0\,
      O => \dout_reg[20]\(9)
    );
\dout[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(9),
      I1 => \bancoDeRegistros_reg[26]_32\(9),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[25]_33\(9),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[24]_34\(9),
      O => \dout[9]_i_6_n_0\
    );
\dout[9]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27]_31\(9),
      I1 => \bancoDeRegistros_reg[26]_32\(9),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[25]_33\(9),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[24]_34\(9),
      O => \dout[9]_i_6__0_n_0\
    );
\dout[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(9),
      I1 => \bancoDeRegistros_reg[30]_28\(9),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[29]_29\(9),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[28]_30\(9),
      O => \dout[9]_i_7_n_0\
    );
\dout[9]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[31]_27\(9),
      I1 => \bancoDeRegistros_reg[30]_28\(9),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[29]_29\(9),
      I4 => \dout_reg[20]_i_3__0_0\,
      I5 => \bancoDeRegistros_reg[28]_30\(9),
      O => \dout[9]_i_7__0_n_0\
    );
\dout[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(9),
      I1 => \bancoDeRegistros_reg[18]_40\(9),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[17]_41\(9),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[16]_42\(9),
      O => \dout[9]_i_8_n_0\
    );
\dout[9]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[19]_39\(9),
      I1 => \bancoDeRegistros_reg[18]_40\(9),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[17]_41\(9),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[16]_42\(9),
      O => \dout[9]_i_8__0_n_0\
    );
\dout[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(9),
      I1 => \bancoDeRegistros_reg[22]_36\(9),
      I2 => Q(6),
      I3 => \bancoDeRegistros_reg[21]_37\(9),
      I4 => Q(5),
      I5 => \bancoDeRegistros_reg[20]_38\(9),
      O => \dout[9]_i_9_n_0\
    );
\dout[9]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bancoDeRegistros_reg[23]_35\(9),
      I1 => \bancoDeRegistros_reg[22]_36\(9),
      I2 => \dout_reg[0]_i_2__0_0\,
      I3 => \bancoDeRegistros_reg[21]_37\(9),
      I4 => Q(0),
      I5 => \bancoDeRegistros_reg[20]_38\(9),
      O => \dout[9]_i_9__0_n_0\
    );
\dout_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[0]_i_6_n_0\,
      I1 => \dout[0]_i_7_n_0\,
      O => \dout_reg[0]_i_2_n_0\,
      S => Q(7)
    );
\dout_reg[0]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[0]_i_6__0_n_0\,
      I1 => \dout[0]_i_7__0_n_0\,
      O => \dout_reg[0]_i_2__0_n_0\,
      S => Q(2)
    );
\dout_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[0]_i_8_n_0\,
      I1 => \dout[0]_i_9_n_0\,
      O => \dout_reg[0]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[0]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[0]_i_8__0_n_0\,
      I1 => \dout[0]_i_9__0_n_0\,
      O => \dout_reg[0]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[0]_i_10_n_0\,
      I1 => \dout[0]_i_11_n_0\,
      O => \dout_reg[0]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[0]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[0]_i_10__0_n_0\,
      I1 => \dout[0]_i_11__0_n_0\,
      O => \dout_reg[0]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[0]_i_12_n_0\,
      I1 => \dout[0]_i_13_n_0\,
      O => \dout_reg[0]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[0]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[0]_i_12__0_n_0\,
      I1 => \dout[0]_i_13__0_n_0\,
      O => \dout_reg[0]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[10]_i_6_n_0\,
      I1 => \dout[10]_i_7_n_0\,
      O => \dout_reg[10]_i_2_n_0\,
      S => Q(7)
    );
\dout_reg[10]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[10]_i_6__0_n_0\,
      I1 => \dout[10]_i_7__0_n_0\,
      O => \dout_reg[10]_i_2__0_n_0\,
      S => Q(2)
    );
\dout_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[10]_i_8_n_0\,
      I1 => \dout[10]_i_9_n_0\,
      O => \dout_reg[10]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[10]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[10]_i_8__0_n_0\,
      I1 => \dout[10]_i_9__0_n_0\,
      O => \dout_reg[10]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[10]_i_10_n_0\,
      I1 => \dout[10]_i_11_n_0\,
      O => \dout_reg[10]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[10]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[10]_i_10__0_n_0\,
      I1 => \dout[10]_i_11__0_n_0\,
      O => \dout_reg[10]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[10]_i_12_n_0\,
      I1 => \dout[10]_i_13_n_0\,
      O => \dout_reg[10]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[10]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[10]_i_12__0_n_0\,
      I1 => \dout[10]_i_13__0_n_0\,
      O => \dout_reg[10]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[11]_i_6_n_0\,
      I1 => \dout[11]_i_7_n_0\,
      O => \dout_reg[11]_i_2_n_0\,
      S => Q(7)
    );
\dout_reg[11]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[11]_i_6__0_n_0\,
      I1 => \dout[11]_i_7__0_n_0\,
      O => \dout_reg[11]_i_2__0_n_0\,
      S => Q(2)
    );
\dout_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[11]_i_8_n_0\,
      I1 => \dout[11]_i_9_n_0\,
      O => \dout_reg[11]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[11]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[11]_i_8__0_n_0\,
      I1 => \dout[11]_i_9__0_n_0\,
      O => \dout_reg[11]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[11]_i_10_n_0\,
      I1 => \dout[11]_i_11_n_0\,
      O => \dout_reg[11]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[11]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[11]_i_10__0_n_0\,
      I1 => \dout[11]_i_11__0_n_0\,
      O => \dout_reg[11]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[11]_i_12_n_0\,
      I1 => \dout[11]_i_13_n_0\,
      O => \dout_reg[11]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[11]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[11]_i_12__0_n_0\,
      I1 => \dout[11]_i_13__0_n_0\,
      O => \dout_reg[11]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[12]_i_6_n_0\,
      I1 => \dout[12]_i_7_n_0\,
      O => \dout_reg[12]_i_2_n_0\,
      S => Q(7)
    );
\dout_reg[12]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[12]_i_6__0_n_0\,
      I1 => \dout[12]_i_7__0_n_0\,
      O => \dout_reg[12]_i_2__0_n_0\,
      S => Q(2)
    );
\dout_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[12]_i_8_n_0\,
      I1 => \dout[12]_i_9_n_0\,
      O => \dout_reg[12]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[12]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[12]_i_8__0_n_0\,
      I1 => \dout[12]_i_9__0_n_0\,
      O => \dout_reg[12]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[12]_i_10_n_0\,
      I1 => \dout[12]_i_11_n_0\,
      O => \dout_reg[12]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[12]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[12]_i_10__0_n_0\,
      I1 => \dout[12]_i_11__0_n_0\,
      O => \dout_reg[12]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[12]_i_12_n_0\,
      I1 => \dout[12]_i_13_n_0\,
      O => \dout_reg[12]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[12]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[12]_i_12__0_n_0\,
      I1 => \dout[12]_i_13__0_n_0\,
      O => \dout_reg[12]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[13]_i_6_n_0\,
      I1 => \dout[13]_i_7_n_0\,
      O => \dout_reg[13]_i_2_n_0\,
      S => Q(7)
    );
\dout_reg[13]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[13]_i_6__0_n_0\,
      I1 => \dout[13]_i_7__0_n_0\,
      O => \dout_reg[13]_i_2__0_n_0\,
      S => Q(2)
    );
\dout_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[13]_i_8_n_0\,
      I1 => \dout[13]_i_9_n_0\,
      O => \dout_reg[13]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[13]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[13]_i_8__0_n_0\,
      I1 => \dout[13]_i_9__0_n_0\,
      O => \dout_reg[13]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[13]_i_10_n_0\,
      I1 => \dout[13]_i_11_n_0\,
      O => \dout_reg[13]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[13]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[13]_i_10__0_n_0\,
      I1 => \dout[13]_i_11__0_n_0\,
      O => \dout_reg[13]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[13]_i_12_n_0\,
      I1 => \dout[13]_i_13_n_0\,
      O => \dout_reg[13]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[13]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[13]_i_12__0_n_0\,
      I1 => \dout[13]_i_13__0_n_0\,
      O => \dout_reg[13]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[14]_i_6_n_0\,
      I1 => \dout[14]_i_7_n_0\,
      O => \dout_reg[14]_i_2_n_0\,
      S => Q(7)
    );
\dout_reg[14]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[14]_i_6__0_n_0\,
      I1 => \dout[14]_i_7__0_n_0\,
      O => \dout_reg[14]_i_2__0_n_0\,
      S => Q(2)
    );
\dout_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[14]_i_8_n_0\,
      I1 => \dout[14]_i_9_n_0\,
      O => \dout_reg[14]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[14]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[14]_i_8__0_n_0\,
      I1 => \dout[14]_i_9__0_n_0\,
      O => \dout_reg[14]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[14]_i_10_n_0\,
      I1 => \dout[14]_i_11_n_0\,
      O => \dout_reg[14]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[14]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[14]_i_10__0_n_0\,
      I1 => \dout[14]_i_11__0_n_0\,
      O => \dout_reg[14]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[14]_i_12_n_0\,
      I1 => \dout[14]_i_13_n_0\,
      O => \dout_reg[14]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[14]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[14]_i_12__0_n_0\,
      I1 => \dout[14]_i_13__0_n_0\,
      O => \dout_reg[14]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[15]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[15]_i_6_n_0\,
      I1 => \dout[15]_i_7_n_0\,
      O => \dout_reg[15]_i_2__0_n_0\,
      S => Q(7)
    );
\dout_reg[15]_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[15]_i_6__0_n_0\,
      I1 => \dout[15]_i_7__0_n_0\,
      O => \dout_reg[15]_i_2__1_n_0\,
      S => Q(2)
    );
\dout_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[15]_i_8_n_0\,
      I1 => \dout[15]_i_9_n_0\,
      O => \dout_reg[15]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[15]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[15]_i_8__0_n_0\,
      I1 => \dout[15]_i_9__0_n_0\,
      O => \dout_reg[15]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[15]_i_10_n_0\,
      I1 => \dout[15]_i_11_n_0\,
      O => \dout_reg[15]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[15]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[15]_i_10__0_n_0\,
      I1 => \dout[15]_i_11__0_n_0\,
      O => \dout_reg[15]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[15]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[15]_i_12_n_0\,
      I1 => \dout[15]_i_13_n_0\,
      O => \dout_reg[15]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[15]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[15]_i_12__0_n_0\,
      I1 => \dout[15]_i_13__0_n_0\,
      O => \dout_reg[15]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[16]_i_6_n_0\,
      I1 => \dout[16]_i_7_n_0\,
      O => \dout_reg[16]_i_2_n_0\,
      S => Q(7)
    );
\dout_reg[16]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[16]_i_6__0_n_0\,
      I1 => \dout[16]_i_7__0_n_0\,
      O => \dout_reg[16]_i_2__0_n_0\,
      S => Q(2)
    );
\dout_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[16]_i_8_n_0\,
      I1 => \dout[16]_i_9_n_0\,
      O => \dout_reg[16]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[16]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[16]_i_8__0_n_0\,
      I1 => \dout[16]_i_9__0_n_0\,
      O => \dout_reg[16]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[16]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[16]_i_10_n_0\,
      I1 => \dout[16]_i_11_n_0\,
      O => \dout_reg[16]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[16]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[16]_i_10__0_n_0\,
      I1 => \dout[16]_i_11__0_n_0\,
      O => \dout_reg[16]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[16]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[16]_i_12_n_0\,
      I1 => \dout[16]_i_13_n_0\,
      O => \dout_reg[16]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[16]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[16]_i_12__0_n_0\,
      I1 => \dout[16]_i_13__0_n_0\,
      O => \dout_reg[16]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[17]_i_6_n_0\,
      I1 => \dout[17]_i_7_n_0\,
      O => \dout_reg[17]_i_2_n_0\,
      S => Q(7)
    );
\dout_reg[17]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[17]_i_6__0_n_0\,
      I1 => \dout[17]_i_7__0_n_0\,
      O => \dout_reg[17]_i_2__0_n_0\,
      S => Q(2)
    );
\dout_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[17]_i_8_n_0\,
      I1 => \dout[17]_i_9_n_0\,
      O => \dout_reg[17]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[17]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[17]_i_8__0_n_0\,
      I1 => \dout[17]_i_9__0_n_0\,
      O => \dout_reg[17]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[17]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[17]_i_10_n_0\,
      I1 => \dout[17]_i_11_n_0\,
      O => \dout_reg[17]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[17]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[17]_i_10__0_n_0\,
      I1 => \dout[17]_i_11__0_n_0\,
      O => \dout_reg[17]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[17]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[17]_i_12_n_0\,
      I1 => \dout[17]_i_13_n_0\,
      O => \dout_reg[17]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[17]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[17]_i_12__0_n_0\,
      I1 => \dout[17]_i_13__0_n_0\,
      O => \dout_reg[17]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[18]_i_6_n_0\,
      I1 => \dout[18]_i_7_n_0\,
      O => \dout_reg[18]_i_2_n_0\,
      S => Q(7)
    );
\dout_reg[18]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[18]_i_6__0_n_0\,
      I1 => \dout[18]_i_7__0_n_0\,
      O => \dout_reg[18]_i_2__0_n_0\,
      S => Q(2)
    );
\dout_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[18]_i_8_n_0\,
      I1 => \dout[18]_i_9_n_0\,
      O => \dout_reg[18]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[18]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[18]_i_8__0_n_0\,
      I1 => \dout[18]_i_9__0_n_0\,
      O => \dout_reg[18]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[18]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[18]_i_10_n_0\,
      I1 => \dout[18]_i_11_n_0\,
      O => \dout_reg[18]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[18]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[18]_i_10__0_n_0\,
      I1 => \dout[18]_i_11__0_n_0\,
      O => \dout_reg[18]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[18]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[18]_i_12_n_0\,
      I1 => \dout[18]_i_13_n_0\,
      O => \dout_reg[18]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[18]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[18]_i_12__0_n_0\,
      I1 => \dout[18]_i_13__0_n_0\,
      O => \dout_reg[18]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[19]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[19]_i_6_n_0\,
      I1 => \dout[19]_i_7_n_0\,
      O => \dout_reg[19]_i_2__0_n_0\,
      S => Q(7)
    );
\dout_reg[19]_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[19]_i_6__0_n_0\,
      I1 => \dout[19]_i_7__0_n_0\,
      O => \dout_reg[19]_i_2__1_n_0\,
      S => Q(2)
    );
\dout_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[19]_i_8_n_0\,
      I1 => \dout[19]_i_9_n_0\,
      O => \dout_reg[19]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[19]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[19]_i_8__0_n_0\,
      I1 => \dout[19]_i_9__0_n_0\,
      O => \dout_reg[19]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[19]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[19]_i_10_n_0\,
      I1 => \dout[19]_i_11_n_0\,
      O => \dout_reg[19]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[19]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[19]_i_10__0_n_0\,
      I1 => \dout[19]_i_11__0_n_0\,
      O => \dout_reg[19]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[19]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[19]_i_12_n_0\,
      I1 => \dout[19]_i_13_n_0\,
      O => \dout_reg[19]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[19]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[19]_i_12__0_n_0\,
      I1 => \dout[19]_i_13__0_n_0\,
      O => \dout_reg[19]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[1]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1]_i_6_n_0\,
      I1 => \dout[1]_i_7_n_0\,
      O => \dout_reg[1]_i_2__0_n_0\,
      S => Q(7)
    );
\dout_reg[1]_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1]_i_6__0_n_0\,
      I1 => \dout[1]_i_7__0_n_0\,
      O => \dout_reg[1]_i_2__1_n_0\,
      S => Q(2)
    );
\dout_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1]_i_8_n_0\,
      I1 => \dout[1]_i_9_n_0\,
      O => \dout_reg[1]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[1]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1]_i_8__0_n_0\,
      I1 => \dout[1]_i_9__0_n_0\,
      O => \dout_reg[1]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1]_i_10_n_0\,
      I1 => \dout[1]_i_11_n_0\,
      O => \dout_reg[1]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[1]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1]_i_10__0_n_0\,
      I1 => \dout[1]_i_11__0_n_0\,
      O => \dout_reg[1]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1]_i_12_n_0\,
      I1 => \dout[1]_i_13_n_0\,
      O => \dout_reg[1]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[1]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1]_i_12__0_n_0\,
      I1 => \dout[1]_i_13__0_n_0\,
      O => \dout_reg[1]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[20]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[20]_i_6_n_0\,
      I1 => \dout[20]_i_7_n_0\,
      O => \dout_reg[20]_i_2__0_n_0\,
      S => Q(7)
    );
\dout_reg[20]_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[20]_i_6__0_n_0\,
      I1 => \dout[20]_i_7__0_n_0\,
      O => \dout_reg[20]_i_2__1_n_0\,
      S => Q(2)
    );
\dout_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[20]_i_8_n_0\,
      I1 => \dout[20]_i_9_n_0\,
      O => \dout_reg[20]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[20]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[20]_i_8__0_n_0\,
      I1 => \dout[20]_i_9__0_n_0\,
      O => \dout_reg[20]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[20]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[20]_i_10_n_0\,
      I1 => \dout[20]_i_11_n_0\,
      O => \dout_reg[20]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[20]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[20]_i_10__0_n_0\,
      I1 => \dout[20]_i_11__0_n_0\,
      O => \dout_reg[20]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[20]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[20]_i_12_n_0\,
      I1 => \dout[20]_i_13_n_0\,
      O => \dout_reg[20]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[20]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[20]_i_12__0_n_0\,
      I1 => \dout[20]_i_13__0_n_0\,
      O => \dout_reg[20]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[21]_i_6_n_0\,
      I1 => \dout[21]_i_7_n_0\,
      O => \dout_reg[21]_i_2_n_0\,
      S => Q(7)
    );
\dout_reg[21]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[21]_i_6__0_n_0\,
      I1 => \dout[21]_i_7__0_n_0\,
      O => \dout_reg[21]_i_2__0_n_0\,
      S => Q(2)
    );
\dout_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[21]_i_8_n_0\,
      I1 => \dout[21]_i_9_n_0\,
      O => \dout_reg[21]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[21]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[21]_i_8__0_n_0\,
      I1 => \dout[21]_i_9__0_n_0\,
      O => \dout_reg[21]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[21]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[21]_i_10_n_0\,
      I1 => \dout[21]_i_11_n_0\,
      O => \dout_reg[21]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[21]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[21]_i_10__0_n_0\,
      I1 => \dout[21]_i_11__0_n_0\,
      O => \dout_reg[21]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[21]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[21]_i_12_n_0\,
      I1 => \dout[21]_i_13_n_0\,
      O => \dout_reg[21]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[21]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[21]_i_12__0_n_0\,
      I1 => \dout[21]_i_13__0_n_0\,
      O => \dout_reg[21]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[22]_i_6__0_n_0\,
      I1 => \dout[22]_i_7_n_0\,
      O => \dout_reg[22]_i_2_n_0\,
      S => Q(7)
    );
\dout_reg[22]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[22]_i_6__1_n_0\,
      I1 => \dout[22]_i_7__0_n_0\,
      O => \dout_reg[22]_i_2__0_n_0\,
      S => Q(2)
    );
\dout_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[22]_i_8_n_0\,
      I1 => \dout[22]_i_9_n_0\,
      O => \dout_reg[22]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[22]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[22]_i_8__0_n_0\,
      I1 => \dout[22]_i_9__0_n_0\,
      O => \dout_reg[22]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[22]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[22]_i_10_n_0\,
      I1 => \dout[22]_i_11_n_0\,
      O => \dout_reg[22]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[22]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[22]_i_10__0_n_0\,
      I1 => \dout[22]_i_11__0_n_0\,
      O => \dout_reg[22]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[22]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[22]_i_12_n_0\,
      I1 => \dout[22]_i_13_n_0\,
      O => \dout_reg[22]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[22]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[22]_i_12__0_n_0\,
      I1 => \dout[22]_i_13__0_n_0\,
      O => \dout_reg[22]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[23]_i_6_n_0\,
      I1 => \dout[23]_i_7_n_0\,
      O => \dout_reg[23]_i_2_n_0\,
      S => Q(7)
    );
\dout_reg[23]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[23]_i_6__0_n_0\,
      I1 => \dout[23]_i_7__0_n_0\,
      O => \dout_reg[23]_i_2__0_n_0\,
      S => Q(2)
    );
\dout_reg[23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[23]_i_8_n_0\,
      I1 => \dout[23]_i_9_n_0\,
      O => \dout_reg[23]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[23]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[23]_i_8__0_n_0\,
      I1 => \dout[23]_i_9__0_n_0\,
      O => \dout_reg[23]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[23]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[23]_i_10_n_0\,
      I1 => \dout[23]_i_11_n_0\,
      O => \dout_reg[23]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[23]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[23]_i_10__0_n_0\,
      I1 => \dout[23]_i_11__0_n_0\,
      O => \dout_reg[23]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[23]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[23]_i_12_n_0\,
      I1 => \dout[23]_i_13_n_0\,
      O => \dout_reg[23]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[23]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[23]_i_12__0_n_0\,
      I1 => \dout[23]_i_13__0_n_0\,
      O => \dout_reg[23]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[24]_i_6__0_n_0\,
      I1 => \dout[24]_i_7_n_0\,
      O => \dout_reg[24]_i_2_n_0\,
      S => Q(7)
    );
\dout_reg[24]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[24]_i_6__1_n_0\,
      I1 => \dout[24]_i_7__0_n_0\,
      O => \dout_reg[24]_i_2__0_n_0\,
      S => Q(2)
    );
\dout_reg[24]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[24]_i_8_n_0\,
      I1 => \dout[24]_i_9_n_0\,
      O => \dout_reg[24]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[24]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[24]_i_8__0_n_0\,
      I1 => \dout[24]_i_9__0_n_0\,
      O => \dout_reg[24]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[24]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[24]_i_10_n_0\,
      I1 => \dout[24]_i_11_n_0\,
      O => \dout_reg[24]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[24]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[24]_i_10__0_n_0\,
      I1 => \dout[24]_i_11__0_n_0\,
      O => \dout_reg[24]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[24]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[24]_i_12_n_0\,
      I1 => \dout[24]_i_13_n_0\,
      O => \dout_reg[24]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[24]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[24]_i_12__0_n_0\,
      I1 => \dout[24]_i_13__0_n_0\,
      O => \dout_reg[24]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[25]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[25]_i_6__0_n_0\,
      I1 => \dout[25]_i_7_n_0\,
      O => \dout_reg[25]_i_2__0_n_0\,
      S => Q(7)
    );
\dout_reg[25]_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[25]_i_6__1_n_0\,
      I1 => \dout[25]_i_7__0_n_0\,
      O => \dout_reg[25]_i_2__1_n_0\,
      S => Q(2)
    );
\dout_reg[25]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[25]_i_8_n_0\,
      I1 => \dout[25]_i_9_n_0\,
      O => \dout_reg[25]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[25]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[25]_i_8__0_n_0\,
      I1 => \dout[25]_i_9__0_n_0\,
      O => \dout_reg[25]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[25]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[25]_i_10_n_0\,
      I1 => \dout[25]_i_11_n_0\,
      O => \dout_reg[25]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[25]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[25]_i_10__0_n_0\,
      I1 => \dout[25]_i_11__0_n_0\,
      O => \dout_reg[25]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[25]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[25]_i_12_n_0\,
      I1 => \dout[25]_i_13_n_0\,
      O => \dout_reg[25]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[25]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[25]_i_12__0_n_0\,
      I1 => \dout[25]_i_13__0_n_0\,
      O => \dout_reg[25]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[26]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[26]_i_6_n_0\,
      I1 => \dout[26]_i_7_n_0\,
      O => \dout_reg[26]_i_2__0_n_0\,
      S => Q(7)
    );
\dout_reg[26]_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[26]_i_6__0_n_0\,
      I1 => \dout[26]_i_7__0_n_0\,
      O => \dout_reg[26]_i_2__1_n_0\,
      S => Q(2)
    );
\dout_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[26]_i_8_n_0\,
      I1 => \dout[26]_i_9_n_0\,
      O => \dout_reg[26]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[26]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[26]_i_8__0_n_0\,
      I1 => \dout[26]_i_9__0_n_0\,
      O => \dout_reg[26]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[26]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[26]_i_10_n_0\,
      I1 => \dout[26]_i_11_n_0\,
      O => \dout_reg[26]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[26]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[26]_i_10__0_n_0\,
      I1 => \dout[26]_i_11__0_n_0\,
      O => \dout_reg[26]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[26]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[26]_i_12_n_0\,
      I1 => \dout[26]_i_13_n_0\,
      O => \dout_reg[26]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[26]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[26]_i_12__0_n_0\,
      I1 => \dout[26]_i_13__0_n_0\,
      O => \dout_reg[26]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[27]_i_6_n_0\,
      I1 => \dout[27]_i_7_n_0\,
      O => \dout_reg[27]_i_2_n_0\,
      S => Q(7)
    );
\dout_reg[27]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[27]_i_6__0_n_0\,
      I1 => \dout[27]_i_7__0_n_0\,
      O => \dout_reg[27]_i_2__0_n_0\,
      S => Q(2)
    );
\dout_reg[27]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[27]_i_8_n_0\,
      I1 => \dout[27]_i_9_n_0\,
      O => \dout_reg[27]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[27]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[27]_i_8__0_n_0\,
      I1 => \dout[27]_i_9__0_n_0\,
      O => \dout_reg[27]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[27]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[27]_i_10_n_0\,
      I1 => \dout[27]_i_11_n_0\,
      O => \dout_reg[27]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[27]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[27]_i_10__0_n_0\,
      I1 => \dout[27]_i_11__0_n_0\,
      O => \dout_reg[27]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[27]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[27]_i_12_n_0\,
      I1 => \dout[27]_i_13_n_0\,
      O => \dout_reg[27]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[27]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[27]_i_12__0_n_0\,
      I1 => \dout[27]_i_13__0_n_0\,
      O => \dout_reg[27]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[28]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[28]_i_6_n_0\,
      I1 => \dout[28]_i_7_n_0\,
      O => \dout_reg[28]_i_2__0_n_0\,
      S => Q(7)
    );
\dout_reg[28]_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[28]_i_6__0_n_0\,
      I1 => \dout[28]_i_7__0_n_0\,
      O => \dout_reg[28]_i_2__1_n_0\,
      S => Q(2)
    );
\dout_reg[28]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[28]_i_8_n_0\,
      I1 => \dout[28]_i_9_n_0\,
      O => \dout_reg[28]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[28]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[28]_i_8__0_n_0\,
      I1 => \dout[28]_i_9__0_n_0\,
      O => \dout_reg[28]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[28]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[28]_i_10_n_0\,
      I1 => \dout[28]_i_11_n_0\,
      O => \dout_reg[28]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[28]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[28]_i_10__0_n_0\,
      I1 => \dout[28]_i_11__0_n_0\,
      O => \dout_reg[28]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[28]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[28]_i_12_n_0\,
      I1 => \dout[28]_i_13_n_0\,
      O => \dout_reg[28]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[28]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[28]_i_12__0_n_0\,
      I1 => \dout[28]_i_13__0_n_0\,
      O => \dout_reg[28]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[29]_i_6_n_0\,
      I1 => \dout[29]_i_7_n_0\,
      O => \dout_reg[29]_i_2_n_0\,
      S => Q(7)
    );
\dout_reg[29]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[29]_i_6__0_n_0\,
      I1 => \dout[29]_i_7__0_n_0\,
      O => \dout_reg[29]_i_2__0_n_0\,
      S => Q(2)
    );
\dout_reg[29]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[29]_i_8_n_0\,
      I1 => \dout[29]_i_9_n_0\,
      O => \dout_reg[29]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[29]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[29]_i_8__0_n_0\,
      I1 => \dout[29]_i_9__0_n_0\,
      O => \dout_reg[29]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[29]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[29]_i_10_n_0\,
      I1 => \dout[29]_i_11_n_0\,
      O => \dout_reg[29]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[29]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[29]_i_10__0_n_0\,
      I1 => \dout[29]_i_11__0_n_0\,
      O => \dout_reg[29]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[29]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[29]_i_12_n_0\,
      I1 => \dout[29]_i_13_n_0\,
      O => \dout_reg[29]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[29]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[29]_i_12__0_n_0\,
      I1 => \dout[29]_i_13__0_n_0\,
      O => \dout_reg[29]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[2]_i_6_n_0\,
      I1 => \dout[2]_i_7_n_0\,
      O => \dout_reg[2]_i_2_n_0\,
      S => Q(7)
    );
\dout_reg[2]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[2]_i_6__0_n_0\,
      I1 => \dout[2]_i_7__0_n_0\,
      O => \dout_reg[2]_i_2__0_n_0\,
      S => Q(2)
    );
\dout_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[2]_i_8_n_0\,
      I1 => \dout[2]_i_9_n_0\,
      O => \dout_reg[2]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[2]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[2]_i_8__0_n_0\,
      I1 => \dout[2]_i_9__0_n_0\,
      O => \dout_reg[2]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[2]_i_10_n_0\,
      I1 => \dout[2]_i_11_n_0\,
      O => \dout_reg[2]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[2]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[2]_i_10__0_n_0\,
      I1 => \dout[2]_i_11__0_n_0\,
      O => \dout_reg[2]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[2]_i_12_n_0\,
      I1 => \dout[2]_i_13_n_0\,
      O => \dout_reg[2]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[2]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[2]_i_12__0_n_0\,
      I1 => \dout[2]_i_13__0_n_0\,
      O => \dout_reg[2]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[30]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[30]_i_6_n_0\,
      I1 => \dout[30]_i_7__0_n_0\,
      O => \dout_reg[30]_i_2__0_n_0\,
      S => Q(7)
    );
\dout_reg[30]_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[30]_i_6__0_n_0\,
      I1 => \dout[30]_i_7__1_n_0\,
      O => \dout_reg[30]_i_2__1_n_0\,
      S => Q(2)
    );
\dout_reg[30]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[30]_i_8_n_0\,
      I1 => \dout[30]_i_9_n_0\,
      O => \dout_reg[30]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[30]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[30]_i_8__0_n_0\,
      I1 => \dout[30]_i_9__0_n_0\,
      O => \dout_reg[30]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[30]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[30]_i_10_n_0\,
      I1 => \dout[30]_i_11_n_0\,
      O => \dout_reg[30]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[30]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[30]_i_10__0_n_0\,
      I1 => \dout[30]_i_11__0_n_0\,
      O => \dout_reg[30]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[30]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[30]_i_12_n_0\,
      I1 => \dout[30]_i_13_n_0\,
      O => \dout_reg[30]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[30]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[30]_i_12__0_n_0\,
      I1 => \dout[30]_i_13__0_n_0\,
      O => \dout_reg[30]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[31]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[31]_i_6__0_n_0\,
      I1 => \dout[31]_i_7__0_n_0\,
      O => \dout_reg[31]_i_2__0_n_0\,
      S => Q(7)
    );
\dout_reg[31]_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[31]_i_6__1_n_0\,
      I1 => \dout[31]_i_7__1_n_0\,
      O => \dout_reg[31]_i_2__1_n_0\,
      S => Q(2)
    );
\dout_reg[31]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[31]_i_8_n_0\,
      I1 => \dout[31]_i_9_n_0\,
      O => \dout_reg[31]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[31]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[31]_i_8__0_n_0\,
      I1 => \dout[31]_i_9__0_n_0\,
      O => \dout_reg[31]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[31]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[31]_i_10__0_n_0\,
      I1 => \dout[31]_i_11_n_0\,
      O => \dout_reg[31]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[31]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[31]_i_10__1_n_0\,
      I1 => \dout[31]_i_11__0_n_0\,
      O => \dout_reg[31]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[31]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[31]_i_12_n_0\,
      I1 => \dout[31]_i_13_n_0\,
      O => \dout_reg[31]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[31]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[31]_i_12__0_n_0\,
      I1 => \dout[31]_i_13__0_n_0\,
      O => \dout_reg[31]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[3]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[3]_i_6_n_0\,
      I1 => \dout[3]_i_7_n_0\,
      O => \dout_reg[3]_i_2__0_n_0\,
      S => Q(7)
    );
\dout_reg[3]_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[3]_i_6__0_n_0\,
      I1 => \dout[3]_i_7__0_n_0\,
      O => \dout_reg[3]_i_2__1_n_0\,
      S => Q(2)
    );
\dout_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[3]_i_8_n_0\,
      I1 => \dout[3]_i_9_n_0\,
      O => \dout_reg[3]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[3]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[3]_i_8__0_n_0\,
      I1 => \dout[3]_i_9__0_n_0\,
      O => \dout_reg[3]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[3]_i_10_n_0\,
      I1 => \dout[3]_i_11_n_0\,
      O => \dout_reg[3]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[3]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[3]_i_10__0_n_0\,
      I1 => \dout[3]_i_11__0_n_0\,
      O => \dout_reg[3]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[3]_i_12_n_0\,
      I1 => \dout[3]_i_13_n_0\,
      O => \dout_reg[3]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[3]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[3]_i_12__0_n_0\,
      I1 => \dout[3]_i_13__0_n_0\,
      O => \dout_reg[3]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[4]_i_6_n_0\,
      I1 => \dout[4]_i_7_n_0\,
      O => \dout_reg[4]_i_2_n_0\,
      S => Q(7)
    );
\dout_reg[4]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[4]_i_6__0_n_0\,
      I1 => \dout[4]_i_7__0_n_0\,
      O => \dout_reg[4]_i_2__0_n_0\,
      S => Q(2)
    );
\dout_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[4]_i_8_n_0\,
      I1 => \dout[4]_i_9_n_0\,
      O => \dout_reg[4]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[4]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[4]_i_8__0_n_0\,
      I1 => \dout[4]_i_9__0_n_0\,
      O => \dout_reg[4]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[4]_i_10_n_0\,
      I1 => \dout[4]_i_11_n_0\,
      O => \dout_reg[4]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[4]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[4]_i_10__0_n_0\,
      I1 => \dout[4]_i_11__0_n_0\,
      O => \dout_reg[4]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[4]_i_12_n_0\,
      I1 => \dout[4]_i_13_n_0\,
      O => \dout_reg[4]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[4]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[4]_i_12__0_n_0\,
      I1 => \dout[4]_i_13__0_n_0\,
      O => \dout_reg[4]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[5]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[5]_i_6_n_0\,
      I1 => \dout[5]_i_7_n_0\,
      O => \dout_reg[5]_i_2__0_n_0\,
      S => Q(7)
    );
\dout_reg[5]_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[5]_i_6__0_n_0\,
      I1 => \dout[5]_i_7__0_n_0\,
      O => \dout_reg[5]_i_2__1_n_0\,
      S => Q(2)
    );
\dout_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[5]_i_8_n_0\,
      I1 => \dout[5]_i_9_n_0\,
      O => \dout_reg[5]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[5]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[5]_i_8__0_n_0\,
      I1 => \dout[5]_i_9__0_n_0\,
      O => \dout_reg[5]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[5]_i_10_n_0\,
      I1 => \dout[5]_i_11_n_0\,
      O => \dout_reg[5]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[5]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[5]_i_10__0_n_0\,
      I1 => \dout[5]_i_11__0_n_0\,
      O => \dout_reg[5]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[5]_i_12_n_0\,
      I1 => \dout[5]_i_13_n_0\,
      O => \dout_reg[5]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[5]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[5]_i_12__0_n_0\,
      I1 => \dout[5]_i_13__0_n_0\,
      O => \dout_reg[5]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[6]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[6]_i_6_n_0\,
      I1 => \dout[6]_i_7_n_0\,
      O => \dout_reg[6]_i_2__0_n_0\,
      S => Q(7)
    );
\dout_reg[6]_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[6]_i_6__0_n_0\,
      I1 => \dout[6]_i_7__0_n_0\,
      O => \dout_reg[6]_i_2__1_n_0\,
      S => Q(2)
    );
\dout_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[6]_i_8_n_0\,
      I1 => \dout[6]_i_9_n_0\,
      O => \dout_reg[6]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[6]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[6]_i_8__0_n_0\,
      I1 => \dout[6]_i_9__0_n_0\,
      O => \dout_reg[6]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[6]_i_10_n_0\,
      I1 => \dout[6]_i_11_n_0\,
      O => \dout_reg[6]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[6]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[6]_i_10__0_n_0\,
      I1 => \dout[6]_i_11__0_n_0\,
      O => \dout_reg[6]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[6]_i_12_n_0\,
      I1 => \dout[6]_i_13_n_0\,
      O => \dout_reg[6]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[6]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[6]_i_12__0_n_0\,
      I1 => \dout[6]_i_13__0_n_0\,
      O => \dout_reg[6]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[7]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[7]_i_6_n_0\,
      I1 => \dout[7]_i_7_n_0\,
      O => \dout_reg[7]_i_2__0_n_0\,
      S => Q(7)
    );
\dout_reg[7]_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[7]_i_6__0_n_0\,
      I1 => \dout[7]_i_7__0_n_0\,
      O => \dout_reg[7]_i_2__1_n_0\,
      S => Q(2)
    );
\dout_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[7]_i_8_n_0\,
      I1 => \dout[7]_i_9_n_0\,
      O => \dout_reg[7]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[7]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[7]_i_8__0_n_0\,
      I1 => \dout[7]_i_9__0_n_0\,
      O => \dout_reg[7]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[7]_i_10_n_0\,
      I1 => \dout[7]_i_11_n_0\,
      O => \dout_reg[7]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[7]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[7]_i_10__0_n_0\,
      I1 => \dout[7]_i_11__0_n_0\,
      O => \dout_reg[7]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[7]_i_12_n_0\,
      I1 => \dout[7]_i_13_n_0\,
      O => \dout_reg[7]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[7]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[7]_i_12__0_n_0\,
      I1 => \dout[7]_i_13__0_n_0\,
      O => \dout_reg[7]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[8]_i_6_n_0\,
      I1 => \dout[8]_i_7_n_0\,
      O => \dout_reg[8]_i_2_n_0\,
      S => Q(7)
    );
\dout_reg[8]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[8]_i_6__0_n_0\,
      I1 => \dout[8]_i_7__0_n_0\,
      O => \dout_reg[8]_i_2__0_n_0\,
      S => Q(2)
    );
\dout_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[8]_i_8_n_0\,
      I1 => \dout[8]_i_9_n_0\,
      O => \dout_reg[8]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[8]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[8]_i_8__0_n_0\,
      I1 => \dout[8]_i_9__0_n_0\,
      O => \dout_reg[8]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[8]_i_10_n_0\,
      I1 => \dout[8]_i_11_n_0\,
      O => \dout_reg[8]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[8]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[8]_i_10__0_n_0\,
      I1 => \dout[8]_i_11__0_n_0\,
      O => \dout_reg[8]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[8]_i_12_n_0\,
      I1 => \dout[8]_i_13_n_0\,
      O => \dout_reg[8]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[8]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[8]_i_12__0_n_0\,
      I1 => \dout[8]_i_13__0_n_0\,
      O => \dout_reg[8]_i_5__0_n_0\,
      S => Q(2)
    );
\dout_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[9]_i_6_n_0\,
      I1 => \dout[9]_i_7_n_0\,
      O => \dout_reg[9]_i_2_n_0\,
      S => Q(7)
    );
\dout_reg[9]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[9]_i_6__0_n_0\,
      I1 => \dout[9]_i_7__0_n_0\,
      O => \dout_reg[9]_i_2__0_n_0\,
      S => Q(2)
    );
\dout_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[9]_i_8_n_0\,
      I1 => \dout[9]_i_9_n_0\,
      O => \dout_reg[9]_i_3_n_0\,
      S => Q(7)
    );
\dout_reg[9]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[9]_i_8__0_n_0\,
      I1 => \dout[9]_i_9__0_n_0\,
      O => \dout_reg[9]_i_3__0_n_0\,
      S => Q(2)
    );
\dout_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[9]_i_10_n_0\,
      I1 => \dout[9]_i_11_n_0\,
      O => \dout_reg[9]_i_4_n_0\,
      S => Q(7)
    );
\dout_reg[9]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[9]_i_10__0_n_0\,
      I1 => \dout[9]_i_11__0_n_0\,
      O => \dout_reg[9]_i_4__0_n_0\,
      S => Q(2)
    );
\dout_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[9]_i_12_n_0\,
      I1 => \dout[9]_i_13_n_0\,
      O => \dout_reg[9]_i_5_n_0\,
      S => Q(7)
    );
\dout_reg[9]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[9]_i_12__0_n_0\,
      I1 => \dout[9]_i_13__0_n_0\,
      O => \dout_reg[9]_i_5__0_n_0\,
      S => Q(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity debouncer is
  port (
    ena : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_currentState_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_currentState_reg[11]\ : out STD_LOGIC;
    siguiente_IBUF : in STD_LOGIC;
    clk_out1 : in STD_LOGIC;
    rst_IBUF : in STD_LOGIC;
    modo_IBUF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[31]\ : in STD_LOGIC;
    \R_signed0_carry__3_i_5\ : in STD_LOGIC
  );
end debouncer;

architecture STRUCTURE of debouncer is
  signal \FSM_sequential_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_7_n_0\ : STD_LOGIC;
  signal XSync : STD_LOGIC;
  signal XSyncAnterior : STD_LOGIC;
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[0]_i_3_n_0\ : STD_LOGIC;
  signal \count[0]_i_4_n_0\ : STD_LOGIC;
  signal \count[0]_i_5_n_0\ : STD_LOGIC;
  signal \count[0]_i_6_n_0\ : STD_LOGIC;
  signal \count[0]_i_7_n_0\ : STD_LOGIC;
  signal \count[12]_i_2_n_0\ : STD_LOGIC;
  signal \count[12]_i_3_n_0\ : STD_LOGIC;
  signal \count[12]_i_4_n_0\ : STD_LOGIC;
  signal \count[12]_i_5_n_0\ : STD_LOGIC;
  signal \count[16]_i_2_n_0\ : STD_LOGIC;
  signal \count[16]_i_3_n_0\ : STD_LOGIC;
  signal \count[16]_i_4_n_0\ : STD_LOGIC;
  signal \count[16]_i_5_n_0\ : STD_LOGIC;
  signal \count[20]_i_2_n_0\ : STD_LOGIC;
  signal \count[20]_i_3_n_0\ : STD_LOGIC;
  signal \count[20]_i_4_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_3_n_0\ : STD_LOGIC;
  signal \count[4]_i_4_n_0\ : STD_LOGIC;
  signal \count[4]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_2_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_count_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair53";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "pressiondebouncing:01,waitingdepression:10,waitingpression:00,depressiondebouncing:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "pressiondebouncing:01,waitingdepression:10,waitingpression:00,depressiondebouncing:11";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \count_reg[0]_i_2\ : label is "SWEEP";
  attribute OPT_MODIFIED of \count_reg[12]_i_1\ : label is "SWEEP";
  attribute OPT_MODIFIED of \count_reg[16]_i_1\ : label is "SWEEP";
  attribute OPT_MODIFIED of \count_reg[20]_i_1\ : label is "SWEEP";
  attribute OPT_MODIFIED of \count_reg[4]_i_1\ : label is "SWEEP";
  attribute OPT_MODIFIED of \count_reg[8]_i_1\ : label is "SWEEP";
begin
\FSM_onehot_currentState[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044444455555555"
    )
        port map (
      I0 => Q(1),
      I1 => modo_IBUF,
      I2 => state(0),
      I3 => XSync,
      I4 => state(1),
      I5 => Q(0),
      O => \FSM_onehot_currentState_reg[11]\
    );
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7447"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2_n_0\,
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \FSM_sequential_state[0]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2_n_0\,
      I1 => state(0),
      I2 => state(1),
      O => \FSM_sequential_state[1]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_3_n_0\,
      I1 => count_reg(22),
      I2 => count_reg(19),
      I3 => count_reg(2),
      I4 => count_reg(11),
      I5 => \FSM_sequential_state[1]_i_4_n_0\,
      O => \FSM_sequential_state[1]_i_2_n_0\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => count_reg(7),
      I1 => count_reg(10),
      I2 => count_reg(16),
      I3 => count_reg(8),
      O => \FSM_sequential_state[1]_i_3_n_0\
    );
\FSM_sequential_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_5_n_0\,
      I1 => \FSM_sequential_state[1]_i_6_n_0\,
      I2 => \FSM_sequential_state[1]_i_7_n_0\,
      I3 => count_reg(0),
      I4 => count_reg(6),
      I5 => count_reg(5),
      O => \FSM_sequential_state[1]_i_4_n_0\
    );
\FSM_sequential_state[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => count_reg(17),
      I1 => count_reg(14),
      I2 => count_reg(12),
      I3 => count_reg(20),
      O => \FSM_sequential_state[1]_i_5_n_0\
    );
\FSM_sequential_state[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => count_reg(9),
      I1 => count_reg(21),
      I2 => count_reg(18),
      I3 => count_reg(1),
      O => \FSM_sequential_state[1]_i_6_n_0\
    );
\FSM_sequential_state[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => count_reg(4),
      I1 => count_reg(13),
      I2 => count_reg(3),
      I3 => count_reg(15),
      O => \FSM_sequential_state[1]_i_7_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      CLR => rst_IBUF,
      D => \FSM_sequential_state[0]_i_1_n_0\,
      Q => state(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      CLR => rst_IBUF,
      D => \FSM_sequential_state[1]_i_1_n_0\,
      Q => state(1)
    );
\R_signed0_carry__3_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75550000FFFFFFFF"
    )
        port map (
      I0 => modo_IBUF,
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      I4 => Q(0),
      I5 => \R_signed0_carry__3_i_5\,
      O => \FSM_sequential_state_reg[0]_0\
    );
XSyncAnterior_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => siguiente_IBUF,
      PRE => rst_IBUF,
      Q => XSyncAnterior
    );
XSync_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => XSyncAnterior,
      PRE => rst_IBUF,
      Q => XSync
    );
\count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"41FF"
    )
        port map (
      I0 => state(0),
      I1 => XSync,
      I2 => state(1),
      I3 => \FSM_sequential_state[1]_i_2_n_0\,
      O => \count[0]_i_1_n_0\
    );
\count[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => state(0),
      I1 => XSync,
      I2 => state(1),
      O => \count[0]_i_3_n_0\
    );
\count[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(3),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[0]_i_4_n_0\
    );
\count[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(2),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[0]_i_5_n_0\
    );
\count[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(1),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[0]_i_6_n_0\
    );
\count[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4554"
    )
        port map (
      I0 => count_reg(0),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[0]_i_7_n_0\
    );
\count[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(15),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[12]_i_2_n_0\
    );
\count[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(14),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[12]_i_3_n_0\
    );
\count[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(13),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[12]_i_4_n_0\
    );
\count[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(12),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[12]_i_5_n_0\
    );
\count[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(19),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[16]_i_2_n_0\
    );
\count[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(18),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[16]_i_3_n_0\
    );
\count[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(17),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[16]_i_4_n_0\
    );
\count[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(16),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[16]_i_5_n_0\
    );
\count[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(22),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[20]_i_2_n_0\
    );
\count[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(21),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[20]_i_3_n_0\
    );
\count[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(20),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[20]_i_4_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(7),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[4]_i_2_n_0\
    );
\count[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(6),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[4]_i_3_n_0\
    );
\count[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(5),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[4]_i_4_n_0\
    );
\count[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(4),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[4]_i_5_n_0\
    );
\count[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(11),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[8]_i_2_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(10),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(9),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => count_reg(8),
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      O => \count[8]_i_5_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[0]_i_2_n_7\,
      Q => count_reg(0)
    );
\count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_2_n_0\,
      CO(2 downto 0) => \NLW_count_reg[0]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \count[0]_i_3_n_0\,
      O(3) => \count_reg[0]_i_2_n_4\,
      O(2) => \count_reg[0]_i_2_n_5\,
      O(1) => \count_reg[0]_i_2_n_6\,
      O(0) => \count_reg[0]_i_2_n_7\,
      S(3) => \count[0]_i_4_n_0\,
      S(2) => \count[0]_i_5_n_0\,
      S(1) => \count[0]_i_6_n_0\,
      S(0) => \count[0]_i_7_n_0\
    );
\count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[8]_i_1_n_5\,
      Q => count_reg(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[8]_i_1_n_4\,
      Q => count_reg(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[12]_i_1_n_7\,
      Q => count_reg(12)
    );
\count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CO(3) => \count_reg[12]_i_1_n_0\,
      CO(2 downto 0) => \NLW_count_reg[12]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1_n_4\,
      O(2) => \count_reg[12]_i_1_n_5\,
      O(1) => \count_reg[12]_i_1_n_6\,
      O(0) => \count_reg[12]_i_1_n_7\,
      S(3) => \count[12]_i_2_n_0\,
      S(2) => \count[12]_i_3_n_0\,
      S(1) => \count[12]_i_4_n_0\,
      S(0) => \count[12]_i_5_n_0\
    );
\count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[12]_i_1_n_6\,
      Q => count_reg(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[12]_i_1_n_5\,
      Q => count_reg(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[12]_i_1_n_4\,
      Q => count_reg(15)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[16]_i_1_n_7\,
      Q => count_reg(16)
    );
\count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1_n_0\,
      CO(3) => \count_reg[16]_i_1_n_0\,
      CO(2 downto 0) => \NLW_count_reg[16]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[16]_i_1_n_4\,
      O(2) => \count_reg[16]_i_1_n_5\,
      O(1) => \count_reg[16]_i_1_n_6\,
      O(0) => \count_reg[16]_i_1_n_7\,
      S(3) => \count[16]_i_2_n_0\,
      S(2) => \count[16]_i_3_n_0\,
      S(1) => \count[16]_i_4_n_0\,
      S(0) => \count[16]_i_5_n_0\
    );
\count_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[16]_i_1_n_6\,
      Q => count_reg(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[16]_i_1_n_5\,
      Q => count_reg(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[16]_i_1_n_4\,
      Q => count_reg(19)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[0]_i_2_n_6\,
      Q => count_reg(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[20]_i_1_n_7\,
      Q => count_reg(20)
    );
\count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[16]_i_1_n_0\,
      CO(3 downto 0) => \NLW_count_reg[20]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_reg[20]_i_1_O_UNCONNECTED\(3),
      O(2) => \count_reg[20]_i_1_n_5\,
      O(1) => \count_reg[20]_i_1_n_6\,
      O(0) => \count_reg[20]_i_1_n_7\,
      S(3) => '0',
      S(2) => \count[20]_i_2_n_0\,
      S(1) => \count[20]_i_3_n_0\,
      S(0) => \count[20]_i_4_n_0\
    );
\count_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[20]_i_1_n_6\,
      Q => count_reg(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[20]_i_1_n_5\,
      Q => count_reg(22)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[0]_i_2_n_5\,
      Q => count_reg(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[0]_i_2_n_4\,
      Q => count_reg(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[4]_i_1_n_7\,
      Q => count_reg(4)
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_2_n_0\,
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2 downto 0) => \NLW_count_reg[4]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1_n_4\,
      O(2) => \count_reg[4]_i_1_n_5\,
      O(1) => \count_reg[4]_i_1_n_6\,
      O(0) => \count_reg[4]_i_1_n_7\,
      S(3) => \count[4]_i_2_n_0\,
      S(2) => \count[4]_i_3_n_0\,
      S(1) => \count[4]_i_4_n_0\,
      S(0) => \count[4]_i_5_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[4]_i_1_n_6\,
      Q => count_reg(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[4]_i_1_n_5\,
      Q => count_reg(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[4]_i_1_n_4\,
      Q => count_reg(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[8]_i_1_n_7\,
      Q => count_reg(8)
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \count_reg[8]_i_1_n_0\,
      CO(2 downto 0) => \NLW_count_reg[8]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1_n_4\,
      O(2) => \count_reg[8]_i_1_n_5\,
      O(1) => \count_reg[8]_i_1_n_6\,
      O(0) => \count_reg[8]_i_1_n_7\,
      S(3) => \count[8]_i_2_n_0\,
      S(2) => \count[8]_i_3_n_0\,
      S(1) => \count[8]_i_4_n_0\,
      S(0) => \count[8]_i_5_n_0\
    );
\count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \count[0]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \count_reg[8]_i_1_n_6\,
      Q => count_reg(9)
    );
\dout[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080AAAA"
    )
        port map (
      I0 => Q(0),
      I1 => state(1),
      I2 => XSync,
      I3 => state(0),
      I4 => modo_IBUF,
      O => \FSM_onehot_currentState_reg[0]\
    );
mem_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75550000FFFFFFFF"
    )
        port map (
      I0 => modo_IBUF,
      I1 => state(0),
      I2 => XSync,
      I3 => state(1),
      I4 => Q(0),
      I5 => \dout_reg[31]\,
      O => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity displays is
  port (
    L : out STD_LOGIC_VECTOR ( 19 downto 18 );
    display_enable_OBUF : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \contador_refresco_reg[18]_0\ : out STD_LOGIC;
    rst_IBUF : in STD_LOGIC;
    clk : in STD_LOGIC
  );
end displays;

architecture STRUCTURE of displays is
  signal \^l\ : STD_LOGIC_VECTOR ( 19 downto 18 );
  signal \contador_refresco[0]_i_2_n_0\ : STD_LOGIC;
  signal \contador_refresco_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \contador_refresco_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \contador_refresco_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \contador_refresco_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \contador_refresco_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \contador_refresco_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \contador_refresco_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \contador_refresco_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \contador_refresco_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \contador_refresco_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \contador_refresco_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \contador_refresco_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \contador_refresco_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \contador_refresco_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \contador_refresco_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \contador_refresco_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \contador_refresco_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \contador_refresco_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \contador_refresco_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \contador_refresco_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \contador_refresco_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \contador_refresco_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \contador_refresco_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \contador_refresco_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \contador_refresco_reg_n_0_[0]\ : STD_LOGIC;
  signal \contador_refresco_reg_n_0_[10]\ : STD_LOGIC;
  signal \contador_refresco_reg_n_0_[11]\ : STD_LOGIC;
  signal \contador_refresco_reg_n_0_[12]\ : STD_LOGIC;
  signal \contador_refresco_reg_n_0_[13]\ : STD_LOGIC;
  signal \contador_refresco_reg_n_0_[14]\ : STD_LOGIC;
  signal \contador_refresco_reg_n_0_[15]\ : STD_LOGIC;
  signal \contador_refresco_reg_n_0_[16]\ : STD_LOGIC;
  signal \contador_refresco_reg_n_0_[17]\ : STD_LOGIC;
  signal \contador_refresco_reg_n_0_[1]\ : STD_LOGIC;
  signal \contador_refresco_reg_n_0_[2]\ : STD_LOGIC;
  signal \contador_refresco_reg_n_0_[3]\ : STD_LOGIC;
  signal \contador_refresco_reg_n_0_[4]\ : STD_LOGIC;
  signal \contador_refresco_reg_n_0_[5]\ : STD_LOGIC;
  signal \contador_refresco_reg_n_0_[6]\ : STD_LOGIC;
  signal \contador_refresco_reg_n_0_[7]\ : STD_LOGIC;
  signal \contador_refresco_reg_n_0_[8]\ : STD_LOGIC;
  signal \contador_refresco_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_contador_refresco_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_contador_refresco_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_contador_refresco_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_contador_refresco_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_contador_refresco_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \contador_refresco_reg[0]_i_1\ : label is "SWEEP";
  attribute OPT_MODIFIED of \contador_refresco_reg[12]_i_1\ : label is "SWEEP";
  attribute OPT_MODIFIED of \contador_refresco_reg[16]_i_1\ : label is "SWEEP";
  attribute OPT_MODIFIED of \contador_refresco_reg[4]_i_1\ : label is "SWEEP";
  attribute OPT_MODIFIED of \contador_refresco_reg[8]_i_1\ : label is "SWEEP";
begin
  L(19 downto 18) <= \^l\(19 downto 18);
\contador_refresco[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \contador_refresco_reg_n_0_[0]\,
      O => \contador_refresco[0]_i_2_n_0\
    );
\contador_refresco_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \contador_refresco_reg[0]_i_1_n_7\,
      Q => \contador_refresco_reg_n_0_[0]\,
      R => rst_IBUF
    );
\contador_refresco_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \contador_refresco_reg[0]_i_1_n_0\,
      CO(2 downto 0) => \NLW_contador_refresco_reg[0]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \contador_refresco_reg[0]_i_1_n_4\,
      O(2) => \contador_refresco_reg[0]_i_1_n_5\,
      O(1) => \contador_refresco_reg[0]_i_1_n_6\,
      O(0) => \contador_refresco_reg[0]_i_1_n_7\,
      S(3) => \contador_refresco_reg_n_0_[3]\,
      S(2) => \contador_refresco_reg_n_0_[2]\,
      S(1) => \contador_refresco_reg_n_0_[1]\,
      S(0) => \contador_refresco[0]_i_2_n_0\
    );
\contador_refresco_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \contador_refresco_reg[8]_i_1_n_5\,
      Q => \contador_refresco_reg_n_0_[10]\,
      R => rst_IBUF
    );
\contador_refresco_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \contador_refresco_reg[8]_i_1_n_4\,
      Q => \contador_refresco_reg_n_0_[11]\,
      R => rst_IBUF
    );
\contador_refresco_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \contador_refresco_reg[12]_i_1_n_7\,
      Q => \contador_refresco_reg_n_0_[12]\,
      R => rst_IBUF
    );
\contador_refresco_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \contador_refresco_reg[8]_i_1_n_0\,
      CO(3) => \contador_refresco_reg[12]_i_1_n_0\,
      CO(2 downto 0) => \NLW_contador_refresco_reg[12]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \contador_refresco_reg[12]_i_1_n_4\,
      O(2) => \contador_refresco_reg[12]_i_1_n_5\,
      O(1) => \contador_refresco_reg[12]_i_1_n_6\,
      O(0) => \contador_refresco_reg[12]_i_1_n_7\,
      S(3) => \contador_refresco_reg_n_0_[15]\,
      S(2) => \contador_refresco_reg_n_0_[14]\,
      S(1) => \contador_refresco_reg_n_0_[13]\,
      S(0) => \contador_refresco_reg_n_0_[12]\
    );
\contador_refresco_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \contador_refresco_reg[12]_i_1_n_6\,
      Q => \contador_refresco_reg_n_0_[13]\,
      R => rst_IBUF
    );
\contador_refresco_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \contador_refresco_reg[12]_i_1_n_5\,
      Q => \contador_refresco_reg_n_0_[14]\,
      R => rst_IBUF
    );
\contador_refresco_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \contador_refresco_reg[12]_i_1_n_4\,
      Q => \contador_refresco_reg_n_0_[15]\,
      R => rst_IBUF
    );
\contador_refresco_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \contador_refresco_reg[16]_i_1_n_7\,
      Q => \contador_refresco_reg_n_0_[16]\,
      R => rst_IBUF
    );
\contador_refresco_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \contador_refresco_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_contador_refresco_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \contador_refresco_reg[16]_i_1_n_4\,
      O(2) => \contador_refresco_reg[16]_i_1_n_5\,
      O(1) => \contador_refresco_reg[16]_i_1_n_6\,
      O(0) => \contador_refresco_reg[16]_i_1_n_7\,
      S(3 downto 2) => \^l\(19 downto 18),
      S(1) => \contador_refresco_reg_n_0_[17]\,
      S(0) => \contador_refresco_reg_n_0_[16]\
    );
\contador_refresco_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \contador_refresco_reg[16]_i_1_n_6\,
      Q => \contador_refresco_reg_n_0_[17]\,
      R => rst_IBUF
    );
\contador_refresco_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \contador_refresco_reg[16]_i_1_n_5\,
      Q => \^l\(18),
      R => rst_IBUF
    );
\contador_refresco_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \contador_refresco_reg[16]_i_1_n_4\,
      Q => \^l\(19),
      R => rst_IBUF
    );
\contador_refresco_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \contador_refresco_reg[0]_i_1_n_6\,
      Q => \contador_refresco_reg_n_0_[1]\,
      R => rst_IBUF
    );
\contador_refresco_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \contador_refresco_reg[0]_i_1_n_5\,
      Q => \contador_refresco_reg_n_0_[2]\,
      R => rst_IBUF
    );
\contador_refresco_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \contador_refresco_reg[0]_i_1_n_4\,
      Q => \contador_refresco_reg_n_0_[3]\,
      R => rst_IBUF
    );
\contador_refresco_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \contador_refresco_reg[4]_i_1_n_7\,
      Q => \contador_refresco_reg_n_0_[4]\,
      R => rst_IBUF
    );
\contador_refresco_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \contador_refresco_reg[0]_i_1_n_0\,
      CO(3) => \contador_refresco_reg[4]_i_1_n_0\,
      CO(2 downto 0) => \NLW_contador_refresco_reg[4]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \contador_refresco_reg[4]_i_1_n_4\,
      O(2) => \contador_refresco_reg[4]_i_1_n_5\,
      O(1) => \contador_refresco_reg[4]_i_1_n_6\,
      O(0) => \contador_refresco_reg[4]_i_1_n_7\,
      S(3) => \contador_refresco_reg_n_0_[7]\,
      S(2) => \contador_refresco_reg_n_0_[6]\,
      S(1) => \contador_refresco_reg_n_0_[5]\,
      S(0) => \contador_refresco_reg_n_0_[4]\
    );
\contador_refresco_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \contador_refresco_reg[4]_i_1_n_6\,
      Q => \contador_refresco_reg_n_0_[5]\,
      R => rst_IBUF
    );
\contador_refresco_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \contador_refresco_reg[4]_i_1_n_5\,
      Q => \contador_refresco_reg_n_0_[6]\,
      R => rst_IBUF
    );
\contador_refresco_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \contador_refresco_reg[4]_i_1_n_4\,
      Q => \contador_refresco_reg_n_0_[7]\,
      R => rst_IBUF
    );
\contador_refresco_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \contador_refresco_reg[8]_i_1_n_7\,
      Q => \contador_refresco_reg_n_0_[8]\,
      R => rst_IBUF
    );
\contador_refresco_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \contador_refresco_reg[4]_i_1_n_0\,
      CO(3) => \contador_refresco_reg[8]_i_1_n_0\,
      CO(2 downto 0) => \NLW_contador_refresco_reg[8]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \contador_refresco_reg[8]_i_1_n_4\,
      O(2) => \contador_refresco_reg[8]_i_1_n_5\,
      O(1) => \contador_refresco_reg[8]_i_1_n_6\,
      O(0) => \contador_refresco_reg[8]_i_1_n_7\,
      S(3) => \contador_refresco_reg_n_0_[11]\,
      S(2) => \contador_refresco_reg_n_0_[10]\,
      S(1) => \contador_refresco_reg_n_0_[9]\,
      S(0) => \contador_refresco_reg_n_0_[8]\
    );
\contador_refresco_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \contador_refresco_reg[8]_i_1_n_6\,
      Q => \contador_refresco_reg_n_0_[9]\,
      R => rst_IBUF
    );
\display_OBUF[4]_inst_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^l\(18),
      I1 => \^l\(19),
      O => \contador_refresco_reg[18]_0\
    );
\display_enable_OBUF[0]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^l\(19),
      I1 => \^l\(18),
      O => display_enable_OBUF(0)
    );
\display_enable_OBUF[1]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^l\(19),
      I1 => \^l\(18),
      O => display_enable_OBUF(1)
    );
\display_enable_OBUF[2]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^l\(18),
      I1 => \^l\(19),
      O => display_enable_OBUF(2)
    );
\display_enable_OBUF[3]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^l\(18),
      I1 => \^l\(19),
      O => display_enable_OBUF(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity registro is
  port (
    \dout_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dout_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[30]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \R_signed0_carry__2\ : in STD_LOGIC;
    \R_signed0_inferred__0/i__carry__6\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \R_signed0_carry__3\ : in STD_LOGIC;
    \R_signed0_carry__3_0\ : in STD_LOGIC;
    \R_signed0_carry__2_0\ : in STD_LOGIC;
    \R_signed0_carry__1\ : in STD_LOGIC;
    OPB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \R_signed0_carry__0\ : in STD_LOGIC;
    \R_signed0_carry__0_0\ : in STD_LOGIC;
    R_signed0_carry : in STD_LOGIC;
    R_signed0_carry_0 : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk_out1 : in STD_LOGIC;
    rst_IBUF : in STD_LOGIC
  );
end registro;

architecture STRUCTURE of registro is
  signal \^dout_reg[31]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \dout_reg[31]_1\(31 downto 0) <= \^dout_reg[31]_1\(31 downto 0);
\R_signed0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^dout_reg[31]_1\(7),
      I1 => \R_signed0_carry__2\,
      I2 => \R_signed0_inferred__0/i__carry__6\(4),
      I3 => \R_signed0_carry__0\,
      O => \dout_reg[7]_0\(1)
    );
\R_signed0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^dout_reg[31]_1\(6),
      I1 => \R_signed0_carry__2\,
      I2 => \R_signed0_inferred__0/i__carry__6\(3),
      I3 => \R_signed0_carry__0_0\,
      O => \dout_reg[7]_0\(0)
    );
\R_signed0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^dout_reg[31]_1\(11),
      I1 => \R_signed0_carry__2\,
      I2 => \R_signed0_inferred__0/i__carry__6\(6),
      I3 => \R_signed0_carry__1\,
      O => \dout_reg[11]_0\(1)
    );
\R_signed0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \^dout_reg[31]_1\(10),
      I1 => \R_signed0_carry__2\,
      I2 => \R_signed0_inferred__0/i__carry__6\(5),
      I3 => OPB(1),
      O => \dout_reg[11]_0\(0)
    );
\R_signed0_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^dout_reg[31]_1\(13),
      I1 => \R_signed0_carry__2\,
      I2 => \R_signed0_inferred__0/i__carry__6\(7),
      I3 => \R_signed0_carry__2_0\,
      O => \dout_reg[13]_0\(0)
    );
\R_signed0_carry__3_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B84747B8B8B8B8"
    )
        port map (
      I0 => \^dout_reg[31]_1\(19),
      I1 => \R_signed0_carry__2\,
      I2 => \R_signed0_inferred__0/i__carry__6\(8),
      I3 => \R_signed0_carry__3\,
      I4 => Q(0),
      I5 => \R_signed0_carry__3_0\,
      O => \dout_reg[19]_0\(0)
    );
\R_signed0_carry__4_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B84747B8B8B8B8"
    )
        port map (
      I0 => \^dout_reg[31]_1\(23),
      I1 => \R_signed0_carry__2\,
      I2 => \R_signed0_inferred__0/i__carry__6\(12),
      I3 => \R_signed0_carry__3\,
      I4 => Q(4),
      I5 => \R_signed0_carry__3_0\,
      O => \dout_reg[23]_0\(3)
    );
\R_signed0_carry__4_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B8B847B847B8"
    )
        port map (
      I0 => \^dout_reg[31]_1\(22),
      I1 => \R_signed0_carry__2\,
      I2 => \R_signed0_inferred__0/i__carry__6\(11),
      I3 => \R_signed0_carry__3_0\,
      I4 => \R_signed0_carry__3\,
      I5 => Q(3),
      O => \dout_reg[23]_0\(2)
    );
\R_signed0_carry__4_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B8B847B847B8"
    )
        port map (
      I0 => \^dout_reg[31]_1\(21),
      I1 => \R_signed0_carry__2\,
      I2 => \R_signed0_inferred__0/i__carry__6\(10),
      I3 => \R_signed0_carry__3_0\,
      I4 => \R_signed0_carry__3\,
      I5 => Q(2),
      O => \dout_reg[23]_0\(1)
    );
\R_signed0_carry__4_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B84747B8B8B8B8"
    )
        port map (
      I0 => \^dout_reg[31]_1\(20),
      I1 => \R_signed0_carry__2\,
      I2 => \R_signed0_inferred__0/i__carry__6\(9),
      I3 => \R_signed0_carry__3\,
      I4 => Q(1),
      I5 => \R_signed0_carry__3_0\,
      O => \dout_reg[23]_0\(0)
    );
\R_signed0_carry__5_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B84747B8B8B8B8"
    )
        port map (
      I0 => \^dout_reg[31]_1\(27),
      I1 => \R_signed0_carry__2\,
      I2 => \R_signed0_inferred__0/i__carry__6\(16),
      I3 => \R_signed0_carry__3\,
      I4 => Q(8),
      I5 => \R_signed0_carry__3_0\,
      O => \dout_reg[27]_0\(3)
    );
\R_signed0_carry__5_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B84747B8B8B8B8"
    )
        port map (
      I0 => \^dout_reg[31]_1\(26),
      I1 => \R_signed0_carry__2\,
      I2 => \R_signed0_inferred__0/i__carry__6\(15),
      I3 => \R_signed0_carry__3\,
      I4 => Q(7),
      I5 => \R_signed0_carry__3_0\,
      O => \dout_reg[27]_0\(2)
    );
\R_signed0_carry__5_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B8B847B847B8"
    )
        port map (
      I0 => \^dout_reg[31]_1\(25),
      I1 => \R_signed0_carry__2\,
      I2 => \R_signed0_inferred__0/i__carry__6\(14),
      I3 => \R_signed0_carry__3_0\,
      I4 => \R_signed0_carry__3\,
      I5 => Q(6),
      O => \dout_reg[27]_0\(1)
    );
\R_signed0_carry__5_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B8B847B847B8"
    )
        port map (
      I0 => \^dout_reg[31]_1\(24),
      I1 => \R_signed0_carry__2\,
      I2 => \R_signed0_inferred__0/i__carry__6\(13),
      I3 => \R_signed0_carry__3_0\,
      I4 => \R_signed0_carry__3\,
      I5 => Q(5),
      O => \dout_reg[27]_0\(0)
    );
\R_signed0_carry__6_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B84747B8B8B8B8"
    )
        port map (
      I0 => \^dout_reg[31]_1\(30),
      I1 => \R_signed0_carry__2\,
      I2 => \R_signed0_inferred__0/i__carry__6\(19),
      I3 => \R_signed0_carry__3\,
      I4 => Q(11),
      I5 => \R_signed0_carry__3_0\,
      O => \dout_reg[30]_0\(2)
    );
\R_signed0_carry__6_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B84747B8B8B8B8"
    )
        port map (
      I0 => \^dout_reg[31]_1\(29),
      I1 => \R_signed0_carry__2\,
      I2 => \R_signed0_inferred__0/i__carry__6\(18),
      I3 => \R_signed0_carry__3\,
      I4 => Q(10),
      I5 => \R_signed0_carry__3_0\,
      O => \dout_reg[30]_0\(1)
    );
\R_signed0_carry__6_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B84747B8B8B8B8"
    )
        port map (
      I0 => \^dout_reg[31]_1\(28),
      I1 => \R_signed0_carry__2\,
      I2 => \R_signed0_inferred__0/i__carry__6\(17),
      I3 => \R_signed0_carry__3\,
      I4 => Q(9),
      I5 => \R_signed0_carry__3_0\,
      O => \dout_reg[30]_0\(0)
    );
R_signed0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^dout_reg[31]_1\(3),
      I1 => \R_signed0_carry__2\,
      I2 => \R_signed0_inferred__0/i__carry__6\(2),
      I3 => R_signed0_carry,
      O => S(1)
    );
R_signed0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^dout_reg[31]_1\(1),
      I1 => \R_signed0_carry__2\,
      I2 => \R_signed0_inferred__0/i__carry__6\(0),
      I3 => R_signed0_carry_0,
      O => S(0)
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(0),
      Q => \^dout_reg[31]_1\(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(10),
      Q => \^dout_reg[31]_1\(10)
    );
\dout_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(11),
      Q => \^dout_reg[31]_1\(11)
    );
\dout_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(12),
      Q => \^dout_reg[31]_1\(12)
    );
\dout_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(13),
      Q => \^dout_reg[31]_1\(13)
    );
\dout_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(14),
      Q => \^dout_reg[31]_1\(14)
    );
\dout_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(15),
      Q => \^dout_reg[31]_1\(15)
    );
\dout_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(16),
      Q => \^dout_reg[31]_1\(16)
    );
\dout_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(17),
      Q => \^dout_reg[31]_1\(17)
    );
\dout_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(18),
      Q => \^dout_reg[31]_1\(18)
    );
\dout_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(19),
      Q => \^dout_reg[31]_1\(19)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(1),
      Q => \^dout_reg[31]_1\(1)
    );
\dout_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(20),
      Q => \^dout_reg[31]_1\(20)
    );
\dout_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(21),
      Q => \^dout_reg[31]_1\(21)
    );
\dout_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(22),
      Q => \^dout_reg[31]_1\(22)
    );
\dout_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(23),
      Q => \^dout_reg[31]_1\(23)
    );
\dout_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(24),
      Q => \^dout_reg[31]_1\(24)
    );
\dout_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(25),
      Q => \^dout_reg[31]_1\(25)
    );
\dout_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(26),
      Q => \^dout_reg[31]_1\(26)
    );
\dout_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(27),
      Q => \^dout_reg[31]_1\(27)
    );
\dout_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(28),
      Q => \^dout_reg[31]_1\(28)
    );
\dout_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(29),
      Q => \^dout_reg[31]_1\(29)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(2),
      Q => \^dout_reg[31]_1\(2)
    );
\dout_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(30),
      Q => \^dout_reg[31]_1\(30)
    );
\dout_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(31),
      Q => \^dout_reg[31]_1\(31)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(3),
      Q => \^dout_reg[31]_1\(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(4),
      Q => \^dout_reg[31]_1\(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(5),
      Q => \^dout_reg[31]_1\(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(6),
      Q => \^dout_reg[31]_1\(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(7),
      Q => \^dout_reg[31]_1\(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(8),
      Q => \^dout_reg[31]_1\(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(9),
      Q => \^dout_reg[31]_1\(9)
    );
\i__carry__6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B847B847474747"
    )
        port map (
      I0 => \^dout_reg[31]_1\(31),
      I1 => \R_signed0_carry__2\,
      I2 => \R_signed0_inferred__0/i__carry__6\(20),
      I3 => Q(12),
      I4 => \R_signed0_carry__3\,
      I5 => \R_signed0_carry__3_0\,
      O => \dout_reg[31]_0\(0)
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \^dout_reg[31]_1\(2),
      I1 => \R_signed0_carry__2\,
      I2 => \R_signed0_inferred__0/i__carry__6\(1),
      I3 => OPB(0),
      O => \dout_reg[2]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity registro_0 is
  port (
    \dout_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dout_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk_out1 : in STD_LOGIC;
    rst_IBUF : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of registro_0 : entity is "registro";
end registro_0;

architecture STRUCTURE of registro_0 is
begin
\dout_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(0),
      Q => \dout_reg[31]_0\(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(10),
      Q => \dout_reg[31]_0\(10)
    );
\dout_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(11),
      Q => \dout_reg[31]_0\(11)
    );
\dout_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(12),
      Q => \dout_reg[31]_0\(12)
    );
\dout_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(13),
      Q => \dout_reg[31]_0\(13)
    );
\dout_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(14),
      Q => \dout_reg[31]_0\(14)
    );
\dout_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(15),
      Q => \dout_reg[31]_0\(15)
    );
\dout_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(16),
      Q => \dout_reg[31]_0\(16)
    );
\dout_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(17),
      Q => \dout_reg[31]_0\(17)
    );
\dout_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(18),
      Q => \dout_reg[31]_0\(18)
    );
\dout_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(19),
      Q => \dout_reg[31]_0\(19)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(1),
      Q => \dout_reg[31]_0\(1)
    );
\dout_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(20),
      Q => \dout_reg[31]_0\(20)
    );
\dout_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(21),
      Q => \dout_reg[31]_0\(21)
    );
\dout_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(22),
      Q => \dout_reg[31]_0\(22)
    );
\dout_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(23),
      Q => \dout_reg[31]_0\(23)
    );
\dout_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(24),
      Q => \dout_reg[31]_0\(24)
    );
\dout_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(25),
      Q => \dout_reg[31]_0\(25)
    );
\dout_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(26),
      Q => \dout_reg[31]_0\(26)
    );
\dout_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(27),
      Q => \dout_reg[31]_0\(27)
    );
\dout_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(28),
      Q => \dout_reg[31]_0\(28)
    );
\dout_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(29),
      Q => \dout_reg[31]_0\(29)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(2),
      Q => \dout_reg[31]_0\(2)
    );
\dout_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(30),
      Q => \dout_reg[31]_0\(30)
    );
\dout_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(31),
      Q => \dout_reg[31]_0\(31)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(3),
      Q => \dout_reg[31]_0\(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(4),
      Q => \dout_reg[31]_0\(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(5),
      Q => \dout_reg[31]_0\(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(6),
      Q => \dout_reg[31]_0\(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(7),
      Q => \dout_reg[31]_0\(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(8),
      Q => \dout_reg[31]_0\(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[0]_0\(0),
      CLR => rst_IBUF,
      D => D(9),
      Q => \dout_reg[31]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity registro_1 is
  port (
    \dout_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dout_reg[18]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \R_signed0_carry__3\ : in STD_LOGIC;
    \R_signed0_carry__3_0\ : in STD_LOGIC;
    \R_signed0_carry__6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \R_signed0_carry__3_1\ : in STD_LOGIC;
    \R_signed0_carry__6_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk_out1 : in STD_LOGIC;
    rst_IBUF : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of registro_1 : entity is "registro";
end registro_1;

architecture STRUCTURE of registro_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\R_signed0_carry__3_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"758A7575758A8A8A"
    )
        port map (
      I0 => \R_signed0_carry__3\,
      I1 => \R_signed0_carry__3_0\,
      I2 => \^q\(18),
      I3 => \R_signed0_carry__6_0\(1),
      I4 => \R_signed0_carry__3_1\,
      I5 => \R_signed0_carry__6\(1),
      O => \dout_reg[18]_0\(1)
    );
\R_signed0_carry__3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"758A7575758A8A8A"
    )
        port map (
      I0 => \R_signed0_carry__3\,
      I1 => \R_signed0_carry__3_0\,
      I2 => \^q\(17),
      I3 => \R_signed0_carry__6_0\(0),
      I4 => \R_signed0_carry__3_1\,
      I5 => \R_signed0_carry__6\(0),
      O => \dout_reg[18]_0\(0)
    );
\R_signed0_carry__6_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7575758A8A8A758A"
    )
        port map (
      I0 => \R_signed0_carry__3\,
      I1 => \R_signed0_carry__3_0\,
      I2 => \^q\(31),
      I3 => \R_signed0_carry__6\(2),
      I4 => \R_signed0_carry__3_1\,
      I5 => \R_signed0_carry__6_0\(2),
      O => \dout_reg[31]_0\(0)
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(0),
      Q => \^q\(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(10),
      Q => \^q\(10)
    );
\dout_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(11),
      Q => \^q\(11)
    );
\dout_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(12),
      Q => \^q\(12)
    );
\dout_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(13),
      Q => \^q\(13)
    );
\dout_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(14),
      Q => \^q\(14)
    );
\dout_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(15),
      Q => \^q\(15)
    );
\dout_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(16),
      Q => \^q\(16)
    );
\dout_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(17),
      Q => \^q\(17)
    );
\dout_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(18),
      Q => \^q\(18)
    );
\dout_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(19),
      Q => \^q\(19)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(1),
      Q => \^q\(1)
    );
\dout_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(20),
      Q => \^q\(20)
    );
\dout_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(21),
      Q => \^q\(21)
    );
\dout_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(22),
      Q => \^q\(22)
    );
\dout_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(23),
      Q => \^q\(23)
    );
\dout_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(24),
      Q => \^q\(24)
    );
\dout_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(25),
      Q => \^q\(25)
    );
\dout_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(26),
      Q => \^q\(26)
    );
\dout_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(27),
      Q => \^q\(27)
    );
\dout_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(28),
      Q => \^q\(28)
    );
\dout_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(29),
      Q => \^q\(29)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(2),
      Q => \^q\(2)
    );
\dout_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(30),
      Q => \^q\(30)
    );
\dout_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(31),
      Q => \^q\(31)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(3),
      Q => \^q\(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(4),
      Q => \^q\(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(5),
      Q => \^q\(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(6),
      Q => \^q\(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(7),
      Q => \^q\(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(8),
      Q => \^q\(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[31]_1\(0),
      CLR => rst_IBUF,
      D => D(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity registro_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \dout_reg[3]_0\ : out STD_LOGIC;
    \dout_reg[3]_1\ : out STD_LOGIC;
    \dout_reg[3]_2\ : out STD_LOGIC;
    \dout_reg[3]_3\ : out STD_LOGIC;
    \dout_reg[3]_4\ : out STD_LOGIC;
    \dout_reg[3]_5\ : out STD_LOGIC;
    \dout_reg[13]_0\ : out STD_LOGIC;
    \dout_reg[3]_6\ : out STD_LOGIC;
    \dout_reg[3]_7\ : out STD_LOGIC;
    \dout_reg[9]_0\ : out STD_LOGIC;
    \dout_reg[3]_8\ : out STD_LOGIC;
    OPB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[3]_9\ : out STD_LOGIC;
    \dout_reg[3]_10\ : out STD_LOGIC;
    \dout_reg[3]_11\ : out STD_LOGIC;
    \dout_reg[5]_0\ : out STD_LOGIC;
    \dout_reg[3]_12\ : out STD_LOGIC;
    \dout_reg[4]_0\ : out STD_LOGIC;
    \dout_reg[3]_13\ : out STD_LOGIC;
    \dout_reg[3]_14\ : out STD_LOGIC;
    \dout_reg[3]_15\ : out STD_LOGIC;
    \dout_reg[1]_0\ : out STD_LOGIC;
    \dout_reg[3]_16\ : out STD_LOGIC;
    \dout_reg[3]_17\ : out STD_LOGIC;
    \dout_reg[3]_18\ : out STD_LOGIC;
    \dout_reg[3]_19\ : out STD_LOGIC;
    \dout_reg[3]_20\ : out STD_LOGIC;
    \dout_reg[3]_21\ : out STD_LOGIC;
    \dout_reg[3]_22\ : out STD_LOGIC;
    \dout_reg[3]_23\ : out STD_LOGIC;
    \dout_reg[3]_24\ : out STD_LOGIC;
    \dout_reg[3]_25\ : out STD_LOGIC;
    \dout_reg[3]_26\ : out STD_LOGIC;
    \dout_reg[3]_27\ : out STD_LOGIC;
    \dout_reg[3]_28\ : out STD_LOGIC;
    \dout_reg[3]_29\ : out STD_LOGIC;
    \dout_reg[3]_30\ : out STD_LOGIC;
    \dout_reg[3]_31\ : out STD_LOGIC;
    \dout_reg[3]_32\ : out STD_LOGIC;
    \dout_reg[3]_33\ : out STD_LOGIC;
    \dout_reg[20]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[17]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[17]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_currentState_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_currentState_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[12]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_currentState_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[11]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_currentState_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_currentState_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_currentState_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_currentState_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[13]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_currentState_reg[7]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[14]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_currentState_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[31]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \dout_reg[28]_0\ : out STD_LOGIC;
    \dout_reg[30]_0\ : out STD_LOGIC;
    \dout_reg[28]_1\ : out STD_LOGIC;
    \dout_reg[15]_1\ : out STD_LOGIC;
    \dout_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[14]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[15]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_reg[13]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_reg[9]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[5]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[3]_34\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[12]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[12]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[12]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[12]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[22]_rep_0\ : out STD_LOGIC;
    \dout_reg[21]_rep_0\ : out STD_LOGIC;
    \dout_reg[17]_rep_0\ : out STD_LOGIC;
    \dout_reg[17]_rep__0_0\ : out STD_LOGIC;
    \dout_reg[16]_rep_0\ : out STD_LOGIC;
    \dout_reg[16]_rep__0_0\ : out STD_LOGIC;
    \dout_reg[25]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dout_reg[25]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \dout_reg[16]_1\ : in STD_LOGIC;
    \dout_reg[16]_2\ : in STD_LOGIC;
    \R_signed0_inferred__0/i__carry__3\ : in STD_LOGIC;
    \dout_reg[30]_i_2_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \R_signed0_inferred__0/i__carry__3_0\ : in STD_LOGIC;
    \dout_reg[15]_i_2_0\ : in STD_LOGIC;
    \dout_reg[15]_i_2_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dout_reg[15]_i_2_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dout_reg[15]_i_2_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \dout_reg[15]_i_2_4\ : in STD_LOGIC;
    \dout_reg[15]_i_2_5\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \dout_reg[14]_4\ : in STD_LOGIC;
    \dout_reg[14]_5\ : in STD_LOGIC;
    \dout_reg[13]_4\ : in STD_LOGIC;
    \dout_reg[13]_5\ : in STD_LOGIC;
    \R_signed0_carry__2_i_7\ : in STD_LOGIC;
    \dout_reg[12]_7\ : in STD_LOGIC;
    OPA : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \dout_reg[11]_4\ : in STD_LOGIC;
    \dout_reg[11]_5\ : in STD_LOGIC;
    \dout_reg[10]_0\ : in STD_LOGIC;
    \dout_reg[10]_1\ : in STD_LOGIC;
    \dout_reg[9]_2\ : in STD_LOGIC;
    \dout_reg[9]_3\ : in STD_LOGIC;
    \dout_reg[8]_0\ : in STD_LOGIC;
    \dout_reg[7]_i_2_0\ : in STD_LOGIC;
    \dout_reg[6]_i_2_0\ : in STD_LOGIC;
    \dout_reg[4]_1\ : in STD_LOGIC;
    \dout_reg[3]_i_2_0\ : in STD_LOGIC;
    \dout_reg[2]_0\ : in STD_LOGIC;
    \dout_reg[2]_1\ : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[1]_1\ : in STD_LOGIC;
    \dout_reg[1]_i_2_0\ : in STD_LOGIC;
    \dout_reg[17]_3\ : in STD_LOGIC;
    \dout_reg[17]_4\ : in STD_LOGIC;
    \dout_reg[18]_0\ : in STD_LOGIC;
    \dout_reg[18]_1\ : in STD_LOGIC;
    \dout_reg[19]_1\ : in STD_LOGIC;
    \dout_reg[19]_i_2_0\ : in STD_LOGIC;
    \dout_reg[20]_1\ : in STD_LOGIC;
    \dout_reg[21]_0\ : in STD_LOGIC;
    \dout_reg[21]_1\ : in STD_LOGIC;
    \dout_reg[22]_0\ : in STD_LOGIC;
    \dout_reg[22]_1\ : in STD_LOGIC;
    \dout_reg[22]_2\ : in STD_LOGIC;
    \dout_reg[23]_0\ : in STD_LOGIC;
    \dout_reg[23]_1\ : in STD_LOGIC;
    \dout_reg[24]_0\ : in STD_LOGIC;
    \dout_reg[24]_1\ : in STD_LOGIC;
    \dout_reg[24]_2\ : in STD_LOGIC;
    \dout_reg[25]_2\ : in STD_LOGIC;
    \dout_reg[25]_i_2_0\ : in STD_LOGIC;
    \dout_reg[26]_0\ : in STD_LOGIC;
    \dout_reg[27]_0\ : in STD_LOGIC;
    \dout_reg[27]_1\ : in STD_LOGIC;
    \dout_reg[28]_2\ : in STD_LOGIC;
    \dout_reg[28]_i_2_0\ : in STD_LOGIC;
    \dout_reg[29]_0\ : in STD_LOGIC;
    \dout_reg[29]_1\ : in STD_LOGIC;
    \dout_reg[30]_1\ : in STD_LOGIC;
    \dout_reg[30]_i_2_1\ : in STD_LOGIC;
    \dout_reg[31]_1\ : in STD_LOGIC;
    \dout_reg[31]_2\ : in STD_LOGIC;
    \dout_reg[31]_3\ : in STD_LOGIC;
    \bancoDeRegistros_reg[27][31]\ : in STD_LOGIC;
    \bancoDeRegistros_reg[22][31]\ : in STD_LOGIC;
    \FSM_onehot_currentState_reg[8]\ : in STD_LOGIC;
    \FSM_onehot_currentState_reg[15]\ : in STD_LOGIC;
    \FSM_onehot_currentState_reg[14]\ : in STD_LOGIC;
    \dout_reg[31]_4\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk_out1 : in STD_LOGIC;
    rst_IBUF : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of registro_2 : entity is "registro";
end registro_2;

architecture STRUCTURE of registro_2 is
  signal \FSM_onehot_currentState[10]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[13]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[13]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[13]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[15]_i_3_n_0\ : STD_LOGIC;
  signal \^opb\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \bancoDeRegistros[10][31]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[12][31]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[15][31]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[18][31]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[18][31]_i_3_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[19][31]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[22][31]_i_3_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[23][31]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[25][31]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[28][31]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[30][31]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[30][31]_i_3_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[31][31]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][31]_i_3_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][31]_i_5_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[9][31]_i_2_n_0\ : STD_LOGIC;
  signal \dout[12]_i_5_n_0\ : STD_LOGIC;
  signal \dout[14]_i_5_n_0\ : STD_LOGIC;
  signal \dout[15]_i_3_n_0\ : STD_LOGIC;
  signal \dout[15]_i_4_n_0\ : STD_LOGIC;
  signal \dout[15]_i_5_n_0\ : STD_LOGIC;
  signal \dout[16]_i_5_n_0\ : STD_LOGIC;
  signal \dout[19]_i_3_n_0\ : STD_LOGIC;
  signal \dout[1]_i_3_n_0\ : STD_LOGIC;
  signal \dout[20]_i_3_n_0\ : STD_LOGIC;
  signal \dout[25]_i_3_n_0\ : STD_LOGIC;
  signal \dout[26]_i_3_n_0\ : STD_LOGIC;
  signal \dout[28]_i_3_n_0\ : STD_LOGIC;
  signal \dout[30]_i_3_n_0\ : STD_LOGIC;
  signal \dout[30]_i_4_n_0\ : STD_LOGIC;
  signal \dout[30]_i_6__1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_3_n_0\ : STD_LOGIC;
  signal \dout[3]_i_4_n_0\ : STD_LOGIC;
  signal \dout[4]_i_5_n_0\ : STD_LOGIC;
  signal \dout[5]_i_3_n_0\ : STD_LOGIC;
  signal \dout[5]_i_4_n_0\ : STD_LOGIC;
  signal \dout[5]_i_5_n_0\ : STD_LOGIC;
  signal \dout[6]_i_3_n_0\ : STD_LOGIC;
  signal \dout[6]_i_4_n_0\ : STD_LOGIC;
  signal \dout[7]_i_3_n_0\ : STD_LOGIC;
  signal \dout[7]_i_4_n_0\ : STD_LOGIC;
  signal \dout[8]_i_5_n_0\ : STD_LOGIC;
  signal \dout[9]_i_5_n_0\ : STD_LOGIC;
  signal \^dout_reg[13]_0\ : STD_LOGIC;
  signal \^dout_reg[1]_0\ : STD_LOGIC;
  signal \^dout_reg[3]_1\ : STD_LOGIC;
  signal \^dout_reg[3]_2\ : STD_LOGIC;
  signal \^dout_reg[4]_0\ : STD_LOGIC;
  signal \^dout_reg[5]_0\ : STD_LOGIC;
  signal \^dout_reg[9]_0\ : STD_LOGIC;
  signal in2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_currentState[10]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \FSM_onehot_currentState[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \FSM_onehot_currentState[5]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \FSM_onehot_currentState[8]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \dout[10]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \dout[12]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \dout[13]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \dout[14]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \dout[15]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \dout[16]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \dout[17]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \dout[18]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \dout[19]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \dout[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dout[20]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \dout[21]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \dout[22]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \dout[23]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \dout[24]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \dout[25]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \dout[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dout[3]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \dout[4]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \dout[5]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \dout[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \dout[7]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \dout[8]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \dout[9]_i_1\ : label is "soft_lutpair36";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \dout_reg[16]\ : label is "dout_reg[16]";
  attribute ORIG_CELL_NAME of \dout_reg[16]_rep\ : label is "dout_reg[16]";
  attribute ORIG_CELL_NAME of \dout_reg[16]_rep__0\ : label is "dout_reg[16]";
  attribute ORIG_CELL_NAME of \dout_reg[17]\ : label is "dout_reg[17]";
  attribute ORIG_CELL_NAME of \dout_reg[17]_rep\ : label is "dout_reg[17]";
  attribute ORIG_CELL_NAME of \dout_reg[17]_rep__0\ : label is "dout_reg[17]";
  attribute ORIG_CELL_NAME of \dout_reg[21]\ : label is "dout_reg[21]";
  attribute ORIG_CELL_NAME of \dout_reg[21]_rep\ : label is "dout_reg[21]";
  attribute ORIG_CELL_NAME of \dout_reg[22]\ : label is "dout_reg[22]";
  attribute ORIG_CELL_NAME of \dout_reg[22]_rep\ : label is "dout_reg[22]";
begin
  OPB(1 downto 0) <= \^opb\(1 downto 0);
  Q(28 downto 0) <= \^q\(28 downto 0);
  \dout_reg[13]_0\ <= \^dout_reg[13]_0\;
  \dout_reg[1]_0\ <= \^dout_reg[1]_0\;
  \dout_reg[3]_1\ <= \^dout_reg[3]_1\;
  \dout_reg[3]_2\ <= \^dout_reg[3]_2\;
  \dout_reg[4]_0\ <= \^dout_reg[4]_0\;
  \dout_reg[5]_0\ <= \^dout_reg[5]_0\;
  \dout_reg[9]_0\ <= \^dout_reg[9]_0\;
\FSM_onehot_currentState[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_onehot_currentState[10]_i_2_n_0\,
      I1 => in2(2),
      I2 => in2(4),
      O => \dout_reg[31]_0\(3)
    );
\FSM_onehot_currentState[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg[14]\,
      I1 => \dout_reg[25]_0\(0),
      I2 => \^q\(28),
      I3 => in2(3),
      I4 => \^q\(26),
      O => \FSM_onehot_currentState[10]_i_2_n_0\
    );
\FSM_onehot_currentState[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \FSM_onehot_currentState[13]_i_3_n_0\,
      I1 => \FSM_onehot_currentState[13]_i_4_n_0\,
      I2 => \FSM_onehot_currentState[13]_i_5_n_0\,
      I3 => \^q\(15),
      I4 => \^q\(7),
      I5 => \^q\(2),
      O => \dout_reg[15]_1\
    );
\FSM_onehot_currentState[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(12),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \FSM_onehot_currentState[13]_i_3_n_0\
    );
\FSM_onehot_currentState[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(11),
      I2 => \^q\(10),
      I3 => \^q\(5),
      O => \FSM_onehot_currentState[13]_i_4_n_0\
    );
\FSM_onehot_currentState[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(14),
      I2 => \^q\(8),
      I3 => \^q\(13),
      O => \FSM_onehot_currentState[13]_i_5_n_0\
    );
\FSM_onehot_currentState[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \dout_reg[25]_0\(0),
      I1 => \^q\(28),
      I2 => \^q\(26),
      I3 => \FSM_onehot_currentState_reg[14]\,
      I4 => \FSM_onehot_currentState[15]_i_3_n_0\,
      O => \dout_reg[31]_0\(4)
    );
\FSM_onehot_currentState[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg[15]\,
      I1 => \^q\(28),
      I2 => \^q\(26),
      I3 => \^q\(27),
      I4 => \FSM_onehot_currentState[15]_i_3_n_0\,
      O => \dout_reg[31]_0\(5)
    );
\FSM_onehot_currentState[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => in2(3),
      I1 => in2(4),
      I2 => in2(2),
      O => \FSM_onehot_currentState[15]_i_3_n_0\
    );
\FSM_onehot_currentState[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEBFFFBEFC"
    )
        port map (
      I0 => in2(2),
      I1 => \^q\(28),
      I2 => \^q\(26),
      I3 => \^q\(27),
      I4 => in2(3),
      I5 => in2(4),
      O => \dout_reg[28]_0\
    );
\FSM_onehot_currentState[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => in2(2),
      I1 => in2(4),
      I2 => in2(3),
      I3 => \^q\(26),
      I4 => \^q\(27),
      I5 => \^q\(28),
      O => \dout_reg[28]_1\
    );
\FSM_onehot_currentState[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000014040000B"
    )
        port map (
      I0 => in2(4),
      I1 => \^q\(27),
      I2 => \^q\(28),
      I3 => in2(3),
      I4 => \^q\(26),
      I5 => in2(2),
      O => \dout_reg[30]_0\
    );
\FSM_onehot_currentState[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_onehot_currentState[10]_i_2_n_0\,
      I1 => in2(4),
      I2 => in2(2),
      O => \dout_reg[31]_0\(0)
    );
\FSM_onehot_currentState[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg[8]\,
      I1 => in2(2),
      I2 => in2(4),
      I3 => in2(3),
      O => \dout_reg[31]_0\(1)
    );
\FSM_onehot_currentState[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg[8]\,
      I1 => in2(3),
      I2 => in2(2),
      I3 => in2(4),
      O => \dout_reg[31]_0\(2)
    );
\R_signed0_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03F3F5F5"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(6),
      I2 => \R_signed0_carry__2_i_7\,
      I3 => \dout_reg[30]_i_2_0\(4),
      I4 => \R_signed0_inferred__0/i__carry__3_0\,
      O => \^dout_reg[4]_0\
    );
\R_signed0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA555A555995599"
    )
        port map (
      I0 => OPA(2),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \R_signed0_carry__2_i_7\,
      I4 => \dout_reg[30]_i_2_0\(3),
      I5 => \R_signed0_inferred__0/i__carry__3_0\,
      O => \dout_reg[3]_34\(1)
    );
\R_signed0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A555A55599AA9955"
    )
        port map (
      I0 => OPA(1),
      I1 => \^q\(4),
      I2 => \dout_reg[30]_i_2_0\(2),
      I3 => \R_signed0_inferred__0/i__carry__3_0\,
      I4 => \^q\(2),
      I5 => \R_signed0_carry__2_i_7\,
      O => \dout_reg[3]_34\(0)
    );
\R_signed0_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03F3F5F5"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(7),
      I2 => \R_signed0_carry__2_i_7\,
      I3 => \dout_reg[30]_i_2_0\(5),
      I4 => \R_signed0_inferred__0/i__carry__3_0\,
      O => \^dout_reg[5]_0\
    );
\R_signed0_carry__1_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC00A0A"
    )
        port map (
      I0 => \^q\(8),
      I1 => \dout_reg[30]_i_2_0\(8),
      I2 => \R_signed0_carry__2_i_7\,
      I3 => \^q\(10),
      I4 => \R_signed0_inferred__0/i__carry__3_0\,
      O => \^opb\(1)
    );
\R_signed0_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A555AAA66AA66AA"
    )
        port map (
      I0 => \dout_reg[9]_3\,
      I1 => \^q\(7),
      I2 => \^q\(9),
      I3 => \R_signed0_inferred__0/i__carry__3\,
      I4 => \dout_reg[30]_i_2_0\(7),
      I5 => \R_signed0_inferred__0/i__carry__3_0\,
      O => \dout_reg[7]_0\(1)
    );
\R_signed0_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A555A55599AA9955"
    )
        port map (
      I0 => OPA(3),
      I1 => \^q\(8),
      I2 => \dout_reg[30]_i_2_0\(6),
      I3 => \R_signed0_inferred__0/i__carry__3_0\,
      I4 => \^q\(6),
      I5 => \R_signed0_carry__2_i_7\,
      O => \dout_reg[7]_0\(0)
    );
\R_signed0_carry__1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03F3F5F5"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(11),
      I2 => \R_signed0_carry__2_i_7\,
      I3 => \dout_reg[30]_i_2_0\(9),
      I4 => \R_signed0_inferred__0/i__carry__3_0\,
      O => \^dout_reg[9]_0\
    );
\R_signed0_carry__2_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3355FF0F"
    )
        port map (
      I0 => \^q\(13),
      I1 => \dout_reg[30]_i_2_0\(11),
      I2 => \^q\(11),
      I3 => \R_signed0_carry__2_i_7\,
      I4 => \R_signed0_inferred__0/i__carry__3_0\,
      O => \^dout_reg[13]_0\
    );
\R_signed0_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A555AAA66AA66AA"
    )
        port map (
      I0 => \dout_reg[15]_i_2_0\,
      I1 => \^q\(13),
      I2 => \^q\(15),
      I3 => \R_signed0_inferred__0/i__carry__3\,
      I4 => \dout_reg[30]_i_2_0\(13),
      I5 => \R_signed0_inferred__0/i__carry__3_0\,
      O => \dout_reg[13]_3\(2)
    );
\R_signed0_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A555AAA66AA66AA"
    )
        port map (
      I0 => \dout_reg[14]_5\,
      I1 => \^q\(12),
      I2 => \^q\(14),
      I3 => \R_signed0_inferred__0/i__carry__3\,
      I4 => \dout_reg[30]_i_2_0\(12),
      I5 => \R_signed0_inferred__0/i__carry__3_0\,
      O => \dout_reg[13]_3\(1)
    );
\R_signed0_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A555A55599AA9955"
    )
        port map (
      I0 => OPA(4),
      I1 => \^q\(12),
      I2 => \dout_reg[30]_i_2_0\(10),
      I3 => \R_signed0_inferred__0/i__carry__3_0\,
      I4 => \^q\(10),
      I5 => \R_signed0_carry__2_i_7\,
      O => \dout_reg[13]_3\(0)
    );
\R_signed0_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A555AAA66AA66AA"
    )
        port map (
      I0 => \dout_reg[16]_2\,
      I1 => \^q\(14),
      I2 => \^q\(15),
      I3 => \R_signed0_inferred__0/i__carry__3\,
      I4 => \dout_reg[30]_i_2_0\(14),
      I5 => \R_signed0_inferred__0/i__carry__3_0\,
      O => \dout_reg[14]_3\(0)
    );
R_signed0_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFC88FC"
    )
        port map (
      I0 => \dout_reg[30]_i_2_0\(0),
      I1 => \R_signed0_carry__2_i_7\,
      I2 => \^q\(0),
      I3 => \R_signed0_inferred__0/i__carry__3_0\,
      I4 => \^q\(2),
      O => \^opb\(0)
    );
R_signed0_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03F3F5F5"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \R_signed0_carry__2_i_7\,
      I3 => \dout_reg[30]_i_2_0\(1),
      I4 => \R_signed0_inferred__0/i__carry__3_0\,
      O => \^dout_reg[1]_0\
    );
\bancoDeRegistros[0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000002A2"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27][31]\,
      I1 => \^q\(17),
      I2 => \dout_reg[25]_0\(2),
      I3 => \^q\(12),
      I4 => \bancoDeRegistros[3][31]_i_3_n_0\,
      I5 => \bancoDeRegistros[3][31]_i_5_n_0\,
      O => \dout_reg[17]_1\(0)
    );
\bancoDeRegistros[10][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000047034400"
    )
        port map (
      I0 => \^q\(11),
      I1 => \dout_reg[25]_0\(2),
      I2 => \^q\(16),
      I3 => \^q\(14),
      I4 => \^q\(19),
      I5 => \bancoDeRegistros[10][31]_i_2_n_0\,
      O => \dout_reg[11]_1\(0)
    );
\bancoDeRegistros[10][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFFAFFEEFFFFFF"
    )
        port map (
      I0 => \bancoDeRegistros[18][31]_i_2_n_0\,
      I1 => \^q\(15),
      I2 => \^q\(20),
      I3 => \bancoDeRegistros[12][31]_i_2_n_0\,
      I4 => \dout_reg[25]_0\(2),
      I5 => \dout_reg[25]_0\(3),
      O => \bancoDeRegistros[10][31]_i_2_n_0\
    );
\bancoDeRegistros[11][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => \bancoDeRegistros[15][31]_i_2_n_0\,
      I1 => \^q\(17),
      I2 => \dout_reg[25]_0\(2),
      I3 => \^q\(12),
      I4 => \bancoDeRegistros[3][31]_i_3_n_0\,
      I5 => \bancoDeRegistros_reg[27][31]\,
      O => \dout_reg[17]_0\(0)
    );
\bancoDeRegistros[12][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020002000000"
    )
        port map (
      I0 => \bancoDeRegistros[15][31]_i_2_n_0\,
      I1 => \bancoDeRegistros[12][31]_i_2_n_0\,
      I2 => \bancoDeRegistros[3][31]_i_3_n_0\,
      I3 => \bancoDeRegistros[18][31]_i_2_n_0\,
      I4 => \dout_reg[25]_0\(3),
      I5 => \dout_reg[25]_0\(2),
      O => \FSM_onehot_currentState_reg[7]_0\(0)
    );
\bancoDeRegistros[12][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \dout_reg[25]_0\(2),
      I2 => \^q\(17),
      O => \bancoDeRegistros[12][31]_i_2_n_0\
    );
\bancoDeRegistros[13][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002020000A202A"
    )
        port map (
      I0 => \bancoDeRegistros[31][31]_i_2_n_0\,
      I1 => \^q\(12),
      I2 => \dout_reg[25]_0\(2),
      I3 => \^q\(17),
      I4 => \^q\(15),
      I5 => \^q\(20),
      O => \dout_reg[12]_2\(0)
    );
\bancoDeRegistros[14][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000047440000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \dout_reg[25]_0\(2),
      I2 => \^q\(16),
      I3 => \dout_reg[25]_0\(3),
      I4 => \bancoDeRegistros[15][31]_i_2_n_0\,
      I5 => \bancoDeRegistros[22][31]_i_3_n_0\,
      O => \dout_reg[11]_3\(0)
    );
\bancoDeRegistros[15][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E4A00000"
    )
        port map (
      I0 => \dout_reg[25]_0\(2),
      I1 => \dout_reg[25]_0\(3),
      I2 => \^q\(11),
      I3 => \^q\(16),
      I4 => \bancoDeRegistros[15][31]_i_2_n_0\,
      I5 => \bancoDeRegistros[22][31]_i_3_n_0\,
      O => \FSM_onehot_currentState_reg[4]_0\(0)
    );
\bancoDeRegistros[15][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(14),
      I2 => \^q\(20),
      I3 => \dout_reg[25]_0\(2),
      I4 => \^q\(15),
      O => \bancoDeRegistros[15][31]_i_2_n_0\
    );
\bancoDeRegistros[16][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000540000"
    )
        port map (
      I0 => \bancoDeRegistros[18][31]_i_3_n_0\,
      I1 => \dout_reg[25]_0\(3),
      I2 => \dout_reg[25]_0\(2),
      I3 => \bancoDeRegistros[3][31]_i_3_n_0\,
      I4 => \bancoDeRegistros[25][31]_i_2_n_0\,
      I5 => \bancoDeRegistros[18][31]_i_2_n_0\,
      O => \FSM_onehot_currentState_reg[7]_1\(0)
    );
\bancoDeRegistros[17][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000888"
    )
        port map (
      I0 => \bancoDeRegistros[19][31]_i_2_n_0\,
      I1 => \bancoDeRegistros[25][31]_i_2_n_0\,
      I2 => \^q\(13),
      I3 => \dout_reg[25]_0\(2),
      I4 => \^q\(18),
      O => \dout_reg[13]_1\(0)
    );
\bancoDeRegistros[18][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004040400"
    )
        port map (
      I0 => \bancoDeRegistros[18][31]_i_2_n_0\,
      I1 => \bancoDeRegistros[30][31]_i_3_n_0\,
      I2 => \bancoDeRegistros[18][31]_i_3_n_0\,
      I3 => \dout_reg[25]_0\(3),
      I4 => \dout_reg[25]_0\(2),
      I5 => \bancoDeRegistros[3][31]_i_3_n_0\,
      O => \FSM_onehot_currentState_reg[7]_3\(0)
    );
\bancoDeRegistros[18][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \dout_reg[25]_0\(2),
      I2 => \^q\(18),
      O => \bancoDeRegistros[18][31]_i_2_n_0\
    );
\bancoDeRegistros[18][31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \dout_reg[25]_0\(2),
      I2 => \^q\(19),
      O => \bancoDeRegistros[18][31]_i_3_n_0\
    );
\bancoDeRegistros[19][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47000000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \dout_reg[25]_0\(2),
      I2 => \^q\(18),
      I3 => \bancoDeRegistros[30][31]_i_3_n_0\,
      I4 => \bancoDeRegistros[19][31]_i_2_n_0\,
      O => \dout_reg[13]_2\(0)
    );
\bancoDeRegistros[19][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000CAA0C000C00"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(11),
      I2 => \^q\(14),
      I3 => \dout_reg[25]_0\(2),
      I4 => \^q\(19),
      I5 => \dout_reg[25]_0\(3),
      O => \bancoDeRegistros[19][31]_i_2_n_0\
    );
\bancoDeRegistros[1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000002A2"
    )
        port map (
      I0 => \bancoDeRegistros[19][31]_i_2_n_0\,
      I1 => \^q\(20),
      I2 => \dout_reg[25]_0\(2),
      I3 => \^q\(15),
      I4 => \bancoDeRegistros[18][31]_i_2_n_0\,
      I5 => \bancoDeRegistros[12][31]_i_2_n_0\,
      O => \dout_reg[20]_0\(0)
    );
\bancoDeRegistros[20][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A2020"
    )
        port map (
      I0 => \bancoDeRegistros[28][31]_i_2_n_0\,
      I1 => \^q\(14),
      I2 => \dout_reg[25]_0\(2),
      I3 => \^q\(19),
      I4 => \dout_reg[25]_0\(3),
      O => \dout_reg[14]_0\(0)
    );
\bancoDeRegistros[21][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A000A20200000"
    )
        port map (
      I0 => \bancoDeRegistros[23][31]_i_2_n_0\,
      I1 => \^q\(12),
      I2 => \dout_reg[25]_0\(2),
      I3 => \^q\(17),
      I4 => \^q\(15),
      I5 => \^q\(20),
      O => \dout_reg[12]_4\(0)
    );
\bancoDeRegistros[22][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045400000"
    )
        port map (
      I0 => \bancoDeRegistros[3][31]_i_3_n_0\,
      I1 => \^q\(15),
      I2 => \dout_reg[25]_0\(2),
      I3 => \^q\(20),
      I4 => \bancoDeRegistros_reg[22][31]\,
      I5 => \bancoDeRegistros[22][31]_i_3_n_0\,
      O => \dout_reg[15]_0\(0)
    );
\bancoDeRegistros[22][31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^q\(12),
      I2 => \^q\(18),
      I3 => \dout_reg[25]_0\(2),
      I4 => \^q\(13),
      O => \bancoDeRegistros[22][31]_i_3_n_0\
    );
\bancoDeRegistros[23][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A800A0080800000"
    )
        port map (
      I0 => \bancoDeRegistros[23][31]_i_2_n_0\,
      I1 => \^q\(12),
      I2 => \dout_reg[25]_0\(2),
      I3 => \^q\(17),
      I4 => \^q\(15),
      I5 => \^q\(20),
      O => \dout_reg[12]_6\(0)
    );
\bancoDeRegistros[23][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744000000000000"
    )
        port map (
      I0 => \^q\(14),
      I1 => \dout_reg[25]_0\(2),
      I2 => \^q\(19),
      I3 => \dout_reg[25]_0\(3),
      I4 => \bancoDeRegistros[3][31]_i_3_n_0\,
      I5 => \bancoDeRegistros[18][31]_i_2_n_0\,
      O => \bancoDeRegistros[23][31]_i_2_n_0\
    );
\bancoDeRegistros[24][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008AA0800000000"
    )
        port map (
      I0 => \bancoDeRegistros[30][31]_i_2_n_0\,
      I1 => \dout_reg[25]_0\(3),
      I2 => \^q\(18),
      I3 => \dout_reg[25]_0\(2),
      I4 => \^q\(13),
      I5 => \bancoDeRegistros[25][31]_i_2_n_0\,
      O => \FSM_onehot_currentState_reg[7]_2\(0)
    );
\bancoDeRegistros[25][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => \bancoDeRegistros_reg[27][31]\,
      I1 => \^q\(19),
      I2 => \dout_reg[25]_0\(2),
      I3 => \^q\(14),
      I4 => \bancoDeRegistros[3][31]_i_3_n_0\,
      I5 => \bancoDeRegistros[25][31]_i_2_n_0\,
      O => \dout_reg[19]_0\(0)
    );
\bancoDeRegistros[25][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(15),
      I2 => \^q\(17),
      I3 => \dout_reg[25]_0\(2),
      I4 => \^q\(12),
      O => \bancoDeRegistros[25][31]_i_2_n_0\
    );
\bancoDeRegistros[26][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008AA0800000000"
    )
        port map (
      I0 => \bancoDeRegistros[30][31]_i_2_n_0\,
      I1 => \dout_reg[25]_0\(3),
      I2 => \^q\(18),
      I3 => \dout_reg[25]_0\(2),
      I4 => \^q\(13),
      I5 => \bancoDeRegistros[30][31]_i_3_n_0\,
      O => \FSM_onehot_currentState_reg[7]_4\(0)
    );
\bancoDeRegistros[27][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \bancoDeRegistros[3][31]_i_3_n_0\,
      I1 => \^q\(14),
      I2 => \dout_reg[25]_0\(2),
      I3 => \^q\(19),
      I4 => \bancoDeRegistros_reg[27][31]\,
      I5 => \bancoDeRegistros[30][31]_i_3_n_0\,
      O => \dout_reg[14]_2\(0)
    );
\bancoDeRegistros[28][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A808080"
    )
        port map (
      I0 => \bancoDeRegistros[28][31]_i_2_n_0\,
      I1 => \^q\(14),
      I2 => \dout_reg[25]_0\(2),
      I3 => \^q\(19),
      I4 => \dout_reg[25]_0\(3),
      O => \dout_reg[14]_1\(0)
    );
\bancoDeRegistros[28][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045400000"
    )
        port map (
      I0 => \bancoDeRegistros[3][31]_i_3_n_0\,
      I1 => \^q\(15),
      I2 => \dout_reg[25]_0\(2),
      I3 => \^q\(20),
      I4 => \bancoDeRegistros[18][31]_i_2_n_0\,
      I5 => \bancoDeRegistros[12][31]_i_2_n_0\,
      O => \bancoDeRegistros[28][31]_i_2_n_0\
    );
\bancoDeRegistros[29][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A000A20200000"
    )
        port map (
      I0 => \bancoDeRegistros[31][31]_i_2_n_0\,
      I1 => \^q\(12),
      I2 => \dout_reg[25]_0\(2),
      I3 => \^q\(17),
      I4 => \^q\(15),
      I5 => \^q\(20),
      O => \dout_reg[12]_3\(0)
    );
\bancoDeRegistros[2][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => \^q\(11),
      I1 => \dout_reg[25]_0\(2),
      I2 => \^q\(16),
      I3 => \^q\(14),
      I4 => \^q\(19),
      I5 => \bancoDeRegistros[10][31]_i_2_n_0\,
      O => \dout_reg[11]_0\(0)
    );
\bancoDeRegistros[30][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4A0000000000000"
    )
        port map (
      I0 => \dout_reg[25]_0\(2),
      I1 => \dout_reg[25]_0\(3),
      I2 => \^q\(13),
      I3 => \^q\(18),
      I4 => \bancoDeRegistros[30][31]_i_2_n_0\,
      I5 => \bancoDeRegistros[30][31]_i_3_n_0\,
      O => \FSM_onehot_currentState_reg[4]_1\(0)
    );
\bancoDeRegistros[30][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(14),
      I2 => \^q\(16),
      I3 => \dout_reg[25]_0\(2),
      I4 => \^q\(11),
      O => \bancoDeRegistros[30][31]_i_2_n_0\
    );
\bancoDeRegistros[30][31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(15),
      I2 => \^q\(17),
      I3 => \dout_reg[25]_0\(2),
      I4 => \^q\(12),
      O => \bancoDeRegistros[30][31]_i_3_n_0\
    );
\bancoDeRegistros[31][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A800A0080800000"
    )
        port map (
      I0 => \bancoDeRegistros[31][31]_i_2_n_0\,
      I1 => \^q\(12),
      I2 => \dout_reg[25]_0\(2),
      I3 => \^q\(17),
      I4 => \^q\(15),
      I5 => \^q\(20),
      O => \dout_reg[12]_5\(0)
    );
\bancoDeRegistros[31][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4A0000000000000"
    )
        port map (
      I0 => \dout_reg[25]_0\(2),
      I1 => \dout_reg[25]_0\(3),
      I2 => \^q\(13),
      I3 => \^q\(18),
      I4 => \bancoDeRegistros[3][31]_i_3_n_0\,
      I5 => \bancoDeRegistros[18][31]_i_3_n_0\,
      O => \bancoDeRegistros[31][31]_i_2_n_0\
    );
\bancoDeRegistros[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \^q\(17),
      I1 => \dout_reg[25]_0\(2),
      I2 => \^q\(12),
      I3 => \bancoDeRegistros[3][31]_i_3_n_0\,
      I4 => \bancoDeRegistros_reg[27][31]\,
      I5 => \bancoDeRegistros[3][31]_i_5_n_0\,
      O => E(0)
    );
\bancoDeRegistros[3][31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => \dout_reg[25]_0\(2),
      I2 => \^q\(16),
      O => \bancoDeRegistros[3][31]_i_3_n_0\
    );
\bancoDeRegistros[3][31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(15),
      I2 => \^q\(19),
      I3 => \dout_reg[25]_0\(2),
      I4 => \^q\(14),
      O => \bancoDeRegistros[3][31]_i_5_n_0\
    );
\bancoDeRegistros[4][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010101000"
    )
        port map (
      I0 => \bancoDeRegistros[12][31]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_3_n_0\,
      I2 => \bancoDeRegistros[18][31]_i_2_n_0\,
      I3 => \dout_reg[25]_0\(3),
      I4 => \dout_reg[25]_0\(2),
      I5 => \bancoDeRegistros[3][31]_i_5_n_0\,
      O => \FSM_onehot_currentState_reg[7]\(0)
    );
\bancoDeRegistros[5][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002020000A202A"
    )
        port map (
      I0 => \bancoDeRegistros[23][31]_i_2_n_0\,
      I1 => \^q\(12),
      I2 => \dout_reg[25]_0\(2),
      I3 => \^q\(17),
      I4 => \^q\(15),
      I5 => \^q\(20),
      O => \dout_reg[12]_0\(0)
    );
\bancoDeRegistros[6][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004744"
    )
        port map (
      I0 => \^q\(11),
      I1 => \dout_reg[25]_0\(2),
      I2 => \^q\(16),
      I3 => \dout_reg[25]_0\(3),
      I4 => \bancoDeRegistros[3][31]_i_5_n_0\,
      I5 => \bancoDeRegistros[22][31]_i_3_n_0\,
      O => \dout_reg[11]_2\(0)
    );
\bancoDeRegistros[7][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E4A0"
    )
        port map (
      I0 => \dout_reg[25]_0\(2),
      I1 => \dout_reg[25]_0\(3),
      I2 => \^q\(11),
      I3 => \^q\(16),
      I4 => \bancoDeRegistros[3][31]_i_5_n_0\,
      I5 => \bancoDeRegistros[22][31]_i_3_n_0\,
      O => \FSM_onehot_currentState_reg[4]\(0)
    );
\bancoDeRegistros[8][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000088808"
    )
        port map (
      I0 => \bancoDeRegistros[15][31]_i_2_n_0\,
      I1 => \bancoDeRegistros_reg[27][31]\,
      I2 => \^q\(17),
      I3 => \dout_reg[25]_0\(2),
      I4 => \^q\(12),
      I5 => \bancoDeRegistros[3][31]_i_3_n_0\,
      O => \dout_reg[17]_2\(0)
    );
\bancoDeRegistros[9][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002020000A202A"
    )
        port map (
      I0 => \bancoDeRegistros[9][31]_i_2_n_0\,
      I1 => \^q\(12),
      I2 => \dout_reg[25]_0\(2),
      I3 => \^q\(17),
      I4 => \^q\(15),
      I5 => \^q\(20),
      O => \dout_reg[12]_1\(0)
    );
\bancoDeRegistros[9][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B830880000000000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \dout_reg[25]_0\(2),
      I2 => \^q\(16),
      I3 => \^q\(14),
      I4 => \^q\(19),
      I5 => \bancoDeRegistros_reg[27][31]\,
      O => \bancoDeRegistros[9][31]_i_2_n_0\
    );
\dout[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(0),
      O => D(0)
    );
\dout[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444044704473374"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \dout[30]_i_3_n_0\,
      I2 => \^dout_reg[3]_1\,
      I3 => \^dout_reg[3]_2\,
      I4 => \dout_reg[0]_1\(0),
      I5 => OPA(0),
      O => \dout_reg[3]_17\
    );
\dout[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(10),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(10),
      O => D(10)
    );
\dout[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0447337444440447"
    )
        port map (
      I0 => \dout_reg[10]_0\,
      I1 => \dout[30]_i_3_n_0\,
      I2 => \^dout_reg[3]_1\,
      I3 => \^dout_reg[3]_2\,
      I4 => \^opb\(1),
      I5 => \dout_reg[10]_1\,
      O => \dout_reg[3]_8\
    );
\dout[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(11),
      O => D(11)
    );
\dout[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33B80C8B0C8BCC88"
    )
        port map (
      I0 => \dout_reg[11]_4\,
      I1 => \dout[30]_i_3_n_0\,
      I2 => \^dout_reg[3]_1\,
      I3 => \^dout_reg[3]_2\,
      I4 => \^dout_reg[9]_0\,
      I5 => \dout_reg[11]_5\,
      O => \dout_reg[3]_7\
    );
\dout[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(12),
      O => D(12)
    );
\dout[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C47CC4433740C47"
    )
        port map (
      I0 => \dout_reg[12]_7\,
      I1 => \dout[30]_i_3_n_0\,
      I2 => \^dout_reg[3]_1\,
      I3 => \^dout_reg[3]_2\,
      I4 => \dout[12]_i_5_n_0\,
      I5 => OPA(4),
      O => \dout_reg[3]_6\
    );
\dout[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F3F505F"
    )
        port map (
      I0 => \^q\(12),
      I1 => \dout_reg[30]_i_2_0\(10),
      I2 => \R_signed0_inferred__0/i__carry__3_0\,
      I3 => \^q\(10),
      I4 => \R_signed0_carry__2_i_7\,
      O => \dout[12]_i_5_n_0\
    );
\dout[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(13),
      O => D(13)
    );
\dout[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33740C470C47CC44"
    )
        port map (
      I0 => \dout_reg[13]_4\,
      I1 => \dout[30]_i_3_n_0\,
      I2 => \^dout_reg[3]_1\,
      I3 => \^dout_reg[3]_2\,
      I4 => \^dout_reg[13]_0\,
      I5 => \dout_reg[13]_5\,
      O => \dout_reg[3]_5\
    );
\dout[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(14),
      O => D(14)
    );
\dout[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33740C470C47CC44"
    )
        port map (
      I0 => \dout_reg[14]_4\,
      I1 => \dout[30]_i_3_n_0\,
      I2 => \^dout_reg[3]_1\,
      I3 => \^dout_reg[3]_2\,
      I4 => \dout[14]_i_5_n_0\,
      I5 => \dout_reg[14]_5\,
      O => \dout_reg[3]_4\
    );
\dout[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303F5F5F"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(14),
      I2 => \R_signed0_inferred__0/i__carry__3\,
      I3 => \dout_reg[30]_i_2_0\(12),
      I4 => \R_signed0_inferred__0/i__carry__3_0\,
      O => \dout[14]_i_5_n_0\
    );
\dout[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(15),
      O => D(15)
    );
\dout[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44499949"
    )
        port map (
      I0 => \dout[30]_i_6__1_n_0\,
      I1 => \dout[15]_i_5_n_0\,
      I2 => \dout_reg[15]_i_2_3\(5),
      I3 => \dout_reg[15]_i_2_4\,
      I4 => \dout_reg[15]_i_2_5\(5),
      O => \dout[15]_i_3_n_0\
    );
\dout[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11771177FFF000F0"
    )
        port map (
      I0 => \dout_reg[15]_i_2_0\,
      I1 => \dout[15]_i_5_n_0\,
      I2 => \dout_reg[15]_i_2_1\(4),
      I3 => \^dout_reg[3]_1\,
      I4 => \dout_reg[15]_i_2_2\(4),
      I5 => \^dout_reg[3]_2\,
      O => \dout[15]_i_4_n_0\
    );
\dout[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303F5F5F"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(15),
      I2 => \R_signed0_inferred__0/i__carry__3\,
      I3 => \dout_reg[30]_i_2_0\(13),
      I4 => \R_signed0_inferred__0/i__carry__3_0\,
      O => \dout[15]_i_5_n_0\
    );
\dout[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(16),
      O => D(16)
    );
\dout[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33B80C8B0C8BCC88"
    )
        port map (
      I0 => \dout_reg[16]_1\,
      I1 => \dout[30]_i_3_n_0\,
      I2 => \^dout_reg[3]_1\,
      I3 => \^dout_reg[3]_2\,
      I4 => \dout[16]_i_5_n_0\,
      I5 => \dout_reg[16]_2\,
      O => \dout_reg[3]_0\
    );
\dout[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303F5F5F"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \R_signed0_inferred__0/i__carry__3\,
      I3 => \dout_reg[30]_i_2_0\(14),
      I4 => \R_signed0_inferred__0/i__carry__3_0\,
      O => \dout[16]_i_5_n_0\
    );
\dout[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(17),
      O => D(17)
    );
\dout[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0447337444440447"
    )
        port map (
      I0 => \dout_reg[17]_3\,
      I1 => \dout[30]_i_3_n_0\,
      I2 => \^dout_reg[3]_1\,
      I3 => \^dout_reg[3]_2\,
      I4 => OPA(5),
      I5 => \dout_reg[17]_4\,
      O => \dout_reg[3]_19\
    );
\dout[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(18),
      O => D(18)
    );
\dout[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0447337444440447"
    )
        port map (
      I0 => \dout_reg[18]_0\,
      I1 => \dout[30]_i_3_n_0\,
      I2 => \^dout_reg[3]_1\,
      I3 => \^dout_reg[3]_2\,
      I4 => OPA(6),
      I5 => \dout_reg[18]_1\,
      O => \dout_reg[3]_20\
    );
\dout[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(19),
      O => D(19)
    );
\dout[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"151500156A6A556A"
    )
        port map (
      I0 => \dout[30]_i_6__1_n_0\,
      I1 => \^q\(15),
      I2 => \R_signed0_inferred__0/i__carry__3\,
      I3 => \dout_reg[30]_i_2_0\(15),
      I4 => \dout_reg[19]_i_2_0\,
      I5 => OPA(7),
      O => \dout[19]_i_3_n_0\
    );
\dout[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(1),
      O => D(1)
    );
\dout[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44499949"
    )
        port map (
      I0 => \dout[30]_i_6__1_n_0\,
      I1 => \dout_reg[1]_i_2_0\,
      I2 => \dout_reg[15]_i_2_3\(0),
      I3 => \dout_reg[15]_i_2_4\,
      I4 => \dout_reg[15]_i_2_5\(0),
      O => \dout[1]_i_3_n_0\
    );
\dout[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(20),
      O => D(20)
    );
\dout[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"151500156A6A556A"
    )
        port map (
      I0 => \dout[30]_i_6__1_n_0\,
      I1 => \^q\(15),
      I2 => \R_signed0_inferred__0/i__carry__3\,
      I3 => \dout_reg[30]_i_2_0\(16),
      I4 => \dout_reg[19]_i_2_0\,
      I5 => OPA(8),
      O => \dout[20]_i_3_n_0\
    );
\dout[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(21),
      O => D(21)
    );
\dout[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C47CC4433740C47"
    )
        port map (
      I0 => \dout_reg[21]_0\,
      I1 => \dout[30]_i_3_n_0\,
      I2 => \^dout_reg[3]_1\,
      I3 => \^dout_reg[3]_2\,
      I4 => \dout_reg[21]_1\,
      I5 => OPA(9),
      O => \dout_reg[3]_23\
    );
\dout[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(22),
      O => D(22)
    );
\dout[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33740C470C47CC44"
    )
        port map (
      I0 => \dout_reg[22]_0\,
      I1 => \dout[30]_i_3_n_0\,
      I2 => \^dout_reg[3]_1\,
      I3 => \^dout_reg[3]_2\,
      I4 => \dout_reg[22]_1\,
      I5 => \dout_reg[22]_2\,
      O => \dout_reg[3]_24\
    );
\dout[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(23),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(23),
      O => D(23)
    );
\dout[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC440C470C473374"
    )
        port map (
      I0 => \dout_reg[23]_0\,
      I1 => \dout[30]_i_3_n_0\,
      I2 => \^dout_reg[3]_1\,
      I3 => \^dout_reg[3]_2\,
      I4 => \dout_reg[23]_1\,
      I5 => OPA(10),
      O => \dout_reg[3]_25\
    );
\dout[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(24),
      O => D(24)
    );
\dout[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33B80C8B0C8BCC88"
    )
        port map (
      I0 => \dout_reg[24]_0\,
      I1 => \dout[30]_i_3_n_0\,
      I2 => \^dout_reg[3]_1\,
      I3 => \^dout_reg[3]_2\,
      I4 => \dout_reg[24]_1\,
      I5 => \dout_reg[24]_2\,
      O => \dout_reg[3]_26\
    );
\dout[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(25),
      O => D(25)
    );
\dout[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55A6A6A600515151"
    )
        port map (
      I0 => \dout[30]_i_6__1_n_0\,
      I1 => \dout_reg[30]_i_2_0\(17),
      I2 => \dout_reg[19]_i_2_0\,
      I3 => \^q\(15),
      I4 => \R_signed0_inferred__0/i__carry__3\,
      I5 => \dout_reg[25]_i_2_0\,
      O => \dout[25]_i_3_n_0\
    );
\dout[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"151500156A6A556A"
    )
        port map (
      I0 => \dout[30]_i_6__1_n_0\,
      I1 => \^q\(15),
      I2 => \R_signed0_inferred__0/i__carry__3\,
      I3 => \dout_reg[30]_i_2_0\(18),
      I4 => \dout_reg[19]_i_2_0\,
      I5 => OPA(11),
      O => \dout[26]_i_3_n_0\
    );
\dout[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444044704473374"
    )
        port map (
      I0 => \dout_reg[27]_0\,
      I1 => \dout[30]_i_3_n_0\,
      I2 => \^dout_reg[3]_1\,
      I3 => \^dout_reg[3]_2\,
      I4 => \dout_reg[27]_1\,
      I5 => OPA(12),
      O => \dout_reg[3]_29\
    );
\dout[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A556A15150015"
    )
        port map (
      I0 => \dout[30]_i_6__1_n_0\,
      I1 => \^q\(15),
      I2 => \R_signed0_inferred__0/i__carry__3\,
      I3 => \dout_reg[30]_i_2_0\(19),
      I4 => \dout_reg[19]_i_2_0\,
      I5 => \dout_reg[28]_i_2_0\,
      O => \dout[28]_i_3_n_0\
    );
\dout[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC440C470C473374"
    )
        port map (
      I0 => \dout_reg[29]_0\,
      I1 => \dout[30]_i_3_n_0\,
      I2 => \^dout_reg[3]_1\,
      I3 => \^dout_reg[3]_2\,
      I4 => \dout_reg[29]_1\,
      I5 => OPA(13),
      O => \dout_reg[3]_31\
    );
\dout[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(2),
      O => D(2)
    );
\dout[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0447337444440447"
    )
        port map (
      I0 => \dout_reg[2]_0\,
      I1 => \dout[30]_i_3_n_0\,
      I2 => \^dout_reg[3]_1\,
      I3 => \^dout_reg[3]_2\,
      I4 => \^opb\(0),
      I5 => \dout_reg[2]_1\,
      O => \dout_reg[3]_16\
    );
\dout[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001010100010"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \dout[30]_i_3_n_0\
    );
\dout[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A556A15150015"
    )
        port map (
      I0 => \dout[30]_i_6__1_n_0\,
      I1 => \^q\(15),
      I2 => \R_signed0_inferred__0/i__carry__3\,
      I3 => \dout_reg[30]_i_2_0\(20),
      I4 => \dout_reg[19]_i_2_0\,
      I5 => \dout_reg[30]_i_2_1\,
      O => \dout[30]_i_4_n_0\
    );
\dout[30]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(5),
      I4 => \^q\(4),
      I5 => \^q\(2),
      O => \dout[30]_i_6__1_n_0\
    );
\dout[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C0C3CC8B88B88B"
    )
        port map (
      I0 => \dout_reg[31]_1\,
      I1 => \dout[30]_i_3_n_0\,
      I2 => \dout_reg[31]_2\,
      I3 => \dout_reg[31]_3\,
      I4 => \^dout_reg[3]_1\,
      I5 => \^dout_reg[3]_2\,
      O => \dout_reg[3]_33\
    );
\dout[31]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040010000000100"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(5),
      I4 => \^q\(4),
      I5 => \^q\(2),
      O => \^dout_reg[3]_1\
    );
\dout[31]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \^dout_reg[3]_2\
    );
\dout[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(3),
      O => D(3)
    );
\dout[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44499949"
    )
        port map (
      I0 => \dout[30]_i_6__1_n_0\,
      I1 => \^dout_reg[1]_0\,
      I2 => \dout_reg[15]_i_2_3\(1),
      I3 => \dout_reg[15]_i_2_4\,
      I4 => \dout_reg[15]_i_2_5\(1),
      O => \dout[3]_i_3_n_0\
    );
\dout[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11771177FFF000F0"
    )
        port map (
      I0 => \dout_reg[3]_i_2_0\,
      I1 => \^dout_reg[1]_0\,
      I2 => \dout_reg[15]_i_2_1\(0),
      I3 => \^dout_reg[3]_1\,
      I4 => \dout_reg[15]_i_2_2\(0),
      I5 => \^dout_reg[3]_2\,
      O => \dout[3]_i_4_n_0\
    );
\dout[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(4),
      O => D(4)
    );
\dout[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C47CC4433740C47"
    )
        port map (
      I0 => \dout_reg[4]_1\,
      I1 => \dout[30]_i_3_n_0\,
      I2 => \^dout_reg[3]_1\,
      I3 => \^dout_reg[3]_2\,
      I4 => \dout[4]_i_5_n_0\,
      I5 => OPA(1),
      O => \dout_reg[3]_14\
    );
\dout[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F3F505F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \dout_reg[30]_i_2_0\(2),
      I2 => \R_signed0_inferred__0/i__carry__3_0\,
      I3 => \^q\(2),
      I4 => \R_signed0_carry__2_i_7\,
      O => \dout[4]_i_5_n_0\
    );
\dout[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(5),
      O => D(5)
    );
\dout[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44499949"
    )
        port map (
      I0 => \dout[30]_i_6__1_n_0\,
      I1 => \dout[5]_i_5_n_0\,
      I2 => \dout_reg[15]_i_2_3\(2),
      I3 => \dout_reg[15]_i_2_4\,
      I4 => \dout_reg[15]_i_2_5\(2),
      O => \dout[5]_i_3_n_0\
    );
\dout[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22BB22BBFFF000F0"
    )
        port map (
      I0 => OPA(2),
      I1 => \dout[5]_i_5_n_0\,
      I2 => \dout_reg[15]_i_2_1\(1),
      I3 => \^dout_reg[3]_1\,
      I4 => \dout_reg[15]_i_2_2\(1),
      I5 => \^dout_reg[3]_2\,
      O => \dout[5]_i_4_n_0\
    );
\dout[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03F3F5F5"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \R_signed0_carry__2_i_7\,
      I3 => \dout_reg[30]_i_2_0\(3),
      I4 => \R_signed0_inferred__0/i__carry__3_0\,
      O => \dout[5]_i_5_n_0\
    );
\dout[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(6),
      O => D(6)
    );
\dout[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44499949"
    )
        port map (
      I0 => \dout[30]_i_6__1_n_0\,
      I1 => \^dout_reg[4]_0\,
      I2 => \dout_reg[15]_i_2_3\(3),
      I3 => \dout_reg[15]_i_2_4\,
      I4 => \dout_reg[15]_i_2_5\(3),
      O => \dout[6]_i_3_n_0\
    );
\dout[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F107F7F1F107070"
    )
        port map (
      I0 => \dout_reg[6]_i_2_0\,
      I1 => \^dout_reg[4]_0\,
      I2 => \^dout_reg[3]_2\,
      I3 => \dout_reg[15]_i_2_2\(2),
      I4 => \^dout_reg[3]_1\,
      I5 => \dout_reg[15]_i_2_1\(2),
      O => \dout[6]_i_4_n_0\
    );
\dout[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(7),
      O => D(7)
    );
\dout[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44499949"
    )
        port map (
      I0 => \dout[30]_i_6__1_n_0\,
      I1 => \^dout_reg[5]_0\,
      I2 => \dout_reg[15]_i_2_3\(4),
      I3 => \dout_reg[15]_i_2_4\,
      I4 => \dout_reg[15]_i_2_5\(4),
      O => \dout[7]_i_3_n_0\
    );
\dout[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11771177FFF000F0"
    )
        port map (
      I0 => \dout_reg[7]_i_2_0\,
      I1 => \^dout_reg[5]_0\,
      I2 => \dout_reg[15]_i_2_1\(3),
      I3 => \^dout_reg[3]_1\,
      I4 => \dout_reg[15]_i_2_2\(3),
      I5 => \^dout_reg[3]_2\,
      O => \dout[7]_i_4_n_0\
    );
\dout[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(8),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(8),
      O => D(8)
    );
\dout[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C47CC4433740C47"
    )
        port map (
      I0 => \dout_reg[8]_0\,
      I1 => \dout[30]_i_3_n_0\,
      I2 => \^dout_reg[3]_1\,
      I3 => \^dout_reg[3]_2\,
      I4 => \dout[8]_i_5_n_0\,
      I5 => OPA(3),
      O => \dout_reg[3]_10\
    );
\dout[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F3F505F"
    )
        port map (
      I0 => \^q\(8),
      I1 => \dout_reg[30]_i_2_0\(6),
      I2 => \R_signed0_inferred__0/i__carry__3_0\,
      I3 => \^q\(6),
      I4 => \R_signed0_carry__2_i_7\,
      O => \dout[8]_i_5_n_0\
    );
\dout[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(9),
      I1 => \dout_reg[25]_0\(4),
      I2 => \dout_reg[25]_1\(9),
      O => D(9)
    );
\dout[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33B80C8B0C8BCC88"
    )
        port map (
      I0 => \dout_reg[9]_2\,
      I1 => \dout[30]_i_3_n_0\,
      I2 => \^dout_reg[3]_1\,
      I3 => \^dout_reg[3]_2\,
      I4 => \dout[9]_i_5_n_0\,
      I5 => \dout_reg[9]_3\,
      O => \dout_reg[3]_9\
    );
\dout[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303F5F5F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(9),
      I2 => \R_signed0_inferred__0/i__carry__3\,
      I3 => \dout_reg[30]_i_2_0\(7),
      I4 => \R_signed0_inferred__0/i__carry__3_0\,
      O => \dout[9]_i_5_n_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(0),
      Q => \^q\(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(10),
      Q => \^q\(10)
    );
\dout_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(11),
      Q => \^q\(11)
    );
\dout_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(12),
      Q => \^q\(12)
    );
\dout_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(13),
      Q => \^q\(13)
    );
\dout_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(14),
      Q => \^q\(14)
    );
\dout_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(15),
      Q => \^q\(15)
    );
\dout_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[15]_i_3_n_0\,
      I1 => \dout[15]_i_4_n_0\,
      O => \dout_reg[3]_3\,
      S => \dout[30]_i_3_n_0\
    );
\dout_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(16),
      Q => \^q\(16)
    );
\dout_reg[16]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(16),
      Q => \dout_reg[16]_rep_0\
    );
\dout_reg[16]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(16),
      Q => \dout_reg[16]_rep__0_0\
    );
\dout_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(17),
      Q => \^q\(17)
    );
\dout_reg[17]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(17),
      Q => \dout_reg[17]_rep_0\
    );
\dout_reg[17]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(17),
      Q => \dout_reg[17]_rep__0_0\
    );
\dout_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(18),
      Q => \^q\(18)
    );
\dout_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(19),
      Q => \^q\(19)
    );
\dout_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[19]_i_3_n_0\,
      I1 => \dout_reg[19]_1\,
      O => \dout_reg[3]_21\,
      S => \dout[30]_i_3_n_0\
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(1),
      Q => \^q\(1)
    );
\dout_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1]_i_3_n_0\,
      I1 => \dout_reg[1]_1\,
      O => \dout_reg[3]_18\,
      S => \dout[30]_i_3_n_0\
    );
\dout_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(20),
      Q => \^q\(20)
    );
\dout_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[20]_i_3_n_0\,
      I1 => \dout_reg[20]_1\,
      O => \dout_reg[3]_22\,
      S => \dout[30]_i_3_n_0\
    );
\dout_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(21),
      Q => \^q\(21)
    );
\dout_reg[21]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(21),
      Q => \dout_reg[21]_rep_0\
    );
\dout_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(22),
      Q => \^q\(22)
    );
\dout_reg[22]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(22),
      Q => \dout_reg[22]_rep_0\
    );
\dout_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(23),
      Q => \^q\(23)
    );
\dout_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(24),
      Q => \^q\(24)
    );
\dout_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(25),
      Q => \^q\(25)
    );
\dout_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[25]_i_3_n_0\,
      I1 => \dout_reg[25]_2\,
      O => \dout_reg[3]_27\,
      S => \dout[30]_i_3_n_0\
    );
\dout_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(26),
      Q => \^q\(26)
    );
\dout_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[26]_i_3_n_0\,
      I1 => \dout_reg[26]_0\,
      O => \dout_reg[3]_28\,
      S => \dout[30]_i_3_n_0\
    );
\dout_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(27),
      Q => \^q\(27)
    );
\dout_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(28),
      Q => in2(2)
    );
\dout_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[28]_i_3_n_0\,
      I1 => \dout_reg[28]_2\,
      O => \dout_reg[3]_30\,
      S => \dout[30]_i_3_n_0\
    );
\dout_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(29),
      Q => in2(3)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(2),
      Q => \^q\(2)
    );
\dout_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(30),
      Q => in2(4)
    );
\dout_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[30]_i_4_n_0\,
      I1 => \dout_reg[30]_1\,
      O => \dout_reg[3]_32\,
      S => \dout[30]_i_3_n_0\
    );
\dout_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(31),
      Q => \^q\(28)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(3),
      Q => \^q\(3)
    );
\dout_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[3]_i_3_n_0\,
      I1 => \dout[3]_i_4_n_0\,
      O => \dout_reg[3]_15\,
      S => \dout[30]_i_3_n_0\
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(4),
      Q => \^q\(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(5),
      Q => \^q\(5)
    );
\dout_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[5]_i_3_n_0\,
      I1 => \dout[5]_i_4_n_0\,
      O => \dout_reg[3]_13\,
      S => \dout[30]_i_3_n_0\
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(6),
      Q => \^q\(6)
    );
\dout_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[6]_i_3_n_0\,
      I1 => \dout[6]_i_4_n_0\,
      O => \dout_reg[3]_12\,
      S => \dout[30]_i_3_n_0\
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(7),
      Q => \^q\(7)
    );
\dout_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[7]_i_3_n_0\,
      I1 => \dout[7]_i_4_n_0\,
      O => \dout_reg[3]_11\,
      S => \dout[30]_i_3_n_0\
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(8),
      Q => \^q\(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \dout_reg[25]_0\(1),
      CLR => rst_IBUF,
      D => \dout_reg[31]_4\(9),
      Q => \^q\(9)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A556A996A666AAA"
    )
        port map (
      I0 => OPA(2),
      I1 => \R_signed0_inferred__0/i__carry__3_0\,
      I2 => \dout_reg[30]_i_2_0\(3),
      I3 => \R_signed0_carry__2_i_7\,
      I4 => \^q\(5),
      I5 => \^q\(3),
      O => \dout_reg[5]_1\(1)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559A999A669AAA9A"
    )
        port map (
      I0 => OPA(1),
      I1 => \R_signed0_carry__2_i_7\,
      I2 => \^q\(2),
      I3 => \R_signed0_inferred__0/i__carry__3_0\,
      I4 => \dout_reg[30]_i_2_0\(2),
      I5 => \^q\(4),
      O => \dout_reg[5]_1\(0)
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA95669599955595"
    )
        port map (
      I0 => \dout_reg[9]_3\,
      I1 => \R_signed0_inferred__0/i__carry__3_0\,
      I2 => \dout_reg[30]_i_2_0\(7),
      I3 => \R_signed0_inferred__0/i__carry__3\,
      I4 => \^q\(9),
      I5 => \^q\(7),
      O => \dout_reg[9]_1\(1)
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559A999A669AAA9A"
    )
        port map (
      I0 => OPA(3),
      I1 => \R_signed0_carry__2_i_7\,
      I2 => \^q\(6),
      I3 => \R_signed0_inferred__0/i__carry__3_0\,
      I4 => \dout_reg[30]_i_2_0\(6),
      I5 => \^q\(8),
      O => \dout_reg[9]_1\(0)
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA95669599955595"
    )
        port map (
      I0 => \dout_reg[15]_i_2_0\,
      I1 => \R_signed0_inferred__0/i__carry__3_0\,
      I2 => \dout_reg[30]_i_2_0\(13),
      I3 => \R_signed0_inferred__0/i__carry__3\,
      I4 => \^q\(15),
      I5 => \^q\(13),
      O => \dout_reg[15]_2\(2)
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA95669599955595"
    )
        port map (
      I0 => \dout_reg[14]_5\,
      I1 => \R_signed0_inferred__0/i__carry__3_0\,
      I2 => \dout_reg[30]_i_2_0\(12),
      I3 => \R_signed0_inferred__0/i__carry__3\,
      I4 => \^q\(14),
      I5 => \^q\(12),
      O => \dout_reg[15]_2\(1)
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559A999A669AAA9A"
    )
        port map (
      I0 => OPA(4),
      I1 => \R_signed0_carry__2_i_7\,
      I2 => \^q\(10),
      I3 => \R_signed0_inferred__0/i__carry__3_0\,
      I4 => \dout_reg[30]_i_2_0\(10),
      I5 => \^q\(12),
      O => \dout_reg[15]_2\(0)
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA95669599955595"
    )
        port map (
      I0 => \dout_reg[16]_2\,
      I1 => \R_signed0_inferred__0/i__carry__3_0\,
      I2 => \dout_reg[30]_i_2_0\(14),
      I3 => \R_signed0_inferred__0/i__carry__3\,
      I4 => \^q\(15),
      I5 => \^q\(14),
      O => \dout_reg[16]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity registro_3 is
  port (
    addra : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dout_reg[5]_0\ : out STD_LOGIC;
    \dout_reg[3]_0\ : out STD_LOGIC;
    \dout_reg[5]_1\ : out STD_LOGIC;
    \dout_reg[4]_0\ : out STD_LOGIC;
    \dout_reg[5]_2\ : out STD_LOGIC;
    display_OBUF : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[19]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[30]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[3]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[31]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    L : in STD_LOGIC_VECTOR ( 19 downto 18 );
    \display_OBUF[5]_inst_i_1\ : in STD_LOGIC;
    display_enable_OBUF : in STD_LOGIC_VECTOR ( 0 to 0 );
    \display_OBUF[3]_inst_i_1\ : in STD_LOGIC;
    \display[1]\ : in STD_LOGIC;
    \display[0]\ : in STD_LOGIC;
    \R_signed0_inferred__0/i__carry__3\ : in STD_LOGIC;
    \R_signed0_inferred__0/i__carry__6\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \R_signed0_inferred__0/i__carry__3_0\ : in STD_LOGIC;
    \R_signed0_inferred__0/i__carry__6_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \R_signed0_inferred__0/i__carry__3_1\ : in STD_LOGIC;
    \R_signed0_inferred__0/i__carry__2\ : in STD_LOGIC;
    \R_signed0_inferred__0/i__carry__1\ : in STD_LOGIC;
    OPB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \R_signed0_inferred__0/i__carry__0\ : in STD_LOGIC;
    \R_signed0_inferred__0/i__carry__0_0\ : in STD_LOGIC;
    \R_signed0_inferred__0/i__carry\ : in STD_LOGIC;
    \R_signed0_inferred__0/i__carry_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk_out1 : in STD_LOGIC;
    rst_IBUF : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of registro_3 : entity is "registro";
end registro_3;

architecture STRUCTURE of registro_3 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
R_signed0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(2),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(1),
      I3 => OPB(0),
      O => S(0)
    );
\display_OBUF[0]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000984"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => display_enable_OBUF(0),
      I5 => \display[0]\,
      O => display_OBUF(0)
    );
\display_OBUF[1]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000CA28"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(5),
      I4 => display_enable_OBUF(0),
      I5 => \display[1]\,
      O => display_OBUF(1)
    );
\display_OBUF[2]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A210000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => L(18),
      I5 => L(19),
      O => \dout_reg[5]_2\
    );
\display_OBUF[3]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40104104"
    )
        port map (
      I0 => display_enable_OBUF(0),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \display_OBUF[3]_inst_i_1\,
      O => \dout_reg[4]_0\
    );
\display_OBUF[4]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454C000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => L(18),
      I5 => L(19),
      O => \dout_reg[5]_1\
    );
\display_OBUF[5]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAABABBAABA"
    )
        port map (
      I0 => \display_OBUF[5]_inst_i_1\,
      I1 => display_enable_OBUF(0),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(5),
      O => \dout_reg[3]_0\
    );
\display_OBUF[6]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4019000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => L(18),
      I5 => L(19),
      O => \dout_reg[5]_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(0),
      Q => \^q\(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(10),
      Q => \^q\(10)
    );
\dout_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(11),
      Q => \^q\(11)
    );
\dout_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(12),
      Q => \^q\(12)
    );
\dout_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(13),
      Q => \^q\(13)
    );
\dout_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(14),
      Q => \^q\(14)
    );
\dout_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(15),
      Q => \^q\(15)
    );
\dout_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(16),
      Q => \^q\(16)
    );
\dout_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(17),
      Q => \^q\(17)
    );
\dout_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(18),
      Q => \^q\(18)
    );
\dout_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(19),
      Q => \^q\(19)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(1),
      Q => \^q\(1)
    );
\dout_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(20),
      Q => \^q\(20)
    );
\dout_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(21),
      Q => \^q\(21)
    );
\dout_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(22),
      Q => \^q\(22)
    );
\dout_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(23),
      Q => \^q\(23)
    );
\dout_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(24),
      Q => \^q\(24)
    );
\dout_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(25),
      Q => \^q\(25)
    );
\dout_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(26),
      Q => \^q\(26)
    );
\dout_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(27),
      Q => \^q\(27)
    );
\dout_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(28),
      Q => \^q\(28)
    );
\dout_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(29),
      Q => \^q\(29)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(2),
      Q => \^q\(2)
    );
\dout_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(30),
      Q => \^q\(30)
    );
\dout_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(31),
      Q => \^q\(31)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(3),
      Q => \^q\(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(4),
      Q => \^q\(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(5),
      Q => \^q\(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(6),
      Q => \^q\(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(7),
      Q => \^q\(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(8),
      Q => \^q\(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      CLR => rst_IBUF,
      D => D(9),
      Q => \^q\(9)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(7),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(4),
      I3 => \R_signed0_inferred__0/i__carry__0\,
      O => \dout_reg[7]_0\(1)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(6),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(3),
      I3 => \R_signed0_inferred__0/i__carry__0_0\,
      O => \dout_reg[7]_0\(0)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(11),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(6),
      I3 => \R_signed0_inferred__0/i__carry__1\,
      O => \dout_reg[11]_0\(1)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \^q\(10),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(5),
      I3 => OPB(1),
      O => \dout_reg[11]_0\(0)
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(13),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(7),
      I3 => \R_signed0_inferred__0/i__carry__2\,
      O => \dout_reg[13]_0\(0)
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21DE21D1D1DE21D"
    )
        port map (
      I0 => \^q\(19),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(10),
      I3 => \R_signed0_inferred__0/i__carry__3_0\,
      I4 => \R_signed0_inferred__0/i__carry__6_0\(2),
      I5 => \R_signed0_inferred__0/i__carry__3_1\,
      O => \dout_reg[19]_0\(2)
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E21DE21D1D1D1D"
    )
        port map (
      I0 => \^q\(18),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(9),
      I3 => \R_signed0_inferred__0/i__carry__6_0\(1),
      I4 => \R_signed0_inferred__0/i__carry__3_1\,
      I5 => \R_signed0_inferred__0/i__carry__3_0\,
      O => \dout_reg[19]_0\(1)
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E21DE21D1D1D1D"
    )
        port map (
      I0 => \^q\(17),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(8),
      I3 => \R_signed0_inferred__0/i__carry__6_0\(0),
      I4 => \R_signed0_inferred__0/i__carry__3_1\,
      I5 => \R_signed0_inferred__0/i__carry__3_0\,
      O => \dout_reg[19]_0\(0)
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21DE21D1D1DE21D"
    )
        port map (
      I0 => \^q\(23),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(14),
      I3 => \R_signed0_inferred__0/i__carry__3_0\,
      I4 => \R_signed0_inferred__0/i__carry__6_0\(6),
      I5 => \R_signed0_inferred__0/i__carry__3_1\,
      O => \dout_reg[23]_0\(3)
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D1D1DE21DE21D"
    )
        port map (
      I0 => \^q\(22),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(13),
      I3 => \R_signed0_inferred__0/i__carry__3_0\,
      I4 => \R_signed0_inferred__0/i__carry__3_1\,
      I5 => \R_signed0_inferred__0/i__carry__6_0\(5),
      O => \dout_reg[23]_0\(2)
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E21DE21D1D1D1D"
    )
        port map (
      I0 => \^q\(21),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(12),
      I3 => \R_signed0_inferred__0/i__carry__6_0\(4),
      I4 => \R_signed0_inferred__0/i__carry__3_1\,
      I5 => \R_signed0_inferred__0/i__carry__3_0\,
      O => \dout_reg[23]_0\(1)
    );
\i__carry__4_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21DE21D1D1DE21D"
    )
        port map (
      I0 => \^q\(20),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(11),
      I3 => \R_signed0_inferred__0/i__carry__3_0\,
      I4 => \R_signed0_inferred__0/i__carry__6_0\(3),
      I5 => \R_signed0_inferred__0/i__carry__3_1\,
      O => \dout_reg[23]_0\(0)
    );
\i__carry__5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21DE21D1D1DE21D"
    )
        port map (
      I0 => \^q\(27),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(18),
      I3 => \R_signed0_inferred__0/i__carry__3_0\,
      I4 => \R_signed0_inferred__0/i__carry__6_0\(10),
      I5 => \R_signed0_inferred__0/i__carry__3_1\,
      O => \dout_reg[27]_0\(3)
    );
\i__carry__5_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21DE21D1D1DE21D"
    )
        port map (
      I0 => \^q\(26),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(17),
      I3 => \R_signed0_inferred__0/i__carry__3_0\,
      I4 => \R_signed0_inferred__0/i__carry__6_0\(9),
      I5 => \R_signed0_inferred__0/i__carry__3_1\,
      O => \dout_reg[27]_0\(2)
    );
\i__carry__5_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D1D1DE21DE21D"
    )
        port map (
      I0 => \^q\(25),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(16),
      I3 => \R_signed0_inferred__0/i__carry__3_0\,
      I4 => \R_signed0_inferred__0/i__carry__3_1\,
      I5 => \R_signed0_inferred__0/i__carry__6_0\(8),
      O => \dout_reg[27]_0\(1)
    );
\i__carry__5_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D1D1DE21DE21D"
    )
        port map (
      I0 => \^q\(24),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(15),
      I3 => \R_signed0_inferred__0/i__carry__3_0\,
      I4 => \R_signed0_inferred__0/i__carry__3_1\,
      I5 => \R_signed0_inferred__0/i__carry__6_0\(7),
      O => \dout_reg[27]_0\(0)
    );
\i__carry__6_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21DE21D1D1DE21D"
    )
        port map (
      I0 => \^q\(30),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(21),
      I3 => \R_signed0_inferred__0/i__carry__3_0\,
      I4 => \R_signed0_inferred__0/i__carry__6_0\(13),
      I5 => \R_signed0_inferred__0/i__carry__3_1\,
      O => \dout_reg[30]_0\(2)
    );
\i__carry__6_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21DE21D1D1DE21D"
    )
        port map (
      I0 => \^q\(29),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(20),
      I3 => \R_signed0_inferred__0/i__carry__3_0\,
      I4 => \R_signed0_inferred__0/i__carry__6_0\(12),
      I5 => \R_signed0_inferred__0/i__carry__3_1\,
      O => \dout_reg[30]_0\(1)
    );
\i__carry__6_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21DE21D1D1DE21D"
    )
        port map (
      I0 => \^q\(28),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(19),
      I3 => \R_signed0_inferred__0/i__carry__3_0\,
      I4 => \R_signed0_inferred__0/i__carry__6_0\(11),
      I5 => \R_signed0_inferred__0/i__carry__3_1\,
      O => \dout_reg[30]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(3),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(2),
      I3 => \R_signed0_inferred__0/i__carry\,
      O => \dout_reg[3]_1\(1)
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(1),
      I1 => \R_signed0_inferred__0/i__carry__3\,
      I2 => \R_signed0_inferred__0/i__carry__6\(0),
      I3 => \R_signed0_inferred__0/i__carry_0\,
      O => \dout_reg[3]_1\(0)
    );
mem_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \dout_reg[31]_0\(0),
      I2 => \dout_reg[31]_0\(1),
      I3 => \dout_reg[31]_1\(0),
      O => addra(0)
    );
mem_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q\(10),
      I1 => \dout_reg[31]_0\(0),
      I2 => \dout_reg[31]_0\(1),
      I3 => \dout_reg[31]_1\(8),
      O => addra(8)
    );
mem_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q\(9),
      I1 => \dout_reg[31]_0\(0),
      I2 => \dout_reg[31]_0\(1),
      I3 => \dout_reg[31]_1\(7),
      O => addra(7)
    );
mem_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \dout_reg[31]_0\(0),
      I2 => \dout_reg[31]_0\(1),
      I3 => \dout_reg[31]_1\(6),
      O => addra(6)
    );
mem_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q\(7),
      I1 => \dout_reg[31]_0\(0),
      I2 => \dout_reg[31]_0\(1),
      I3 => \dout_reg[31]_1\(5),
      O => addra(5)
    );
mem_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \dout_reg[31]_0\(0),
      I2 => \dout_reg[31]_0\(1),
      I3 => \dout_reg[31]_1\(4),
      O => addra(4)
    );
mem_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q\(5),
      I1 => \dout_reg[31]_0\(0),
      I2 => \dout_reg[31]_0\(1),
      I3 => \dout_reg[31]_1\(3),
      O => addra(3)
    );
mem_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \dout_reg[31]_0\(0),
      I2 => \dout_reg[31]_0\(1),
      I3 => \dout_reg[31]_1\(2),
      O => addra(2)
    );
mem_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q\(3),
      I1 => \dout_reg[31]_0\(0),
      I2 => \dout_reg[31]_0\(1),
      I3 => \dout_reg[31]_1\(1),
      O => addra(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity unidadDeControl is
  port (
    \FSM_onehot_currentState_reg[6]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[1]\ : out STD_LOGIC;
    \dout_reg[15]\ : out STD_LOGIC;
    \FSM_onehot_currentState_reg[8]_0\ : out STD_LOGIC;
    \dout_reg[15]_0\ : out STD_LOGIC;
    \dout_reg[15]_1\ : out STD_LOGIC;
    \dout_reg[15]_2\ : out STD_LOGIC;
    \dout_reg[15]_3\ : out STD_LOGIC;
    \dout_reg[31]\ : out STD_LOGIC;
    \FSM_onehot_currentState_reg[7]_0\ : out STD_LOGIC;
    \FSM_onehot_currentState_reg[7]_1\ : out STD_LOGIC;
    \FSM_onehot_currentState_reg[3]_0\ : out STD_LOGIC;
    OPA : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \dout_reg[1]_0\ : out STD_LOGIC;
    \dout_reg[2]\ : out STD_LOGIC;
    \dout_reg[3]\ : out STD_LOGIC;
    \dout_reg[6]\ : out STD_LOGIC;
    \dout_reg[7]\ : out STD_LOGIC;
    \dout_reg[9]\ : out STD_LOGIC;
    \dout_reg[10]\ : out STD_LOGIC;
    \dout_reg[11]\ : out STD_LOGIC;
    \dout_reg[13]\ : out STD_LOGIC;
    \dout_reg[14]\ : out STD_LOGIC;
    \dout_reg[15]_4\ : out STD_LOGIC;
    \dout_reg[16]\ : out STD_LOGIC;
    \dout_reg[22]\ : out STD_LOGIC;
    \dout_reg[24]\ : out STD_LOGIC;
    \dout_reg[25]\ : out STD_LOGIC;
    \dout_reg[28]\ : out STD_LOGIC;
    \dout_reg[30]\ : out STD_LOGIC;
    \dout_reg[31]_0\ : out STD_LOGIC;
    \FSM_onehot_currentState_reg[10]_0\ : out STD_LOGIC;
    \FSM_onehot_currentState_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[15]_5\ : out STD_LOGIC;
    \dout_reg[15]_6\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_onehot_currentState_reg[3]_1\ : out STD_LOGIC;
    \FSM_onehot_currentState_reg[9]_0\ : out STD_LOGIC;
    \FSM_onehot_currentState_reg[1]_0\ : out STD_LOGIC;
    \dout_reg[27]\ : out STD_LOGIC;
    \FSM_onehot_currentState_reg[0]_0\ : out STD_LOGIC;
    \dout_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_currentState_reg[11]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[19]\ : out STD_LOGIC;
    \dout_reg[20]\ : out STD_LOGIC;
    \dout_reg[23]\ : out STD_LOGIC;
    \dout_reg[26]\ : out STD_LOGIC;
    \dout_reg[27]_0\ : out STD_LOGIC;
    \dout_reg[28]_0\ : out STD_LOGIC;
    \dout_reg[29]\ : out STD_LOGIC;
    \dout_reg[30]_0\ : out STD_LOGIC;
    \FSM_onehot_currentState_reg[8]_1\ : out STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    \dout[31]_i_4\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \FSM_onehot_currentState_reg[8]_2\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \dout[31]_i_4_0\ : in STD_LOGIC;
    \dout[27]_i_3\ : in STD_LOGIC;
    \bancoDeRegistros_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dout[31]_i_4_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sw_IBUF : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bancoDeRegistros_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_onehot_currentState_reg[16]_0\ : in STD_LOGIC;
    \FSM_onehot_currentState_reg[16]_1\ : in STD_LOGIC;
    \FSM_onehot_currentState_reg[12]_0\ : in STD_LOGIC;
    \FSM_onehot_currentState_reg[0]_1\ : in STD_LOGIC;
    clk_out1 : in STD_LOGIC;
    rst_IBUF : in STD_LOGIC;
    \FSM_onehot_currentState_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end unidadDeControl;

architecture STRUCTURE of unidadDeControl is
  signal \FSM_onehot_currentState[12]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[13]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[16]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[16]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[16]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[16]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[9]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[9]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_currentstate_reg[10]_0\ : STD_LOGIC;
  signal \^fsm_onehot_currentstate_reg[11]_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState_reg_n_0_[12]\ : STD_LOGIC;
  signal \FSM_onehot_currentState_reg_n_0_[13]\ : STD_LOGIC;
  signal \FSM_onehot_currentState_reg_n_0_[14]\ : STD_LOGIC;
  signal \FSM_onehot_currentState_reg_n_0_[15]\ : STD_LOGIC;
  signal \FSM_onehot_currentState_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_currentState_reg_n_0_[8]\ : STD_LOGIC;
  signal \^opa\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \bancoDeRegistros[3][0]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][0]_i_3_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][10]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][11]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][12]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][13]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][14]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][15]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][16]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][17]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][18]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][19]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][1]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][1]_i_3_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][20]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][21]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][22]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][23]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][24]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][25]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][26]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][27]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][28]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][29]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][2]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][2]_i_3_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][30]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][31]_i_10_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][31]_i_11_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][31]_i_6_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][31]_i_7_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][31]_i_8_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][31]_i_9_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][3]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][5]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][6]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][8]_i_2_n_0\ : STD_LOGIC;
  signal \bancoDeRegistros[3][9]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_currentState[12]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \FSM_onehot_currentState[13]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \FSM_onehot_currentState[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \FSM_onehot_currentState[6]_i_1\ : label is "soft_lutpair49";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[0]\ : label is "s14:00100000000000000,s13:00010000000000000,s12:00001000000000000,s3:00000000000100000,s2:00000000000000100,s16:10000000000000000,s1:00000000000000010,s11:00000100000000000,s0:00000000000000001,s10:00000010000000000,s7:00000001000000000,s6:00000000100000000,s9:00000000000010000,s8:00000000000001000,s5:00000000010000000,s4:00000000001000000,s15:01000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[10]\ : label is "s14:00100000000000000,s13:00010000000000000,s12:00001000000000000,s3:00000000000100000,s2:00000000000000100,s16:10000000000000000,s1:00000000000000010,s11:00000100000000000,s0:00000000000000001,s10:00000010000000000,s7:00000001000000000,s6:00000000100000000,s9:00000000000010000,s8:00000000000001000,s5:00000000010000000,s4:00000000001000000,s15:01000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[11]\ : label is "s14:00100000000000000,s13:00010000000000000,s12:00001000000000000,s3:00000000000100000,s2:00000000000000100,s16:10000000000000000,s1:00000000000000010,s11:00000100000000000,s0:00000000000000001,s10:00000010000000000,s7:00000001000000000,s6:00000000100000000,s9:00000000000010000,s8:00000000000001000,s5:00000000010000000,s4:00000000001000000,s15:01000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[12]\ : label is "s14:00100000000000000,s13:00010000000000000,s12:00001000000000000,s3:00000000000100000,s2:00000000000000100,s16:10000000000000000,s1:00000000000000010,s11:00000100000000000,s0:00000000000000001,s10:00000010000000000,s7:00000001000000000,s6:00000000100000000,s9:00000000000010000,s8:00000000000001000,s5:00000000010000000,s4:00000000001000000,s15:01000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[13]\ : label is "s14:00100000000000000,s13:00010000000000000,s12:00001000000000000,s3:00000000000100000,s2:00000000000000100,s16:10000000000000000,s1:00000000000000010,s11:00000100000000000,s0:00000000000000001,s10:00000010000000000,s7:00000001000000000,s6:00000000100000000,s9:00000000000010000,s8:00000000000001000,s5:00000000010000000,s4:00000000001000000,s15:01000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[14]\ : label is "s14:00100000000000000,s13:00010000000000000,s12:00001000000000000,s3:00000000000100000,s2:00000000000000100,s16:10000000000000000,s1:00000000000000010,s11:00000100000000000,s0:00000000000000001,s10:00000010000000000,s7:00000001000000000,s6:00000000100000000,s9:00000000000010000,s8:00000000000001000,s5:00000000010000000,s4:00000000001000000,s15:01000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[15]\ : label is "s14:00100000000000000,s13:00010000000000000,s12:00001000000000000,s3:00000000000100000,s2:00000000000000100,s16:10000000000000000,s1:00000000000000010,s11:00000100000000000,s0:00000000000000001,s10:00000010000000000,s7:00000001000000000,s6:00000000100000000,s9:00000000000010000,s8:00000000000001000,s5:00000000010000000,s4:00000000001000000,s15:01000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[16]\ : label is "s14:00100000000000000,s13:00010000000000000,s12:00001000000000000,s3:00000000000100000,s2:00000000000000100,s16:10000000000000000,s1:00000000000000010,s11:00000100000000000,s0:00000000000000001,s10:00000010000000000,s7:00000001000000000,s6:00000000100000000,s9:00000000000010000,s8:00000000000001000,s5:00000000010000000,s4:00000000001000000,s15:01000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[1]\ : label is "s14:00100000000000000,s13:00010000000000000,s12:00001000000000000,s3:00000000000100000,s2:00000000000000100,s16:10000000000000000,s1:00000000000000010,s11:00000100000000000,s0:00000000000000001,s10:00000010000000000,s7:00000001000000000,s6:00000000100000000,s9:00000000000010000,s8:00000000000001000,s5:00000000010000000,s4:00000000001000000,s15:01000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[2]\ : label is "s14:00100000000000000,s13:00010000000000000,s12:00001000000000000,s3:00000000000100000,s2:00000000000000100,s16:10000000000000000,s1:00000000000000010,s11:00000100000000000,s0:00000000000000001,s10:00000010000000000,s7:00000001000000000,s6:00000000100000000,s9:00000000000010000,s8:00000000000001000,s5:00000000010000000,s4:00000000001000000,s15:01000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[3]\ : label is "s14:00100000000000000,s13:00010000000000000,s12:00001000000000000,s3:00000000000100000,s2:00000000000000100,s16:10000000000000000,s1:00000000000000010,s11:00000100000000000,s0:00000000000000001,s10:00000010000000000,s7:00000001000000000,s6:00000000100000000,s9:00000000000010000,s8:00000000000001000,s5:00000000010000000,s4:00000000001000000,s15:01000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[4]\ : label is "s14:00100000000000000,s13:00010000000000000,s12:00001000000000000,s3:00000000000100000,s2:00000000000000100,s16:10000000000000000,s1:00000000000000010,s11:00000100000000000,s0:00000000000000001,s10:00000010000000000,s7:00000001000000000,s6:00000000100000000,s9:00000000000010000,s8:00000000000001000,s5:00000000010000000,s4:00000000001000000,s15:01000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[5]\ : label is "s14:00100000000000000,s13:00010000000000000,s12:00001000000000000,s3:00000000000100000,s2:00000000000000100,s16:10000000000000000,s1:00000000000000010,s11:00000100000000000,s0:00000000000000001,s10:00000010000000000,s7:00000001000000000,s6:00000000100000000,s9:00000000000010000,s8:00000000000001000,s5:00000000010000000,s4:00000000001000000,s15:01000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[6]\ : label is "s14:00100000000000000,s13:00010000000000000,s12:00001000000000000,s3:00000000000100000,s2:00000000000000100,s16:10000000000000000,s1:00000000000000010,s11:00000100000000000,s0:00000000000000001,s10:00000010000000000,s7:00000001000000000,s6:00000000100000000,s9:00000000000010000,s8:00000000000001000,s5:00000000010000000,s4:00000000001000000,s15:01000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[7]\ : label is "s14:00100000000000000,s13:00010000000000000,s12:00001000000000000,s3:00000000000100000,s2:00000000000000100,s16:10000000000000000,s1:00000000000000010,s11:00000100000000000,s0:00000000000000001,s10:00000010000000000,s7:00000001000000000,s6:00000000100000000,s9:00000000000010000,s8:00000000000001000,s5:00000000010000000,s4:00000000001000000,s15:01000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[8]\ : label is "s14:00100000000000000,s13:00010000000000000,s12:00001000000000000,s3:00000000000100000,s2:00000000000000100,s16:10000000000000000,s1:00000000000000010,s11:00000100000000000,s0:00000000000000001,s10:00000010000000000,s7:00000001000000000,s6:00000000100000000,s9:00000000000010000,s8:00000000000001000,s5:00000000010000000,s4:00000000001000000,s15:01000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[9]\ : label is "s14:00100000000000000,s13:00010000000000000,s12:00001000000000000,s3:00000000000100000,s2:00000000000000100,s16:10000000000000000,s1:00000000000000010,s11:00000100000000000,s0:00000000000000001,s10:00000010000000000,s7:00000001000000000,s6:00000000100000000,s9:00000000000010000,s8:00000000000001000,s5:00000000010000000,s4:00000000001000000,s15:01000000000000000";
begin
  \FSM_onehot_currentState_reg[10]_0\ <= \^fsm_onehot_currentstate_reg[10]_0\;
  \FSM_onehot_currentState_reg[11]_0\ <= \^fsm_onehot_currentstate_reg[11]_0\;
  OPA(30 downto 0) <= \^opa\(30 downto 0);
  Q(10 downto 0) <= \^q\(10 downto 0);
\FSM_onehot_currentState[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F5F555D"
    )
        port map (
      I0 => \FSM_onehot_currentState[9]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \FSM_onehot_currentState_reg_n_0_[8]\,
      O => \FSM_onehot_currentState_reg[3]_1\
    );
\FSM_onehot_currentState[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \^q\(8),
      O => \FSM_onehot_currentState_reg[9]_0\
    );
\FSM_onehot_currentState[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_onehot_currentState[9]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      O => \FSM_onehot_currentState_reg[3]_0\
    );
\FSM_onehot_currentState[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \FSM_onehot_currentState_reg[16]_0\,
      I4 => \FSM_onehot_currentState_reg[12]_0\,
      O => \FSM_onehot_currentState[12]_i_1_n_0\
    );
\FSM_onehot_currentState[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \FSM_onehot_currentState_reg[16]_0\,
      I4 => \FSM_onehot_currentState_reg[12]_0\,
      O => \FSM_onehot_currentState[13]_i_1_n_0\
    );
\FSM_onehot_currentState[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg[8]_2\(19),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \dout_reg[27]\
    );
\FSM_onehot_currentState[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \FSM_onehot_currentState_reg[0]_0\
    );
\FSM_onehot_currentState[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFBB"
    )
        port map (
      I0 => \^q\(10),
      I1 => \dout_reg[0]_1\,
      I2 => \FSM_onehot_currentState_reg[0]_1\,
      I3 => \^q\(2),
      I4 => \^fsm_onehot_currentstate_reg[10]_0\,
      I5 => \FSM_onehot_currentState[16]_i_6_n_0\,
      O => \FSM_onehot_currentState[16]_i_1_n_0\
    );
\FSM_onehot_currentState[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg[16]_0\,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \FSM_onehot_currentState_reg[16]_1\,
      O => \FSM_onehot_currentState[16]_i_2_n_0\
    );
\FSM_onehot_currentState[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(8),
      I1 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I2 => \^q\(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[5]\,
      O => \^fsm_onehot_currentstate_reg[10]_0\
    );
\FSM_onehot_currentState[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \^q\(1),
      I5 => \FSM_onehot_currentState[16]_i_9_n_0\,
      O => \FSM_onehot_currentState[16]_i_6_n_0\
    );
\FSM_onehot_currentState[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[14]\,
      I1 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[13]\,
      O => \FSM_onehot_currentState[16]_i_9_n_0\
    );
\FSM_onehot_currentState[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \FSM_onehot_currentState[2]_i_1_n_0\
    );
\FSM_onehot_currentState[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \FSM_onehot_currentState[9]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \FSM_onehot_currentState_reg_n_0_[8]\,
      O => \FSM_onehot_currentState[4]_i_1_n_0\
    );
\FSM_onehot_currentState[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \FSM_onehot_currentState[6]_i_1_n_0\
    );
\FSM_onehot_currentState[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      O => \FSM_onehot_currentState[7]_i_1_n_0\
    );
\FSM_onehot_currentState[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \FSM_onehot_currentState_reg[8]_2\(19),
      I4 => \FSM_onehot_currentState_reg[8]_2\(18),
      I5 => \FSM_onehot_currentState_reg[8]_2\(20),
      O => \FSM_onehot_currentState_reg[1]_0\
    );
\FSM_onehot_currentState[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_onehot_currentState[9]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      O => \FSM_onehot_currentState[9]_i_1_n_0\
    );
\FSM_onehot_currentState[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      O => \FSM_onehot_currentState[9]_i_2_n_0\
    );
\FSM_onehot_currentState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => \FSM_onehot_currentState[16]_i_1_n_0\,
      D => \FSM_onehot_currentState_reg[15]_0\(0),
      PRE => rst_IBUF,
      Q => \^q\(0)
    );
\FSM_onehot_currentState_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \FSM_onehot_currentState[16]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \FSM_onehot_currentState_reg[15]_0\(4),
      Q => \^q\(8)
    );
\FSM_onehot_currentState_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \FSM_onehot_currentState[16]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \FSM_onehot_currentState_reg[15]_0\(5),
      Q => \^q\(9)
    );
\FSM_onehot_currentState_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \FSM_onehot_currentState[16]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \FSM_onehot_currentState[12]_i_1_n_0\,
      Q => \FSM_onehot_currentState_reg_n_0_[12]\
    );
\FSM_onehot_currentState_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \FSM_onehot_currentState[16]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \FSM_onehot_currentState[13]_i_1_n_0\,
      Q => \FSM_onehot_currentState_reg_n_0_[13]\
    );
\FSM_onehot_currentState_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \FSM_onehot_currentState[16]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \FSM_onehot_currentState_reg[15]_0\(6),
      Q => \FSM_onehot_currentState_reg_n_0_[14]\
    );
\FSM_onehot_currentState_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \FSM_onehot_currentState[16]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \FSM_onehot_currentState_reg[15]_0\(7),
      Q => \FSM_onehot_currentState_reg_n_0_[15]\
    );
\FSM_onehot_currentState_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \FSM_onehot_currentState[16]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \FSM_onehot_currentState[16]_i_2_n_0\,
      Q => \^q\(10)
    );
\FSM_onehot_currentState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \FSM_onehot_currentState[16]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \^q\(0),
      Q => \^q\(1)
    );
\FSM_onehot_currentState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \FSM_onehot_currentState[16]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \FSM_onehot_currentState[2]_i_1_n_0\,
      Q => \^q\(2)
    );
\FSM_onehot_currentState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \FSM_onehot_currentState[16]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \FSM_onehot_currentState_reg[15]_0\(1),
      Q => \^q\(3)
    );
\FSM_onehot_currentState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \FSM_onehot_currentState[16]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \FSM_onehot_currentState[4]_i_1_n_0\,
      Q => \^q\(4)
    );
\FSM_onehot_currentState_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \FSM_onehot_currentState[16]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \FSM_onehot_currentState_reg[15]_0\(2),
      Q => \FSM_onehot_currentState_reg_n_0_[5]\
    );
\FSM_onehot_currentState_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \FSM_onehot_currentState[16]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \FSM_onehot_currentState[6]_i_1_n_0\,
      Q => \^q\(5)
    );
\FSM_onehot_currentState_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \FSM_onehot_currentState[16]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \FSM_onehot_currentState[7]_i_1_n_0\,
      Q => \^q\(6)
    );
\FSM_onehot_currentState_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \FSM_onehot_currentState[16]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \FSM_onehot_currentState_reg[15]_0\(3),
      Q => \FSM_onehot_currentState_reg_n_0_[8]\
    );
\FSM_onehot_currentState_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \FSM_onehot_currentState[16]_i_1_n_0\,
      CLR => rst_IBUF,
      D => \FSM_onehot_currentState[9]_i_1_n_0\,
      Q => \^q\(7)
    );
\R_signed0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \dout[31]_i_4_1\(7),
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \^q\(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I4 => \^q\(8),
      I5 => \bancoDeRegistros_reg[0][31]\(7),
      O => \^opa\(7)
    );
\R_signed0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \dout[31]_i_4_1\(6),
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \^q\(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I4 => \^q\(8),
      I5 => \bancoDeRegistros_reg[0][31]\(6),
      O => \^opa\(6)
    );
\R_signed0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(5),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(5),
      O => \^opa\(5)
    );
\R_signed0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(4),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(4),
      O => \^opa\(4)
    );
\R_signed0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \dout[31]_i_4_1\(11),
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \^q\(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I4 => \^q\(8),
      I5 => \bancoDeRegistros_reg[0][31]\(11),
      O => \^opa\(11)
    );
\R_signed0_carry__1_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555557"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(9),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(9),
      O => \dout_reg[9]\
    );
\R_signed0_carry__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \^q\(9),
      O => \FSM_onehot_currentState_reg[8]_1\
    );
\R_signed0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \dout[31]_i_4_1\(10),
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \^q\(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I4 => \^q\(8),
      I5 => \bancoDeRegistros_reg[0][31]\(10),
      O => \^opa\(10)
    );
\R_signed0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \dout[31]_i_4_1\(9),
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \^q\(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I4 => \^q\(8),
      I5 => \bancoDeRegistros_reg[0][31]\(9),
      O => \^opa\(9)
    );
\R_signed0_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(8),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(8),
      O => \^opa\(8)
    );
\R_signed0_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \dout[31]_i_4_1\(15),
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \^q\(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I4 => \^q\(8),
      I5 => \bancoDeRegistros_reg[0][31]\(15),
      O => \^opa\(15)
    );
\R_signed0_carry__2_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555557"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(14),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(14),
      O => \dout_reg[14]\
    );
\R_signed0_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \dout[31]_i_4_1\(14),
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \^q\(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I4 => \^q\(8),
      I5 => \bancoDeRegistros_reg[0][31]\(14),
      O => \^opa\(14)
    );
\R_signed0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \dout[31]_i_4_1\(13),
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \^q\(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I4 => \^q\(8),
      I5 => \bancoDeRegistros_reg[0][31]\(13),
      O => \^opa\(13)
    );
\R_signed0_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(12),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(12),
      O => \^opa\(12)
    );
\R_signed0_carry__2_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555557"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(15),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(15),
      O => \dout_reg[15]_4\
    );
\R_signed0_carry__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(19),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(19),
      O => \^opa\(19)
    );
\R_signed0_carry__3_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5557"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg[8]_2\(15),
      I1 => \^q\(9),
      I2 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[8]\,
      O => \dout_reg[15]_5\
    );
\R_signed0_carry__3_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555557"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(16),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(16),
      O => \dout_reg[16]\
    );
\R_signed0_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(18),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(18),
      O => \^opa\(18)
    );
\R_signed0_carry__3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(17),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(17),
      O => \^opa\(17)
    );
\R_signed0_carry__3_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \dout[31]_i_4_1\(16),
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \^q\(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I4 => \^q\(8),
      I5 => \bancoDeRegistros_reg[0][31]\(16),
      O => \^opa\(16)
    );
\R_signed0_carry__4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(23),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(23),
      O => \^opa\(23)
    );
\R_signed0_carry__4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \dout[31]_i_4_1\(22),
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \^q\(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I4 => \^q\(8),
      I5 => \bancoDeRegistros_reg[0][31]\(22),
      O => \^opa\(22)
    );
\R_signed0_carry__4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(21),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(21),
      O => \^opa\(21)
    );
\R_signed0_carry__4_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(20),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(20),
      O => \^opa\(20)
    );
\R_signed0_carry__5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(27),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(27),
      O => \^opa\(27)
    );
\R_signed0_carry__5_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(26),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(26),
      O => \^opa\(26)
    );
\R_signed0_carry__5_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \dout[31]_i_4_1\(25),
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \^q\(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I4 => \^q\(8),
      I5 => \bancoDeRegistros_reg[0][31]\(25),
      O => \^opa\(25)
    );
\R_signed0_carry__5_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \dout[31]_i_4_1\(24),
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \^q\(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I4 => \^q\(8),
      I5 => \bancoDeRegistros_reg[0][31]\(24),
      O => \^opa\(24)
    );
\R_signed0_carry__6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \dout[31]_i_4_1\(30),
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \^q\(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I4 => \^q\(8),
      I5 => \bancoDeRegistros_reg[0][31]\(30),
      O => \^opa\(30)
    );
\R_signed0_carry__6_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(29),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(29),
      O => \^opa\(29)
    );
\R_signed0_carry__6_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \dout[31]_i_4_1\(28),
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \^q\(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I4 => \^q\(8),
      I5 => \bancoDeRegistros_reg[0][31]\(28),
      O => \^opa\(28)
    );
R_signed0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \dout[31]_i_4_1\(3),
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \^q\(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I4 => \^q\(8),
      I5 => \bancoDeRegistros_reg[0][31]\(3),
      O => \^opa\(3)
    );
R_signed0_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFDFFFFFFFF"
    )
        port map (
      I0 => \dout[31]_i_4\(1),
      I1 => \^q\(9),
      I2 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I4 => \FSM_onehot_currentState_reg[8]_2\(1),
      I5 => \dout_reg[0]_1\,
      O => \dout_reg[1]\
    );
R_signed0_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(9),
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      O => \^fsm_onehot_currentstate_reg[11]_0\
    );
R_signed0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \dout[31]_i_4_1\(2),
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \^q\(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I4 => \^q\(8),
      I5 => \bancoDeRegistros_reg[0][31]\(2),
      O => \^opa\(2)
    );
R_signed0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \dout[31]_i_4_1\(1),
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \^q\(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I4 => \^q\(8),
      I5 => \bancoDeRegistros_reg[0][31]\(1),
      O => \^opa\(1)
    );
R_signed0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(0),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(0),
      O => \^opa\(0)
    );
R_signed0_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95999555"
    )
        port map (
      I0 => \^opa\(0),
      I1 => \dout_reg[0]_1\,
      I2 => \dout[31]_i_4\(0),
      I3 => \^fsm_onehot_currentstate_reg[11]_0\,
      I4 => \FSM_onehot_currentState_reg[8]_2\(0),
      O => S(0)
    );
\bancoDeRegistros[22][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02F2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \FSM_onehot_currentState_reg[8]_2\(17),
      I2 => \^q\(4),
      I3 => \FSM_onehot_currentState_reg[8]_2\(14),
      O => \FSM_onehot_currentState_reg[7]_0\
    );
\bancoDeRegistros[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][0]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][0]_i_3_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(0),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(0),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(0)
    );
\bancoDeRegistros[3][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]_0\(0),
      I1 => \bancoDeRegistros[3][31]_i_10_n_0\,
      I2 => D(0),
      I3 => \bancoDeRegistros[3][31]_i_11_n_0\,
      I4 => \FSM_onehot_currentState_reg_n_0_[14]\,
      I5 => \FSM_onehot_currentState_reg_n_0_[15]\,
      O => \bancoDeRegistros[3][0]_i_2_n_0\
    );
\bancoDeRegistros[3][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDCDCDCFCDCDCDC5"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => sw_IBUF(4),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => sw_IBUF(0),
      O => \bancoDeRegistros[3][0]_i_3_n_0\
    );
\bancoDeRegistros[3][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][10]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(10),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(10),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(10)
    );
\bancoDeRegistros[3][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(10),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(10),
      O => \bancoDeRegistros[3][10]_i_2_n_0\
    );
\bancoDeRegistros[3][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][11]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(11),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(11),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(11)
    );
\bancoDeRegistros[3][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(11),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(11),
      O => \bancoDeRegistros[3][11]_i_2_n_0\
    );
\bancoDeRegistros[3][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][12]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(12),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(12),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(12)
    );
\bancoDeRegistros[3][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(12),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(12),
      O => \bancoDeRegistros[3][12]_i_2_n_0\
    );
\bancoDeRegistros[3][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][13]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(13),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(13),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(13)
    );
\bancoDeRegistros[3][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(13),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(13),
      O => \bancoDeRegistros[3][13]_i_2_n_0\
    );
\bancoDeRegistros[3][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][14]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(14),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(14),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(14)
    );
\bancoDeRegistros[3][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(14),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(14),
      O => \bancoDeRegistros[3][14]_i_2_n_0\
    );
\bancoDeRegistros[3][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][15]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(15),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(15),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(15)
    );
\bancoDeRegistros[3][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(15),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(15),
      O => \bancoDeRegistros[3][15]_i_2_n_0\
    );
\bancoDeRegistros[3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][16]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(15),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(16),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(16)
    );
\bancoDeRegistros[3][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(16),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(16),
      O => \bancoDeRegistros[3][16]_i_2_n_0\
    );
\bancoDeRegistros[3][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][17]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(15),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(17),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(17)
    );
\bancoDeRegistros[3][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(17),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(17),
      O => \bancoDeRegistros[3][17]_i_2_n_0\
    );
\bancoDeRegistros[3][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][18]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(15),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(18),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(18)
    );
\bancoDeRegistros[3][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(18),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(18),
      O => \bancoDeRegistros[3][18]_i_2_n_0\
    );
\bancoDeRegistros[3][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][19]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(15),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(19),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(19)
    );
\bancoDeRegistros[3][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(19),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(19),
      O => \bancoDeRegistros[3][19]_i_2_n_0\
    );
\bancoDeRegistros[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][1]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][1]_i_3_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(1),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(1),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(1)
    );
\bancoDeRegistros[3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]_0\(1),
      I1 => \bancoDeRegistros[3][31]_i_10_n_0\,
      I2 => D(1),
      I3 => \bancoDeRegistros[3][31]_i_11_n_0\,
      I4 => \FSM_onehot_currentState_reg_n_0_[14]\,
      I5 => \FSM_onehot_currentState_reg_n_0_[15]\,
      O => \bancoDeRegistros[3][1]_i_2_n_0\
    );
\bancoDeRegistros[3][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDCDCDCFCDCDCDC5"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => sw_IBUF(5),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => sw_IBUF(1),
      O => \bancoDeRegistros[3][1]_i_3_n_0\
    );
\bancoDeRegistros[3][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][20]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(15),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(20),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(20)
    );
\bancoDeRegistros[3][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(20),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(20),
      O => \bancoDeRegistros[3][20]_i_2_n_0\
    );
\bancoDeRegistros[3][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][21]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(15),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(21),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(21)
    );
\bancoDeRegistros[3][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(21),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(21),
      O => \bancoDeRegistros[3][21]_i_2_n_0\
    );
\bancoDeRegistros[3][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][22]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(15),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(22),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(22)
    );
\bancoDeRegistros[3][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(22),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(22),
      O => \bancoDeRegistros[3][22]_i_2_n_0\
    );
\bancoDeRegistros[3][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][23]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(15),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(23),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(23)
    );
\bancoDeRegistros[3][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(23),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(23),
      O => \bancoDeRegistros[3][23]_i_2_n_0\
    );
\bancoDeRegistros[3][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][24]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(15),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(24),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(24)
    );
\bancoDeRegistros[3][24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(24),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(24),
      O => \bancoDeRegistros[3][24]_i_2_n_0\
    );
\bancoDeRegistros[3][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][25]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(15),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(25),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(25)
    );
\bancoDeRegistros[3][25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(25),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(25),
      O => \bancoDeRegistros[3][25]_i_2_n_0\
    );
\bancoDeRegistros[3][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][26]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(15),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(26),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(26)
    );
\bancoDeRegistros[3][26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(26),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(26),
      O => \bancoDeRegistros[3][26]_i_2_n_0\
    );
\bancoDeRegistros[3][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][27]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(15),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(27),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(27)
    );
\bancoDeRegistros[3][27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(27),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(27),
      O => \bancoDeRegistros[3][27]_i_2_n_0\
    );
\bancoDeRegistros[3][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][28]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(15),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(28),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(28)
    );
\bancoDeRegistros[3][28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(28),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(28),
      O => \bancoDeRegistros[3][28]_i_2_n_0\
    );
\bancoDeRegistros[3][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][29]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(15),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(29),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(29)
    );
\bancoDeRegistros[3][29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(29),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(29),
      O => \bancoDeRegistros[3][29]_i_2_n_0\
    );
\bancoDeRegistros[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][2]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][2]_i_3_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(2),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(2),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(2)
    );
\bancoDeRegistros[3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]_0\(2),
      I1 => \bancoDeRegistros[3][31]_i_10_n_0\,
      I2 => D(2),
      I3 => \bancoDeRegistros[3][31]_i_11_n_0\,
      I4 => \FSM_onehot_currentState_reg_n_0_[14]\,
      I5 => \FSM_onehot_currentState_reg_n_0_[15]\,
      O => \bancoDeRegistros[3][2]_i_2_n_0\
    );
\bancoDeRegistros[3][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDCDCDCFCDCDCDC5"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => sw_IBUF(6),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => sw_IBUF(2),
      O => \bancoDeRegistros[3][2]_i_3_n_0\
    );
\bancoDeRegistros[3][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][30]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(15),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(30),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(30)
    );
\bancoDeRegistros[3][30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(30),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(30),
      O => \bancoDeRegistros[3][30]_i_2_n_0\
    );
\bancoDeRegistros[3][31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I1 => \^q\(6),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      O => \bancoDeRegistros[3][31]_i_10_n_0\
    );
\bancoDeRegistros[3][31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I1 => \FSM_onehot_currentState_reg_n_0_[12]\,
      O => \bancoDeRegistros[3][31]_i_11_n_0\
    );
\bancoDeRegistros[3][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][31]_i_6_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \bancoDeRegistros[3][31]_i_8_n_0\,
      I3 => \FSM_onehot_currentState_reg[8]_2\(15),
      I4 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I5 => \bancoDeRegistros_reg[0][31]\(31),
      O => \dout_reg[15]_6\(31)
    );
\bancoDeRegistros[3][31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02F2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \FSM_onehot_currentState_reg[8]_2\(16),
      I2 => \^q\(4),
      I3 => \FSM_onehot_currentState_reg[8]_2\(13),
      O => \FSM_onehot_currentState_reg[7]_1\
    );
\bancoDeRegistros[3][31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(31),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(31),
      O => \bancoDeRegistros[3][31]_i_6_n_0\
    );
\bancoDeRegistros[3][31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110111000"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[14]\,
      I1 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I2 => sw_IBUF(3),
      I3 => \bancoDeRegistros[3][31]_i_10_n_0\,
      I4 => sw_IBUF(7),
      I5 => \bancoDeRegistros[3][31]_i_11_n_0\,
      O => \bancoDeRegistros[3][31]_i_7_n_0\
    );
\bancoDeRegistros[3][31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[14]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[15]\,
      O => \bancoDeRegistros[3][31]_i_8_n_0\
    );
\bancoDeRegistros[3][31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAFA02"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[14]\,
      I1 => \^q\(6),
      I2 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I4 => \FSM_onehot_currentState_reg_n_0_[12]\,
      O => \bancoDeRegistros[3][31]_i_9_n_0\
    );
\bancoDeRegistros[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][3]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(3),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(3),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(3)
    );
\bancoDeRegistros[3][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(3),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(3),
      O => \bancoDeRegistros[3][3]_i_2_n_0\
    );
\bancoDeRegistros[3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \bancoDeRegistros[3][4]_i_2_n_0\,
      I1 => \FSM_onehot_currentState_reg[8]_2\(4),
      I2 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I3 => \bancoDeRegistros_reg[0][31]\(4),
      I4 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(4)
    );
\bancoDeRegistros[3][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => D(4),
      I1 => \bancoDeRegistros[3][31]_i_10_n_0\,
      I2 => \bancoDeRegistros_reg[0][31]_0\(4),
      I3 => \FSM_onehot_currentState_reg_n_0_[14]\,
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros[3][31]_i_11_n_0\,
      O => \bancoDeRegistros[3][4]_i_2_n_0\
    );
\bancoDeRegistros[3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \bancoDeRegistros[3][5]_i_2_n_0\,
      I1 => \FSM_onehot_currentState_reg[8]_2\(5),
      I2 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I3 => \bancoDeRegistros_reg[0][31]\(5),
      I4 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(5)
    );
\bancoDeRegistros[3][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AC00000000"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]_0\(5),
      I1 => D(5),
      I2 => \bancoDeRegistros[3][31]_i_10_n_0\,
      I3 => \FSM_onehot_currentState_reg_n_0_[14]\,
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros[3][31]_i_11_n_0\,
      O => \bancoDeRegistros[3][5]_i_2_n_0\
    );
\bancoDeRegistros[3][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \bancoDeRegistros[3][6]_i_2_n_0\,
      I1 => \FSM_onehot_currentState_reg[8]_2\(6),
      I2 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I3 => \bancoDeRegistros_reg[0][31]\(6),
      I4 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(6)
    );
\bancoDeRegistros[3][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AC00000000"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]_0\(6),
      I1 => D(6),
      I2 => \bancoDeRegistros[3][31]_i_10_n_0\,
      I3 => \FSM_onehot_currentState_reg_n_0_[14]\,
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros[3][31]_i_11_n_0\,
      O => \bancoDeRegistros[3][6]_i_2_n_0\
    );
\bancoDeRegistros[3][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \bancoDeRegistros[3][7]_i_2_n_0\,
      I1 => \FSM_onehot_currentState_reg[8]_2\(7),
      I2 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I3 => \bancoDeRegistros_reg[0][31]\(7),
      I4 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(7)
    );
\bancoDeRegistros[3][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AC00000000"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]_0\(7),
      I1 => D(7),
      I2 => \bancoDeRegistros[3][31]_i_10_n_0\,
      I3 => \FSM_onehot_currentState_reg_n_0_[14]\,
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros[3][31]_i_11_n_0\,
      O => \bancoDeRegistros[3][7]_i_2_n_0\
    );
\bancoDeRegistros[3][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][8]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(8),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(8),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(8)
    );
\bancoDeRegistros[3][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(8),
      O => \bancoDeRegistros[3][8]_i_2_n_0\
    );
\bancoDeRegistros[3][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \bancoDeRegistros[3][9]_i_2_n_0\,
      I1 => \bancoDeRegistros[3][31]_i_7_n_0\,
      I2 => \FSM_onehot_currentState_reg[8]_2\(9),
      I3 => \bancoDeRegistros[3][31]_i_9_n_0\,
      I4 => \bancoDeRegistros_reg[0][31]\(9),
      I5 => \bancoDeRegistros[3][31]_i_8_n_0\,
      O => \dout_reg[15]_6\(9)
    );
\bancoDeRegistros[3][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010105"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[12]\,
      I1 => D(9),
      I2 => \FSM_onehot_currentState_reg_n_0_[13]\,
      I3 => \^q\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[15]\,
      I5 => \bancoDeRegistros_reg[0][31]_0\(9),
      O => \bancoDeRegistros[3][9]_i_2_n_0\
    );
\dout[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000008"
    )
        port map (
      I0 => \dout_reg[0]_1\,
      I1 => \dout[31]_i_4\(0),
      I2 => \^q\(9),
      I3 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I4 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I5 => \FSM_onehot_currentState_reg[8]_2\(0),
      O => \dout_reg[0]\(0)
    );
\dout[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555557"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(10),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(10),
      O => \dout_reg[10]\
    );
\dout[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555557"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(11),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(11),
      O => \dout_reg[11]\
    );
\dout[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555557"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(13),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(13),
      O => \dout_reg[13]\
    );
\dout[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555C5555555F"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg[8]_2\(15),
      I1 => \dout[31]_i_4_0\,
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I4 => \^q\(9),
      I5 => \dout[31]_i_4\(2),
      O => \dout_reg[15]\
    );
\dout[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF000001FF01FF"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \^q\(9),
      I3 => \FSM_onehot_currentState_reg[8]_2\(15),
      I4 => \dout[27]_i_3\,
      I5 => \dout[31]_i_4\(3),
      O => \FSM_onehot_currentState_reg[8]_0\
    );
\dout[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF400000004"
    )
        port map (
      I0 => \dout[31]_i_4_0\,
      I1 => \dout[31]_i_4\(4),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I4 => \^q\(9),
      I5 => \FSM_onehot_currentState_reg[8]_2\(15),
      O => \dout_reg[19]\
    );
\dout[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555557"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(1),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(1),
      O => \dout_reg[1]_0\
    );
\dout[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF400000004"
    )
        port map (
      I0 => \dout[31]_i_4_0\,
      I1 => \dout[31]_i_4\(5),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I4 => \^q\(9),
      I5 => \FSM_onehot_currentState_reg[8]_2\(15),
      O => \dout_reg[20]\
    );
\dout[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555C5555555F"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg[8]_2\(15),
      I1 => \dout[31]_i_4_0\,
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I4 => \^q\(9),
      I5 => \dout[31]_i_4\(6),
      O => \dout_reg[15]_0\
    );
\dout[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555C5555555F"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg[8]_2\(15),
      I1 => \dout[31]_i_4_0\,
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I4 => \^q\(9),
      I5 => \dout[31]_i_4\(7),
      O => \dout_reg[15]_1\
    );
\dout[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555557"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(22),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(22),
      O => \dout_reg[22]\
    );
\dout[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF400000004"
    )
        port map (
      I0 => \dout[31]_i_4_0\,
      I1 => \dout[31]_i_4\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I4 => \^q\(9),
      I5 => \FSM_onehot_currentState_reg[8]_2\(15),
      O => \dout_reg[23]\
    );
\dout[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555C5555555F"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg[8]_2\(15),
      I1 => \dout[31]_i_4_0\,
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I4 => \^q\(9),
      I5 => \dout[31]_i_4\(9),
      O => \dout_reg[15]_2\
    );
\dout[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555557"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(24),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(24),
      O => \dout_reg[24]\
    );
\dout[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555557"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(25),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(25),
      O => \dout_reg[25]\
    );
\dout[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555C5555555F"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg[8]_2\(15),
      I1 => \dout[31]_i_4_0\,
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I4 => \^q\(9),
      I5 => \dout[31]_i_4\(10),
      O => \dout_reg[15]_3\
    );
\dout[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF400000004"
    )
        port map (
      I0 => \dout[31]_i_4_0\,
      I1 => \dout[31]_i_4\(11),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I4 => \^q\(9),
      I5 => \FSM_onehot_currentState_reg[8]_2\(15),
      O => \dout_reg[26]\
    );
\dout[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF444444444"
    )
        port map (
      I0 => \dout[27]_i_3\,
      I1 => \dout[31]_i_4\(12),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I4 => \^q\(9),
      I5 => \FSM_onehot_currentState_reg[8]_2\(15),
      O => \dout_reg[27]_0\
    );
\dout[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555557"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(28),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(28),
      O => \dout_reg[28]\
    );
\dout[28]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF400000004"
    )
        port map (
      I0 => \dout[31]_i_4_0\,
      I1 => \dout[31]_i_4\(13),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I4 => \^q\(9),
      I5 => \FSM_onehot_currentState_reg[8]_2\(15),
      O => \dout_reg[28]_0\
    );
\dout[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF400000004"
    )
        port map (
      I0 => \dout[31]_i_4_0\,
      I1 => \dout[31]_i_4\(14),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I4 => \^q\(9),
      I5 => \FSM_onehot_currentState_reg[8]_2\(15),
      O => \dout_reg[29]\
    );
\dout[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555557"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(2),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(2),
      O => \dout_reg[2]\
    );
\dout[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555557"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(30),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(30),
      O => \dout_reg[30]\
    );
\dout[30]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF400000004"
    )
        port map (
      I0 => \dout[31]_i_4_0\,
      I1 => \dout[31]_i_4\(15),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I4 => \^q\(9),
      I5 => \FSM_onehot_currentState_reg[8]_2\(15),
      O => \dout_reg[30]_0\
    );
\dout[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(10),
      I1 => \dout_reg[0]_1\,
      O => E(0)
    );
\dout[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I1 => \^q\(3),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      O => \FSM_onehot_currentState_reg[5]_0\(0)
    );
\dout[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF200000002"
    )
        port map (
      I0 => \dout[31]_i_4\(16),
      I1 => \dout[31]_i_4_0\,
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I4 => \^q\(9),
      I5 => \FSM_onehot_currentState_reg[8]_2\(15),
      O => \dout_reg[31]\
    );
\dout[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555557"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(31),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(31),
      O => \dout_reg[31]_0\
    );
\dout[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555557"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(3),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(3),
      O => \dout_reg[3]\
    );
\dout[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555557"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(6),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(6),
      O => \dout_reg[6]\
    );
\dout[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555557"
    )
        port map (
      I0 => \bancoDeRegistros_reg[0][31]\(7),
      I1 => \^q\(8),
      I2 => \FSM_onehot_currentState_reg_n_0_[8]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I5 => \dout[31]_i_4_1\(7),
      O => \dout_reg[7]\
    );
\i__carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6AAAA"
    )
        port map (
      I0 => \^opa\(0),
      I1 => \FSM_onehot_currentState_reg[8]_2\(0),
      I2 => \^fsm_onehot_currentstate_reg[11]_0\,
      I3 => \dout[31]_i_4\(0),
      I4 => \dout_reg[0]_1\,
      O => \dout_reg[0]_0\(0)
    );
mem_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(7),
      O => \FSM_onehot_currentState_reg[6]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem32x512_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem32x512_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end mem32x512_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of mem32x512_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "SWEEP";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0022082200601820102400034002000144010001440000004864000040030000",
      INIT_01 => X"000000000000000000000000000000000000000008000028AC83003808000014",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 5) => addra(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => addra(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(15 downto 0) => dina(31 downto 16),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => douta(15 downto 0),
      DOBDO(15 downto 0) => douta(31 downto 16),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => ena,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DCM_100MHz_10MHz is
  port (
    clk_out1 : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
end DCM_100MHz_10MHz;

architecture STRUCTURE of DCM_100MHz_10MHz is
begin
inst: entity work.DCM_100MHz_10MHz_DCM_100MHz_10MHz_clk_wiz
     port map (
      clk_in1 => clk_in1,
      clk_out1 => clk_out1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem32x512_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem32x512_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end mem32x512_blk_mem_gen_prim_width;

architecture STRUCTURE of mem32x512_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.mem32x512_blk_mem_gen_prim_wrapper_init
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem32x512_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem32x512_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end mem32x512_blk_mem_gen_generic_cstr;

architecture STRUCTURE of mem32x512_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.mem32x512_blk_mem_gen_prim_width
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem32x512_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem32x512_blk_mem_gen_top : entity is "blk_mem_gen_top";
end mem32x512_blk_mem_gen_top;

architecture STRUCTURE of mem32x512_blk_mem_gen_top is
begin
\valid.cstr\: entity work.mem32x512_blk_mem_gen_generic_cstr
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem32x512_blk_mem_gen_v8_4_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem32x512_blk_mem_gen_v8_4_3_synth : entity is "blk_mem_gen_v8_4_3_synth";
end mem32x512_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of mem32x512_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.mem32x512_blk_mem_gen_top
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem32x512_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of mem32x512_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of mem32x512_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of mem32x512_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of mem32x512_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of mem32x512_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of mem32x512_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of mem32x512_blk_mem_gen_v8_4_3 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of mem32x512_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of mem32x512_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of mem32x512_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of mem32x512_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of mem32x512_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     3.53845 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of mem32x512_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of mem32x512_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of mem32x512_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of mem32x512_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of mem32x512_blk_mem_gen_v8_4_3 : entity is "mem32x512.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of mem32x512_blk_mem_gen_v8_4_3 : entity is "mem32x512.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of mem32x512_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of mem32x512_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of mem32x512_blk_mem_gen_v8_4_3 : entity is 512;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of mem32x512_blk_mem_gen_v8_4_3 : entity is 512;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of mem32x512_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of mem32x512_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of mem32x512_blk_mem_gen_v8_4_3 : entity is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of mem32x512_blk_mem_gen_v8_4_3 : entity is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of mem32x512_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of mem32x512_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of mem32x512_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of mem32x512_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of mem32x512_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of mem32x512_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of mem32x512_blk_mem_gen_v8_4_3 : entity is 512;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of mem32x512_blk_mem_gen_v8_4_3 : entity is 512;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of mem32x512_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of mem32x512_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of mem32x512_blk_mem_gen_v8_4_3 : entity is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of mem32x512_blk_mem_gen_v8_4_3 : entity is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of mem32x512_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem32x512_blk_mem_gen_v8_4_3 : entity is "blk_mem_gen_v8_4_3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of mem32x512_blk_mem_gen_v8_4_3 : entity is "yes";
end mem32x512_blk_mem_gen_v8_4_3;

architecture STRUCTURE of mem32x512_blk_mem_gen_v8_4_3 is
begin
  dbiterr <= 'Z';
  rsta_busy <= 'Z';
  rstb_busy <= 'Z';
  s_axi_arready <= 'Z';
  s_axi_awready <= 'Z';
  s_axi_bvalid <= 'Z';
  s_axi_dbiterr <= 'Z';
  s_axi_rlast <= 'Z';
  s_axi_rvalid <= 'Z';
  s_axi_sbiterr <= 'Z';
  s_axi_wready <= 'Z';
  sbiterr <= 'Z';
  doutb(0) <= 'Z';
  doutb(1) <= 'Z';
  doutb(2) <= 'Z';
  doutb(3) <= 'Z';
  doutb(4) <= 'Z';
  doutb(5) <= 'Z';
  doutb(6) <= 'Z';
  doutb(7) <= 'Z';
  doutb(8) <= 'Z';
  doutb(9) <= 'Z';
  doutb(10) <= 'Z';
  doutb(11) <= 'Z';
  doutb(12) <= 'Z';
  doutb(13) <= 'Z';
  doutb(14) <= 'Z';
  doutb(15) <= 'Z';
  doutb(16) <= 'Z';
  doutb(17) <= 'Z';
  doutb(18) <= 'Z';
  doutb(19) <= 'Z';
  doutb(20) <= 'Z';
  doutb(21) <= 'Z';
  doutb(22) <= 'Z';
  doutb(23) <= 'Z';
  doutb(24) <= 'Z';
  doutb(25) <= 'Z';
  doutb(26) <= 'Z';
  doutb(27) <= 'Z';
  doutb(28) <= 'Z';
  doutb(29) <= 'Z';
  doutb(30) <= 'Z';
  doutb(31) <= 'Z';
  rdaddrecc(0) <= 'Z';
  rdaddrecc(1) <= 'Z';
  rdaddrecc(2) <= 'Z';
  rdaddrecc(3) <= 'Z';
  rdaddrecc(4) <= 'Z';
  rdaddrecc(5) <= 'Z';
  rdaddrecc(6) <= 'Z';
  rdaddrecc(7) <= 'Z';
  rdaddrecc(8) <= 'Z';
  s_axi_bid(0) <= 'Z';
  s_axi_bid(1) <= 'Z';
  s_axi_bid(2) <= 'Z';
  s_axi_bid(3) <= 'Z';
  s_axi_bresp(0) <= 'Z';
  s_axi_bresp(1) <= 'Z';
  s_axi_rdaddrecc(0) <= 'Z';
  s_axi_rdaddrecc(1) <= 'Z';
  s_axi_rdaddrecc(2) <= 'Z';
  s_axi_rdaddrecc(3) <= 'Z';
  s_axi_rdaddrecc(4) <= 'Z';
  s_axi_rdaddrecc(5) <= 'Z';
  s_axi_rdaddrecc(6) <= 'Z';
  s_axi_rdaddrecc(7) <= 'Z';
  s_axi_rdaddrecc(8) <= 'Z';
  s_axi_rdata(0) <= 'Z';
  s_axi_rdata(1) <= 'Z';
  s_axi_rdata(2) <= 'Z';
  s_axi_rdata(3) <= 'Z';
  s_axi_rdata(4) <= 'Z';
  s_axi_rdata(5) <= 'Z';
  s_axi_rdata(6) <= 'Z';
  s_axi_rdata(7) <= 'Z';
  s_axi_rdata(8) <= 'Z';
  s_axi_rdata(9) <= 'Z';
  s_axi_rdata(10) <= 'Z';
  s_axi_rdata(11) <= 'Z';
  s_axi_rdata(12) <= 'Z';
  s_axi_rdata(13) <= 'Z';
  s_axi_rdata(14) <= 'Z';
  s_axi_rdata(15) <= 'Z';
  s_axi_rdata(16) <= 'Z';
  s_axi_rdata(17) <= 'Z';
  s_axi_rdata(18) <= 'Z';
  s_axi_rdata(19) <= 'Z';
  s_axi_rdata(20) <= 'Z';
  s_axi_rdata(21) <= 'Z';
  s_axi_rdata(22) <= 'Z';
  s_axi_rdata(23) <= 'Z';
  s_axi_rdata(24) <= 'Z';
  s_axi_rdata(25) <= 'Z';
  s_axi_rdata(26) <= 'Z';
  s_axi_rdata(27) <= 'Z';
  s_axi_rdata(28) <= 'Z';
  s_axi_rdata(29) <= 'Z';
  s_axi_rdata(30) <= 'Z';
  s_axi_rdata(31) <= 'Z';
  s_axi_rid(0) <= 'Z';
  s_axi_rid(1) <= 'Z';
  s_axi_rid(2) <= 'Z';
  s_axi_rid(3) <= 'Z';
  s_axi_rresp(0) <= 'Z';
  s_axi_rresp(1) <= 'Z';
inst_blk_mem_gen: entity work.mem32x512_blk_mem_gen_v8_4_3_synth
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem32x512 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mem32x512 : entity is "mem32x512,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of mem32x512 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of mem32x512 : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1.1";
end mem32x512;

architecture STRUCTURE of mem32x512 is
  signal NLW_U0_clkb_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_deepsleep_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_eccpipece_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_enb_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_injectdbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_injectsbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_regcea_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_regceb_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_aclk_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_aresetn_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_injectdbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_injectsbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_shutdown_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sleep_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_addrb_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_dinb_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_s_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_s_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_web_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 9;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 9;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     3.53845 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "mem32x512.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "mem32x512.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 512;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 512;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 512;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 512;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.mem32x512_blk_mem_gen_v8_4_3
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => NLW_U0_addrb_UNCONNECTED(8 downto 0),
      clka => clka,
      clkb => NLW_U0_clkb_UNCONNECTED,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => NLW_U0_deepsleep_UNCONNECTED,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => NLW_U0_dinb_UNCONNECTED(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => NLW_U0_doutb_UNCONNECTED(31 downto 0),
      eccpipece => NLW_U0_eccpipece_UNCONNECTED,
      ena => ena,
      enb => NLW_U0_enb_UNCONNECTED,
      injectdbiterr => NLW_U0_injectdbiterr_UNCONNECTED,
      injectsbiterr => NLW_U0_injectsbiterr_UNCONNECTED,
      rdaddrecc(8 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(8 downto 0),
      regcea => NLW_U0_regcea_UNCONNECTED,
      regceb => NLW_U0_regceb_UNCONNECTED,
      rsta => NLW_U0_rsta_UNCONNECTED,
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => NLW_U0_rstb_UNCONNECTED,
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => NLW_U0_s_aclk_UNCONNECTED,
      s_aresetn => NLW_U0_s_aresetn_UNCONNECTED,
      s_axi_araddr(31 downto 0) => NLW_U0_s_axi_araddr_UNCONNECTED(31 downto 0),
      s_axi_arburst(1 downto 0) => NLW_U0_s_axi_arburst_UNCONNECTED(1 downto 0),
      s_axi_arid(3 downto 0) => NLW_U0_s_axi_arid_UNCONNECTED(3 downto 0),
      s_axi_arlen(7 downto 0) => NLW_U0_s_axi_arlen_UNCONNECTED(7 downto 0),
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => NLW_U0_s_axi_arsize_UNCONNECTED(2 downto 0),
      s_axi_arvalid => NLW_U0_s_axi_arvalid_UNCONNECTED,
      s_axi_awaddr(31 downto 0) => NLW_U0_s_axi_awaddr_UNCONNECTED(31 downto 0),
      s_axi_awburst(1 downto 0) => NLW_U0_s_axi_awburst_UNCONNECTED(1 downto 0),
      s_axi_awid(3 downto 0) => NLW_U0_s_axi_awid_UNCONNECTED(3 downto 0),
      s_axi_awlen(7 downto 0) => NLW_U0_s_axi_awlen_UNCONNECTED(7 downto 0),
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => NLW_U0_s_axi_awsize_UNCONNECTED(2 downto 0),
      s_axi_awvalid => NLW_U0_s_axi_awvalid_UNCONNECTED,
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => NLW_U0_s_axi_bready_UNCONNECTED,
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => NLW_U0_s_axi_injectdbiterr_UNCONNECTED,
      s_axi_injectsbiterr => NLW_U0_s_axi_injectsbiterr_UNCONNECTED,
      s_axi_rdaddrecc(8 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(8 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => NLW_U0_s_axi_rready_UNCONNECTED,
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => NLW_U0_s_axi_wdata_UNCONNECTED(31 downto 0),
      s_axi_wlast => NLW_U0_s_axi_wlast_UNCONNECTED,
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => NLW_U0_s_axi_wstrb_UNCONNECTED(0),
      s_axi_wvalid => NLW_U0_s_axi_wvalid_UNCONNECTED,
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => NLW_U0_shutdown_UNCONNECTED,
      sleep => NLW_U0_sleep_UNCONNECTED,
      wea(0) => wea(0),
      web(0) => NLW_U0_web_UNCONNECTED(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity memoria is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk_out1 : in STD_LOGIC;
    ena : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \dout_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end memoria;

architecture STRUCTURE of memoria is
  attribute syn_black_box : string;
  attribute syn_black_box of mem : label is "TRUE";
  attribute x_core_info : string;
  attribute x_core_info of mem : label is "blk_mem_gen_v8_4_3,Vivado 2019.1.1";
begin
mem: entity work.mem32x512
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      clka => clk_out1,
      dina(31 downto 0) => \dout_reg[31]\(31 downto 0),
      douta(31 downto 0) => D(31 downto 0),
      ena => ena,
      wea(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rutaDeDatos is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dout_reg[31]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \dout_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dout_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dout_reg[31]_2\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \dout_reg[31]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dout_reg[31]_4\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    display_OBUF : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \dout_reg[28]\ : out STD_LOGIC;
    \dout_reg[30]\ : out STD_LOGIC;
    \dout_reg[28]_0\ : out STD_LOGIC;
    \dout_reg[15]\ : out STD_LOGIC;
    clk_out1 : in STD_LOGIC;
    ena : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    OPA : in STD_LOGIC_VECTOR ( 30 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_currentState_reg[0]\ : in STD_LOGIC;
    \FSM_onehot_currentState_reg[11]\ : in STD_LOGIC;
    \dout_reg[16]\ : in STD_LOGIC;
    \R_signed0_inferred__0/i__carry__3\ : in STD_LOGIC;
    \R_signed0_inferred__0/i__carry__3_0\ : in STD_LOGIC;
    \dout_reg[15]_i_2\ : in STD_LOGIC;
    \R_signed0_carry__2\ : in STD_LOGIC;
    \dout_reg[14]\ : in STD_LOGIC;
    \dout_reg[13]\ : in STD_LOGIC;
    \R_signed0_carry__2_i_7\ : in STD_LOGIC;
    \dout_reg[11]\ : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[10]\ : in STD_LOGIC;
    \dout_reg[9]\ : in STD_LOGIC;
    \dout_reg[7]_i_2\ : in STD_LOGIC;
    \dout_reg[6]_i_2\ : in STD_LOGIC;
    \dout_reg[3]_i_2\ : in STD_LOGIC;
    \FSM_onehot_currentState_reg[11]_0\ : in STD_LOGIC;
    \dout_reg[2]\ : in STD_LOGIC;
    \dout_reg[1]_i_2\ : in STD_LOGIC;
    \dout_reg[1]_i_2_0\ : in STD_LOGIC;
    \dout_reg[17]\ : in STD_LOGIC;
    \dout_reg[18]\ : in STD_LOGIC;
    \R_signed0_carry__3\ : in STD_LOGIC;
    \dout_reg[19]_i_2\ : in STD_LOGIC;
    \dout_reg[20]_i_2\ : in STD_LOGIC;
    \dout_reg[21]\ : in STD_LOGIC;
    \dout_reg[22]\ : in STD_LOGIC;
    \dout_reg[22]_0\ : in STD_LOGIC;
    \dout_reg[23]\ : in STD_LOGIC;
    \dout_reg[24]\ : in STD_LOGIC;
    \dout_reg[24]_0\ : in STD_LOGIC;
    \dout_reg[25]_i_2\ : in STD_LOGIC;
    \dout_reg[25]_i_2_0\ : in STD_LOGIC;
    \dout_reg[26]_i_2\ : in STD_LOGIC;
    \dout_reg[27]\ : in STD_LOGIC;
    \dout_reg[28]_i_2\ : in STD_LOGIC;
    \dout_reg[28]_i_2_0\ : in STD_LOGIC;
    \dout_reg[29]\ : in STD_LOGIC;
    \dout_reg[30]_i_2\ : in STD_LOGIC;
    \dout_reg[30]_i_2_0\ : in STD_LOGIC;
    \dout_reg[31]_5\ : in STD_LOGIC;
    \dout_reg[31]_6\ : in STD_LOGIC;
    \R_signed0_carry__3_0\ : in STD_LOGIC;
    \bancoDeRegistros_reg[27][31]\ : in STD_LOGIC;
    \bancoDeRegistros_reg[22][31]\ : in STD_LOGIC;
    L : in STD_LOGIC_VECTOR ( 19 downto 18 );
    display_enable_OBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \display[2]\ : in STD_LOGIC;
    \FSM_onehot_currentState_reg[8]\ : in STD_LOGIC;
    \FSM_onehot_currentState_reg[15]\ : in STD_LOGIC;
    \FSM_onehot_currentState_reg[14]\ : in STD_LOGIC;
    \bancoDeRegistros_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rst_IBUF : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end rutaDeDatos;

architecture STRUCTURE of rutaDeDatos is
  signal ADDR : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal ALU_i_n_12 : STD_LOGIC;
  signal ALU_i_n_13 : STD_LOGIC;
  signal ALU_i_n_14 : STD_LOGIC;
  signal ALU_i_n_15 : STD_LOGIC;
  signal ALU_i_n_16 : STD_LOGIC;
  signal ALU_i_n_17 : STD_LOGIC;
  signal ALU_i_n_18 : STD_LOGIC;
  signal ALU_i_n_19 : STD_LOGIC;
  signal ALU_i_n_20 : STD_LOGIC;
  signal ALU_i_n_21 : STD_LOGIC;
  signal ALU_i_n_22 : STD_LOGIC;
  signal ALU_i_n_23 : STD_LOGIC;
  signal ALU_i_n_24 : STD_LOGIC;
  signal ALU_i_n_25 : STD_LOGIC;
  signal ALU_i_n_26 : STD_LOGIC;
  signal ALU_i_n_27 : STD_LOGIC;
  signal ALU_i_n_28 : STD_LOGIC;
  signal ALU_i_n_29 : STD_LOGIC;
  signal ALU_i_n_30 : STD_LOGIC;
  signal ALU_i_n_31 : STD_LOGIC;
  signal ALU_i_n_32 : STD_LOGIC;
  signal ALU_i_n_33 : STD_LOGIC;
  signal ALU_i_n_34 : STD_LOGIC;
  signal ALU_i_n_35 : STD_LOGIC;
  signal ALU_i_n_36 : STD_LOGIC;
  signal ALU_i_n_37 : STD_LOGIC;
  signal ALU_i_n_38 : STD_LOGIC;
  signal ALU_i_n_39 : STD_LOGIC;
  signal ALU_i_n_40 : STD_LOGIC;
  signal ALU_i_n_41 : STD_LOGIC;
  signal ALU_i_n_42 : STD_LOGIC;
  signal ALU_i_n_43 : STD_LOGIC;
  signal ALU_i_n_44 : STD_LOGIC;
  signal ALU_i_n_45 : STD_LOGIC;
  signal ALU_i_n_46 : STD_LOGIC;
  signal ALU_i_n_47 : STD_LOGIC;
  signal ALU_i_n_48 : STD_LOGIC;
  signal ALU_i_n_55 : STD_LOGIC;
  signal ALU_i_n_56 : STD_LOGIC;
  signal ALU_i_n_57 : STD_LOGIC;
  signal ALU_i_n_58 : STD_LOGIC;
  signal ALU_i_n_59 : STD_LOGIC;
  signal ALU_i_n_60 : STD_LOGIC;
  signal ALU_i_n_61 : STD_LOGIC;
  signal ALU_i_n_62 : STD_LOGIC;
  signal ALU_i_n_63 : STD_LOGIC;
  signal ALU_i_n_64 : STD_LOGIC;
  signal ALU_i_n_65 : STD_LOGIC;
  signal ALU_i_n_66 : STD_LOGIC;
  signal ALU_i_n_67 : STD_LOGIC;
  signal ALU_i_n_68 : STD_LOGIC;
  signal ALU_i_n_69 : STD_LOGIC;
  signal ALU_i_n_70 : STD_LOGIC;
  signal ALU_i_n_71 : STD_LOGIC;
  signal ALU_i_n_72 : STD_LOGIC;
  signal ALU_i_n_73 : STD_LOGIC;
  signal ALU_i_n_74 : STD_LOGIC;
  signal ALU_i_n_75 : STD_LOGIC;
  signal ALU_i_n_76 : STD_LOGIC;
  signal B : STD_LOGIC_VECTOR ( 16 downto 2 );
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal IR : STD_LOGIC_VECTOR ( 25 downto 16 );
  signal OPB : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \bancoDeRegistros[0]_5\ : STD_LOGIC;
  signal \bancoDeRegistros[10]_2\ : STD_LOGIC;
  signal \bancoDeRegistros[11]_4\ : STD_LOGIC;
  signal \bancoDeRegistros[12]_8\ : STD_LOGIC;
  signal \bancoDeRegistros[13]_11\ : STD_LOGIC;
  signal \bancoDeRegistros[14]_14\ : STD_LOGIC;
  signal \bancoDeRegistros[15]_15\ : STD_LOGIC;
  signal \bancoDeRegistros[16]_19\ : STD_LOGIC;
  signal \bancoDeRegistros[17]_20\ : STD_LOGIC;
  signal \bancoDeRegistros[18]_22\ : STD_LOGIC;
  signal \bancoDeRegistros[19]_23\ : STD_LOGIC;
  signal \bancoDeRegistros[1]_0\ : STD_LOGIC;
  signal \bancoDeRegistros[20]_17\ : STD_LOGIC;
  signal \bancoDeRegistros[22]_16\ : STD_LOGIC;
  signal \bancoDeRegistros[24]_21\ : STD_LOGIC;
  signal \bancoDeRegistros[26]_24\ : STD_LOGIC;
  signal \bancoDeRegistros[27]_25\ : STD_LOGIC;
  signal \bancoDeRegistros[28]_18\ : STD_LOGIC;
  signal \bancoDeRegistros[2]_1\ : STD_LOGIC;
  signal \bancoDeRegistros[30]_26\ : STD_LOGIC;
  signal \bancoDeRegistros[3]_3\ : STD_LOGIC;
  signal \bancoDeRegistros[4]_7\ : STD_LOGIC;
  signal \bancoDeRegistros[5]_9\ : STD_LOGIC;
  signal \bancoDeRegistros[6]_12\ : STD_LOGIC;
  signal \bancoDeRegistros[7]_13\ : STD_LOGIC;
  signal \bancoDeRegistros[8]_6\ : STD_LOGIC;
  signal \bancoDeRegistros[9]_10\ : STD_LOGIC;
  signal banco_registros_n_5 : STD_LOGIC;
  signal banco_registros_n_6 : STD_LOGIC;
  signal banco_registros_n_7 : STD_LOGIC;
  signal banco_registros_n_72 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal data1 : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal din : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dout_reg[31]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^dout_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dout_reg[31]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dout_reg[31]_2\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^dout_reg[31]_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_A_n_0 : STD_LOGIC;
  signal reg_A_n_33 : STD_LOGIC;
  signal reg_A_n_34 : STD_LOGIC;
  signal reg_A_n_35 : STD_LOGIC;
  signal reg_A_n_36 : STD_LOGIC;
  signal reg_A_n_37 : STD_LOGIC;
  signal reg_A_n_38 : STD_LOGIC;
  signal reg_A_n_39 : STD_LOGIC;
  signal reg_A_n_40 : STD_LOGIC;
  signal reg_A_n_41 : STD_LOGIC;
  signal reg_A_n_42 : STD_LOGIC;
  signal reg_A_n_43 : STD_LOGIC;
  signal reg_A_n_44 : STD_LOGIC;
  signal reg_A_n_45 : STD_LOGIC;
  signal reg_A_n_46 : STD_LOGIC;
  signal reg_A_n_47 : STD_LOGIC;
  signal reg_A_n_48 : STD_LOGIC;
  signal reg_A_n_49 : STD_LOGIC;
  signal reg_A_n_50 : STD_LOGIC;
  signal reg_A_n_51 : STD_LOGIC;
  signal reg_A_n_52 : STD_LOGIC;
  signal reg_B_n_0 : STD_LOGIC;
  signal reg_B_n_33 : STD_LOGIC;
  signal reg_B_n_34 : STD_LOGIC;
  signal reg_IR_n_133 : STD_LOGIC;
  signal reg_IR_n_134 : STD_LOGIC;
  signal reg_IR_n_135 : STD_LOGIC;
  signal reg_IR_n_136 : STD_LOGIC;
  signal reg_IR_n_137 : STD_LOGIC;
  signal reg_IR_n_138 : STD_LOGIC;
  signal reg_IR_n_139 : STD_LOGIC;
  signal reg_IR_n_140 : STD_LOGIC;
  signal reg_IR_n_141 : STD_LOGIC;
  signal reg_IR_n_142 : STD_LOGIC;
  signal reg_IR_n_143 : STD_LOGIC;
  signal reg_IR_n_144 : STD_LOGIC;
  signal reg_IR_n_145 : STD_LOGIC;
  signal reg_IR_n_146 : STD_LOGIC;
  signal reg_IR_n_147 : STD_LOGIC;
  signal reg_IR_n_148 : STD_LOGIC;
  signal reg_IR_n_149 : STD_LOGIC;
  signal reg_IR_n_150 : STD_LOGIC;
  signal reg_IR_n_151 : STD_LOGIC;
  signal reg_IR_n_152 : STD_LOGIC;
  signal reg_IR_n_153 : STD_LOGIC;
  signal reg_IR_n_154 : STD_LOGIC;
  signal reg_IR_n_155 : STD_LOGIC;
  signal reg_IR_n_156 : STD_LOGIC;
  signal reg_IR_n_157 : STD_LOGIC;
  signal reg_IR_n_158 : STD_LOGIC;
  signal reg_IR_n_159 : STD_LOGIC;
  signal reg_IR_n_55 : STD_LOGIC;
  signal reg_IR_n_56 : STD_LOGIC;
  signal reg_IR_n_57 : STD_LOGIC;
  signal reg_IR_n_58 : STD_LOGIC;
  signal reg_IR_n_59 : STD_LOGIC;
  signal reg_IR_n_60 : STD_LOGIC;
  signal reg_IR_n_61 : STD_LOGIC;
  signal reg_IR_n_62 : STD_LOGIC;
  signal reg_IR_n_63 : STD_LOGIC;
  signal reg_IR_n_64 : STD_LOGIC;
  signal reg_IR_n_65 : STD_LOGIC;
  signal reg_IR_n_68 : STD_LOGIC;
  signal reg_IR_n_69 : STD_LOGIC;
  signal reg_IR_n_70 : STD_LOGIC;
  signal reg_IR_n_71 : STD_LOGIC;
  signal reg_IR_n_72 : STD_LOGIC;
  signal reg_IR_n_73 : STD_LOGIC;
  signal reg_IR_n_74 : STD_LOGIC;
  signal reg_IR_n_75 : STD_LOGIC;
  signal reg_IR_n_76 : STD_LOGIC;
  signal reg_IR_n_77 : STD_LOGIC;
  signal reg_IR_n_78 : STD_LOGIC;
  signal reg_IR_n_79 : STD_LOGIC;
  signal reg_IR_n_80 : STD_LOGIC;
  signal reg_IR_n_81 : STD_LOGIC;
  signal reg_IR_n_82 : STD_LOGIC;
  signal reg_IR_n_83 : STD_LOGIC;
  signal reg_IR_n_84 : STD_LOGIC;
  signal reg_IR_n_85 : STD_LOGIC;
  signal reg_IR_n_86 : STD_LOGIC;
  signal reg_IR_n_87 : STD_LOGIC;
  signal reg_IR_n_88 : STD_LOGIC;
  signal reg_IR_n_89 : STD_LOGIC;
  signal reg_IR_n_90 : STD_LOGIC;
  signal reg_IR_n_91 : STD_LOGIC;
  signal reg_IR_n_92 : STD_LOGIC;
  signal reg_IR_n_93 : STD_LOGIC;
  signal reg_IR_n_94 : STD_LOGIC;
  signal reg_IR_n_95 : STD_LOGIC;
  signal reg_PC_n_41 : STD_LOGIC;
  signal reg_PC_n_42 : STD_LOGIC;
  signal reg_PC_n_43 : STD_LOGIC;
  signal reg_PC_n_44 : STD_LOGIC;
  signal reg_PC_n_45 : STD_LOGIC;
  signal reg_PC_n_48 : STD_LOGIC;
  signal reg_PC_n_49 : STD_LOGIC;
  signal reg_PC_n_50 : STD_LOGIC;
  signal reg_PC_n_51 : STD_LOGIC;
  signal reg_PC_n_52 : STD_LOGIC;
  signal reg_PC_n_53 : STD_LOGIC;
  signal reg_PC_n_54 : STD_LOGIC;
  signal reg_PC_n_55 : STD_LOGIC;
  signal reg_PC_n_56 : STD_LOGIC;
  signal reg_PC_n_57 : STD_LOGIC;
  signal reg_PC_n_58 : STD_LOGIC;
  signal reg_PC_n_59 : STD_LOGIC;
  signal reg_PC_n_60 : STD_LOGIC;
  signal reg_PC_n_61 : STD_LOGIC;
  signal reg_PC_n_62 : STD_LOGIC;
  signal reg_PC_n_63 : STD_LOGIC;
  signal reg_PC_n_64 : STD_LOGIC;
  signal reg_PC_n_65 : STD_LOGIC;
  signal reg_PC_n_66 : STD_LOGIC;
  signal reg_PC_n_67 : STD_LOGIC;
  signal reg_PC_n_68 : STD_LOGIC;
  signal reg_PC_n_69 : STD_LOGIC;
  signal salidaBancoRegA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal salidaBancoRegb : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  \dout_reg[31]\(16 downto 0) <= \^dout_reg[31]\(16 downto 0);
  \dout_reg[31]_0\(31 downto 0) <= \^dout_reg[31]_0\(31 downto 0);
  \dout_reg[31]_1\(31 downto 0) <= \^dout_reg[31]_1\(31 downto 0);
  \dout_reg[31]_2\(20 downto 0) <= \^dout_reg[31]_2\(20 downto 0);
  \dout_reg[31]_4\(31 downto 0) <= \^dout_reg[31]_4\(31 downto 0);
ALU_i: entity work.ALU
     port map (
      D(31) => ALU_i_n_12,
      D(30) => ALU_i_n_13,
      D(29) => ALU_i_n_14,
      D(28) => ALU_i_n_15,
      D(27) => ALU_i_n_16,
      D(26) => ALU_i_n_17,
      D(25) => ALU_i_n_18,
      D(24) => ALU_i_n_19,
      D(23) => ALU_i_n_20,
      D(22) => ALU_i_n_21,
      D(21) => ALU_i_n_22,
      D(20) => ALU_i_n_23,
      D(19) => ALU_i_n_24,
      D(18) => ALU_i_n_25,
      D(17) => ALU_i_n_26,
      D(16) => ALU_i_n_27,
      D(15) => ALU_i_n_28,
      D(14) => ALU_i_n_29,
      D(13) => ALU_i_n_30,
      D(12) => ALU_i_n_31,
      D(11) => ALU_i_n_32,
      D(10) => ALU_i_n_33,
      D(9) => ALU_i_n_34,
      D(8) => ALU_i_n_35,
      D(7) => ALU_i_n_36,
      D(6) => ALU_i_n_37,
      D(5) => ALU_i_n_38,
      D(4) => ALU_i_n_39,
      D(3) => ALU_i_n_40,
      D(2) => ALU_i_n_41,
      D(1) => ALU_i_n_42,
      D(0) => ALU_i_n_43,
      \FSM_onehot_currentState_reg[0]\ => \FSM_onehot_currentState_reg[0]\,
      \FSM_onehot_currentState_reg[11]\ => \FSM_onehot_currentState_reg[11]\,
      \FSM_onehot_currentState_reg[11]_0\ => \FSM_onehot_currentState_reg[11]_0\,
      \FSM_onehot_currentState_reg[16]\(5 downto 0) => din(31 downto 26),
      \FSM_onehot_currentState_reg[3]\(1) => \dout_reg[31]_3\(5),
      \FSM_onehot_currentState_reg[3]\(0) => \dout_reg[31]_3\(0),
      OPA(30 downto 0) => OPA(30 downto 0),
      Q(2 downto 1) => Q(9 downto 8),
      Q(0) => Q(3),
      S(3) => reg_A_n_38,
      S(2) => reg_PC_n_69,
      S(1) => reg_A_n_39,
      S(0) => S(0),
      \dout[27]_i_3\ => reg_IR_n_57,
      \dout[4]_i_3\ => reg_IR_n_56,
      \dout[8]_i_4_0\(3) => reg_A_n_34,
      \dout[8]_i_4_0\(2) => reg_A_n_35,
      \dout[8]_i_4_0\(1) => reg_IR_n_143,
      \dout[8]_i_4_0\(0) => reg_IR_n_144,
      \dout[8]_i_4_1\(3) => reg_PC_n_63,
      \dout[8]_i_4_1\(2) => reg_PC_n_64,
      \dout[8]_i_4_1\(1) => reg_IR_n_141,
      \dout[8]_i_4_1\(0) => reg_IR_n_142,
      \dout_reg[0]\ => reg_IR_n_79,
      \dout_reg[10]\ => reg_IR_n_65,
      \dout_reg[11]\ => reg_IR_n_63,
      \dout_reg[12]\ => reg_IR_n_62,
      \dout_reg[13]\ => reg_IR_n_60,
      \dout_reg[14]\ => reg_IR_n_59,
      \dout_reg[15]\(4) => data1(15),
      \dout_reg[15]\(3 downto 1) => data1(7 downto 5),
      \dout_reg[15]\(0) => data1(3),
      \dout_reg[15]_0\(4) => data0(15),
      \dout_reg[15]_0\(3 downto 1) => data0(7 downto 5),
      \dout_reg[15]_0\(0) => data0(3),
      \dout_reg[15]_1\(3) => reg_IR_n_138,
      \dout_reg[15]_1\(2) => reg_IR_n_139,
      \dout_reg[15]_1\(1) => reg_A_n_33,
      \dout_reg[15]_1\(0) => reg_IR_n_140,
      \dout_reg[15]_2\(3) => reg_IR_n_135,
      \dout_reg[15]_2\(2) => reg_IR_n_136,
      \dout_reg[15]_2\(1) => reg_PC_n_62,
      \dout_reg[15]_2\(0) => reg_IR_n_137,
      \dout_reg[15]_3\ => reg_IR_n_58,
      \dout_reg[16]\ => reg_IR_n_55,
      \dout_reg[17]\ => reg_IR_n_81,
      \dout_reg[18]\ => reg_IR_n_82,
      \dout_reg[19]\ => ALU_i_n_45,
      \dout_reg[19]_0\(3) => reg_A_n_41,
      \dout_reg[19]_0\(2) => reg_B_n_33,
      \dout_reg[19]_0\(1) => reg_B_n_34,
      \dout_reg[19]_0\(0) => reg_IR_n_134,
      \dout_reg[19]_1\(3) => reg_PC_n_48,
      \dout_reg[19]_1\(2) => reg_PC_n_49,
      \dout_reg[19]_1\(1) => reg_PC_n_50,
      \dout_reg[19]_1\(0) => reg_IR_n_133,
      \dout_reg[19]_2\ => reg_IR_n_83,
      \dout_reg[19]_i_2\ => \dout_reg[19]_i_2\,
      \dout_reg[1]\ => ALU_i_n_44,
      \dout_reg[1]_0\ => reg_IR_n_80,
      \dout_reg[1]_i_2\ => \dout_reg[1]_i_2\,
      \dout_reg[1]_i_2_0\ => \dout_reg[1]_i_2_0\,
      \dout_reg[20]\ => ALU_i_n_46,
      \dout_reg[20]_0\(3) => reg_A_n_42,
      \dout_reg[20]_0\(2) => reg_A_n_43,
      \dout_reg[20]_0\(1) => reg_A_n_44,
      \dout_reg[20]_0\(0) => reg_A_n_45,
      \dout_reg[20]_1\(3) => reg_PC_n_51,
      \dout_reg[20]_1\(2) => reg_PC_n_52,
      \dout_reg[20]_1\(1) => reg_PC_n_53,
      \dout_reg[20]_1\(0) => reg_PC_n_54,
      \dout_reg[20]_2\ => reg_IR_n_84,
      \dout_reg[20]_i_2\ => \dout_reg[20]_i_2\,
      \dout_reg[21]\ => reg_IR_n_85,
      \dout_reg[22]\ => reg_IR_n_86,
      \dout_reg[23]\ => reg_IR_n_87,
      \dout_reg[24]\ => reg_IR_n_88,
      \dout_reg[25]\ => ALU_i_n_47,
      \dout_reg[25]_0\ => reg_IR_n_89,
      \dout_reg[25]_i_2\ => \dout_reg[25]_i_2\,
      \dout_reg[25]_i_2_0\ => \dout_reg[25]_i_2_0\,
      \dout_reg[26]\ => ALU_i_n_48,
      \dout_reg[26]_0\(3) => reg_A_n_46,
      \dout_reg[26]_0\(2) => reg_A_n_47,
      \dout_reg[26]_0\(1) => reg_A_n_48,
      \dout_reg[26]_0\(0) => reg_A_n_49,
      \dout_reg[26]_1\(3) => reg_PC_n_55,
      \dout_reg[26]_1\(2) => reg_PC_n_56,
      \dout_reg[26]_1\(1) => reg_PC_n_57,
      \dout_reg[26]_1\(0) => reg_PC_n_58,
      \dout_reg[26]_2\ => reg_IR_n_90,
      \dout_reg[26]_i_2\ => \dout_reg[26]_i_2\,
      \dout_reg[27]\ => reg_IR_n_91,
      \dout_reg[28]\ => ALU_i_n_55,
      \dout_reg[28]_0\ => reg_IR_n_92,
      \dout_reg[28]_i_2\ => \dout_reg[28]_i_2_0\,
      \dout_reg[28]_i_2_0\ => \dout_reg[28]_i_2\,
      \dout_reg[29]\ => reg_IR_n_93,
      \dout_reg[2]\ => reg_IR_n_78,
      \dout_reg[30]\ => ALU_i_n_56,
      \dout_reg[30]_0\(3) => reg_B_n_0,
      \dout_reg[30]_0\(2) => reg_A_n_50,
      \dout_reg[30]_0\(1) => reg_A_n_51,
      \dout_reg[30]_0\(0) => reg_A_n_52,
      \dout_reg[30]_1\(3) => reg_A_n_0,
      \dout_reg[30]_1\(2) => reg_PC_n_59,
      \dout_reg[30]_1\(1) => reg_PC_n_60,
      \dout_reg[30]_1\(0) => reg_PC_n_61,
      \dout_reg[30]_2\ => reg_IR_n_94,
      \dout_reg[30]_i_2\ => \dout_reg[30]_i_2_0\,
      \dout_reg[30]_i_2_0\ => \dout_reg[30]_i_2\,
      \dout_reg[31]\ => reg_IR_n_95,
      \dout_reg[3]\ => ALU_i_n_57,
      \dout_reg[3]_0\ => ALU_i_n_58,
      \dout_reg[3]_1\ => ALU_i_n_59,
      \dout_reg[3]_10\ => ALU_i_n_68,
      \dout_reg[3]_11\ => ALU_i_n_69,
      \dout_reg[3]_12\ => ALU_i_n_70,
      \dout_reg[3]_13\ => ALU_i_n_71,
      \dout_reg[3]_14\ => ALU_i_n_72,
      \dout_reg[3]_15\ => ALU_i_n_73,
      \dout_reg[3]_16\ => ALU_i_n_74,
      \dout_reg[3]_17\ => ALU_i_n_75,
      \dout_reg[3]_18\ => ALU_i_n_76,
      \dout_reg[3]_19\(3) => reg_PC_n_67,
      \dout_reg[3]_19\(2) => reg_A_n_40,
      \dout_reg[3]_19\(1) => reg_PC_n_68,
      \dout_reg[3]_19\(0) => \dout_reg[3]\(0),
      \dout_reg[3]_2\ => ALU_i_n_60,
      \dout_reg[3]_20\ => reg_IR_n_76,
      \dout_reg[3]_3\ => ALU_i_n_61,
      \dout_reg[3]_4\ => ALU_i_n_62,
      \dout_reg[3]_5\ => ALU_i_n_63,
      \dout_reg[3]_6\ => ALU_i_n_64,
      \dout_reg[3]_7\ => ALU_i_n_65,
      \dout_reg[3]_8\ => ALU_i_n_66,
      \dout_reg[3]_9\ => ALU_i_n_67,
      \dout_reg[4]\ => reg_IR_n_75,
      \dout_reg[5]\ => reg_IR_n_74,
      \dout_reg[6]\ => reg_IR_n_72,
      \dout_reg[7]\(3) => reg_A_n_36,
      \dout_reg[7]\(2) => reg_A_n_37,
      \dout_reg[7]\(1) => reg_IR_n_147,
      \dout_reg[7]\(0) => reg_IR_n_148,
      \dout_reg[7]_0\(3) => reg_PC_n_65,
      \dout_reg[7]_0\(2) => reg_PC_n_66,
      \dout_reg[7]_0\(1) => reg_IR_n_145,
      \dout_reg[7]_0\(0) => reg_IR_n_146,
      \dout_reg[7]_1\ => reg_IR_n_70,
      \dout_reg[8]\ => reg_IR_n_69,
      \dout_reg[9]\ => reg_IR_n_68
    );
banco_registros: entity work.bancoDeRegistros
     port map (
      D(31 downto 0) => salidaBancoRegA(31 downto 0),
      E(0) => \bancoDeRegistros[3]_3\,
      L(19 downto 18) => L(19 downto 18),
      Q(9 downto 4) => IR(25 downto 20),
      Q(3 downto 2) => \^dout_reg[31]_2\(17 downto 16),
      Q(1 downto 0) => IR(17 downto 16),
      \bancoDeRegistros_reg[0][31]_0\(31 downto 0) => \bancoDeRegistros_reg[0][31]\(31 downto 0),
      \bancoDeRegistros_reg[0][31]_1\(0) => \bancoDeRegistros[0]_5\,
      \bancoDeRegistros_reg[10][31]_0\(0) => \bancoDeRegistros[10]_2\,
      \bancoDeRegistros_reg[11][31]_0\(0) => \bancoDeRegistros[11]_4\,
      \bancoDeRegistros_reg[12][31]_0\(0) => \bancoDeRegistros[12]_8\,
      \bancoDeRegistros_reg[13][31]_0\(0) => \bancoDeRegistros[13]_11\,
      \bancoDeRegistros_reg[14][31]_0\(0) => \bancoDeRegistros[14]_14\,
      \bancoDeRegistros_reg[15][31]_0\(0) => \bancoDeRegistros[15]_15\,
      \bancoDeRegistros_reg[16][31]_0\(0) => \bancoDeRegistros[16]_19\,
      \bancoDeRegistros_reg[17][31]_0\(0) => \bancoDeRegistros[17]_20\,
      \bancoDeRegistros_reg[18][31]_0\(0) => \bancoDeRegistros[18]_22\,
      \bancoDeRegistros_reg[19][31]_0\(0) => \bancoDeRegistros[19]_23\,
      \bancoDeRegistros_reg[1][31]_0\(0) => \bancoDeRegistros[1]_0\,
      \bancoDeRegistros_reg[20][31]_0\(0) => \bancoDeRegistros[20]_17\,
      \bancoDeRegistros_reg[21][0]_0\(0) => reg_IR_n_151,
      \bancoDeRegistros_reg[22][31]_0\(0) => \bancoDeRegistros[22]_16\,
      \bancoDeRegistros_reg[23][0]_0\(0) => reg_IR_n_153,
      \bancoDeRegistros_reg[24][31]_0\(0) => \bancoDeRegistros[24]_21\,
      \bancoDeRegistros_reg[25][0]_0\(0) => reg_IR_n_150,
      \bancoDeRegistros_reg[26][31]_0\(0) => \bancoDeRegistros[26]_24\,
      \bancoDeRegistros_reg[27][31]_0\(0) => \bancoDeRegistros[27]_25\,
      \bancoDeRegistros_reg[28][31]_0\(0) => \bancoDeRegistros[28]_18\,
      \bancoDeRegistros_reg[29][0]_0\(0) => reg_IR_n_149,
      \bancoDeRegistros_reg[2][31]_0\(0) => \bancoDeRegistros[2]_1\,
      \bancoDeRegistros_reg[30][31]_0\(0) => \bancoDeRegistros[30]_26\,
      \bancoDeRegistros_reg[31][0]_0\(0) => reg_IR_n_152,
      \bancoDeRegistros_reg[3][4]_0\ => banco_registros_n_5,
      \bancoDeRegistros_reg[3][5]_0\ => banco_registros_n_6,
      \bancoDeRegistros_reg[4][31]_0\(0) => \bancoDeRegistros[4]_7\,
      \bancoDeRegistros_reg[5][31]_0\(0) => \bancoDeRegistros[5]_9\,
      \bancoDeRegistros_reg[6][31]_0\(0) => \bancoDeRegistros[6]_12\,
      \bancoDeRegistros_reg[7][31]_0\(0) => \bancoDeRegistros[7]_13\,
      \bancoDeRegistros_reg[8][31]_0\(0) => \bancoDeRegistros[8]_6\,
      \bancoDeRegistros_reg[9][31]_0\(0) => \bancoDeRegistros[9]_10\,
      clk_out1 => clk_out1,
      \contador_refresco_reg[18]\ => banco_registros_n_7,
      \contador_refresco_reg[19]\ => banco_registros_n_72,
      \display[2]\ => \display[2]\,
      \display[3]\ => reg_PC_n_44,
      \display[5]\ => reg_PC_n_42,
      \display[6]\ => reg_PC_n_41,
      display_OBUF(4 downto 0) => display_OBUF(6 downto 2),
      \display_OBUF[2]_inst_i_1_0\ => reg_PC_n_45,
      \display_OBUF[4]_inst_i_1_0\ => reg_PC_n_43,
      display_enable_OBUF(0) => display_enable_OBUF(0),
      \dout_reg[0]_i_2__0_0\ => reg_IR_n_157,
      \dout_reg[11]_i_3__0_0\ => reg_IR_n_156,
      \dout_reg[20]\(31 downto 0) => salidaBancoRegb(31 downto 0),
      \dout_reg[20]_i_3__0_0\ => reg_IR_n_158,
      \dout_reg[31]_i_2__0_0\ => reg_IR_n_154,
      \dout_reg[31]_i_2__0_1\ => reg_IR_n_155,
      \dout_reg[31]_i_2__1_0\ => reg_IR_n_159,
      rst_IBUF => rst_IBUF
    );
mem: entity work.memoria
     port map (
      D(31 downto 0) => \^d\(31 downto 0),
      Q(0) => Q(7),
      addra(8 downto 0) => ADDR(10 downto 2),
      clk_out1 => clk_out1,
      \dout_reg[31]\(31 downto 17) => \^dout_reg[31]\(16 downto 2),
      \dout_reg[31]\(16 downto 2) => B(16 downto 2),
      \dout_reg[31]\(1 downto 0) => \^dout_reg[31]\(1 downto 0),
      ena => ena
    );
reg_A: entity work.registro
     port map (
      D(31 downto 0) => salidaBancoRegA(31 downto 0),
      OPB(1) => OPB(10),
      OPB(0) => OPB(2),
      Q(12 downto 0) => \^dout_reg[31]\(16 downto 4),
      R_signed0_carry => reg_IR_n_77,
      R_signed0_carry_0 => \dout_reg[1]_i_2_0\,
      \R_signed0_carry__0\ => reg_IR_n_71,
      \R_signed0_carry__0_0\ => reg_IR_n_73,
      \R_signed0_carry__1\ => reg_IR_n_64,
      \R_signed0_carry__2\ => \R_signed0_carry__2\,
      \R_signed0_carry__2_0\ => reg_IR_n_61,
      \R_signed0_carry__3\ => \R_signed0_carry__3\,
      \R_signed0_carry__3_0\ => \R_signed0_carry__3_0\,
      \R_signed0_inferred__0/i__carry__6\(20 downto 8) => \^dout_reg[31]_0\(31 downto 19),
      \R_signed0_inferred__0/i__carry__6\(7) => \^dout_reg[31]_0\(13),
      \R_signed0_inferred__0/i__carry__6\(6 downto 5) => \^dout_reg[31]_0\(11 downto 10),
      \R_signed0_inferred__0/i__carry__6\(4 downto 3) => \^dout_reg[31]_0\(7 downto 6),
      \R_signed0_inferred__0/i__carry__6\(2 downto 0) => \^dout_reg[31]_0\(3 downto 1),
      S(1) => reg_A_n_38,
      S(0) => reg_A_n_39,
      clk_out1 => clk_out1,
      \dout_reg[0]_0\(0) => Q(2),
      \dout_reg[11]_0\(1) => reg_A_n_34,
      \dout_reg[11]_0\(0) => reg_A_n_35,
      \dout_reg[13]_0\(0) => reg_A_n_33,
      \dout_reg[19]_0\(0) => reg_A_n_41,
      \dout_reg[23]_0\(3) => reg_A_n_42,
      \dout_reg[23]_0\(2) => reg_A_n_43,
      \dout_reg[23]_0\(1) => reg_A_n_44,
      \dout_reg[23]_0\(0) => reg_A_n_45,
      \dout_reg[27]_0\(3) => reg_A_n_46,
      \dout_reg[27]_0\(2) => reg_A_n_47,
      \dout_reg[27]_0\(1) => reg_A_n_48,
      \dout_reg[27]_0\(0) => reg_A_n_49,
      \dout_reg[2]_0\(0) => reg_A_n_40,
      \dout_reg[30]_0\(2) => reg_A_n_50,
      \dout_reg[30]_0\(1) => reg_A_n_51,
      \dout_reg[30]_0\(0) => reg_A_n_52,
      \dout_reg[31]_0\(0) => reg_A_n_0,
      \dout_reg[31]_1\(31 downto 0) => \^dout_reg[31]_4\(31 downto 0),
      \dout_reg[7]_0\(1) => reg_A_n_36,
      \dout_reg[7]_0\(0) => reg_A_n_37,
      rst_IBUF => rst_IBUF
    );
reg_ALUout: entity work.registro_0
     port map (
      D(31) => ALU_i_n_12,
      D(30) => ALU_i_n_13,
      D(29) => ALU_i_n_14,
      D(28) => ALU_i_n_15,
      D(27) => ALU_i_n_16,
      D(26) => ALU_i_n_17,
      D(25) => ALU_i_n_18,
      D(24) => ALU_i_n_19,
      D(23) => ALU_i_n_20,
      D(22) => ALU_i_n_21,
      D(21) => ALU_i_n_22,
      D(20) => ALU_i_n_23,
      D(19) => ALU_i_n_24,
      D(18) => ALU_i_n_25,
      D(17) => ALU_i_n_26,
      D(16) => ALU_i_n_27,
      D(15) => ALU_i_n_28,
      D(14) => ALU_i_n_29,
      D(13) => ALU_i_n_30,
      D(12) => ALU_i_n_31,
      D(11) => ALU_i_n_32,
      D(10) => ALU_i_n_33,
      D(9) => ALU_i_n_34,
      D(8) => ALU_i_n_35,
      D(7) => ALU_i_n_36,
      D(6) => ALU_i_n_37,
      D(5) => ALU_i_n_38,
      D(4) => ALU_i_n_39,
      D(3) => ALU_i_n_40,
      D(2) => ALU_i_n_41,
      D(1) => ALU_i_n_42,
      D(0) => ALU_i_n_43,
      clk_out1 => clk_out1,
      \dout_reg[0]_0\(0) => \dout_reg[0]_0\(0),
      \dout_reg[31]_0\(31 downto 0) => \^dout_reg[31]_1\(31 downto 0),
      rst_IBUF => rst_IBUF
    );
reg_B: entity work.registro_1
     port map (
      D(31 downto 0) => salidaBancoRegb(31 downto 0),
      Q(31 downto 17) => \^dout_reg[31]\(16 downto 2),
      Q(16 downto 2) => B(16 downto 2),
      Q(1 downto 0) => \^dout_reg[31]\(1 downto 0),
      \R_signed0_carry__3\ => \R_signed0_carry__3_0\,
      \R_signed0_carry__3_0\ => \R_signed0_carry__3\,
      \R_signed0_carry__3_1\ => \R_signed0_carry__2\,
      \R_signed0_carry__6\(2) => \^dout_reg[31]_0\(31),
      \R_signed0_carry__6\(1 downto 0) => \^dout_reg[31]_0\(18 downto 17),
      \R_signed0_carry__6_0\(2) => \^dout_reg[31]_4\(31),
      \R_signed0_carry__6_0\(1 downto 0) => \^dout_reg[31]_4\(18 downto 17),
      clk_out1 => clk_out1,
      \dout_reg[18]_0\(1) => reg_B_n_33,
      \dout_reg[18]_0\(0) => reg_B_n_34,
      \dout_reg[31]_0\(0) => reg_B_n_0,
      \dout_reg[31]_1\(0) => Q(2),
      rst_IBUF => rst_IBUF
    );
reg_IR: entity work.registro_2
     port map (
      D(25 downto 0) => din(25 downto 0),
      E(0) => \bancoDeRegistros[3]_3\,
      \FSM_onehot_currentState_reg[14]\ => \FSM_onehot_currentState_reg[14]\,
      \FSM_onehot_currentState_reg[15]\ => \FSM_onehot_currentState_reg[15]\,
      \FSM_onehot_currentState_reg[4]\(0) => \bancoDeRegistros[7]_13\,
      \FSM_onehot_currentState_reg[4]_0\(0) => \bancoDeRegistros[15]_15\,
      \FSM_onehot_currentState_reg[4]_1\(0) => \bancoDeRegistros[30]_26\,
      \FSM_onehot_currentState_reg[7]\(0) => \bancoDeRegistros[4]_7\,
      \FSM_onehot_currentState_reg[7]_0\(0) => \bancoDeRegistros[12]_8\,
      \FSM_onehot_currentState_reg[7]_1\(0) => \bancoDeRegistros[16]_19\,
      \FSM_onehot_currentState_reg[7]_2\(0) => \bancoDeRegistros[24]_21\,
      \FSM_onehot_currentState_reg[7]_3\(0) => \bancoDeRegistros[18]_22\,
      \FSM_onehot_currentState_reg[7]_4\(0) => \bancoDeRegistros[26]_24\,
      \FSM_onehot_currentState_reg[8]\ => \FSM_onehot_currentState_reg[8]\,
      OPA(13) => OPA(29),
      OPA(12 downto 11) => OPA(27 downto 26),
      OPA(10) => OPA(23),
      OPA(9 downto 5) => OPA(21 downto 17),
      OPA(4) => OPA(12),
      OPA(3) => OPA(8),
      OPA(2 downto 1) => OPA(5 downto 4),
      OPA(0) => OPA(0),
      OPB(1) => OPB(10),
      OPB(0) => OPB(2),
      Q(28 downto 26) => \^dout_reg[31]_2\(20 downto 18),
      Q(25 downto 20) => IR(25 downto 20),
      Q(19 downto 18) => \^dout_reg[31]_2\(17 downto 16),
      Q(17 downto 16) => IR(17 downto 16),
      Q(15 downto 0) => \^dout_reg[31]_2\(15 downto 0),
      \R_signed0_carry__2_i_7\ => \R_signed0_carry__2_i_7\,
      \R_signed0_inferred__0/i__carry__3\ => \R_signed0_inferred__0/i__carry__3\,
      \R_signed0_inferred__0/i__carry__3_0\ => \R_signed0_inferred__0/i__carry__3_0\,
      \bancoDeRegistros_reg[22][31]\ => \bancoDeRegistros_reg[22][31]\,
      \bancoDeRegistros_reg[27][31]\ => \bancoDeRegistros_reg[27][31]\,
      clk_out1 => clk_out1,
      \dout_reg[0]_0\ => ALU_i_n_57,
      \dout_reg[0]_1\(0) => \dout_reg[0]\(0),
      \dout_reg[10]_0\ => ALU_i_n_59,
      \dout_reg[10]_1\ => \dout_reg[10]\,
      \dout_reg[11]_0\(0) => \bancoDeRegistros[2]_1\,
      \dout_reg[11]_1\(0) => \bancoDeRegistros[10]_2\,
      \dout_reg[11]_2\(0) => \bancoDeRegistros[6]_12\,
      \dout_reg[11]_3\(0) => \bancoDeRegistros[14]_14\,
      \dout_reg[11]_4\ => ALU_i_n_73,
      \dout_reg[11]_5\ => \dout_reg[11]\,
      \dout_reg[12]_0\(0) => \bancoDeRegistros[5]_9\,
      \dout_reg[12]_1\(0) => \bancoDeRegistros[9]_10\,
      \dout_reg[12]_2\(0) => \bancoDeRegistros[13]_11\,
      \dout_reg[12]_3\(0) => reg_IR_n_149,
      \dout_reg[12]_4\(0) => reg_IR_n_151,
      \dout_reg[12]_5\(0) => reg_IR_n_152,
      \dout_reg[12]_6\(0) => reg_IR_n_153,
      \dout_reg[12]_7\ => ALU_i_n_72,
      \dout_reg[13]_0\ => reg_IR_n_61,
      \dout_reg[13]_1\(0) => \bancoDeRegistros[17]_20\,
      \dout_reg[13]_2\(0) => \bancoDeRegistros[19]_23\,
      \dout_reg[13]_3\(2) => reg_IR_n_138,
      \dout_reg[13]_3\(1) => reg_IR_n_139,
      \dout_reg[13]_3\(0) => reg_IR_n_140,
      \dout_reg[13]_4\ => ALU_i_n_71,
      \dout_reg[13]_5\ => \dout_reg[13]\,
      \dout_reg[14]_0\(0) => \bancoDeRegistros[20]_17\,
      \dout_reg[14]_1\(0) => \bancoDeRegistros[28]_18\,
      \dout_reg[14]_2\(0) => \bancoDeRegistros[27]_25\,
      \dout_reg[14]_3\(0) => reg_IR_n_134,
      \dout_reg[14]_4\ => ALU_i_n_70,
      \dout_reg[14]_5\ => \dout_reg[14]\,
      \dout_reg[15]_0\(0) => \bancoDeRegistros[22]_16\,
      \dout_reg[15]_1\ => \dout_reg[15]\,
      \dout_reg[15]_2\(2) => reg_IR_n_135,
      \dout_reg[15]_2\(1) => reg_IR_n_136,
      \dout_reg[15]_2\(0) => reg_IR_n_137,
      \dout_reg[15]_i_2_0\ => \dout_reg[15]_i_2\,
      \dout_reg[15]_i_2_1\(4) => data1(15),
      \dout_reg[15]_i_2_1\(3 downto 1) => data1(7 downto 5),
      \dout_reg[15]_i_2_1\(0) => data1(3),
      \dout_reg[15]_i_2_2\(4) => data0(15),
      \dout_reg[15]_i_2_2\(3 downto 1) => data0(7 downto 5),
      \dout_reg[15]_i_2_2\(0) => data0(3),
      \dout_reg[15]_i_2_3\(5) => \^dout_reg[31]_0\(15),
      \dout_reg[15]_i_2_3\(4 downto 2) => \^dout_reg[31]_0\(7 downto 5),
      \dout_reg[15]_i_2_3\(1) => \^dout_reg[31]_0\(3),
      \dout_reg[15]_i_2_3\(0) => \^dout_reg[31]_0\(1),
      \dout_reg[15]_i_2_4\ => \R_signed0_carry__2\,
      \dout_reg[15]_i_2_5\(5) => \^dout_reg[31]_4\(15),
      \dout_reg[15]_i_2_5\(4 downto 2) => \^dout_reg[31]_4\(7 downto 5),
      \dout_reg[15]_i_2_5\(1) => \^dout_reg[31]_4\(3),
      \dout_reg[15]_i_2_5\(0) => \^dout_reg[31]_4\(1),
      \dout_reg[16]_0\(0) => reg_IR_n_133,
      \dout_reg[16]_1\ => ALU_i_n_69,
      \dout_reg[16]_2\ => \dout_reg[16]\,
      \dout_reg[16]_rep_0\ => reg_IR_n_158,
      \dout_reg[16]_rep__0_0\ => reg_IR_n_159,
      \dout_reg[17]_0\(0) => \bancoDeRegistros[11]_4\,
      \dout_reg[17]_1\(0) => \bancoDeRegistros[0]_5\,
      \dout_reg[17]_2\(0) => \bancoDeRegistros[8]_6\,
      \dout_reg[17]_3\ => ALU_i_n_60,
      \dout_reg[17]_4\ => \dout_reg[17]\,
      \dout_reg[17]_rep_0\ => reg_IR_n_156,
      \dout_reg[17]_rep__0_0\ => reg_IR_n_157,
      \dout_reg[18]_0\ => ALU_i_n_61,
      \dout_reg[18]_1\ => \dout_reg[18]\,
      \dout_reg[19]_0\(0) => reg_IR_n_150,
      \dout_reg[19]_1\ => ALU_i_n_45,
      \dout_reg[19]_i_2_0\ => \R_signed0_carry__3\,
      \dout_reg[1]_0\ => reg_IR_n_77,
      \dout_reg[1]_1\ => ALU_i_n_44,
      \dout_reg[1]_i_2_0\ => \dout_reg[1]_i_2_0\,
      \dout_reg[20]_0\(0) => \bancoDeRegistros[1]_0\,
      \dout_reg[20]_1\ => ALU_i_n_46,
      \dout_reg[21]_0\ => ALU_i_n_68,
      \dout_reg[21]_1\ => \dout_reg[21]\,
      \dout_reg[21]_rep_0\ => reg_IR_n_155,
      \dout_reg[22]_0\ => ALU_i_n_67,
      \dout_reg[22]_1\ => \dout_reg[22]\,
      \dout_reg[22]_2\ => \dout_reg[22]_0\,
      \dout_reg[22]_rep_0\ => reg_IR_n_154,
      \dout_reg[23]_0\ => ALU_i_n_66,
      \dout_reg[23]_1\ => \dout_reg[23]\,
      \dout_reg[24]_0\ => ALU_i_n_65,
      \dout_reg[24]_1\ => \dout_reg[24]\,
      \dout_reg[24]_2\ => \dout_reg[24]_0\,
      \dout_reg[25]_0\(4) => Q(9),
      \dout_reg[25]_0\(3) => Q(6),
      \dout_reg[25]_0\(2) => Q(4),
      \dout_reg[25]_0\(1 downto 0) => Q(1 downto 0),
      \dout_reg[25]_1\(25) => ALU_i_n_18,
      \dout_reg[25]_1\(24) => ALU_i_n_19,
      \dout_reg[25]_1\(23) => ALU_i_n_20,
      \dout_reg[25]_1\(22) => ALU_i_n_21,
      \dout_reg[25]_1\(21) => ALU_i_n_22,
      \dout_reg[25]_1\(20) => ALU_i_n_23,
      \dout_reg[25]_1\(19) => ALU_i_n_24,
      \dout_reg[25]_1\(18) => ALU_i_n_25,
      \dout_reg[25]_1\(17) => ALU_i_n_26,
      \dout_reg[25]_1\(16) => ALU_i_n_27,
      \dout_reg[25]_1\(15) => ALU_i_n_28,
      \dout_reg[25]_1\(14) => ALU_i_n_29,
      \dout_reg[25]_1\(13) => ALU_i_n_30,
      \dout_reg[25]_1\(12) => ALU_i_n_31,
      \dout_reg[25]_1\(11) => ALU_i_n_32,
      \dout_reg[25]_1\(10) => ALU_i_n_33,
      \dout_reg[25]_1\(9) => ALU_i_n_34,
      \dout_reg[25]_1\(8) => ALU_i_n_35,
      \dout_reg[25]_1\(7) => ALU_i_n_36,
      \dout_reg[25]_1\(6) => ALU_i_n_37,
      \dout_reg[25]_1\(5) => ALU_i_n_38,
      \dout_reg[25]_1\(4) => ALU_i_n_39,
      \dout_reg[25]_1\(3) => ALU_i_n_40,
      \dout_reg[25]_1\(2) => ALU_i_n_41,
      \dout_reg[25]_1\(1) => ALU_i_n_42,
      \dout_reg[25]_1\(0) => ALU_i_n_43,
      \dout_reg[25]_2\ => ALU_i_n_47,
      \dout_reg[25]_i_2_0\ => \dout_reg[25]_i_2\,
      \dout_reg[26]_0\ => ALU_i_n_48,
      \dout_reg[27]_0\ => ALU_i_n_62,
      \dout_reg[27]_1\ => \dout_reg[27]\,
      \dout_reg[28]_0\ => \dout_reg[28]\,
      \dout_reg[28]_1\ => \dout_reg[28]_0\,
      \dout_reg[28]_2\ => ALU_i_n_55,
      \dout_reg[28]_i_2_0\ => \dout_reg[28]_i_2\,
      \dout_reg[29]_0\ => ALU_i_n_64,
      \dout_reg[29]_1\ => \dout_reg[29]\,
      \dout_reg[2]_0\ => ALU_i_n_58,
      \dout_reg[2]_1\ => \dout_reg[2]\,
      \dout_reg[30]_0\ => \dout_reg[30]\,
      \dout_reg[30]_1\ => ALU_i_n_56,
      \dout_reg[30]_i_2_0\(20) => \^dout_reg[31]\(15),
      \dout_reg[30]_i_2_0\(19) => \^dout_reg[31]\(13),
      \dout_reg[30]_i_2_0\(18 downto 17) => \^dout_reg[31]\(11 downto 10),
      \dout_reg[30]_i_2_0\(16 downto 15) => \^dout_reg[31]\(5 downto 4),
      \dout_reg[30]_i_2_0\(14 downto 0) => B(16 downto 2),
      \dout_reg[30]_i_2_1\ => \dout_reg[30]_i_2\,
      \dout_reg[31]_0\(5 downto 4) => \dout_reg[31]_3\(7 downto 6),
      \dout_reg[31]_0\(3 downto 0) => \dout_reg[31]_3\(4 downto 1),
      \dout_reg[31]_1\ => ALU_i_n_63,
      \dout_reg[31]_2\ => \dout_reg[31]_5\,
      \dout_reg[31]_3\ => \dout_reg[31]_6\,
      \dout_reg[31]_4\(31 downto 0) => \^d\(31 downto 0),
      \dout_reg[3]_0\ => reg_IR_n_55,
      \dout_reg[3]_1\ => reg_IR_n_56,
      \dout_reg[3]_10\ => reg_IR_n_69,
      \dout_reg[3]_11\ => reg_IR_n_70,
      \dout_reg[3]_12\ => reg_IR_n_72,
      \dout_reg[3]_13\ => reg_IR_n_74,
      \dout_reg[3]_14\ => reg_IR_n_75,
      \dout_reg[3]_15\ => reg_IR_n_76,
      \dout_reg[3]_16\ => reg_IR_n_78,
      \dout_reg[3]_17\ => reg_IR_n_79,
      \dout_reg[3]_18\ => reg_IR_n_80,
      \dout_reg[3]_19\ => reg_IR_n_81,
      \dout_reg[3]_2\ => reg_IR_n_57,
      \dout_reg[3]_20\ => reg_IR_n_82,
      \dout_reg[3]_21\ => reg_IR_n_83,
      \dout_reg[3]_22\ => reg_IR_n_84,
      \dout_reg[3]_23\ => reg_IR_n_85,
      \dout_reg[3]_24\ => reg_IR_n_86,
      \dout_reg[3]_25\ => reg_IR_n_87,
      \dout_reg[3]_26\ => reg_IR_n_88,
      \dout_reg[3]_27\ => reg_IR_n_89,
      \dout_reg[3]_28\ => reg_IR_n_90,
      \dout_reg[3]_29\ => reg_IR_n_91,
      \dout_reg[3]_3\ => reg_IR_n_58,
      \dout_reg[3]_30\ => reg_IR_n_92,
      \dout_reg[3]_31\ => reg_IR_n_93,
      \dout_reg[3]_32\ => reg_IR_n_94,
      \dout_reg[3]_33\ => reg_IR_n_95,
      \dout_reg[3]_34\(1) => reg_IR_n_147,
      \dout_reg[3]_34\(0) => reg_IR_n_148,
      \dout_reg[3]_4\ => reg_IR_n_59,
      \dout_reg[3]_5\ => reg_IR_n_60,
      \dout_reg[3]_6\ => reg_IR_n_62,
      \dout_reg[3]_7\ => reg_IR_n_63,
      \dout_reg[3]_8\ => reg_IR_n_65,
      \dout_reg[3]_9\ => reg_IR_n_68,
      \dout_reg[3]_i_2_0\ => \dout_reg[3]_i_2\,
      \dout_reg[4]_0\ => reg_IR_n_73,
      \dout_reg[4]_1\ => ALU_i_n_76,
      \dout_reg[5]_0\ => reg_IR_n_71,
      \dout_reg[5]_1\(1) => reg_IR_n_145,
      \dout_reg[5]_1\(0) => reg_IR_n_146,
      \dout_reg[6]_i_2_0\ => \dout_reg[6]_i_2\,
      \dout_reg[7]_0\(1) => reg_IR_n_143,
      \dout_reg[7]_0\(0) => reg_IR_n_144,
      \dout_reg[7]_i_2_0\ => \dout_reg[7]_i_2\,
      \dout_reg[8]_0\ => ALU_i_n_75,
      \dout_reg[9]_0\ => reg_IR_n_64,
      \dout_reg[9]_1\(1) => reg_IR_n_141,
      \dout_reg[9]_1\(0) => reg_IR_n_142,
      \dout_reg[9]_2\ => ALU_i_n_74,
      \dout_reg[9]_3\ => \dout_reg[9]\,
      rst_IBUF => rst_IBUF
    );
reg_PC: entity work.registro_3
     port map (
      D(31 downto 0) => din(31 downto 0),
      E(0) => E(0),
      L(19 downto 18) => L(19 downto 18),
      OPB(1) => OPB(10),
      OPB(0) => OPB(2),
      Q(31 downto 0) => \^dout_reg[31]_0\(31 downto 0),
      \R_signed0_inferred__0/i__carry\ => reg_IR_n_77,
      \R_signed0_inferred__0/i__carry_0\ => \dout_reg[1]_i_2_0\,
      \R_signed0_inferred__0/i__carry__0\ => reg_IR_n_71,
      \R_signed0_inferred__0/i__carry__0_0\ => reg_IR_n_73,
      \R_signed0_inferred__0/i__carry__1\ => reg_IR_n_64,
      \R_signed0_inferred__0/i__carry__2\ => reg_IR_n_61,
      \R_signed0_inferred__0/i__carry__3\ => \R_signed0_carry__2\,
      \R_signed0_inferred__0/i__carry__3_0\ => \R_signed0_carry__3_0\,
      \R_signed0_inferred__0/i__carry__3_1\ => \R_signed0_carry__3\,
      \R_signed0_inferred__0/i__carry__6\(21 downto 8) => \^dout_reg[31]_4\(30 downto 17),
      \R_signed0_inferred__0/i__carry__6\(7) => \^dout_reg[31]_4\(13),
      \R_signed0_inferred__0/i__carry__6\(6 downto 5) => \^dout_reg[31]_4\(11 downto 10),
      \R_signed0_inferred__0/i__carry__6\(4 downto 3) => \^dout_reg[31]_4\(7 downto 6),
      \R_signed0_inferred__0/i__carry__6\(2 downto 0) => \^dout_reg[31]_4\(3 downto 1),
      \R_signed0_inferred__0/i__carry__6_0\(13 downto 0) => \^dout_reg[31]\(15 downto 2),
      S(0) => reg_PC_n_69,
      addra(8 downto 0) => ADDR(10 downto 2),
      clk_out1 => clk_out1,
      \display[0]\ => banco_registros_n_6,
      \display[1]\ => banco_registros_n_5,
      display_OBUF(1 downto 0) => display_OBUF(1 downto 0),
      \display_OBUF[3]_inst_i_1\ => banco_registros_n_72,
      \display_OBUF[5]_inst_i_1\ => banco_registros_n_7,
      display_enable_OBUF(0) => display_enable_OBUF(1),
      \dout_reg[11]_0\(1) => reg_PC_n_63,
      \dout_reg[11]_0\(0) => reg_PC_n_64,
      \dout_reg[13]_0\(0) => reg_PC_n_62,
      \dout_reg[19]_0\(2) => reg_PC_n_48,
      \dout_reg[19]_0\(1) => reg_PC_n_49,
      \dout_reg[19]_0\(0) => reg_PC_n_50,
      \dout_reg[23]_0\(3) => reg_PC_n_51,
      \dout_reg[23]_0\(2) => reg_PC_n_52,
      \dout_reg[23]_0\(1) => reg_PC_n_53,
      \dout_reg[23]_0\(0) => reg_PC_n_54,
      \dout_reg[27]_0\(3) => reg_PC_n_55,
      \dout_reg[27]_0\(2) => reg_PC_n_56,
      \dout_reg[27]_0\(1) => reg_PC_n_57,
      \dout_reg[27]_0\(0) => reg_PC_n_58,
      \dout_reg[30]_0\(2) => reg_PC_n_59,
      \dout_reg[30]_0\(1) => reg_PC_n_60,
      \dout_reg[30]_0\(0) => reg_PC_n_61,
      \dout_reg[31]_0\(1) => Q(7),
      \dout_reg[31]_0\(0) => Q(5),
      \dout_reg[31]_1\(8 downto 0) => \^dout_reg[31]_1\(10 downto 2),
      \dout_reg[3]_0\ => reg_PC_n_42,
      \dout_reg[3]_1\(1) => reg_PC_n_67,
      \dout_reg[3]_1\(0) => reg_PC_n_68,
      \dout_reg[4]_0\ => reg_PC_n_44,
      \dout_reg[5]_0\ => reg_PC_n_41,
      \dout_reg[5]_1\ => reg_PC_n_43,
      \dout_reg[5]_2\ => reg_PC_n_45,
      \dout_reg[7]_0\(1) => reg_PC_n_65,
      \dout_reg[7]_0\(0) => reg_PC_n_66,
      rst_IBUF => rst_IBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MIPSMulticiclo is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    display : out STD_LOGIC_VECTOR ( 6 downto 0 );
    display_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    modo : in STD_LOGIC;
    siguiente : in STD_LOGIC;
    sw : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of MIPSMulticiclo : entity is true;
  attribute ECO_CHECKSUM : string;
  attribute ECO_CHECKSUM of MIPSMulticiclo : entity is "70775b5c";
  attribute POWER_OPT_BRAM_CDC : integer;
  attribute POWER_OPT_BRAM_CDC of MIPSMulticiclo : entity is 0;
  attribute POWER_OPT_BRAM_SR_ADDR : integer;
  attribute POWER_OPT_BRAM_SR_ADDR of MIPSMulticiclo : entity is 2;
  attribute POWER_OPT_LOOPED_NET_PERCENTAGE : integer;
  attribute POWER_OPT_LOOPED_NET_PERCENTAGE of MIPSMulticiclo : entity is 0;
end MIPSMulticiclo;

architecture STRUCTURE of MIPSMulticiclo is
  signal B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal IR : STD_LOGIC_VECTOR ( 19 downto 11 );
  signal L : STD_LOGIC_VECTOR ( 19 downto 18 );
  signal OPA : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal OPB : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RD_n_100 : STD_LOGIC;
  signal RD_n_101 : STD_LOGIC;
  signal RD_n_102 : STD_LOGIC;
  signal RD_n_103 : STD_LOGIC;
  signal RD_n_104 : STD_LOGIC;
  signal RD_n_105 : STD_LOGIC;
  signal RD_n_106 : STD_LOGIC;
  signal RD_n_107 : STD_LOGIC;
  signal RD_n_108 : STD_LOGIC;
  signal RD_n_109 : STD_LOGIC;
  signal RD_n_110 : STD_LOGIC;
  signal RD_n_111 : STD_LOGIC;
  signal RD_n_112 : STD_LOGIC;
  signal RD_n_123 : STD_LOGIC;
  signal RD_n_124 : STD_LOGIC;
  signal RD_n_125 : STD_LOGIC;
  signal RD_n_126 : STD_LOGIC;
  signal RD_n_127 : STD_LOGIC;
  signal RD_n_128 : STD_LOGIC;
  signal RD_n_129 : STD_LOGIC;
  signal RD_n_130 : STD_LOGIC;
  signal RD_n_131 : STD_LOGIC;
  signal RD_n_132 : STD_LOGIC;
  signal RD_n_133 : STD_LOGIC;
  signal RD_n_134 : STD_LOGIC;
  signal RD_n_135 : STD_LOGIC;
  signal RD_n_136 : STD_LOGIC;
  signal RD_n_137 : STD_LOGIC;
  signal RD_n_138 : STD_LOGIC;
  signal RD_n_139 : STD_LOGIC;
  signal RD_n_140 : STD_LOGIC;
  signal RD_n_141 : STD_LOGIC;
  signal RD_n_142 : STD_LOGIC;
  signal RD_n_143 : STD_LOGIC;
  signal RD_n_144 : STD_LOGIC;
  signal RD_n_145 : STD_LOGIC;
  signal RD_n_146 : STD_LOGIC;
  signal RD_n_147 : STD_LOGIC;
  signal RD_n_148 : STD_LOGIC;
  signal RD_n_149 : STD_LOGIC;
  signal RD_n_150 : STD_LOGIC;
  signal RD_n_151 : STD_LOGIC;
  signal RD_n_152 : STD_LOGIC;
  signal RD_n_153 : STD_LOGIC;
  signal RD_n_154 : STD_LOGIC;
  signal RD_n_155 : STD_LOGIC;
  signal RD_n_156 : STD_LOGIC;
  signal RD_n_157 : STD_LOGIC;
  signal RD_n_158 : STD_LOGIC;
  signal RD_n_159 : STD_LOGIC;
  signal RD_n_160 : STD_LOGIC;
  signal RD_n_161 : STD_LOGIC;
  signal RD_n_162 : STD_LOGIC;
  signal RD_n_163 : STD_LOGIC;
  signal RD_n_164 : STD_LOGIC;
  signal RD_n_165 : STD_LOGIC;
  signal RD_n_166 : STD_LOGIC;
  signal RD_n_167 : STD_LOGIC;
  signal RD_n_168 : STD_LOGIC;
  signal RD_n_169 : STD_LOGIC;
  signal RD_n_170 : STD_LOGIC;
  signal RD_n_171 : STD_LOGIC;
  signal RD_n_172 : STD_LOGIC;
  signal RD_n_173 : STD_LOGIC;
  signal RD_n_181 : STD_LOGIC;
  signal RD_n_182 : STD_LOGIC;
  signal RD_n_183 : STD_LOGIC;
  signal RD_n_184 : STD_LOGIC;
  signal RD_n_49 : STD_LOGIC;
  signal RD_n_50 : STD_LOGIC;
  signal RD_n_51 : STD_LOGIC;
  signal RD_n_52 : STD_LOGIC;
  signal RD_n_53 : STD_LOGIC;
  signal RD_n_54 : STD_LOGIC;
  signal RD_n_55 : STD_LOGIC;
  signal RD_n_56 : STD_LOGIC;
  signal RD_n_57 : STD_LOGIC;
  signal RD_n_58 : STD_LOGIC;
  signal RD_n_59 : STD_LOGIC;
  signal RD_n_60 : STD_LOGIC;
  signal RD_n_61 : STD_LOGIC;
  signal RD_n_62 : STD_LOGIC;
  signal RD_n_63 : STD_LOGIC;
  signal RD_n_64 : STD_LOGIC;
  signal RD_n_65 : STD_LOGIC;
  signal RD_n_66 : STD_LOGIC;
  signal RD_n_67 : STD_LOGIC;
  signal RD_n_68 : STD_LOGIC;
  signal RD_n_69 : STD_LOGIC;
  signal RD_n_70 : STD_LOGIC;
  signal RD_n_71 : STD_LOGIC;
  signal RD_n_72 : STD_LOGIC;
  signal RD_n_73 : STD_LOGIC;
  signal RD_n_74 : STD_LOGIC;
  signal RD_n_75 : STD_LOGIC;
  signal RD_n_76 : STD_LOGIC;
  signal RD_n_77 : STD_LOGIC;
  signal RD_n_78 : STD_LOGIC;
  signal RD_n_79 : STD_LOGIC;
  signal RD_n_80 : STD_LOGIC;
  signal RD_n_81 : STD_LOGIC;
  signal RD_n_82 : STD_LOGIC;
  signal RD_n_83 : STD_LOGIC;
  signal RD_n_84 : STD_LOGIC;
  signal RD_n_85 : STD_LOGIC;
  signal RD_n_86 : STD_LOGIC;
  signal RD_n_87 : STD_LOGIC;
  signal RD_n_88 : STD_LOGIC;
  signal RD_n_89 : STD_LOGIC;
  signal RD_n_90 : STD_LOGIC;
  signal RD_n_91 : STD_LOGIC;
  signal RD_n_92 : STD_LOGIC;
  signal RD_n_93 : STD_LOGIC;
  signal RD_n_94 : STD_LOGIC;
  signal RD_n_95 : STD_LOGIC;
  signal RD_n_96 : STD_LOGIC;
  signal RD_n_97 : STD_LOGIC;
  signal RD_n_98 : STD_LOGIC;
  signal RD_n_99 : STD_LOGIC;
  signal UC_n_0 : STD_LOGIC;
  signal UC_n_1 : STD_LOGIC;
  signal UC_n_109 : STD_LOGIC;
  signal UC_n_11 : STD_LOGIC;
  signal UC_n_110 : STD_LOGIC;
  signal UC_n_111 : STD_LOGIC;
  signal UC_n_112 : STD_LOGIC;
  signal UC_n_113 : STD_LOGIC;
  signal UC_n_114 : STD_LOGIC;
  signal UC_n_115 : STD_LOGIC;
  signal UC_n_116 : STD_LOGIC;
  signal UC_n_117 : STD_LOGIC;
  signal UC_n_118 : STD_LOGIC;
  signal UC_n_119 : STD_LOGIC;
  signal UC_n_12 : STD_LOGIC;
  signal UC_n_120 : STD_LOGIC;
  signal UC_n_121 : STD_LOGIC;
  signal UC_n_122 : STD_LOGIC;
  signal UC_n_123 : STD_LOGIC;
  signal UC_n_124 : STD_LOGIC;
  signal UC_n_125 : STD_LOGIC;
  signal UC_n_14 : STD_LOGIC;
  signal UC_n_15 : STD_LOGIC;
  signal UC_n_16 : STD_LOGIC;
  signal UC_n_17 : STD_LOGIC;
  signal UC_n_18 : STD_LOGIC;
  signal UC_n_19 : STD_LOGIC;
  signal UC_n_2 : STD_LOGIC;
  signal UC_n_20 : STD_LOGIC;
  signal UC_n_21 : STD_LOGIC;
  signal UC_n_22 : STD_LOGIC;
  signal UC_n_23 : STD_LOGIC;
  signal UC_n_24 : STD_LOGIC;
  signal UC_n_3 : STD_LOGIC;
  signal UC_n_4 : STD_LOGIC;
  signal UC_n_5 : STD_LOGIC;
  signal UC_n_56 : STD_LOGIC;
  signal UC_n_57 : STD_LOGIC;
  signal UC_n_58 : STD_LOGIC;
  signal UC_n_59 : STD_LOGIC;
  signal UC_n_6 : STD_LOGIC;
  signal UC_n_60 : STD_LOGIC;
  signal UC_n_61 : STD_LOGIC;
  signal UC_n_62 : STD_LOGIC;
  signal UC_n_63 : STD_LOGIC;
  signal UC_n_64 : STD_LOGIC;
  signal UC_n_65 : STD_LOGIC;
  signal UC_n_66 : STD_LOGIC;
  signal UC_n_67 : STD_LOGIC;
  signal UC_n_68 : STD_LOGIC;
  signal UC_n_69 : STD_LOGIC;
  signal UC_n_7 : STD_LOGIC;
  signal UC_n_70 : STD_LOGIC;
  signal UC_n_71 : STD_LOGIC;
  signal UC_n_72 : STD_LOGIC;
  signal UC_n_73 : STD_LOGIC;
  signal UC_n_74 : STD_LOGIC;
  signal UC_n_75 : STD_LOGIC;
  signal UC_n_76 : STD_LOGIC;
  signal UC_n_8 : STD_LOGIC;
  signal UC_n_9 : STD_LOGIC;
  signal busW : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal clk_10MHz : STD_LOGIC;
  signal clk_IBUF : STD_LOGIC;
  signal display_OBUF : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal display_enable_OBUF : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal displays_i_n_6 : STD_LOGIC;
  signal eliminadorRebotesModo_n_1 : STD_LOGIC;
  signal eliminadorRebotesModo_n_2 : STD_LOGIC;
  signal eliminadorRebotesModo_n_3 : STD_LOGIC;
  signal in2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal load : STD_LOGIC;
  signal \mem/ena\ : STD_LOGIC;
  signal modo_IBUF : STD_LOGIC;
  signal rst_IBUF : STD_LOGIC;
  signal salidaMem : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal siguiente_IBUF : STD_LOGIC;
  signal sw_IBUF : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute OPT_INSERTED : boolean;
  attribute OPT_INSERTED of clk_IBUF_inst : label is std.standard.true;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of clk_IBUF_inst : label is "MLO";
  attribute syn_black_box : string;
  attribute syn_black_box of reloj : label is "TRUE";
begin
RD: entity work.rutaDeDatos
     port map (
      D(31 downto 0) => salidaMem(31 downto 0),
      E(0) => UC_n_12,
      \FSM_onehot_currentState_reg[0]\ => UC_n_109,
      \FSM_onehot_currentState_reg[11]\ => UC_n_24,
      \FSM_onehot_currentState_reg[11]_0\ => UC_n_110,
      \FSM_onehot_currentState_reg[14]\ => UC_n_112,
      \FSM_onehot_currentState_reg[15]\ => UC_n_113,
      \FSM_onehot_currentState_reg[8]\ => UC_n_111,
      L(19 downto 18) => L(19 downto 18),
      OPA(30 downto 0) => OPA(30 downto 0),
      Q(9) => UC_n_1,
      Q(8) => UC_n_3,
      Q(7) => UC_n_4,
      Q(6) => UC_n_5,
      Q(5) => UC_n_6,
      Q(4) => UC_n_7,
      Q(3) => UC_n_8,
      Q(2) => UC_n_9,
      Q(1) => load,
      Q(0) => UC_n_11,
      \R_signed0_carry__2\ => UC_n_74,
      \R_signed0_carry__2_i_7\ => UC_n_115,
      \R_signed0_carry__3\ => eliminadorRebotesModo_n_1,
      \R_signed0_carry__3_0\ => UC_n_76,
      \R_signed0_inferred__0/i__carry__3\ => UC_n_125,
      \R_signed0_inferred__0/i__carry__3_0\ => eliminadorRebotesModo_n_3,
      S(0) => UC_n_116,
      \bancoDeRegistros_reg[0][31]\(31 downto 0) => busW(31 downto 0),
      \bancoDeRegistros_reg[22][31]\ => UC_n_22,
      \bancoDeRegistros_reg[27][31]\ => UC_n_23,
      clk_out1 => clk_10MHz,
      \display[2]\ => displays_i_n_6,
      display_OBUF(6 downto 0) => display_OBUF(6 downto 0),
      display_enable_OBUF(1) => display_enable_OBUF(3),
      display_enable_OBUF(0) => display_enable_OBUF(1),
      \dout_reg[0]\(0) => OPB(0),
      \dout_reg[0]_0\(0) => UC_n_75,
      \dout_reg[10]\ => UC_n_62,
      \dout_reg[11]\ => UC_n_63,
      \dout_reg[13]\ => UC_n_64,
      \dout_reg[14]\ => UC_n_65,
      \dout_reg[15]\ => RD_n_184,
      \dout_reg[15]_i_2\ => UC_n_66,
      \dout_reg[16]\ => UC_n_67,
      \dout_reg[17]\ => UC_n_15,
      \dout_reg[18]\ => UC_n_16,
      \dout_reg[19]_i_2\ => UC_n_117,
      \dout_reg[1]_i_2\ => UC_n_56,
      \dout_reg[1]_i_2_0\ => UC_n_14,
      \dout_reg[20]_i_2\ => UC_n_118,
      \dout_reg[21]\ => UC_n_17,
      \dout_reg[22]\ => UC_n_18,
      \dout_reg[22]_0\ => UC_n_68,
      \dout_reg[23]\ => UC_n_119,
      \dout_reg[24]\ => UC_n_19,
      \dout_reg[24]_0\ => UC_n_69,
      \dout_reg[25]_i_2\ => UC_n_70,
      \dout_reg[25]_i_2_0\ => UC_n_20,
      \dout_reg[26]_i_2\ => UC_n_120,
      \dout_reg[27]\ => UC_n_121,
      \dout_reg[28]\ => RD_n_181,
      \dout_reg[28]_0\ => RD_n_183,
      \dout_reg[28]_i_2\ => UC_n_71,
      \dout_reg[28]_i_2_0\ => UC_n_122,
      \dout_reg[29]\ => UC_n_123,
      \dout_reg[2]\ => UC_n_57,
      \dout_reg[30]\ => RD_n_182,
      \dout_reg[30]_i_2\ => UC_n_72,
      \dout_reg[30]_i_2_0\ => UC_n_124,
      \dout_reg[31]\(16 downto 2) => B(31 downto 17),
      \dout_reg[31]\(1 downto 0) => B(1 downto 0),
      \dout_reg[31]_0\(31) => RD_n_49,
      \dout_reg[31]_0\(30) => RD_n_50,
      \dout_reg[31]_0\(29) => RD_n_51,
      \dout_reg[31]_0\(28) => RD_n_52,
      \dout_reg[31]_0\(27) => RD_n_53,
      \dout_reg[31]_0\(26) => RD_n_54,
      \dout_reg[31]_0\(25) => RD_n_55,
      \dout_reg[31]_0\(24) => RD_n_56,
      \dout_reg[31]_0\(23) => RD_n_57,
      \dout_reg[31]_0\(22) => RD_n_58,
      \dout_reg[31]_0\(21) => RD_n_59,
      \dout_reg[31]_0\(20) => RD_n_60,
      \dout_reg[31]_0\(19) => RD_n_61,
      \dout_reg[31]_0\(18) => RD_n_62,
      \dout_reg[31]_0\(17) => RD_n_63,
      \dout_reg[31]_0\(16) => RD_n_64,
      \dout_reg[31]_0\(15) => RD_n_65,
      \dout_reg[31]_0\(14) => RD_n_66,
      \dout_reg[31]_0\(13) => RD_n_67,
      \dout_reg[31]_0\(12) => RD_n_68,
      \dout_reg[31]_0\(11) => RD_n_69,
      \dout_reg[31]_0\(10) => RD_n_70,
      \dout_reg[31]_0\(9) => RD_n_71,
      \dout_reg[31]_0\(8) => RD_n_72,
      \dout_reg[31]_0\(7) => RD_n_73,
      \dout_reg[31]_0\(6) => RD_n_74,
      \dout_reg[31]_0\(5) => RD_n_75,
      \dout_reg[31]_0\(4) => RD_n_76,
      \dout_reg[31]_0\(3) => RD_n_77,
      \dout_reg[31]_0\(2) => RD_n_78,
      \dout_reg[31]_0\(1) => RD_n_79,
      \dout_reg[31]_0\(0) => RD_n_80,
      \dout_reg[31]_1\(31) => RD_n_81,
      \dout_reg[31]_1\(30) => RD_n_82,
      \dout_reg[31]_1\(29) => RD_n_83,
      \dout_reg[31]_1\(28) => RD_n_84,
      \dout_reg[31]_1\(27) => RD_n_85,
      \dout_reg[31]_1\(26) => RD_n_86,
      \dout_reg[31]_1\(25) => RD_n_87,
      \dout_reg[31]_1\(24) => RD_n_88,
      \dout_reg[31]_1\(23) => RD_n_89,
      \dout_reg[31]_1\(22) => RD_n_90,
      \dout_reg[31]_1\(21) => RD_n_91,
      \dout_reg[31]_1\(20) => RD_n_92,
      \dout_reg[31]_1\(19) => RD_n_93,
      \dout_reg[31]_1\(18) => RD_n_94,
      \dout_reg[31]_1\(17) => RD_n_95,
      \dout_reg[31]_1\(16) => RD_n_96,
      \dout_reg[31]_1\(15) => RD_n_97,
      \dout_reg[31]_1\(14) => RD_n_98,
      \dout_reg[31]_1\(13) => RD_n_99,
      \dout_reg[31]_1\(12) => RD_n_100,
      \dout_reg[31]_1\(11) => RD_n_101,
      \dout_reg[31]_1\(10) => RD_n_102,
      \dout_reg[31]_1\(9) => RD_n_103,
      \dout_reg[31]_1\(8) => RD_n_104,
      \dout_reg[31]_1\(7) => RD_n_105,
      \dout_reg[31]_1\(6) => RD_n_106,
      \dout_reg[31]_1\(5) => RD_n_107,
      \dout_reg[31]_1\(4) => RD_n_108,
      \dout_reg[31]_1\(3) => RD_n_109,
      \dout_reg[31]_1\(2) => RD_n_110,
      \dout_reg[31]_1\(1) => RD_n_111,
      \dout_reg[31]_1\(0) => RD_n_112,
      \dout_reg[31]_2\(20) => in2(5),
      \dout_reg[31]_2\(19 downto 18) => in2(1 downto 0),
      \dout_reg[31]_2\(17 downto 16) => IR(19 downto 18),
      \dout_reg[31]_2\(15 downto 11) => IR(15 downto 11),
      \dout_reg[31]_2\(10) => RD_n_123,
      \dout_reg[31]_2\(9) => RD_n_124,
      \dout_reg[31]_2\(8) => RD_n_125,
      \dout_reg[31]_2\(7) => RD_n_126,
      \dout_reg[31]_2\(6) => RD_n_127,
      \dout_reg[31]_2\(5) => RD_n_128,
      \dout_reg[31]_2\(4) => RD_n_129,
      \dout_reg[31]_2\(3) => RD_n_130,
      \dout_reg[31]_2\(2) => RD_n_131,
      \dout_reg[31]_2\(1) => RD_n_132,
      \dout_reg[31]_2\(0) => RD_n_133,
      \dout_reg[31]_3\(7) => RD_n_134,
      \dout_reg[31]_3\(6) => RD_n_135,
      \dout_reg[31]_3\(5) => RD_n_136,
      \dout_reg[31]_3\(4) => RD_n_137,
      \dout_reg[31]_3\(3) => RD_n_138,
      \dout_reg[31]_3\(2) => RD_n_139,
      \dout_reg[31]_3\(1) => RD_n_140,
      \dout_reg[31]_3\(0) => RD_n_141,
      \dout_reg[31]_4\(31) => RD_n_142,
      \dout_reg[31]_4\(30) => RD_n_143,
      \dout_reg[31]_4\(29) => RD_n_144,
      \dout_reg[31]_4\(28) => RD_n_145,
      \dout_reg[31]_4\(27) => RD_n_146,
      \dout_reg[31]_4\(26) => RD_n_147,
      \dout_reg[31]_4\(25) => RD_n_148,
      \dout_reg[31]_4\(24) => RD_n_149,
      \dout_reg[31]_4\(23) => RD_n_150,
      \dout_reg[31]_4\(22) => RD_n_151,
      \dout_reg[31]_4\(21) => RD_n_152,
      \dout_reg[31]_4\(20) => RD_n_153,
      \dout_reg[31]_4\(19) => RD_n_154,
      \dout_reg[31]_4\(18) => RD_n_155,
      \dout_reg[31]_4\(17) => RD_n_156,
      \dout_reg[31]_4\(16) => RD_n_157,
      \dout_reg[31]_4\(15) => RD_n_158,
      \dout_reg[31]_4\(14) => RD_n_159,
      \dout_reg[31]_4\(13) => RD_n_160,
      \dout_reg[31]_4\(12) => RD_n_161,
      \dout_reg[31]_4\(11) => RD_n_162,
      \dout_reg[31]_4\(10) => RD_n_163,
      \dout_reg[31]_4\(9) => RD_n_164,
      \dout_reg[31]_4\(8) => RD_n_165,
      \dout_reg[31]_4\(7) => RD_n_166,
      \dout_reg[31]_4\(6) => RD_n_167,
      \dout_reg[31]_4\(5) => RD_n_168,
      \dout_reg[31]_4\(4) => RD_n_169,
      \dout_reg[31]_4\(3) => RD_n_170,
      \dout_reg[31]_4\(2) => RD_n_171,
      \dout_reg[31]_4\(1) => RD_n_172,
      \dout_reg[31]_4\(0) => RD_n_173,
      \dout_reg[31]_5\ => UC_n_21,
      \dout_reg[31]_6\ => UC_n_73,
      \dout_reg[3]\(0) => UC_n_114,
      \dout_reg[3]_i_2\ => UC_n_58,
      \dout_reg[6]_i_2\ => UC_n_59,
      \dout_reg[7]_i_2\ => UC_n_60,
      \dout_reg[9]\ => UC_n_61,
      ena => \mem/ena\,
      rst_IBUF => rst_IBUF
    );
UC: entity work.unidadDeControl
     port map (
      D(31 downto 0) => salidaMem(31 downto 0),
      E(0) => UC_n_12,
      \FSM_onehot_currentState_reg[0]_0\ => UC_n_113,
      \FSM_onehot_currentState_reg[0]_1\ => RD_n_181,
      \FSM_onehot_currentState_reg[10]_0\ => UC_n_74,
      \FSM_onehot_currentState_reg[11]_0\ => UC_n_115,
      \FSM_onehot_currentState_reg[12]_0\ => RD_n_184,
      \FSM_onehot_currentState_reg[15]_0\(7) => RD_n_134,
      \FSM_onehot_currentState_reg[15]_0\(6) => RD_n_135,
      \FSM_onehot_currentState_reg[15]_0\(5) => RD_n_136,
      \FSM_onehot_currentState_reg[15]_0\(4) => RD_n_137,
      \FSM_onehot_currentState_reg[15]_0\(3) => RD_n_138,
      \FSM_onehot_currentState_reg[15]_0\(2) => RD_n_139,
      \FSM_onehot_currentState_reg[15]_0\(1) => RD_n_140,
      \FSM_onehot_currentState_reg[15]_0\(0) => RD_n_141,
      \FSM_onehot_currentState_reg[16]_0\ => RD_n_183,
      \FSM_onehot_currentState_reg[16]_1\ => RD_n_182,
      \FSM_onehot_currentState_reg[1]_0\ => UC_n_111,
      \FSM_onehot_currentState_reg[3]_0\ => UC_n_24,
      \FSM_onehot_currentState_reg[3]_1\ => UC_n_109,
      \FSM_onehot_currentState_reg[5]_0\(0) => UC_n_75,
      \FSM_onehot_currentState_reg[6]_0\ => UC_n_0,
      \FSM_onehot_currentState_reg[7]_0\ => UC_n_22,
      \FSM_onehot_currentState_reg[7]_1\ => UC_n_23,
      \FSM_onehot_currentState_reg[8]_0\ => UC_n_16,
      \FSM_onehot_currentState_reg[8]_1\ => UC_n_125,
      \FSM_onehot_currentState_reg[8]_2\(20) => in2(5),
      \FSM_onehot_currentState_reg[8]_2\(19 downto 18) => in2(1 downto 0),
      \FSM_onehot_currentState_reg[8]_2\(17 downto 16) => IR(19 downto 18),
      \FSM_onehot_currentState_reg[8]_2\(15 downto 11) => IR(15 downto 11),
      \FSM_onehot_currentState_reg[8]_2\(10) => RD_n_123,
      \FSM_onehot_currentState_reg[8]_2\(9) => RD_n_124,
      \FSM_onehot_currentState_reg[8]_2\(8) => RD_n_125,
      \FSM_onehot_currentState_reg[8]_2\(7) => RD_n_126,
      \FSM_onehot_currentState_reg[8]_2\(6) => RD_n_127,
      \FSM_onehot_currentState_reg[8]_2\(5) => RD_n_128,
      \FSM_onehot_currentState_reg[8]_2\(4) => RD_n_129,
      \FSM_onehot_currentState_reg[8]_2\(3) => RD_n_130,
      \FSM_onehot_currentState_reg[8]_2\(2) => RD_n_131,
      \FSM_onehot_currentState_reg[8]_2\(1) => RD_n_132,
      \FSM_onehot_currentState_reg[8]_2\(0) => RD_n_133,
      \FSM_onehot_currentState_reg[9]_0\ => UC_n_110,
      OPA(30 downto 0) => OPA(30 downto 0),
      Q(10) => UC_n_1,
      Q(9) => UC_n_2,
      Q(8) => UC_n_3,
      Q(7) => UC_n_4,
      Q(6) => UC_n_5,
      Q(5) => UC_n_6,
      Q(4) => UC_n_7,
      Q(3) => UC_n_8,
      Q(2) => UC_n_9,
      Q(1) => load,
      Q(0) => UC_n_11,
      S(0) => UC_n_116,
      \bancoDeRegistros_reg[0][31]\(31) => RD_n_142,
      \bancoDeRegistros_reg[0][31]\(30) => RD_n_143,
      \bancoDeRegistros_reg[0][31]\(29) => RD_n_144,
      \bancoDeRegistros_reg[0][31]\(28) => RD_n_145,
      \bancoDeRegistros_reg[0][31]\(27) => RD_n_146,
      \bancoDeRegistros_reg[0][31]\(26) => RD_n_147,
      \bancoDeRegistros_reg[0][31]\(25) => RD_n_148,
      \bancoDeRegistros_reg[0][31]\(24) => RD_n_149,
      \bancoDeRegistros_reg[0][31]\(23) => RD_n_150,
      \bancoDeRegistros_reg[0][31]\(22) => RD_n_151,
      \bancoDeRegistros_reg[0][31]\(21) => RD_n_152,
      \bancoDeRegistros_reg[0][31]\(20) => RD_n_153,
      \bancoDeRegistros_reg[0][31]\(19) => RD_n_154,
      \bancoDeRegistros_reg[0][31]\(18) => RD_n_155,
      \bancoDeRegistros_reg[0][31]\(17) => RD_n_156,
      \bancoDeRegistros_reg[0][31]\(16) => RD_n_157,
      \bancoDeRegistros_reg[0][31]\(15) => RD_n_158,
      \bancoDeRegistros_reg[0][31]\(14) => RD_n_159,
      \bancoDeRegistros_reg[0][31]\(13) => RD_n_160,
      \bancoDeRegistros_reg[0][31]\(12) => RD_n_161,
      \bancoDeRegistros_reg[0][31]\(11) => RD_n_162,
      \bancoDeRegistros_reg[0][31]\(10) => RD_n_163,
      \bancoDeRegistros_reg[0][31]\(9) => RD_n_164,
      \bancoDeRegistros_reg[0][31]\(8) => RD_n_165,
      \bancoDeRegistros_reg[0][31]\(7) => RD_n_166,
      \bancoDeRegistros_reg[0][31]\(6) => RD_n_167,
      \bancoDeRegistros_reg[0][31]\(5) => RD_n_168,
      \bancoDeRegistros_reg[0][31]\(4) => RD_n_169,
      \bancoDeRegistros_reg[0][31]\(3) => RD_n_170,
      \bancoDeRegistros_reg[0][31]\(2) => RD_n_171,
      \bancoDeRegistros_reg[0][31]\(1) => RD_n_172,
      \bancoDeRegistros_reg[0][31]\(0) => RD_n_173,
      \bancoDeRegistros_reg[0][31]_0\(31) => RD_n_81,
      \bancoDeRegistros_reg[0][31]_0\(30) => RD_n_82,
      \bancoDeRegistros_reg[0][31]_0\(29) => RD_n_83,
      \bancoDeRegistros_reg[0][31]_0\(28) => RD_n_84,
      \bancoDeRegistros_reg[0][31]_0\(27) => RD_n_85,
      \bancoDeRegistros_reg[0][31]_0\(26) => RD_n_86,
      \bancoDeRegistros_reg[0][31]_0\(25) => RD_n_87,
      \bancoDeRegistros_reg[0][31]_0\(24) => RD_n_88,
      \bancoDeRegistros_reg[0][31]_0\(23) => RD_n_89,
      \bancoDeRegistros_reg[0][31]_0\(22) => RD_n_90,
      \bancoDeRegistros_reg[0][31]_0\(21) => RD_n_91,
      \bancoDeRegistros_reg[0][31]_0\(20) => RD_n_92,
      \bancoDeRegistros_reg[0][31]_0\(19) => RD_n_93,
      \bancoDeRegistros_reg[0][31]_0\(18) => RD_n_94,
      \bancoDeRegistros_reg[0][31]_0\(17) => RD_n_95,
      \bancoDeRegistros_reg[0][31]_0\(16) => RD_n_96,
      \bancoDeRegistros_reg[0][31]_0\(15) => RD_n_97,
      \bancoDeRegistros_reg[0][31]_0\(14) => RD_n_98,
      \bancoDeRegistros_reg[0][31]_0\(13) => RD_n_99,
      \bancoDeRegistros_reg[0][31]_0\(12) => RD_n_100,
      \bancoDeRegistros_reg[0][31]_0\(11) => RD_n_101,
      \bancoDeRegistros_reg[0][31]_0\(10) => RD_n_102,
      \bancoDeRegistros_reg[0][31]_0\(9) => RD_n_103,
      \bancoDeRegistros_reg[0][31]_0\(8) => RD_n_104,
      \bancoDeRegistros_reg[0][31]_0\(7) => RD_n_105,
      \bancoDeRegistros_reg[0][31]_0\(6) => RD_n_106,
      \bancoDeRegistros_reg[0][31]_0\(5) => RD_n_107,
      \bancoDeRegistros_reg[0][31]_0\(4) => RD_n_108,
      \bancoDeRegistros_reg[0][31]_0\(3) => RD_n_109,
      \bancoDeRegistros_reg[0][31]_0\(2) => RD_n_110,
      \bancoDeRegistros_reg[0][31]_0\(1) => RD_n_111,
      \bancoDeRegistros_reg[0][31]_0\(0) => RD_n_112,
      clk_out1 => clk_10MHz,
      \dout[27]_i_3\ => eliminadorRebotesModo_n_1,
      \dout[31]_i_4\(16 downto 2) => B(31 downto 17),
      \dout[31]_i_4\(1 downto 0) => B(1 downto 0),
      \dout[31]_i_4_0\ => eliminadorRebotesModo_n_2,
      \dout[31]_i_4_1\(31) => RD_n_49,
      \dout[31]_i_4_1\(30) => RD_n_50,
      \dout[31]_i_4_1\(29) => RD_n_51,
      \dout[31]_i_4_1\(28) => RD_n_52,
      \dout[31]_i_4_1\(27) => RD_n_53,
      \dout[31]_i_4_1\(26) => RD_n_54,
      \dout[31]_i_4_1\(25) => RD_n_55,
      \dout[31]_i_4_1\(24) => RD_n_56,
      \dout[31]_i_4_1\(23) => RD_n_57,
      \dout[31]_i_4_1\(22) => RD_n_58,
      \dout[31]_i_4_1\(21) => RD_n_59,
      \dout[31]_i_4_1\(20) => RD_n_60,
      \dout[31]_i_4_1\(19) => RD_n_61,
      \dout[31]_i_4_1\(18) => RD_n_62,
      \dout[31]_i_4_1\(17) => RD_n_63,
      \dout[31]_i_4_1\(16) => RD_n_64,
      \dout[31]_i_4_1\(15) => RD_n_65,
      \dout[31]_i_4_1\(14) => RD_n_66,
      \dout[31]_i_4_1\(13) => RD_n_67,
      \dout[31]_i_4_1\(12) => RD_n_68,
      \dout[31]_i_4_1\(11) => RD_n_69,
      \dout[31]_i_4_1\(10) => RD_n_70,
      \dout[31]_i_4_1\(9) => RD_n_71,
      \dout[31]_i_4_1\(8) => RD_n_72,
      \dout[31]_i_4_1\(7) => RD_n_73,
      \dout[31]_i_4_1\(6) => RD_n_74,
      \dout[31]_i_4_1\(5) => RD_n_75,
      \dout[31]_i_4_1\(4) => RD_n_76,
      \dout[31]_i_4_1\(3) => RD_n_77,
      \dout[31]_i_4_1\(2) => RD_n_78,
      \dout[31]_i_4_1\(1) => RD_n_79,
      \dout[31]_i_4_1\(0) => RD_n_80,
      \dout_reg[0]\(0) => OPB(0),
      \dout_reg[0]_0\(0) => UC_n_114,
      \dout_reg[0]_1\ => eliminadorRebotesModo_n_3,
      \dout_reg[10]\ => UC_n_62,
      \dout_reg[11]\ => UC_n_63,
      \dout_reg[13]\ => UC_n_64,
      \dout_reg[14]\ => UC_n_65,
      \dout_reg[15]\ => UC_n_15,
      \dout_reg[15]_0\ => UC_n_17,
      \dout_reg[15]_1\ => UC_n_18,
      \dout_reg[15]_2\ => UC_n_19,
      \dout_reg[15]_3\ => UC_n_20,
      \dout_reg[15]_4\ => UC_n_66,
      \dout_reg[15]_5\ => UC_n_76,
      \dout_reg[15]_6\(31 downto 0) => busW(31 downto 0),
      \dout_reg[16]\ => UC_n_67,
      \dout_reg[19]\ => UC_n_117,
      \dout_reg[1]\ => UC_n_14,
      \dout_reg[1]_0\ => UC_n_56,
      \dout_reg[20]\ => UC_n_118,
      \dout_reg[22]\ => UC_n_68,
      \dout_reg[23]\ => UC_n_119,
      \dout_reg[24]\ => UC_n_69,
      \dout_reg[25]\ => UC_n_70,
      \dout_reg[26]\ => UC_n_120,
      \dout_reg[27]\ => UC_n_112,
      \dout_reg[27]_0\ => UC_n_121,
      \dout_reg[28]\ => UC_n_71,
      \dout_reg[28]_0\ => UC_n_122,
      \dout_reg[29]\ => UC_n_123,
      \dout_reg[2]\ => UC_n_57,
      \dout_reg[30]\ => UC_n_72,
      \dout_reg[30]_0\ => UC_n_124,
      \dout_reg[31]\ => UC_n_21,
      \dout_reg[31]_0\ => UC_n_73,
      \dout_reg[3]\ => UC_n_58,
      \dout_reg[6]\ => UC_n_59,
      \dout_reg[7]\ => UC_n_60,
      \dout_reg[9]\ => UC_n_61,
      rst_IBUF => rst_IBUF,
      sw_IBUF(7 downto 0) => sw_IBUF(7 downto 0)
    );
clk_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => clk,
      O => clk_IBUF
    );
\display_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => display_OBUF(0),
      O => display(0)
    );
\display_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => display_OBUF(1),
      O => display(1)
    );
\display_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => display_OBUF(2),
      O => display(2)
    );
\display_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => display_OBUF(3),
      O => display(3)
    );
\display_OBUF[4]_inst\: unisim.vcomponents.OBUF
     port map (
      I => display_OBUF(4),
      O => display(4)
    );
\display_OBUF[5]_inst\: unisim.vcomponents.OBUF
     port map (
      I => display_OBUF(5),
      O => display(5)
    );
\display_OBUF[6]_inst\: unisim.vcomponents.OBUF
     port map (
      I => display_OBUF(6),
      O => display(6)
    );
\display_enable_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => display_enable_OBUF(0),
      O => display_enable(0)
    );
\display_enable_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => display_enable_OBUF(1),
      O => display_enable(1)
    );
\display_enable_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => display_enable_OBUF(2),
      O => display_enable(2)
    );
\display_enable_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => display_enable_OBUF(3),
      O => display_enable(3)
    );
displays_i: entity work.displays
     port map (
      L(19 downto 18) => L(19 downto 18),
      clk => clk_IBUF,
      \contador_refresco_reg[18]_0\ => displays_i_n_6,
      display_enable_OBUF(3 downto 0) => display_enable_OBUF(3 downto 0),
      rst_IBUF => rst_IBUF
    );
eliminadorRebotesModo: entity work.debouncer
     port map (
      \FSM_onehot_currentState_reg[0]\ => eliminadorRebotesModo_n_2,
      \FSM_onehot_currentState_reg[11]\ => eliminadorRebotesModo_n_3,
      \FSM_sequential_state_reg[0]_0\ => eliminadorRebotesModo_n_1,
      Q(1) => UC_n_2,
      Q(0) => UC_n_11,
      \R_signed0_carry__3_i_5\ => UC_n_115,
      clk_out1 => clk_10MHz,
      \dout_reg[31]\ => UC_n_0,
      ena => \mem/ena\,
      modo_IBUF => modo_IBUF,
      rst_IBUF => rst_IBUF,
      siguiente_IBUF => siguiente_IBUF
    );
modo_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => modo,
      O => modo_IBUF
    );
reloj: entity work.DCM_100MHz_10MHz
     port map (
      clk_in1 => clk_IBUF,
      clk_out1 => clk_10MHz
    );
rst_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => rst,
      O => rst_IBUF
    );
siguiente_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => siguiente,
      O => siguiente_IBUF
    );
\sw_IBUF[0]_inst\: unisim.vcomponents.IBUF
     port map (
      I => sw(0),
      O => sw_IBUF(0)
    );
\sw_IBUF[1]_inst\: unisim.vcomponents.IBUF
     port map (
      I => sw(1),
      O => sw_IBUF(1)
    );
\sw_IBUF[2]_inst\: unisim.vcomponents.IBUF
     port map (
      I => sw(2),
      O => sw_IBUF(2)
    );
\sw_IBUF[3]_inst\: unisim.vcomponents.IBUF
     port map (
      I => sw(3),
      O => sw_IBUF(3)
    );
\sw_IBUF[4]_inst\: unisim.vcomponents.IBUF
     port map (
      I => sw(4),
      O => sw_IBUF(4)
    );
\sw_IBUF[5]_inst\: unisim.vcomponents.IBUF
     port map (
      I => sw(5),
      O => sw_IBUF(5)
    );
\sw_IBUF[6]_inst\: unisim.vcomponents.IBUF
     port map (
      I => sw(6),
      O => sw_IBUF(6)
    );
\sw_IBUF[7]_inst\: unisim.vcomponents.IBUF
     port map (
      I => sw(7),
      O => sw_IBUF(7)
    );
end STRUCTURE;
