

================================================================
== Vitis HLS Report for 'patbit'
================================================================
* Date:           Tue May 25 07:28:02 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        patbit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        4|   311521|  40.000 ns|  3.115 ms|    5|  311522|     none|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- height_loop  |        3|   311520|   3 ~ 649|          -|          -|  1 ~ 480|        no|
        | + width_loop  |        1|      640|         2|          1|          1|  1 ~ 640|       yes|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 11 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.88>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 12 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 307200, void @empty_8, void @empty_6, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstout, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_12, void @empty, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstout, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i11 %xpos"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %xpos, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_12, void @empty_5, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %xpos, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i11 %ypos"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %ypos, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_12, void @empty_2, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %ypos, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i11 %width"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %width, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_12, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %width, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i11 %height"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %height, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_12, void @empty_4, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %height, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %color"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %color, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_12, void @empty_7, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %color, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_12, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%color_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %color" [patbit/patbit.cpp:7]   --->   Operation 33 'read' 'color_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%height_read = read i11 @_ssdm_op_Read.s_axilite.i11, i11 %height" [patbit/patbit.cpp:7]   --->   Operation 34 'read' 'height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%width_read = read i11 @_ssdm_op_Read.s_axilite.i11, i11 %width" [patbit/patbit.cpp:7]   --->   Operation 35 'read' 'width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%ypos_read = read i11 @_ssdm_op_Read.s_axilite.i11, i11 %ypos" [patbit/patbit.cpp:7]   --->   Operation 36 'read' 'ypos_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%xpos_read = read i11 @_ssdm_op_Read.s_axilite.i11, i11 %xpos" [patbit/patbit.cpp:7]   --->   Operation 37 'read' 'xpos_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%dstout_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dstout" [patbit/patbit.cpp:7]   --->   Operation 38 'read' 'dstout_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv_i_i43 = zext i11 %width_read" [patbit/patbit.cpp:7]   --->   Operation 39 'zext' 'conv_i_i43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.88ns)   --->   "%cmp_i_i4465 = icmp_eq  i11 %width_read, i11 0" [patbit/patbit.cpp:7]   --->   Operation 40 'icmp' 'cmp_i_i4465' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ypos_cast = zext i11 %ypos_read" [patbit/patbit.cpp:7]   --->   Operation 41 'zext' 'ypos_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i11 %xpos_read" [patbit/patbit.cpp:14]   --->   Operation 42 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%br_ln14 = br void" [patbit/patbit.cpp:14]   --->   Operation 43 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.03>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar = phi i11 %add_ln14, void %._crit_edge, i11 0, void %.lr.ph70" [patbit/patbit.cpp:14]   --->   Operation 44 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.63ns)   --->   "%add_ln14 = add i11 %indvar, i11 1" [patbit/patbit.cpp:14]   --->   Operation 45 'add' 'add_ln14' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.88ns)   --->   "%icmp_ln14 = icmp_eq  i11 %indvar, i11 %height_read" [patbit/patbit.cpp:14]   --->   Operation 46 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split2, void %._crit_edge71.loopexit" [patbit/patbit.cpp:14]   --->   Operation 47 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_cast = zext i11 %indvar" [patbit/patbit.cpp:14]   --->   Operation 48 'zext' 'indvar_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.63ns)   --->   "%empty = add i12 %indvar_cast, i12 %ypos_cast" [patbit/patbit.cpp:14]   --->   Operation 49 'add' 'empty' <Predicate = (!icmp_ln14)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i12.i7, i12 %empty, i7 0" [patbit/patbit.cpp:14]   --->   Operation 50 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_cast2 = zext i19 %tmp_1" [patbit/patbit.cpp:14]   --->   Operation 51 'zext' 'p_cast2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i12.i9, i12 %empty, i9 0" [patbit/patbit.cpp:14]   --->   Operation 52 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_cast3 = zext i21 %tmp_2" [patbit/patbit.cpp:14]   --->   Operation 53 'zext' 'p_cast3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.16ns)   --->   "%tmp = add i20 %p_cast2, i20 %zext_ln14" [patbit/patbit.cpp:14]   --->   Operation 54 'add' 'tmp' <Predicate = (!icmp_ln14)> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_cast = zext i20 %tmp" [patbit/patbit.cpp:14]   --->   Operation 55 'zext' 'tmp_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.22ns)   --->   "%empty_20 = add i22 %tmp_cast, i22 %p_cast3" [patbit/patbit.cpp:14]   --->   Operation 56 'add' 'empty_20' <Predicate = (!icmp_ln14)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [patbit/patbit.cpp:19]   --->   Operation 57 'ret' 'ret_ln19' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 480, i64 240" [patbit/patbit.cpp:14]   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [patbit/patbit.cpp:14]   --->   Operation 59 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %empty_20, i2 0" [patbit/patbit.cpp:14]   --->   Operation 60 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_cast5 = zext i24 %tmp_3" [patbit/patbit.cpp:14]   --->   Operation 61 'zext' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (3.52ns)   --->   "%empty_21 = add i64 %p_cast5, i64 %dstout_read" [patbit/patbit.cpp:14]   --->   Operation 62 'add' 'empty_21' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %cmp_i_i4465, void %.lr.ph, void %._crit_edge" [patbit/patbit.cpp:15]   --->   Operation 63 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_21, i32 2, i32 63" [patbit/patbit.cpp:15]   --->   Operation 64 'partselect' 'trunc_ln' <Predicate = (!cmp_i_i4465)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i62 %trunc_ln" [patbit/patbit.cpp:15]   --->   Operation 65 'sext' 'sext_ln15' <Predicate = (!cmp_i_i4465)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln15" [patbit/patbit.cpp:15]   --->   Operation 66 'getelementptr' 'gmem_addr' <Predicate = (!cmp_i_i4465)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 67 [1/1] (7.30ns)   --->   "%empty_22 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 %conv_i_i43" [patbit/patbit.cpp:15]   --->   Operation 67 'writereq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 68 [1/1] (1.58ns)   --->   "%br_ln15 = br void" [patbit/patbit.cpp:15]   --->   Operation 68 'br' 'br_ln15' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 1.88>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%x = phi i11 0, void %.lr.ph, i11 %x_1, void %.split"   --->   Operation 69 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.63ns)   --->   "%x_1 = add i11 %x, i11 1" [patbit/patbit.cpp:15]   --->   Operation 70 'add' 'x_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 71 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.88ns)   --->   "%icmp_ln878 = icmp_eq  i11 %x, i11 %width_read"   --->   Operation 72 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln878, void %.split, void %._crit_edge.loopexit" [patbit/patbit.cpp:15]   --->   Operation 73 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 640, i64 320" [patbit/patbit.cpp:15]   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln15' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [patbit/patbit.cpp:15]   --->   Operation 75 'specloopname' 'specloopname_ln15' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (7.30ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %color_read, i4 15"   --->   Operation 76 'write' 'write_ln329' <Predicate = (!icmp_ln878)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 77 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 7.30>
ST_7 : Operation 78 [5/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [patbit/patbit.cpp:14]   --->   Operation 78 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 7.30>
ST_8 : Operation 79 [4/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [patbit/patbit.cpp:14]   --->   Operation 79 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 7.30>
ST_9 : Operation 80 [3/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [patbit/patbit.cpp:14]   --->   Operation 80 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 7.30>
ST_10 : Operation 81 [2/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [patbit/patbit.cpp:14]   --->   Operation 81 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 7.30>
ST_11 : Operation 82 [1/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [patbit/patbit.cpp:14]   --->   Operation 82 'writeresp' 'empty_23' <Predicate = (!cmp_i_i4465)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln14 = br void %._crit_edge" [patbit/patbit.cpp:14]   --->   Operation 83 'br' 'br_ln14' <Predicate = (!cmp_i_i4465)> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 84 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.88ns
The critical path consists of the following:
	s_axi read on port 'width' (patbit/patbit.cpp:7) [31]  (1 ns)
	'icmp' operation ('cmp_i_i4465', patbit/patbit.cpp:7) [36]  (1.88 ns)

 <State 2>: 6.03ns
The critical path consists of the following:
	'phi' operation ('indvar', patbit/patbit.cpp:14) with incoming values : ('add_ln14', patbit/patbit.cpp:14) [41]  (0 ns)
	'add' operation ('empty', patbit/patbit.cpp:14) [49]  (1.64 ns)
	'add' operation ('tmp', patbit/patbit.cpp:14) [54]  (2.17 ns)
	'add' operation ('empty_20', patbit/patbit.cpp:14) [56]  (2.23 ns)

 <State 3>: 3.52ns
The critical path consists of the following:
	'add' operation ('empty_21', patbit/patbit.cpp:14) [59]  (3.52 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (patbit/patbit.cpp:15) [65]  (7.3 ns)

 <State 5>: 1.88ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', patbit/patbit.cpp:15) [68]  (0 ns)
	'icmp' operation ('icmp_ln878') [71]  (1.88 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [76]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (patbit/patbit.cpp:14) [79]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (patbit/patbit.cpp:14) [79]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (patbit/patbit.cpp:14) [79]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (patbit/patbit.cpp:14) [79]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (patbit/patbit.cpp:14) [79]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
