RAM1.v,verilog,xil_defaultlib,../../../../cpu.srcs/sources_1/ip/RAM1_1/sim/RAM1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
