$date
	Sat Oct 26 01:05:10 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module D_Latch_TB $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # En $end
$scope module dl1 $end
$var wire 1 " D $end
$var wire 1 # En $end
$var wire 1 ! Q $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c $end
$var wire 1 ' d $end
$var wire 1 ( f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
1'
1&
1%
0$
0#
0"
x!
$end
#1
1$
0'
1"
#4
0$
1'
0"
#5
0!
1(
0&
1#
#9
1"
#10
1&
0"
0#
#13
1$
0'
1"
#15
0(
1!
0%
1#
#18
1'
0"
#19
0'
1"
#20
1%
0#
#22
0$
1'
0"
#25
0!
1(
0&
1#
#27
1"
#28
0"
#30
1&
0#
#31
1$
0'
1"
#35
0(
1!
0%
1#
#36
1'
0"
#37
0'
1"
#40
0$
1'
1%
0"
0#
#45
0!
1(
0&
1"
1#
#46
0"
#49
1"
#50
1$
0'
1&
0#
#54
0$
1'
0"
#55
0&
1"
1#
#58
0"
#60
1&
0#
#63
1$
0'
1"
#64
0$
1'
0"
#65
0&
1#
#67
1"
#70
1$
0'
1&
0#
#72
0$
1'
0"
#73
1$
0'
1"
#75
0(
1!
0%
1#
#76
1'
0"
#80
0$
1%
0#
#81
1$
0'
1"
#82
0$
1'
0"
#85
0!
1(
0&
1"
1#
#90
1&
0"
0#
#95
0&
1#
