#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Sep  4 18:04:27 2025
# Process ID: 37596
# Current directory: D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.runs/synth_1
# Command line: vivado.exe -log conv1d.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source conv1d.tcl
# Log file: D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.runs/synth_1/conv1d.vds
# Journal file: D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.runs/synth_1\vivado.jou
# Running On: DESKTOP-INFKKCG, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 16930 MB
#-----------------------------------------------------------
source conv1d.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1461.723 ; gain = 160.727
Command: synth_design -top conv1d -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34132
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2323.621 ; gain = 410.902
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'conv1d' [D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.srcs/sources_1/new/conv1d.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAC' [D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.srcs/sources_1/new/MAC.v:1]
INFO: [Synth 8-6157] synthesizing module 'dsp_macro_0' [D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.runs/synth_1/.Xil/Vivado-37596-DESKTOP-INFKKCG/realtime/dsp_macro_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dsp_macro_0' (0#1) [D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.runs/synth_1/.Xil/Vivado-37596-DESKTOP-INFKKCG/realtime/dsp_macro_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MAC' (0#1) [D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.srcs/sources_1/new/MAC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'conv1d' (0#1) [D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.srcs/sources_1/new/conv1d.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2412.676 ; gain = 499.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2430.578 ; gain = 517.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2430.578 ; gain = 517.859
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2430.578 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.gen/sources_1/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'MAC[0].MAC_inst/DSP_for_MAC'
Finished Parsing XDC File [d:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.gen/sources_1/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'MAC[0].MAC_inst/DSP_for_MAC'
Parsing XDC File [d:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.gen/sources_1/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'MAC[1].MAC_inst/DSP_for_MAC'
Finished Parsing XDC File [d:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.gen/sources_1/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'MAC[1].MAC_inst/DSP_for_MAC'
Parsing XDC File [d:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.gen/sources_1/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'MAC[2].MAC_inst/DSP_for_MAC'
Finished Parsing XDC File [d:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.gen/sources_1/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'MAC[2].MAC_inst/DSP_for_MAC'
Parsing XDC File [d:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.gen/sources_1/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'MAC[3].MAC_inst/DSP_for_MAC'
Finished Parsing XDC File [d:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.gen/sources_1/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'MAC[3].MAC_inst/DSP_for_MAC'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2531.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2531.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2531.141 ; gain = 618.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2531.141 ; gain = 618.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for \MAC[0].MAC_inst /DSP_for_MAC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \MAC[1].MAC_inst /DSP_for_MAC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \MAC[2].MAC_inst /DSP_for_MAC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \MAC[3].MAC_inst /DSP_for_MAC. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2531.141 ; gain = 618.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2531.141 ; gain = 618.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2531.141 ; gain = 618.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2531.141 ; gain = 618.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2531.141 ; gain = 618.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\MAC[3].MAC_inst/dsp_valid_o_reg ) from module (conv1d) as it is equivalent to (\MAC[2].MAC_inst/dsp_valid_o_reg ) and driving same net [D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.srcs/sources_1/new/MAC.v:25]
INFO: [Synth 8-4765] Removing register instance (\MAC[1].MAC_inst/dsp_valid_o_reg ) from module (conv1d) as it is equivalent to (\MAC[2].MAC_inst/dsp_valid_o_reg ) and driving same net [D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.srcs/sources_1/new/MAC.v:25]
INFO: [Synth 8-4765] Removing register instance (\MAC[0].MAC_inst/dsp_valid_o_reg ) from module (conv1d) as it is equivalent to (\MAC[2].MAC_inst/dsp_valid_o_reg ) and driving same net [D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.srcs/sources_1/new/MAC.v:25]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2531.141 ; gain = 618.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2531.141 ; gain = 618.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2531.141 ; gain = 618.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2531.141 ; gain = 618.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2531.141 ; gain = 618.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2531.141 ; gain = 618.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2531.141 ; gain = 618.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |dsp_macro_0   |         4|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |dsp_macro   |     1|
|2     |dsp_macro_0 |     3|
|5     |BUFG        |     1|
|6     |LUT1        |     1|
|7     |LUT2        |   128|
|8     |FDCE        |   254|
|9     |IBUF        |    44|
|10    |OBUF        |   129|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2531.141 ; gain = 618.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2531.141 ; gain = 517.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2531.141 ; gain = 618.422
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2531.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2531.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c6762b6
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2531.141 ; gain = 1023.867
INFO: [Common 17-1381] The checkpoint 'D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.runs/synth_1/conv1d.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file conv1d_utilization_synth.rpt -pb conv1d_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  4 18:05:27 2025...
