# Testbench outputs
**/tb/**/sim_build**
**/tb/**/waves/**

# Python bytecode, IDE & macOS cruft
__pycache__/
.vscode/
.DS_Store
.DS_Store**

# Disallow all files without extensions
*
!*.*
!*/
**/simlog.node0

# Allow Makefiles and Verilog source code
!**Makefile**
!processor/verilog

# Scratch folder
scratch/
scratch/**
scratch/output.txt

# Build artifacts
**build/**
**/*.blif
**/*.json
**/*.asc
**/*.bin
**/*.hex
**/*.o
**/*.i
**/*.sr
**/*.map
