// Seed: 3038456492
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri id_8,
    input tri id_9,
    input uwire id_10,
    input uwire id_11,
    input wire id_12,
    input supply1 id_13,
    output supply1 id_14,
    input supply0 id_15,
    input supply0 id_16
    , id_18
);
  wire id_19;
  logic [-1  &  1 : 1 'b0] id_20;
  always @(1 or 1);
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output logic id_2,
    input tri1 id_3,
    output supply0 id_4,
    output tri0 id_5,
    input wire id_6,
    input tri0 id_7,
    output wor id_8,
    input supply1 id_9,
    output wire id_10
);
  generate
    initial begin : LABEL_0
      @(posedge -1 or posedge 1);
      id_2 = {1'd0, 1};
    end
  endgenerate
  module_0 modCall_1 (
      id_0,
      id_8,
      id_1,
      id_8,
      id_7,
      id_8,
      id_6,
      id_6,
      id_3,
      id_6,
      id_3,
      id_9,
      id_6,
      id_3,
      id_4,
      id_9,
      id_3
  );
  assign modCall_1.id_5 = 0;
endmodule
