#----------------------------------------------------------------------------------------------------------
# compile
#----------------------------------------------------------------------------------------------------------
# vcom -work work -2008 -explicit -stats=none ../SourceCode/LogicUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Compiling entity LogicUnit
# -- Compiling architecture rtl of LogicUnit
# -- Loading entity AndGate
# -- Loading entity OrGate
# -- Loading entity XorGate
# -- Loading package MATH_REAL
# -- Loading entity MUX4
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/Adder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture rtl of Adder
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/ArithUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ArithUnit
# -- Compiling architecture rtl of ArithUnit
# -- Loading entity Adder
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/SLL64.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity SLL64
# -- Compiling architecture rtl of SLL64
# -- Loading entity MUX4
# ** Warning: ../SourceCode/SLL64.vhd(65): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SLL64.vhd(66): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SLL64.vhd(67): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SLL64.vhd(73): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SLL64.vhd(74): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SLL64.vhd(75): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SLL64.vhd(82): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SLL64.vhd(83): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/SRL64.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity SRL64
# -- Compiling architecture rtl of SRL64
# -- Loading entity MUX4
# ** Warning: ../SourceCode/SRL64.vhd(65): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRL64.vhd(66): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRL64.vhd(67): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRL64.vhd(73): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRL64.vhd(74): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRL64.vhd(75): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRL64.vhd(82): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRL64.vhd(83): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/SRA64.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity SRA64
# -- Compiling architecture rtl of SRA64
# -- Loading entity MUX4
# ** Warning: ../SourceCode/SRA64.vhd(68): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRA64.vhd(69): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRA64.vhd(70): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRA64.vhd(76): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRA64.vhd(77): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRA64.vhd(78): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRA64.vhd(85): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRA64.vhd(86): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/ShiftUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Compiling entity ShiftUnit
# -- Compiling architecture rtl of ShiftUnit
# -- Loading entity SLL64
# -- Loading entity SRL64
# -- Loading entity SRA64
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/ExecUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity ExecUnit
# -- Compiling architecture rtl of ExecUnit
# -- Loading package NUMERIC_STD
# -- Loading entity ArithUnit
# -- Loading package MATH_REAL
# -- Loading entity ShiftUnit
# -- Loading entity LogicUnit
# -- Loading entity MUX4
# 
# vcom -work work -2008 -explicit -stats=none TBExecUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TbExecUnit
# -- Compiling architecture behavioural of TbExecUnit
# 
# vcom -work work -2008 -explicit -stats=time,-cmd,msg ConfigExU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:47 on Apr 16,2020
# -- Loading package STANDARD
# -- Compiling configuration FuncLUSim
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity TbLogicUnit
# -- Loading architecture behavioural of TbLogicUnit
# -- Loading package std_logic_arith
# -- Loading entity LogicUnit
# -- Compiling configuration TimeLUSim
# -- Loading entity TbLogicUnit
# -- Loading architecture behavioural of TbLogicUnit
# -- Loading entity LogicUnit
# -- Compiling configuration FuncAUSim
# -- Loading entity TbArithUnit
# ** Error: (vcom-13) Recompile work.tbarithunit(behavioural) because work.tbarithunit has changed.
# ** Error: ConfigExU.vhd(17): (vcom-1537) Block specification "behavioural" is not an architecture name.
# ** Error: ConfigExU.vhd(18): VHDL Compiler exiting
# End time: 23:07:47 on Apr 16,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro C:\Users\Jin-Desktop\Documents\Projects\ensc350-finalprojectpart2\ExU\Simulation\FunctionalExecUnit.do line 25
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work -2008 -explicit -stats=time,-cmd,msg ConfigExU.vhd"
