ila_uartspi_testing.vhd,vhdl,xil_defaultlib,../../../../fir1.srcs/sources_1/ip/ila_uartspi_testing/sim/ila_uartspi_testing.vhd,incdir="../../../../fir1.srcs/sources_1/ip/ila_uartspi_testing/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
