{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526346783085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526346783085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 18:13:02 2018 " "Processing started: Mon May 14 18:13:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526346783085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526346783085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kitchen_ctr -c kitchen_ctr " "Command: quartus_map --read_settings_files=on --write_settings_files=off kitchen_ctr -c kitchen_ctr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526346783085 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1526346784541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kitchen_ctr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kitchen_ctr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kitchen_ctr-kitchen_ctr " "Found design unit 1: kitchen_ctr-kitchen_ctr" {  } { { "kitchen_ctr.vhd" "" { Text "C:/altera/13.1/projects/designday/kitchen_ctr/kitchen_ctr.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526346786209 ""} { "Info" "ISGN_ENTITY_NAME" "1 kitchen_ctr " "Found entity 1: kitchen_ctr" {  } { { "kitchen_ctr.vhd" "" { Text "C:/altera/13.1/projects/designday/kitchen_ctr/kitchen_ctr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526346786209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526346786209 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kitchen_ctr " "Elaborating entity \"kitchen_ctr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526346786350 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock kitchen_ctr.vhd(35) " "VHDL Process Statement warning at kitchen_ctr.vhd(35): signal \"clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kitchen_ctr.vhd" "" { Text "C:/altera/13.1/projects/designday/kitchen_ctr/kitchen_ctr.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526346786355 "|kitchen_ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock kitchen_ctr.vhd(42) " "VHDL Process Statement warning at kitchen_ctr.vhd(42): signal \"clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kitchen_ctr.vhd" "" { Text "C:/altera/13.1/projects/designday/kitchen_ctr/kitchen_ctr.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526346786355 "|kitchen_ctr"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock~0 " "Found clock multiplexer clock~0" {  } { { "kitchen_ctr.vhd" "" { Text "C:/altera/13.1/projects/designday/kitchen_ctr/kitchen_ctr.vhd" 23 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1526346787240 "|kitchen_ctr|clock~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1526346787240 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[2\] count\[2\]~_emulated count\[2\]~1 " "Register \"count\[2\]\" is converted into an equivalent circuit using register \"count\[2\]~_emulated\" and latch \"count\[2\]~1\"" {  } { { "kitchen_ctr.vhd" "" { Text "C:/altera/13.1/projects/designday/kitchen_ctr/kitchen_ctr.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1526346788083 "|kitchen_ctr|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[3\] count\[3\]~_emulated count\[2\]~1 " "Register \"count\[3\]\" is converted into an equivalent circuit using register \"count\[3\]~_emulated\" and latch \"count\[2\]~1\"" {  } { { "kitchen_ctr.vhd" "" { Text "C:/altera/13.1/projects/designday/kitchen_ctr/kitchen_ctr.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1526346788083 "|kitchen_ctr|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[4\] count\[4\]~_emulated count\[2\]~1 " "Register \"count\[4\]\" is converted into an equivalent circuit using register \"count\[4\]~_emulated\" and latch \"count\[2\]~1\"" {  } { { "kitchen_ctr.vhd" "" { Text "C:/altera/13.1/projects/designday/kitchen_ctr/kitchen_ctr.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1526346788083 "|kitchen_ctr|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[5\] count\[5\]~_emulated count\[2\]~1 " "Register \"count\[5\]\" is converted into an equivalent circuit using register \"count\[5\]~_emulated\" and latch \"count\[2\]~1\"" {  } { { "kitchen_ctr.vhd" "" { Text "C:/altera/13.1/projects/designday/kitchen_ctr/kitchen_ctr.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1526346788083 "|kitchen_ctr|count[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1526346788083 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1526346788724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1526346789643 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526346789643 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1526346789802 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1526346789802 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1526346789802 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1526346789802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526346789886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 14 18:13:09 2018 " "Processing ended: Mon May 14 18:13:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526346789886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526346789886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526346789886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526346789886 ""}
