v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 51300 50400 1 0 0 resistor-1.sym
{
T 51600 50800 5 10 0 0 0 0 1
device=RESISTOR
T 51500 50700 5 10 1 1 0 0 1
refdes=R?
}
C 51300 49600 1 0 0 resistor-1.sym
{
T 51600 50000 5 10 0 0 0 0 1
device=RESISTOR
T 51500 49900 5 10 1 1 0 0 1
refdes=R?
}
C 51300 48800 1 0 0 resistor-1.sym
{
T 51600 49200 5 10 0 0 0 0 1
device=RESISTOR
T 51500 49100 5 10 1 1 0 0 1
refdes=R?
}
C 52200 48700 1 270 0 diode-1.sym
{
T 52800 48300 5 10 0 0 270 0 1
device=DIODE
T 52700 48300 5 10 1 1 0 0 1
refdes=D?
}
C 53100 48700 1 270 0 diode-1.sym
{
T 53700 48300 5 10 0 0 270 0 1
device=DIODE
T 53600 48300 5 10 1 1 0 0 1
refdes=D?
}
C 54000 48700 1 270 0 diode-1.sym
{
T 54600 48300 5 10 0 0 270 0 1
device=DIODE
T 54500 48300 5 10 1 1 0 0 1
refdes=D?
}
N 51300 48900 51300 50500 4
N 52200 48900 54700 48900 4
N 52400 48700 52400 48900 4
N 52200 49700 54700 49700 4
N 52200 50500 54700 50500 4
N 53300 48700 53300 49700 4
N 54200 48700 54200 50500 4
C 54700 50400 1 0 0 output-1.sym
{
T 54800 50700 5 10 0 0 0 0 1
device=OUTPUT
T 55600 50400 5 10 1 1 0 0 1
value=R
}
C 53200 47500 1 0 0 gnd-1.sym
N 52400 47800 54200 47800 4
C 54700 49600 1 0 0 output-1.sym
{
T 54800 49900 5 10 0 0 0 0 1
device=OUTPUT
T 55600 49600 5 10 1 1 0 0 1
value=G
}
C 54700 48800 1 0 0 output-1.sym
{
T 54800 49100 5 10 0 0 0 0 1
device=OUTPUT
T 55600 48800 5 10 1 1 0 0 1
value=B
}
T 50000 40400 9 10 1 0 0 0 1
vga-signal.sch
T 50000 40100 9 10 1 0 0 0 1
7
T 53900 40400 9 10 1 0 0 0 1
1   March 1, 2019
T 53900 40100 9 10 1 0 0 0 1
Eyal Abraham
T 50200 40800 9 10 1 0 0 0 1
VGA dot timing and signal generator
C 42200 50000 1 0 0 input-1.sym
{
T 42200 50300 5 10 0 0 0 0 1
device=INPUT
T 41500 50000 5 10 1 1 0 0 1
value=TX/\_GR\
}
T 40600 50000 9 10 1 0 0 0 1
(8)
C 44500 49400 1 0 0 7408-1.sym
{
T 45200 50300 5 10 0 0 0 0 1
device=7408
T 44800 50300 5 10 1 1 0 0 1
refdes=U?
T 45200 51700 5 10 0 0 0 0 1
footprint=DIP14
}
C 45800 49200 1 0 0 7432-1.sym
{
T 46400 50100 5 10 0 0 0 0 1
device=7432
T 46100 50100 5 10 1 1 0 0 1
refdes=U?
T 46400 51500 5 10 0 0 0 0 1
footprint=DIP14
}
N 43000 50100 44500 50100 4
C 42200 49600 1 0 0 input-1.sym
{
T 42200 49900 5 10 0 0 0 0 1
device=INPUT
T 40900 49600 5 10 1 1 0 0 1
value=DLY-CURSOR
}
T 40600 49600 9 10 1 0 0 0 1
(4)
N 43000 49700 44500 49700 4
C 42200 49000 1 0 0 input-1.sym
{
T 42200 49300 5 10 0 0 0 0 1
device=INPUT
T 41400 49000 5 10 1 1 0 0 1
value=SDOTS
}
T 40600 49000 9 10 1 0 0 0 1
(6)
N 43000 49100 45600 49100 4
N 45600 49100 45600 49500 4
N 45800 49500 45600 49500 4
C 47100 49100 1 0 0 74125-1.sym
{
T 49200 50340 5 10 0 0 0 0 1
device=74125
T 49200 50140 5 10 0 0 0 0 1
footprint=DIP14
T 48500 50100 5 10 1 1 0 6 1
refdes=U?
}
C 47000 46700 1 0 0 74125-1.sym
{
T 49100 47940 5 10 0 0 0 0 1
device=74125
T 49100 47740 5 10 0 0 0 0 1
footprint=DIP14
T 48400 47700 5 10 1 1 0 6 1
refdes=U?
}
C 47000 45100 1 0 0 74125-1.sym
{
T 49100 46340 5 10 0 0 0 0 1
device=74125
T 49100 46140 5 10 0 0 0 0 1
footprint=DIP14
T 48400 46100 5 10 1 1 0 6 1
refdes=U?
}
C 47800 48800 1 0 0 gnd-1.sym
C 47700 46400 1 0 0 gnd-1.sym
C 47700 44800 1 0 0 gnd-1.sym
N 48900 49700 51300 49700 4
C 54700 47200 1 0 0 output-1.sym
{
T 54800 47500 5 10 0 0 0 0 1
device=OUTPUT
T 55600 47200 5 10 1 1 0 0 1
value=HSYNC
}
C 54700 45600 1 0 0 output-1.sym
{
T 54800 45900 5 10 0 0 0 0 1
device=OUTPUT
T 55600 45600 5 10 1 1 0 0 1
value=VSYNC
}
C 54700 44900 1 0 0 output-1.sym
{
T 54800 45200 5 10 0 0 0 0 1
device=OUTPUT
T 55600 44900 5 10 1 1 0 0 1
value=GND
}
C 54600 44700 1 0 0 gnd-1.sym
N 48800 47300 54700 47300 4
N 48800 45700 54700 45700 4
C 42200 47200 1 0 0 input-1.sym
{
T 42200 47500 5 10 0 0 0 0 1
device=INPUT
T 41400 47200 5 10 1 1 0 0 1
value=HSYNC
}
T 40600 47200 9 10 1 0 0 0 1
(4)
C 42200 45600 1 0 0 input-1.sym
{
T 42200 45900 5 10 0 0 0 0 1
device=INPUT
T 41400 45600 5 10 1 1 0 0 1
value=VSYNC
}
T 40600 45600 9 10 1 0 0 0 1
(6)
N 43000 47300 47000 47300 4
N 43000 45700 47000 45700 4
C 45300 40500 1 0 0 74163-1.sym
{
T 45600 44640 5 10 0 0 0 0 1
device=74163
T 45600 44440 5 10 0 0 0 0 1
footprint=DIP16
T 47000 44300 5 10 1 1 0 6 1
refdes=U?
}
C 43200 41000 1 0 0 7408-1.sym
{
T 43900 41900 5 10 0 0 0 0 1
device=7408
T 43500 41900 5 10 1 1 0 0 1
refdes=U?
T 43900 43300 5 10 0 0 0 0 1
footprint=DIP14
}
N 43000 41300 43200 41300 4
N 44500 41500 45300 41500 4
C 47300 41800 1 0 0 7404-1.sym
{
T 47900 42700 5 10 0 0 0 0 1
device=7404
T 47600 42700 5 10 1 1 0 0 1
refdes=U?
T 47900 45300 5 10 0 0 0 0 1
footprint=DIP14
}
C 42200 41600 1 0 0 input-1.sym
{
T 42200 41900 5 10 0 0 0 0 1
device=INPUT
T 41600 41600 5 10 1 1 0 0 1
value=\_XRST\
}
T 40600 41600 9 10 1 0 0 0 1
(2)
N 43000 41700 43200 41700 4
N 43000 41300 43000 40200 4
N 43000 40200 48900 40200 4
N 48900 40200 48900 42300 4
N 48400 42300 54700 42300 4
C 54700 42200 1 0 0 output-1.sym
{
T 54800 42500 5 10 0 0 0 0 1
device=OUTPUT
T 55600 42200 5 10 1 1 0 0 1
value=S/\_L\
}
T 56400 42200 9 10 1 0 0 0 1
(6)
C 54700 43000 1 0 0 output-1.sym
{
T 54800 43300 5 10 0 0 0 0 1
device=OUTPUT
T 55600 43000 5 10 1 1 0 0 1
value=CCLK
}
T 56400 43000 9 10 1 0 0 0 1
(4)
N 47300 43100 54700 43100 4
C 43300 42600 1 0 0 resistor-1.sym
{
T 43600 43000 5 10 0 0 0 0 1
device=RESISTOR
T 43500 42900 5 10 1 1 0 0 1
refdes=R?
}
C 43300 42500 1 90 0 vcc-2.sym
N 45300 42700 44200 42700 4
N 45300 42300 45000 42300 4
N 45000 40700 45000 42700 4
N 45300 41900 45000 41900 4
N 45300 40700 45000 40700 4
C 44100 43600 1 0 0 gnd-1.sym
N 44200 43900 45300 43900 4
N 45300 43500 45000 43500 4
N 45000 43100 45000 43900 4
N 45300 43100 45000 43100 4
B 41800 44500 1500 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 41900 44700 9 10 1 0 0 0 1
TTL 25.157MHz
C 43500 44600 1 90 0 busripper-1.sym
{
T 43100 44600 5 8 0 0 90 0 1
device=none
}
N 44700 41100 44700 44600 4
N 45300 41100 44700 41100 4
C 50500 43500 1 0 0 7404-1.sym
{
T 51100 44400 5 10 0 0 0 0 1
device=7404
T 50800 44400 5 10 1 1 0 0 1
refdes=U?
T 51100 47000 5 10 0 0 0 0 1
footprint=DIP14
}
C 54700 43900 1 0 0 output-1.sym
{
T 54800 44200 5 10 0 0 0 0 1
device=OUTPUT
T 55600 43900 5 10 1 1 0 0 1
value=DOTCLK
}
T 56400 43900 9 10 1 0 0 0 1
(6)
N 51600 44000 54700 44000 4
N 43500 44600 49000 44600 4
N 49000 44600 49000 44000 4
N 49000 44000 50500 44000 4
