#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x560153d9b200 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560153d1b250 .scope module, "adc_interface" "adc_interface" 3 37;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "wb_addr";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /OUTPUT 32 "wb_dat_o";
    .port_info 5 /INPUT 1 "wb_we";
    .port_info 6 /INPUT 4 "wb_sel";
    .port_info 7 /INPUT 1 "wb_stb";
    .port_info 8 /OUTPUT 1 "wb_ack";
    .port_info 9 /OUTPUT 1 "spi_sck";
    .port_info 10 /OUTPUT 1 "spi_mosi";
    .port_info 11 /INPUT 1 "spi_miso";
    .port_info 12 /OUTPUT 1 "spi_cs_n";
    .port_info 13 /OUTPUT 1 "irq";
P_0x560153b7d5d0 .param/l "ADDR_WIDTH" 0 3 38, +C4<00000000000000000000000000001000>;
P_0x560153b7d610 .param/l "CLK_FREQ" 0 3 39, +C4<00000010111110101111000010000000>;
P_0x560153b7d650 .param/l "DEFAULT_CLK_DIV" 0 3 40, +C4<00000000000000000000000000110010>;
P_0x560153b7d690 .param/l "STATE_CS_ASSERT" 1 3 98, C4<001>;
P_0x560153b7d6d0 .param/l "STATE_CS_DEASSERT" 1 3 101, C4<100>;
P_0x560153b7d710 .param/l "STATE_IDLE" 1 3 97, C4<000>;
P_0x560153b7d750 .param/l "STATE_READ_DATA" 1 3 100, C4<011>;
P_0x560153b7d790 .param/l "STATE_SEND_CMD" 1 3 99, C4<010>;
v0x560153deb250_0 .net *"_ivl_0", 31 0, L_0x560153ea0f10;  1 drivers
v0x560153deb2f0_0 .net *"_ivl_10", 31 0, L_0x560153eb1100;  1 drivers
L_0x7f6fec0d9018 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153e66020_0 .net *"_ivl_3", 23 0, L_0x7f6fec0d9018;  1 drivers
v0x560153d10cb0_0 .net *"_ivl_4", 31 0, L_0x560153eb1010;  1 drivers
L_0x7f6fec0d9060 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153d10d50_0 .net *"_ivl_7", 23 0, L_0x7f6fec0d9060;  1 drivers
L_0x7f6fec0d90a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560153e29d60_0 .net/2u *"_ivl_8", 31 0, L_0x7f6fec0d90a8;  1 drivers
v0x560153ab2750 .array "adc_data", 3 0, 15 0;
v0x560153d8d970_0 .var "auto_mode", 0 0;
v0x560153d485b0_0 .var "bit_counter", 4 0;
v0x560153d1e280_0 .var "channel_select", 1 0;
o0x7f6fec1221c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560153e23d20_0 .net "clk", 0 0, o0x7f6fec1221c8;  0 drivers
v0x560153d9cd60_0 .var "clk_counter", 7 0;
v0x560153da21c0_0 .var "clk_div", 7 0;
v0x560153dccd30_0 .var "data_valid", 3 0;
v0x560153dd1890_0 .var "enable", 0 0;
v0x560153dd5e40_0 .var "irq", 0 0;
o0x7f6fec1222e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560153e1d410_0 .net "rst_n", 0 0, o0x7f6fec1222e8;  0 drivers
v0x560153d18900_0 .var "rx_shift_reg", 15 0;
v0x560153d18b00_0 .var "spi_busy", 0 0;
v0x560153d18e00_0 .net "spi_clk_edge", 0 0, L_0x560153eb1240;  1 drivers
v0x560153d19190_0 .var "spi_cs_n", 0 0;
o0x7f6fec1223d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560153de9d00_0 .net "spi_miso", 0 0, o0x7f6fec1223d8;  0 drivers
v0x560153df8410_0 .var "spi_mosi", 0 0;
v0x560153df5930_0 .var "spi_sck", 0 0;
v0x560153df43e0_0 .var "spi_state", 2 0;
v0x560153e029a0_0 .var "start", 0 0;
v0x560153dffec0_0 .var "tx_shift_reg", 7 0;
v0x560153dfe970_0 .var "wb_ack", 0 0;
o0x7f6fec122528 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x560153e0cf30_0 .net "wb_addr", 7 0, o0x7f6fec122528;  0 drivers
o0x7f6fec122558 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560153e0a450_0 .net "wb_dat_i", 31 0, o0x7f6fec122558;  0 drivers
v0x560153e08f00_0 .var "wb_dat_o", 31 0;
o0x7f6fec1225b8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x560153d55ff0_0 .net "wb_sel", 3 0, o0x7f6fec1225b8;  0 drivers
o0x7f6fec1225e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560153d36f30_0 .net "wb_stb", 0 0, o0x7f6fec1225e8;  0 drivers
o0x7f6fec122618 .functor BUFZ 1, C4<z>; HiZ drive
v0x560153d87d30_0 .net "wb_we", 0 0, o0x7f6fec122618;  0 drivers
E_0x560153b91350/0 .event negedge, v0x560153e1d410_0;
E_0x560153b91350/1 .event posedge, v0x560153e23d20_0;
E_0x560153b91350 .event/or E_0x560153b91350/0, E_0x560153b91350/1;
L_0x560153ea0f10 .concat [ 8 24 0 0], v0x560153d9cd60_0, L_0x7f6fec0d9018;
L_0x560153eb1010 .concat [ 8 24 0 0], v0x560153da21c0_0, L_0x7f6fec0d9060;
L_0x560153eb1100 .arith/sub 32, L_0x560153eb1010, L_0x7f6fec0d90a8;
L_0x560153eb1240 .cmp/eq 32, L_0x560153ea0f10, L_0x560153eb1100;
S_0x560153d1ae70 .scope module, "interrupt_controller" "interrupt_controller" 4 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "timer_int";
    .port_info 3 /INPUT 1 "external_int";
    .port_info 4 /INPUT 1 "software_int";
    .port_info 5 /INPUT 16 "peripheral_ints";
    .port_info 6 /INPUT 1 "global_int_en";
    .port_info 7 /INPUT 32 "mie";
    .port_info 8 /OUTPUT 32 "interrupt_lines";
    .port_info 9 /OUTPUT 1 "interrupt_req";
    .port_info 10 /OUTPUT 32 "interrupt_cause";
o0x7f6fec122a38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x560153e65ec0 .functor AND 32, v0x560153e23650_0, o0x7f6fec122a38, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
o0x7f6fec122918 .functor BUFZ 1, C4<z>; HiZ drive
v0x560153e1cdb0_0 .net "clk", 0 0, o0x7f6fec122918;  0 drivers
o0x7f6fec122948 .functor BUFZ 1, C4<z>; HiZ drive
v0x560153e18fc0_0 .net "external_int", 0 0, o0x7f6fec122948;  0 drivers
o0x7f6fec122978 .functor BUFZ 1, C4<z>; HiZ drive
v0x560153dcbf70_0 .net "global_int_en", 0 0, o0x7f6fec122978;  0 drivers
v0x560153dcc010_0 .var "interrupt_cause", 31 0;
v0x560153e23650_0 .var "interrupt_lines", 31 0;
v0x560153e381e0_0 .var "interrupt_req", 0 0;
v0x560153d9c1a0_0 .net "mie", 31 0, o0x7f6fec122a38;  0 drivers
v0x560153dda710_0 .net "pending_and_enabled", 31 0, L_0x560153e65ec0;  1 drivers
o0x7f6fec122a98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560153e02fd0_0 .net "peripheral_ints", 15 0, o0x7f6fec122a98;  0 drivers
o0x7f6fec122ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560153da18b0_0 .net "rst_n", 0 0, o0x7f6fec122ac8;  0 drivers
o0x7f6fec122af8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560153d47e50_0 .net "software_int", 0 0, o0x7f6fec122af8;  0 drivers
o0x7f6fec122b28 .functor BUFZ 1, C4<z>; HiZ drive
v0x560153d8dce0_0 .net "timer_int", 0 0, o0x7f6fec122b28;  0 drivers
E_0x560153b91600 .event anyedge, v0x560153dcbf70_0, v0x560153dda710_0;
E_0x560153b90f40 .event anyedge, v0x560153d47e50_0, v0x560153d8dce0_0, v0x560153e18fc0_0, v0x560153e02fd0_0;
S_0x560153d2ed70 .scope begin, "$unm_blk_137" "$unm_blk_137" 4 75, 4 75 0, S_0x560153d1ae70;
 .timescale -9 -12;
v0x560153e28820_0 .var/i "i", 31 0;
S_0x560153d1ba10 .scope module, "tb_soc_top" "tb_soc_top" 5 16;
 .timescale -9 -12;
P_0x560153e1fc70 .param/l "CLK_100MHZ_PERIOD" 1 5 19, +C4<00000000000000000000000000001010>;
P_0x560153e1fcb0 .param/l "UART_BAUD" 1 5 20, +C4<00000000000000011100001000000000>;
P_0x560153e1fcf0 .param/l "UART_BIT_PERIOD" 1 5 21, +C4<00000000000000000010000111101000>;
v0x560153ea0750_0 .net "adc_dac_out", 3 0, L_0x560153ec19e0;  1 drivers
v0x560153ea0880_0 .var "clk_100mhz", 0 0;
v0x560153ea0940_0 .net "gpio", 15 0, L_0x560153ec2590;  1 drivers
v0x560153ea09e0_0 .net "led", 3 0, L_0x560153ec8060;  1 drivers
v0x560153ea0a80_0 .var "led_prev", 3 0;
v0x560153ea0b70_0 .net "pwm_out", 7 0, L_0x560153ebfc70;  1 drivers
v0x560153ea0c60_0 .var "pwm_prev", 7 0;
v0x560153ea0d40_0 .var "rst_n", 0 0;
v0x560153ea0de0_0 .net "uart_tx", 0 0, v0x560153e99310_0;  1 drivers
E_0x560153a80c60 .event anyedge, v0x560153e9d900_0;
E_0x560153a81220 .event anyedge, v0x560153e95120_0;
S_0x560153d49810 .scope begin, "$unm_blk_5" "$unm_blk_5" 5 94, 5 94 0, S_0x560153d1ba10;
 .timescale -9 -12;
v0x560153e5ccb0_0 .var/i "bit_count", 31 0;
v0x560153e5ca30_0 .var/i "byte_count", 31 0;
v0x560153d19dc0_0 .var "byte_received", 7 0;
v0x560153d19e80 .array "expected_msg", 12 0, 7 0;
E_0x560153e72e60 .event negedge, v0x560153e99310_0;
E_0x560153d18ec0 .event posedge, v0x560153e9f3f0_0;
S_0x560153d4a9f0 .scope module, "dut" "soc_top" 5 37, 6 30 0, S_0x560153d1ba10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_100mhz";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "uart_rx";
    .port_info 3 /OUTPUT 1 "uart_tx";
    .port_info 4 /OUTPUT 8 "pwm_out";
    .port_info 5 /INPUT 4 "adc_comp_in";
    .port_info 6 /OUTPUT 4 "adc_dac_out";
    .port_info 7 /INPUT 1 "fault_ocp";
    .port_info 8 /INPUT 1 "fault_ovp";
    .port_info 9 /INPUT 1 "estop_n";
    .port_info 10 /INOUT 16 "gpio";
    .port_info 11 /OUTPUT 4 "led";
P_0x560153acd460 .param/l "CLK_FREQ" 0 6 31, +C4<00000010111110101111000010000000>;
P_0x560153acd4a0 .param/l "UART_BAUD" 0 6 32, +C4<00000000000000011100001000000000>;
L_0x560153b2aa90 .functor BUFZ 1, v0x560153e9bfe0_0, C4<0>, C4<0>, C4<0>;
L_0x560153ebd190 .functor BUFZ 32, L_0x560153ebd9d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560153ebdd40 .functor BUFZ 1, L_0x560153ec4fa0, C4<0>, C4<0>, C4<0>;
L_0x560153ebde50 .functor BUFZ 32, v0x560153e9edf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560153ebdf10 .functor BUFZ 1, v0x560153e9eab0_0, C4<0>, C4<0>, C4<0>;
L_0x560153ec2770 .functor BUFZ 16, L_0x560153ec2590, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x560153ec7ec0 .functor BUFZ 1, L_0x560153eb1380, C4<0>, C4<0>, C4<0>;
L_0x560153ec7f30 .functor BUFZ 1, L_0x560153ec1f30, C4<0>, C4<0>, C4<0>;
L_0x560153ec7ff0 .functor BUFZ 1, v0x560153e99310_0, C4<0>, C4<0>, C4<0>;
v0x560153e99c80_0 .net *"_ivl_12", 31 0, L_0x560153ebd9d0;  1 drivers
v0x560153e99d80_0 .net *"_ivl_15", 12 0, L_0x560153ebda70;  1 drivers
v0x560153e99e60_0 .net *"_ivl_16", 14 0, L_0x560153ebdb10;  1 drivers
L_0x7f6fec0da530 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560153e99f50_0 .net *"_ivl_19", 1 0, L_0x7f6fec0da530;  1 drivers
v0x560153e9a030_0 .net *"_ivl_29", 15 0, L_0x560153ec2240;  1 drivers
L_0x7f6fec0daba8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153e9a110_0 .net/2u *"_ivl_30", 15 0, L_0x7f6fec0daba8;  1 drivers
v0x560153e9a1f0_0 .net *"_ivl_32", 0 0, L_0x560153ec2340;  1 drivers
v0x560153e9a2b0_0 .net *"_ivl_35", 15 0, L_0x560153ec24f0;  1 drivers
o0x7f6fec12e948 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x560153e9a390_0 name=_ivl_36
v0x560153e9a470_0 .net *"_ivl_43", 15 0, L_0x560153ec2770;  1 drivers
L_0x7f6fec0dabf0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153e9a550_0 .net/2u *"_ivl_47", 15 0, L_0x7f6fec0dabf0;  1 drivers
L_0x7f6fec0db0b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153e9a630_0 .net/2u *"_ivl_49", 26 0, L_0x7f6fec0db0b8;  1 drivers
L_0x7f6fec0db100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560153e9a710_0 .net/2u *"_ivl_51", 0 0, L_0x7f6fec0db100;  1 drivers
v0x560153e9a7f0_0 .net *"_ivl_58", 0 0, L_0x560153ec7ec0;  1 drivers
v0x560153e9a8d0_0 .net *"_ivl_62", 0 0, L_0x560153ec7f30;  1 drivers
v0x560153e9a9b0_0 .net *"_ivl_66", 0 0, L_0x560153ec7ff0;  1 drivers
v0x560153e9aa90_0 .net *"_ivl_71", 0 0, L_0x560153ec81f0;  1 drivers
v0x560153e9ab50_0 .net "adc_ack", 0 0, v0x560153d3b0f0_0;  1 drivers
v0x560153e9abf0_0 .net "adc_addr", 7 0, L_0x560153ec4e00;  1 drivers
L_0x7f6fec0db190 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x560153e9acb0_0 .net "adc_comp_in", 3 0, L_0x7f6fec0db190;  1 drivers
v0x560153e9ad70_0 .net "adc_dac_out", 3 0, L_0x560153ec19e0;  alias, 1 drivers
v0x560153e9ae10_0 .net "adc_dat_i", 31 0, L_0x560153ec5b90;  1 drivers
v0x560153e9af00_0 .net "adc_dat_o", 31 0, v0x560153d4a2d0_0;  1 drivers
v0x560153e9b010_0 .net "adc_irq", 0 0, v0x560153d3a910_0;  1 drivers
v0x560153e9b0b0_0 .net "adc_sel", 3 0, L_0x560153ec5d60;  1 drivers
v0x560153e9b1a0_0 .net "adc_stb", 0 0, L_0x560153ec5f40;  1 drivers
v0x560153e9b290_0 .net "adc_we", 0 0, L_0x560153ec5cf0;  1 drivers
v0x560153e9b380_0 .net "arbiter_m_wb_ack", 0 0, v0x560153b0cdc0_0;  1 drivers
v0x560153e9b470_0 .net "arbiter_m_wb_addr", 31 0, L_0x560153ebbb80;  1 drivers
v0x560153e9b580_0 .net "arbiter_m_wb_cyc", 0 0, L_0x560153ebc480;  1 drivers
v0x560153e9b670_0 .net "arbiter_m_wb_dat_i", 31 0, v0x560153b27cd0_0;  1 drivers
v0x560153e9b780_0 .net "arbiter_m_wb_dat_o", 31 0, L_0x560153ebbd80;  1 drivers
v0x560153e9b890_0 .net "arbiter_m_wb_err", 0 0, v0x560153b27da0_0;  1 drivers
v0x560153e9bb90_0 .net "arbiter_m_wb_sel", 3 0, L_0x560153ebc0d0;  1 drivers
v0x560153e9bca0_0 .net "arbiter_m_wb_stb", 0 0, L_0x560153ebc280;  1 drivers
v0x560153e9bd90_0 .net "arbiter_m_wb_we", 0 0, L_0x560153ebbf30;  1 drivers
v0x560153e9be80_0 .net "clk", 0 0, L_0x560153b2aa90;  1 drivers
v0x560153e9bf20_0 .net "clk_100mhz", 0 0, v0x560153ea0880_0;  1 drivers
v0x560153e9bfe0_0 .var "clk_50mhz", 0 0;
v0x560153e9c0a0_0 .var "clk_div", 0 0;
v0x560153e9c160_0 .net "cpu_dbus_ack", 0 0, L_0x560153ebd490;  1 drivers
v0x560153e9c200_0 .net "cpu_dbus_addr", 31 0, v0x560153e842a0_0;  1 drivers
v0x560153e9c2c0_0 .net "cpu_dbus_cyc", 0 0, v0x560153e84410_0;  1 drivers
v0x560153e9c360_0 .net "cpu_dbus_dat_i", 31 0, L_0x560153ebd200;  1 drivers
v0x560153e9c420_0 .net "cpu_dbus_dat_o", 31 0, v0x560153e84610_0;  1 drivers
v0x560153e9c4e0_0 .net "cpu_dbus_err", 0 0, L_0x560153ebd790;  1 drivers
v0x560153e9c580_0 .net "cpu_dbus_sel", 3 0, v0x560153e84880_0;  1 drivers
v0x560153e9c640_0 .net "cpu_dbus_stb", 0 0, v0x560153e84a00_0;  1 drivers
v0x560153e9c6e0_0 .net "cpu_dbus_we", 0 0, v0x560153e84b70_0;  1 drivers
v0x560153e9c780_0 .net "cpu_ibus_ack", 0 0, L_0x560153ebcde0;  1 drivers
v0x560153e9c820_0 .net "cpu_ibus_addr", 31 0, L_0x560153eb1870;  1 drivers
v0x560153e9c8e0_0 .net "cpu_ibus_cyc", 0 0, v0x560153e85fe0_0;  1 drivers
v0x560153e9c980_0 .net "cpu_ibus_dat_i", 31 0, L_0x560153ebca80;  1 drivers
L_0x7f6fec0d9180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153e9ca40_0 .net "cpu_ibus_dat_o", 31 0, L_0x7f6fec0d9180;  1 drivers
L_0x7f6fec0d91c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x7f6fec125018 .resolv tri, L_0x7f6fec0d91c8, L_0x560153ebcf90;
v0x560153e9cb00_0 .net8 "cpu_ibus_err", 0 0, RS_0x7f6fec125018;  2 drivers
L_0x7f6fec0d9138 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x560153e9cba0_0 .net "cpu_ibus_sel", 3 0, L_0x7f6fec0d9138;  1 drivers
v0x560153e9cc40_0 .net "cpu_ibus_stb", 0 0, v0x560153e869d0_0;  1 drivers
L_0x7f6fec0d90f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560153e9cce0_0 .net "cpu_ibus_we", 0 0, L_0x7f6fec0d90f0;  1 drivers
v0x560153e9cd80_0 .net "cpu_interrupts", 31 0, L_0x560153ec7c90;  1 drivers
L_0x7f6fec0db268 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560153e9ce20_0 .net "estop_n", 0 0, L_0x7f6fec0db268;  1 drivers
L_0x7f6fec0db1d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560153e9cec0_0 .net "fault_ocp", 0 0, L_0x7f6fec0db1d8;  1 drivers
L_0x7f6fec0db220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560153e9cf60_0 .net "fault_ovp", 0 0, L_0x7f6fec0db220;  1 drivers
v0x560153e9d000_0 .net "gpio", 15 0, L_0x560153ec2590;  alias, 1 drivers
v0x560153e9d0a0_0 .net "gpio_ack", 0 0, v0x560153e8a730_0;  1 drivers
v0x560153e9d140_0 .net "gpio_addr", 7 0, L_0x560153ec7070;  1 drivers
v0x560153e9d230_0 .net "gpio_dat_i_bus", 31 0, L_0x560153ec71e0;  1 drivers
v0x560153e9d320_0 .net "gpio_dat_o_bus", 31 0, v0x560153e8a910_0;  1 drivers
v0x560153e9d430_0 .net "gpio_in", 31 0, L_0x560153ec27e0;  1 drivers
v0x560153e9d4f0_0 .net "gpio_oe", 31 0, L_0x560153ec2150;  1 drivers
v0x560153e9d590_0 .net "gpio_out", 31 0, v0x560153e89f60_0;  1 drivers
v0x560153e9d630_0 .net "gpio_sel", 3 0, L_0x560153ec6f10;  1 drivers
v0x560153e9d720_0 .net "gpio_stb", 0 0, L_0x560153ec6ff0;  1 drivers
v0x560153e9d810_0 .net "gpio_we", 0 0, L_0x560153ec7250;  1 drivers
v0x560153e9d900_0 .net "led", 3 0, L_0x560153ec8060;  alias, 1 drivers
v0x560153e9d9e0_0 .net "prot_ack", 0 0, v0x560153e8bee0_0;  1 drivers
v0x560153e9dad0_0 .net "prot_addr", 7 0, L_0x560153ec6110;  1 drivers
v0x560153e9dbe0_0 .net "prot_dat_i", 31 0, L_0x560153ec6270;  1 drivers
v0x560153e9dcf0_0 .net "prot_dat_o", 31 0, v0x560153e8c230_0;  1 drivers
v0x560153e9de00_0 .net "prot_irq", 0 0, v0x560153e8ba40_0;  1 drivers
v0x560153e9dea0_0 .net "prot_sel", 3 0, L_0x560153ec6470;  1 drivers
v0x560153e9df90_0 .net "prot_stb", 0 0, L_0x560153ec6350;  1 drivers
v0x560153e9e080_0 .net "prot_we", 0 0, L_0x560153ec62e0;  1 drivers
v0x560153e9e170_0 .net "pwm_ack", 0 0, v0x560153e955f0_0;  1 drivers
v0x560153e9e260_0 .net "pwm_addr", 7 0, L_0x560153ec5200;  1 drivers
v0x560153e9e370_0 .net "pwm_dat_i", 31 0, L_0x560153ec5760;  1 drivers
v0x560153e9e480_0 .net "pwm_dat_o", 31 0, v0x560153e95860_0;  1 drivers
v0x560153e9e590_0 .net "pwm_disable", 0 0, L_0x560153ec1f30;  1 drivers
v0x560153e9e680_0 .net "pwm_out", 7 0, L_0x560153ebfc70;  alias, 1 drivers
v0x560153e9e740_0 .net "pwm_sel", 3 0, L_0x560153ec5910;  1 drivers
v0x560153e9e830_0 .net "pwm_stb", 0 0, L_0x560153ec5ad0;  1 drivers
v0x560153e9e920_0 .net "pwm_we", 0 0, L_0x560153ec57d0;  1 drivers
v0x560153e9ea10_0 .net "ram_ack", 0 0, L_0x560153ebdf10;  1 drivers
v0x560153e9eab0_0 .var "ram_ack_reg", 0 0;
v0x560153e9eb50_0 .net "ram_addr", 15 0, L_0x560153ec5010;  1 drivers
v0x560153e9ec10_0 .net "ram_dat_i", 31 0, L_0x560153ec50b0;  1 drivers
v0x560153e9ecb0_0 .net "ram_dat_o", 31 0, L_0x560153ebde50;  1 drivers
v0x560153e9ed50 .array "ram_mem", 16383 0, 31 0;
v0x560153e9edf0_0 .var "ram_read_data", 31 0;
v0x560153e9eed0_0 .net "ram_sel", 3 0, L_0x560153ec5310;  1 drivers
v0x560153e9ef90_0 .net "ram_stb", 0 0, L_0x560153ec5530;  1 drivers
v0x560153e9f030_0 .net "ram_we", 0 0, L_0x560153ec52a0;  1 drivers
v0x560153e9f0d0_0 .net "rom_ack", 0 0, L_0x560153ebdd40;  1 drivers
v0x560153e9f170_0 .net "rom_addr", 14 0, L_0x560153ec4d60;  1 drivers
v0x560153e9f210_0 .net "rom_dat_o", 31 0, L_0x560153ebd190;  1 drivers
v0x560153e9f2b0 .array "rom_mem", 8191 0, 31 0;
v0x560153e9f350_0 .net "rom_stb", 0 0, L_0x560153ec4fa0;  1 drivers
v0x560153e9f3f0_0 .net "rst_n", 0 0, v0x560153ea0d40_0;  1 drivers
v0x560153e9f490_0 .net "rst_n_sync", 0 0, L_0x560153eb1380;  1 drivers
v0x560153e9f530_0 .var "rst_sync", 2 0;
v0x560153e9f5d0_0 .net "timer_ack", 0 0, v0x560153e96aa0_0;  1 drivers
v0x560153e9f6c0_0 .net "timer_addr", 7 0, L_0x560153ec6680;  1 drivers
v0x560153e9f7b0_0 .net "timer_dat_i", 31 0, L_0x560153ec6720;  1 drivers
v0x560153e9f8c0_0 .net "timer_dat_o", 31 0, v0x560153e96ce0_0;  1 drivers
v0x560153e9f9d0_0 .net "timer_irq", 0 0, v0x560153e96600_0;  1 drivers
v0x560153e9fa70_0 .net "timer_sel", 3 0, L_0x560153ec6b60;  1 drivers
v0x560153e9fb60_0 .net "timer_stb", 0 0, L_0x560153ec6ea0;  1 drivers
v0x560153e9fc50_0 .net "timer_we", 0 0, L_0x560153ec69e0;  1 drivers
v0x560153e9fd40_0 .net "uart_ack", 0 0, v0x560153e993d0_0;  1 drivers
v0x560153e9fe30_0 .net "uart_addr", 7 0, L_0x560153ec7490;  1 drivers
v0x560153e9ff40_0 .net "uart_dat_i_bus", 31 0, L_0x560153ec7530;  1 drivers
v0x560153ea0050_0 .net "uart_dat_o_bus", 31 0, v0x560153e99610_0;  1 drivers
v0x560153ea0160_0 .net "uart_irq", 0 0, v0x560153e98080_0;  1 drivers
L_0x7f6fec0db148 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560153ea0200_0 .net "uart_rx", 0 0, L_0x7f6fec0db148;  1 drivers
v0x560153ea02a0_0 .net "uart_sel", 3 0, L_0x560153ec77a0;  1 drivers
v0x560153ea0390_0 .net "uart_stb", 0 0, L_0x560153ec7a20;  1 drivers
v0x560153ea0480_0 .net "uart_tx", 0 0, v0x560153e99310_0;  alias, 1 drivers
v0x560153ea0520_0 .net "uart_we", 0 0, L_0x560153ec7730;  1 drivers
E_0x560153e0d010 .event posedge, v0x560153e389c0_0;
E_0x560153e0a530/0 .event negedge, v0x560153e9f3f0_0;
E_0x560153e0a530/1 .event posedge, v0x560153e389c0_0;
E_0x560153e0a530 .event/or E_0x560153e0a530/0, E_0x560153e0a530/1;
E_0x560153e08fe0/0 .event negedge, v0x560153e9f3f0_0;
E_0x560153e08fe0/1 .event posedge, v0x560153e9bf20_0;
E_0x560153e08fe0 .event/or E_0x560153e08fe0/0, E_0x560153e08fe0/1;
L_0x560153eb1380 .part v0x560153e9f530_0, 2, 1;
L_0x560153ebd9d0 .array/port v0x560153e9f2b0, L_0x560153ebdb10;
L_0x560153ebda70 .part L_0x560153ec4d60, 2, 13;
L_0x560153ebdb10 .concat [ 13 2 0 0], L_0x560153ebda70, L_0x7f6fec0da530;
L_0x560153ec2240 .part L_0x560153ec2150, 0, 16;
L_0x560153ec2340 .cmp/ne 16, L_0x560153ec2240, L_0x7f6fec0daba8;
L_0x560153ec24f0 .part v0x560153e89f60_0, 0, 16;
L_0x560153ec2590 .functor MUXZ 16, o0x7f6fec12e948, L_0x560153ec24f0, L_0x560153ec2340, C4<>;
L_0x560153ec27e0 .concat8 [ 16 16 0 0], L_0x560153ec2770, L_0x7f6fec0dabf0;
LS_0x560153ec7c90_0_0 .concat [ 1 1 1 1], L_0x7f6fec0db100, v0x560153d3a910_0, v0x560153e8ba40_0, v0x560153e96600_0;
LS_0x560153ec7c90_0_4 .concat [ 1 27 0 0], v0x560153e98080_0, L_0x7f6fec0db0b8;
L_0x560153ec7c90 .concat [ 4 28 0 0], LS_0x560153ec7c90_0_0, LS_0x560153ec7c90_0_4;
L_0x560153ec8060 .concat8 [ 1 1 1 1], L_0x560153ec7ec0, L_0x560153ec7f30, L_0x560153ec7ff0, L_0x560153ec81f0;
L_0x560153ec81f0 .reduce/or L_0x560153ec7c90;
S_0x560153d4a670 .scope module, "adc_periph" "sigma_delta_adc" 6 445, 7 31 0, S_0x560153d4a9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "wb_addr";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /OUTPUT 32 "wb_dat_o";
    .port_info 5 /INPUT 1 "wb_we";
    .port_info 6 /INPUT 4 "wb_sel";
    .port_info 7 /INPUT 1 "wb_stb";
    .port_info 8 /OUTPUT 1 "wb_ack";
    .port_info 9 /INPUT 4 "comp_in";
    .port_info 10 /OUTPUT 4 "dac_out";
    .port_info 11 /OUTPUT 1 "irq";
P_0x560153e56b40 .param/l "ADDR_WIDTH" 0 7 32, +C4<00000000000000000000000000001000>;
P_0x560153e56b80 .param/l "CIC_ORDER" 0 7 35, +C4<00000000000000000000000000000011>;
P_0x560153e56bc0 .param/l "CLK_FREQ" 0 7 33, +C4<00000010111110101111000010000000>;
P_0x560153e56c00 .param/l "OSR" 0 7 34, +C4<00000000000000000000000001100100>;
v0x560153d26510_0 .net "adc_ch0", 15 0, L_0x560153ec0260;  1 drivers
v0x560153d265f0_0 .net "adc_ch1", 15 0, L_0x560153ec0920;  1 drivers
v0x560153d35b00_0 .net "adc_ch2", 15 0, L_0x560153ec0f90;  1 drivers
v0x560153d35bd0_0 .net "adc_ch3", 15 0, L_0x560153ec1780;  1 drivers
v0x560153d33fe0 .array "adc_data", 3 0, 15 0;
v0x560153d34080_0 .net "adc_data_valid", 3 0, L_0x560153ec1b70;  1 drivers
v0x560153d64340_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153d643e0_0 .net "comp_in", 3 0, L_0x7f6fec0db190;  alias, 1 drivers
v0x560153d3acb0_0 .net "dac_out", 3 0, L_0x560153ec19e0;  alias, 1 drivers
v0x560153d3ad70_0 .var "data_valid", 3 0;
v0x560153d3a870_0 .var "enable", 0 0;
v0x560153d3a910_0 .var "irq", 0 0;
v0x560153d3a4c0_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
v0x560153d3a560_0 .var "sample_counter", 31 0;
v0x560153d3b0f0_0 .var "wb_ack", 0 0;
v0x560153d3b190_0 .net "wb_addr", 7 0, L_0x560153ec4e00;  alias, 1 drivers
v0x560153d4a230_0 .net "wb_dat_i", 31 0, L_0x560153ec5b90;  alias, 1 drivers
v0x560153d4a2d0_0 .var "wb_dat_o", 31 0;
v0x560153e515b0_0 .net "wb_sel", 3 0, L_0x560153ec5d60;  alias, 1 drivers
v0x560153e51670_0 .net "wb_stb", 0 0, L_0x560153ec5f40;  alias, 1 drivers
v0x560153e4ff40_0 .net "wb_we", 0 0, L_0x560153ec5cf0;  alias, 1 drivers
L_0x560153ec03c0 .part L_0x7f6fec0db190, 0, 1;
L_0x560153ec0a80 .part L_0x7f6fec0db190, 1, 1;
L_0x560153ec10f0 .part L_0x7f6fec0db190, 2, 1;
L_0x560153ec18e0 .part L_0x7f6fec0db190, 3, 1;
L_0x560153ec19e0 .concat8 [ 1 1 1 1], v0x560153d61220_0, v0x560153e4d7c0_0, v0x560153e20450_0, v0x560153d23fc0_0;
L_0x560153ec1b70 .concat8 [ 1 1 1 1], v0x560153e52e90_0, v0x560153e4bf00_0, v0x560153dfcc40_0, v0x560153d300e0_0;
S_0x560153d1c1d0 .scope module, "adc_ch0_inst" "sigma_delta_channel" 7 86, 7 230 0, S_0x560153d4a670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "comp_in";
    .port_info 4 /OUTPUT 1 "dac_out";
    .port_info 5 /OUTPUT 16 "adc_data";
    .port_info 6 /OUTPUT 1 "data_valid";
P_0x560153df88a0 .param/l "CIC_ORDER" 0 7 232, +C4<00000000000000000000000000000011>;
P_0x560153df88e0 .param/l "CLK_DIV" 1 7 248, +C4<00000000000000000000000000110010>;
P_0x560153df8920 .param/l "OSR" 0 7 231, +C4<00000000000000000000000001100100>;
P_0x560153df8960 .param/l "W" 0 7 233, +C4<00000000000000000000000000100000>;
L_0x560153ec00e0 .functor AND 1, L_0x560153ebff70, v0x560153e3cb10_0, C4<1>, C4<1>;
L_0x560153ec01a0 .functor AND 1, L_0x560153ec00e0, v0x560153d3a870_0, C4<1>, C4<1>;
L_0x560153ec0260 .functor BUFZ 16, v0x560153d37680_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x560153e02e30_0 .net *"_ivl_0", 31 0, L_0x560153ebfdf0;  1 drivers
L_0x7f6fec0da968 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153dee220_0 .net *"_ivl_3", 24 0, L_0x7f6fec0da968;  1 drivers
L_0x7f6fec0da9b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153d184b0_0 .net/2u *"_ivl_4", 31 0, L_0x7f6fec0da9b0;  1 drivers
v0x560153d3a150_0 .net *"_ivl_6", 0 0, L_0x560153ebff70;  1 drivers
v0x560153d3a210_0 .net *"_ivl_9", 0 0, L_0x560153ec00e0;  1 drivers
v0x560153d48340_0 .net "adc_data", 15 0, L_0x560153ec0260;  alias, 1 drivers
v0x560153d37680_0 .var "adc_result", 15 0;
v0x560153e38900_0 .var "bitstream", 0 0;
v0x560153e389c0_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153e3cb10_0 .var "clk_1mhz", 0 0;
v0x560153e3cbb0_0 .net "clk_1mhz_posedge", 0 0, L_0x560153ec01a0;  1 drivers
v0x560153e19690_0 .var "clk_div_counter", 6 0;
v0x560153d323e0 .array "comb", 2 0, 31 0;
v0x560153d324a0 .array "comb_delay", 2 0, 31 0;
v0x560153d61160_0 .net "comp_in", 0 0, L_0x560153ec03c0;  1 drivers
v0x560153d61220_0 .var "dac_out", 0 0;
v0x560153d4afd0_0 .net "data_valid", 0 0, v0x560153e52e90_0;  1 drivers
v0x560153d4b070_0 .var "decim_count", 7 0;
v0x560153e53470_0 .net "enable", 0 0, v0x560153d3a870_0;  1 drivers
v0x560153e53530_0 .var/i "i", 31 0;
v0x560153e53180_0 .var/s "integrator", 31 0;
v0x560153e53260 .array "integrator_stage", 2 0, 31 0;
v0x560153e52e90_0 .var "result_valid", 0 0;
v0x560153e52f30_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
v0x560153e51e00_0 .var "snapshot", 31 0;
v0x560153e51ee0_0 .var "snapshot_valid", 0 0;
E_0x560153df5a30/0 .event negedge, v0x560153e52f30_0;
E_0x560153df5a30/1 .event posedge, v0x560153e389c0_0;
E_0x560153df5a30 .event/or E_0x560153df5a30/0, E_0x560153df5a30/1;
L_0x560153ebfdf0 .concat [ 7 25 0 0], v0x560153e19690_0, L_0x7f6fec0da968;
L_0x560153ebff70 .cmp/eq 32, L_0x560153ebfdf0, L_0x7f6fec0da9b0;
S_0x560153d1a2d0 .scope module, "adc_ch1_inst" "sigma_delta_channel" 7 100, 7 230 0, S_0x560153d4a670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "comp_in";
    .port_info 4 /OUTPUT 1 "dac_out";
    .port_info 5 /OUTPUT 16 "adc_data";
    .port_info 6 /OUTPUT 1 "data_valid";
P_0x560153e51b10 .param/l "CIC_ORDER" 0 7 232, +C4<00000000000000000000000000000011>;
P_0x560153e51b50 .param/l "CLK_DIV" 1 7 248, +C4<00000000000000000000000000110010>;
P_0x560153e51b90 .param/l "OSR" 0 7 231, +C4<00000000000000000000000001100100>;
P_0x560153e51bd0 .param/l "W" 0 7 233, +C4<00000000000000000000000000100000>;
L_0x560153ec07a0 .functor AND 1, L_0x560153ec0630, v0x560153e4ee30_0, C4<1>, C4<1>;
L_0x560153ec0860 .functor AND 1, L_0x560153ec07a0, v0x560153d3a870_0, C4<1>, C4<1>;
L_0x560153ec0920 .functor BUFZ 16, v0x560153e50290_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x560153e518d0_0 .net *"_ivl_0", 31 0, L_0x560153ec04e0;  1 drivers
L_0x7f6fec0da9f8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153e50790_0 .net *"_ivl_3", 24 0, L_0x7f6fec0da9f8;  1 drivers
L_0x7f6fec0daa40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153e50870_0 .net/2u *"_ivl_4", 31 0, L_0x7f6fec0daa40;  1 drivers
v0x560153e504a0_0 .net *"_ivl_6", 0 0, L_0x560153ec0630;  1 drivers
v0x560153e50560_0 .net *"_ivl_9", 0 0, L_0x560153ec07a0;  1 drivers
v0x560153e501b0_0 .net "adc_data", 15 0, L_0x560153ec0920;  alias, 1 drivers
v0x560153e50290_0 .var "adc_result", 15 0;
v0x560153e4f120_0 .var "bitstream", 0 0;
v0x560153e4f1e0_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153e4ee30_0 .var "clk_1mhz", 0 0;
v0x560153e4eed0_0 .net "clk_1mhz_posedge", 0 0, L_0x560153ec0860;  1 drivers
v0x560153e4eb40_0 .var "clk_div_counter", 6 0;
v0x560153e4ec20 .array "comb", 2 0, 31 0;
v0x560153e4dab0 .array "comb_delay", 2 0, 31 0;
v0x560153e4db70_0 .net "comp_in", 0 0, L_0x560153ec0a80;  1 drivers
v0x560153e4d7c0_0 .var "dac_out", 0 0;
v0x560153e4d880_0 .net "data_valid", 0 0, v0x560153e4bf00_0;  1 drivers
v0x560153e4c440_0 .var "decim_count", 7 0;
v0x560153e4c520_0 .net "enable", 0 0, v0x560153d3a870_0;  alias, 1 drivers
v0x560153e4c150_0 .var/i "i", 31 0;
v0x560153e4c210_0 .var/s "integrator", 31 0;
v0x560153e4be60 .array "integrator_stage", 2 0, 31 0;
v0x560153e4bf00_0 .var "result_valid", 0 0;
v0x560153e4add0_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
v0x560153e4ae70_0 .var "snapshot", 31 0;
v0x560153e4aab0_0 .var "snapshot_valid", 0 0;
L_0x560153ec04e0 .concat [ 7 25 0 0], v0x560153e4eb40_0, L_0x7f6fec0da9f8;
L_0x560153ec0630 .cmp/eq 32, L_0x560153ec04e0, L_0x7f6fec0daa40;
S_0x560153d1aa90 .scope module, "adc_ch2_inst" "sigma_delta_channel" 7 114, 7 230 0, S_0x560153d4a670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "comp_in";
    .port_info 4 /OUTPUT 1 "dac_out";
    .port_info 5 /OUTPUT 16 "adc_data";
    .port_info 6 /OUTPUT 1 "data_valid";
P_0x560153e4a790 .param/l "CIC_ORDER" 0 7 232, +C4<00000000000000000000000000000011>;
P_0x560153e4a7d0 .param/l "CLK_DIV" 1 7 248, +C4<00000000000000000000000000110010>;
P_0x560153e4a810 .param/l "OSR" 0 7 231, +C4<00000000000000000000000001100100>;
P_0x560153e4a850 .param/l "W" 0 7 233, +C4<00000000000000000000000000100000>;
L_0x560153ec0e10 .functor AND 1, L_0x560153ec0ca0, v0x560153df00f0_0, C4<1>, C4<1>;
L_0x560153ec0ed0 .functor AND 1, L_0x560153ec0e10, v0x560153d3a870_0, C4<1>, C4<1>;
L_0x560153ec0f90 .functor BUFZ 16, v0x560153dfa760_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x560153e05010_0 .net *"_ivl_0", 31 0, L_0x560153ec0b50;  1 drivers
L_0x7f6fec0daa88 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153e04c10_0 .net *"_ivl_3", 24 0, L_0x7f6fec0daa88;  1 drivers
L_0x7f6fec0daad0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153e04cf0_0 .net/2u *"_ivl_4", 31 0, L_0x7f6fec0daad0;  1 drivers
v0x560153dfa9d0_0 .net *"_ivl_6", 0 0, L_0x560153ec0ca0;  1 drivers
v0x560153dfaa90_0 .net *"_ivl_9", 0 0, L_0x560153ec0e10;  1 drivers
v0x560153dfa680_0 .net "adc_data", 15 0, L_0x560153ec0f90;  alias, 1 drivers
v0x560153dfa760_0 .var "adc_result", 15 0;
v0x560153df0440_0 .var "bitstream", 0 0;
v0x560153df0500_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153df00f0_0 .var "clk_1mhz", 0 0;
v0x560153df01b0_0 .net "clk_1mhz_posedge", 0 0, L_0x560153ec0ed0;  1 drivers
v0x560153e156f0_0 .var "clk_div_counter", 6 0;
v0x560153e157d0 .array "comb", 2 0, 31 0;
v0x560153e34650 .array "comb_delay", 2 0, 31 0;
v0x560153e34710_0 .net "comp_in", 0 0, L_0x560153ec10f0;  1 drivers
v0x560153e20450_0 .var "dac_out", 0 0;
v0x560153e204f0_0 .net "data_valid", 0 0, v0x560153dfcc40_0;  1 drivers
v0x560153e1a3c0_0 .var "decim_count", 7 0;
v0x560153e1a4a0_0 .net "enable", 0 0, v0x560153d3a870_0;  alias, 1 drivers
v0x560153e07110_0 .var/i "i", 31 0;
v0x560153e071d0_0 .var/s "integrator", 31 0;
v0x560153dfcb80 .array "integrator_stage", 2 0, 31 0;
v0x560153dfcc40_0 .var "result_valid", 0 0;
v0x560153df25f0_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
v0x560153df26e0_0 .var "snapshot", 31 0;
v0x560153de7f10_0 .var "snapshot_valid", 0 0;
L_0x560153ec0b50 .concat [ 7 25 0 0], v0x560153e156f0_0, L_0x7f6fec0daa88;
L_0x560153ec0ca0 .cmp/eq 32, L_0x560153ec0b50, L_0x7f6fec0daad0;
S_0x560153d1a6b0 .scope module, "adc_ch3_inst" "sigma_delta_channel" 7 128, 7 230 0, S_0x560153d4a670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "comp_in";
    .port_info 4 /OUTPUT 1 "dac_out";
    .port_info 5 /OUTPUT 16 "adc_data";
    .port_info 6 /OUTPUT 1 "data_valid";
P_0x560153dfbbf0 .param/l "CIC_ORDER" 0 7 232, +C4<00000000000000000000000000000011>;
P_0x560153dfbc30 .param/l "CLK_DIV" 1 7 248, +C4<00000000000000000000000000110010>;
P_0x560153dfbc70 .param/l "OSR" 0 7 231, +C4<00000000000000000000000001100100>;
P_0x560153dfbcb0 .param/l "W" 0 7 233, +C4<00000000000000000000000000100000>;
L_0x560153ec14f0 .functor AND 1, L_0x560153ec1380, v0x560153dd6f50_0, C4<1>, C4<1>;
L_0x560153ec15b0 .functor AND 1, L_0x560153ec14f0, v0x560153d3a870_0, C4<1>, C4<1>;
L_0x560153ec1780 .functor BUFZ 16, v0x560153d9ac50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x560153e5d200_0 .net *"_ivl_0", 31 0, L_0x560153ec1250;  1 drivers
L_0x7f6fec0dab18 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153e5d2e0_0 .net *"_ivl_3", 24 0, L_0x7f6fec0dab18;  1 drivers
L_0x7f6fec0dab60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153e5cef0_0 .net/2u *"_ivl_4", 31 0, L_0x7f6fec0dab60;  1 drivers
v0x560153e5cfc0_0 .net *"_ivl_6", 0 0, L_0x560153ec1380;  1 drivers
v0x560153e29f30_0 .net *"_ivl_9", 0 0, L_0x560153ec14f0;  1 drivers
v0x560153d9ab70_0 .net "adc_data", 15 0, L_0x560153ec1780;  alias, 1 drivers
v0x560153d9ac50_0 .var "adc_result", 15 0;
v0x560153ddb820_0 .var "bitstream", 0 0;
v0x560153ddb8c0_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153dd6f50_0 .var "clk_1mhz", 0 0;
v0x560153dd7010_0 .net "clk_1mhz_posedge", 0 0, L_0x560153ec15b0;  1 drivers
v0x560153dd2680_0 .var "clk_div_counter", 6 0;
v0x560153dd2740 .array "comb", 2 0, 31 0;
v0x560153dcdc90 .array "comb_delay", 2 0, 31 0;
v0x560153dcdd30_0 .net "comp_in", 0 0, L_0x560153ec18e0;  1 drivers
v0x560153d23fc0_0 .var "dac_out", 0 0;
v0x560153d24080_0 .net "data_valid", 0 0, v0x560153d300e0_0;  1 drivers
v0x560153d1dd40_0 .var "decim_count", 7 0;
v0x560153d1de20_0 .net "enable", 0 0, v0x560153d3a870_0;  alias, 1 drivers
v0x560153d31c40_0 .var/i "i", 31 0;
v0x560153d31d00_0 .var/s "integrator", 31 0;
v0x560153d30020 .array "integrator_stage", 2 0, 31 0;
v0x560153d300e0_0 .var "result_valid", 0 0;
v0x560153d2d250_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
v0x560153d2d2f0_0 .var "snapshot", 31 0;
v0x560153d2bae0_0 .var "snapshot_valid", 0 0;
L_0x560153ec1250 .concat [ 7 25 0 0], v0x560153dd2680_0, L_0x7f6fec0dab18;
L_0x560153ec1380 .cmp/eq 32, L_0x560153ec1250, L_0x7f6fec0dab60;
S_0x560153d1bdf0 .scope module, "arbiter" "wishbone_arbiter_2x1" 6 174, 8 16 0, S_0x560153d4a9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "s0_wb_addr";
    .port_info 3 /INPUT 32 "s0_wb_dat_i";
    .port_info 4 /OUTPUT 32 "s0_wb_dat_o";
    .port_info 5 /INPUT 1 "s0_wb_we";
    .port_info 6 /INPUT 4 "s0_wb_sel";
    .port_info 7 /INPUT 1 "s0_wb_stb";
    .port_info 8 /INPUT 1 "s0_wb_cyc";
    .port_info 9 /OUTPUT 1 "s0_wb_ack";
    .port_info 10 /OUTPUT 1 "s0_wb_err";
    .port_info 11 /INPUT 32 "s1_wb_addr";
    .port_info 12 /INPUT 32 "s1_wb_dat_i";
    .port_info 13 /OUTPUT 32 "s1_wb_dat_o";
    .port_info 14 /INPUT 1 "s1_wb_we";
    .port_info 15 /INPUT 4 "s1_wb_sel";
    .port_info 16 /INPUT 1 "s1_wb_stb";
    .port_info 17 /INPUT 1 "s1_wb_cyc";
    .port_info 18 /OUTPUT 1 "s1_wb_ack";
    .port_info 19 /OUTPUT 1 "s1_wb_err";
    .port_info 20 /OUTPUT 32 "m_wb_addr";
    .port_info 21 /OUTPUT 32 "m_wb_dat_o";
    .port_info 22 /INPUT 32 "m_wb_dat_i";
    .port_info 23 /OUTPUT 1 "m_wb_we";
    .port_info 24 /OUTPUT 4 "m_wb_sel";
    .port_info 25 /OUTPUT 1 "m_wb_stb";
    .port_info 26 /OUTPUT 1 "m_wb_cyc";
    .port_info 27 /INPUT 1 "m_wb_ack";
    .port_info 28 /INPUT 1 "m_wb_err";
P_0x560153e66890 .param/l "S0_SELECT" 1 8 55, C4<0>;
P_0x560153e668d0 .param/l "S1_SELECT" 1 8 56, C4<1>;
L_0x560153ebb240 .functor AND 1, v0x560153e869d0_0, v0x560153e85fe0_0, C4<1>, C4<1>;
L_0x560153ebba50 .functor AND 1, v0x560153e84a00_0, v0x560153e84410_0, C4<1>, C4<1>;
L_0x7f6fec0da020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560153ebbac0 .functor XNOR 1, v0x560153d8fba0_0, L_0x7f6fec0da020, C4<0>, C4<0>;
L_0x7f6fec0da068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560153ebbc70 .functor XNOR 1, v0x560153d8fba0_0, L_0x7f6fec0da068, C4<0>, C4<0>;
L_0x7f6fec0da0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560153ebbe70 .functor XNOR 1, v0x560153d8fba0_0, L_0x7f6fec0da0b0, C4<0>, C4<0>;
L_0x7f6fec0da0f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560153ebc020 .functor XNOR 1, v0x560153d8fba0_0, L_0x7f6fec0da0f8, C4<0>, C4<0>;
L_0x7f6fec0da140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560153ebc1c0 .functor XNOR 1, v0x560153d8fba0_0, L_0x7f6fec0da140, C4<0>, C4<0>;
L_0x7f6fec0da188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560153ebc370 .functor XNOR 1, v0x560153d8fba0_0, L_0x7f6fec0da188, C4<0>, C4<0>;
L_0x7f6fec0da1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560153ebc5b0 .functor XNOR 1, v0x560153d8fba0_0, L_0x7f6fec0da1d0, C4<0>, C4<0>;
L_0x7f6fec0da260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560153ebcbb0 .functor XNOR 1, v0x560153d8fba0_0, L_0x7f6fec0da260, C4<0>, C4<0>;
L_0x7f6fec0da2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560153ebced0 .functor XNOR 1, v0x560153d8fba0_0, L_0x7f6fec0da2f0, C4<0>, C4<0>;
L_0x7f6fec0da380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x560153ebd0d0 .functor XNOR 1, v0x560153d8fba0_0, L_0x7f6fec0da380, C4<0>, C4<0>;
L_0x7f6fec0da410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x560153ebd420 .functor XNOR 1, v0x560153d8fba0_0, L_0x7f6fec0da410, C4<0>, C4<0>;
L_0x7f6fec0da4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x560153ebd6a0 .functor XNOR 1, v0x560153d8fba0_0, L_0x7f6fec0da4a0, C4<0>, C4<0>;
v0x560153aa9040_0 .net/2u *"_ivl_10", 0 0, L_0x7f6fec0da068;  1 drivers
v0x560153aa9120_0 .net *"_ivl_12", 0 0, L_0x560153ebbc70;  1 drivers
v0x560153e4e8d0_0 .net/2u *"_ivl_16", 0 0, L_0x7f6fec0da0b0;  1 drivers
v0x560153e4e970_0 .net *"_ivl_18", 0 0, L_0x560153ebbe70;  1 drivers
v0x560153e4d260_0 .net/2u *"_ivl_22", 0 0, L_0x7f6fec0da0f8;  1 drivers
v0x560153e4d340_0 .net *"_ivl_24", 0 0, L_0x560153ebc020;  1 drivers
v0x560153e4bbf0_0 .net/2u *"_ivl_28", 0 0, L_0x7f6fec0da140;  1 drivers
v0x560153e4bcd0_0 .net *"_ivl_30", 0 0, L_0x560153ebc1c0;  1 drivers
v0x560153e4a4f0_0 .net/2u *"_ivl_34", 0 0, L_0x7f6fec0da188;  1 drivers
v0x560153e4a5d0_0 .net *"_ivl_36", 0 0, L_0x560153ebc370;  1 drivers
v0x560153d98750_0 .net/2u *"_ivl_4", 0 0, L_0x7f6fec0da020;  1 drivers
v0x560153d98830_0 .net/2u *"_ivl_40", 0 0, L_0x7f6fec0da1d0;  1 drivers
v0x560153d8ef60_0 .net *"_ivl_42", 0 0, L_0x560153ebc5b0;  1 drivers
L_0x7f6fec0da218 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153d8f000_0 .net/2u *"_ivl_44", 31 0, L_0x7f6fec0da218;  1 drivers
v0x560153d97830_0 .net/2u *"_ivl_48", 0 0, L_0x7f6fec0da260;  1 drivers
v0x560153d978f0_0 .net *"_ivl_50", 0 0, L_0x560153ebcbb0;  1 drivers
L_0x7f6fec0da2a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560153d96910_0 .net/2u *"_ivl_52", 0 0, L_0x7f6fec0da2a8;  1 drivers
v0x560153d969b0_0 .net/2u *"_ivl_56", 0 0, L_0x7f6fec0da2f0;  1 drivers
v0x560153d94990_0 .net *"_ivl_58", 0 0, L_0x560153ebced0;  1 drivers
v0x560153d94a30_0 .net *"_ivl_6", 0 0, L_0x560153ebbac0;  1 drivers
L_0x7f6fec0da338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560153d93a40_0 .net/2u *"_ivl_60", 0 0, L_0x7f6fec0da338;  1 drivers
v0x560153d93b20_0 .net/2u *"_ivl_64", 0 0, L_0x7f6fec0da380;  1 drivers
v0x560153d92a40_0 .net *"_ivl_66", 0 0, L_0x560153ebd0d0;  1 drivers
L_0x7f6fec0da3c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153d92ae0_0 .net/2u *"_ivl_68", 31 0, L_0x7f6fec0da3c8;  1 drivers
v0x560153d91e70_0 .net/2u *"_ivl_72", 0 0, L_0x7f6fec0da410;  1 drivers
v0x560153d91f30_0 .net *"_ivl_74", 0 0, L_0x560153ebd420;  1 drivers
L_0x7f6fec0da458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560153d91240_0 .net/2u *"_ivl_76", 0 0, L_0x7f6fec0da458;  1 drivers
v0x560153d91300_0 .net/2u *"_ivl_80", 0 0, L_0x7f6fec0da4a0;  1 drivers
v0x560153d906a0_0 .net *"_ivl_82", 0 0, L_0x560153ebd6a0;  1 drivers
L_0x7f6fec0da4e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560153d90760_0 .net/2u *"_ivl_84", 0 0, L_0x7f6fec0da4e8;  1 drivers
v0x560153d8fb00_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153d8fba0_0 .var "grant", 0 0;
v0x560153d9bd80_0 .net "m_wb_ack", 0 0, v0x560153b0cdc0_0;  alias, 1 drivers
v0x560153d9be40_0 .net "m_wb_addr", 31 0, L_0x560153ebbb80;  alias, 1 drivers
v0x560153cbd990_0 .net "m_wb_cyc", 0 0, L_0x560153ebc480;  alias, 1 drivers
v0x560153cbda50_0 .net "m_wb_dat_i", 31 0, v0x560153b27cd0_0;  alias, 1 drivers
v0x560153d2e6a0_0 .net "m_wb_dat_o", 31 0, L_0x560153ebbd80;  alias, 1 drivers
v0x560153d2e780_0 .net "m_wb_err", 0 0, v0x560153b27da0_0;  alias, 1 drivers
v0x560153d60b20_0 .net "m_wb_sel", 3 0, L_0x560153ebc0d0;  alias, 1 drivers
v0x560153d60c00_0 .net "m_wb_stb", 0 0, L_0x560153ebc280;  alias, 1 drivers
v0x560153d5f800_0 .net "m_wb_we", 0 0, L_0x560153ebbf30;  alias, 1 drivers
v0x560153d5f8c0_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
v0x560153d5ce60_0 .net "s0_request", 0 0, L_0x560153ebb240;  1 drivers
v0x560153d5cf20_0 .net "s0_wb_ack", 0 0, L_0x560153ebcde0;  alias, 1 drivers
v0x560153d48dc0_0 .net "s0_wb_addr", 31 0, L_0x560153eb1870;  alias, 1 drivers
v0x560153d48ea0_0 .net "s0_wb_cyc", 0 0, v0x560153e85fe0_0;  alias, 1 drivers
v0x560153e491d0_0 .net "s0_wb_dat_i", 31 0, L_0x7f6fec0d9180;  alias, 1 drivers
v0x560153e492b0_0 .net "s0_wb_dat_o", 31 0, L_0x560153ebca80;  alias, 1 drivers
v0x560153e3dfc0_0 .net8 "s0_wb_err", 0 0, RS_0x7f6fec125018;  alias, 2 drivers
v0x560153e3e080_0 .net "s0_wb_sel", 3 0, L_0x7f6fec0d9138;  alias, 1 drivers
v0x560153e472c0_0 .net "s0_wb_stb", 0 0, v0x560153e869d0_0;  alias, 1 drivers
v0x560153e47380_0 .net "s0_wb_we", 0 0, L_0x7f6fec0d90f0;  alias, 1 drivers
v0x560153e45dc0_0 .net "s1_request", 0 0, L_0x560153ebba50;  1 drivers
v0x560153e45e80_0 .net "s1_wb_ack", 0 0, L_0x560153ebd490;  alias, 1 drivers
v0x560153e448c0_0 .net "s1_wb_addr", 31 0, v0x560153e842a0_0;  alias, 1 drivers
v0x560153e449a0_0 .net "s1_wb_cyc", 0 0, v0x560153e84410_0;  alias, 1 drivers
v0x560153e433c0_0 .net "s1_wb_dat_i", 31 0, v0x560153e84610_0;  alias, 1 drivers
v0x560153e434a0_0 .net "s1_wb_dat_o", 31 0, L_0x560153ebd200;  alias, 1 drivers
v0x560153e41ec0_0 .net "s1_wb_err", 0 0, L_0x560153ebd790;  alias, 1 drivers
v0x560153e41f80_0 .net "s1_wb_sel", 3 0, v0x560153e84880_0;  alias, 1 drivers
v0x560153e409c0_0 .net "s1_wb_stb", 0 0, v0x560153e84a00_0;  alias, 1 drivers
v0x560153e40a80_0 .net "s1_wb_we", 0 0, v0x560153e84b70_0;  alias, 1 drivers
L_0x560153ebbb80 .functor MUXZ 32, v0x560153e842a0_0, L_0x560153eb1870, L_0x560153ebbac0, C4<>;
L_0x560153ebbd80 .functor MUXZ 32, v0x560153e84610_0, L_0x7f6fec0d9180, L_0x560153ebbc70, C4<>;
L_0x560153ebbf30 .functor MUXZ 1, v0x560153e84b70_0, L_0x7f6fec0d90f0, L_0x560153ebbe70, C4<>;
L_0x560153ebc0d0 .functor MUXZ 4, v0x560153e84880_0, L_0x7f6fec0d9138, L_0x560153ebc020, C4<>;
L_0x560153ebc280 .functor MUXZ 1, v0x560153e84a00_0, v0x560153e869d0_0, L_0x560153ebc1c0, C4<>;
L_0x560153ebc480 .functor MUXZ 1, v0x560153e84410_0, v0x560153e85fe0_0, L_0x560153ebc370, C4<>;
L_0x560153ebca80 .functor MUXZ 32, L_0x7f6fec0da218, v0x560153b27cd0_0, L_0x560153ebc5b0, C4<>;
L_0x560153ebcde0 .functor MUXZ 1, L_0x7f6fec0da2a8, v0x560153b0cdc0_0, L_0x560153ebcbb0, C4<>;
L_0x560153ebcf90 .functor MUXZ 1, L_0x7f6fec0da338, v0x560153b27da0_0, L_0x560153ebced0, C4<>;
L_0x560153ebd200 .functor MUXZ 32, L_0x7f6fec0da3c8, v0x560153b27cd0_0, L_0x560153ebd0d0, C4<>;
L_0x560153ebd490 .functor MUXZ 1, L_0x7f6fec0da458, v0x560153b0cdc0_0, L_0x560153ebd420, C4<>;
L_0x560153ebd790 .functor MUXZ 1, L_0x7f6fec0da4e8, v0x560153b27da0_0, L_0x560153ebd6a0, C4<>;
S_0x560153d1eab0 .scope module, "bus_interconnect" "wishbone_interconnect" 6 589, 9 24 0, S_0x560153d4a9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "m_wb_addr";
    .port_info 3 /INPUT 32 "m_wb_dat_i";
    .port_info 4 /OUTPUT 32 "m_wb_dat_o";
    .port_info 5 /INPUT 1 "m_wb_we";
    .port_info 6 /INPUT 4 "m_wb_sel";
    .port_info 7 /INPUT 1 "m_wb_stb";
    .port_info 8 /INPUT 1 "m_wb_cyc";
    .port_info 9 /OUTPUT 1 "m_wb_ack";
    .port_info 10 /OUTPUT 1 "m_wb_err";
    .port_info 11 /OUTPUT 15 "rom_addr";
    .port_info 12 /OUTPUT 1 "rom_stb";
    .port_info 13 /INPUT 32 "rom_dat_o";
    .port_info 14 /INPUT 1 "rom_ack";
    .port_info 15 /OUTPUT 16 "ram_addr";
    .port_info 16 /OUTPUT 32 "ram_dat_i";
    .port_info 17 /OUTPUT 1 "ram_we";
    .port_info 18 /OUTPUT 4 "ram_sel";
    .port_info 19 /OUTPUT 1 "ram_stb";
    .port_info 20 /INPUT 32 "ram_dat_o";
    .port_info 21 /INPUT 1 "ram_ack";
    .port_info 22 /OUTPUT 8 "pwm_addr";
    .port_info 23 /OUTPUT 32 "pwm_dat_i";
    .port_info 24 /OUTPUT 1 "pwm_we";
    .port_info 25 /OUTPUT 4 "pwm_sel";
    .port_info 26 /OUTPUT 1 "pwm_stb";
    .port_info 27 /INPUT 32 "pwm_dat_o";
    .port_info 28 /INPUT 1 "pwm_ack";
    .port_info 29 /OUTPUT 8 "adc_addr";
    .port_info 30 /OUTPUT 32 "adc_dat_i";
    .port_info 31 /OUTPUT 1 "adc_we";
    .port_info 32 /OUTPUT 4 "adc_sel";
    .port_info 33 /OUTPUT 1 "adc_stb";
    .port_info 34 /INPUT 32 "adc_dat_o";
    .port_info 35 /INPUT 1 "adc_ack";
    .port_info 36 /OUTPUT 8 "prot_addr";
    .port_info 37 /OUTPUT 32 "prot_dat_i";
    .port_info 38 /OUTPUT 1 "prot_we";
    .port_info 39 /OUTPUT 4 "prot_sel";
    .port_info 40 /OUTPUT 1 "prot_stb";
    .port_info 41 /INPUT 32 "prot_dat_o";
    .port_info 42 /INPUT 1 "prot_ack";
    .port_info 43 /OUTPUT 8 "timer_addr";
    .port_info 44 /OUTPUT 32 "timer_dat_i";
    .port_info 45 /OUTPUT 1 "timer_we";
    .port_info 46 /OUTPUT 4 "timer_sel";
    .port_info 47 /OUTPUT 1 "timer_stb";
    .port_info 48 /INPUT 32 "timer_dat_o";
    .port_info 49 /INPUT 1 "timer_ack";
    .port_info 50 /OUTPUT 8 "gpio_addr";
    .port_info 51 /OUTPUT 32 "gpio_dat_i";
    .port_info 52 /OUTPUT 1 "gpio_we";
    .port_info 53 /OUTPUT 4 "gpio_sel";
    .port_info 54 /OUTPUT 1 "gpio_stb";
    .port_info 55 /INPUT 32 "gpio_dat_o";
    .port_info 56 /INPUT 1 "gpio_ack";
    .port_info 57 /OUTPUT 8 "uart_addr";
    .port_info 58 /OUTPUT 32 "uart_dat_i";
    .port_info 59 /OUTPUT 1 "uart_we";
    .port_info 60 /OUTPUT 4 "uart_sel";
    .port_info 61 /OUTPUT 1 "uart_stb";
    .port_info 62 /INPUT 32 "uart_dat_o";
    .port_info 63 /INPUT 1 "uart_ack";
P_0x560153e73f50 .param/l "ADDR_ADC_BASE" 1 9 125, C4<00000000000000100000000100000000>;
P_0x560153e73f90 .param/l "ADDR_ADC_END" 1 9 126, C4<00000000000000100000000111111111>;
P_0x560153e73fd0 .param/l "ADDR_GPIO_BASE" 1 9 131, C4<00000000000000100000010000000000>;
P_0x560153e74010 .param/l "ADDR_GPIO_END" 1 9 132, C4<00000000000000100000010011111111>;
P_0x560153e74050 .param/l "ADDR_PROT_BASE" 1 9 127, C4<00000000000000100000001000000000>;
P_0x560153e74090 .param/l "ADDR_PROT_END" 1 9 128, C4<00000000000000100000001011111111>;
P_0x560153e740d0 .param/l "ADDR_PWM_BASE" 1 9 123, C4<00000000000000100000000000000000>;
P_0x560153e74110 .param/l "ADDR_PWM_END" 1 9 124, C4<00000000000000100000000011111111>;
P_0x560153e74150 .param/l "ADDR_RAM_BASE" 1 9 119, C4<00000000000000001000000000000000>;
P_0x560153e74190 .param/l "ADDR_RAM_END" 1 9 120, C4<00000000000000010111111111111111>;
P_0x560153e741d0 .param/l "ADDR_ROM_BASE" 1 9 117, C4<00000000000000000000000000000000>;
P_0x560153e74210 .param/l "ADDR_ROM_END" 1 9 118, C4<00000000000000000111111111111111>;
P_0x560153e74250 .param/l "ADDR_TIMER_BASE" 1 9 129, C4<00000000000000100000001100000000>;
P_0x560153e74290 .param/l "ADDR_TIMER_END" 1 9 130, C4<00000000000000100000001111111111>;
P_0x560153e742d0 .param/l "ADDR_UART_BASE" 1 9 133, C4<00000000000000100000010100000000>;
P_0x560153e74310 .param/l "ADDR_UART_END" 1 9 134, C4<00000000000000100000010111111111>;
P_0x560153e74350 .param/l "ADDR_WIDTH" 0 9 25, +C4<00000000000000000000000000100000>;
P_0x560153e74390 .param/l "DATA_WIDTH" 0 9 26, +C4<00000000000000000000000000100000>;
L_0x560153ec2b90 .functor AND 1, L_0x560153ec2970, L_0x560153ec2aa0, C4<1>, C4<1>;
L_0x560153ec2eb0 .functor AND 1, L_0x560153ec2ca0, L_0x560153ec2d90, C4<1>, C4<1>;
L_0x560153ec32f0 .functor AND 1, L_0x560153ec2fc0, L_0x560153ec31c0, C4<1>, C4<1>;
L_0x560153ec3630 .functor AND 1, L_0x560153ec3400, L_0x560153ec34f0, C4<1>, C4<1>;
L_0x560153ec39b0 .functor AND 1, L_0x560153ec3770, L_0x560153ec3860, C4<1>, C4<1>;
L_0x560153ec3cf0 .functor AND 1, L_0x560153ec3a70, L_0x560153ec3b60, C4<1>, C4<1>;
L_0x560153ec3c80 .functor AND 1, L_0x560153ec3e00, L_0x560153ec3ef0, C4<1>, C4<1>;
L_0x560153ec4370 .functor AND 1, L_0x560153ec4100, L_0x560153ec41f0, C4<1>, C4<1>;
L_0x560153ec44d0 .functor OR 1, L_0x560153ec2b90, L_0x560153ec2eb0, C4<0>, C4<0>;
L_0x560153ec45e0 .functor OR 1, L_0x560153ec44d0, L_0x560153ec32f0, C4<0>, C4<0>;
L_0x560153ec46f0 .functor OR 1, L_0x560153ec45e0, L_0x560153ec3630, C4<0>, C4<0>;
L_0x560153ec47b0 .functor OR 1, L_0x560153ec46f0, L_0x560153ec39b0, C4<0>, C4<0>;
L_0x560153ec4930 .functor OR 1, L_0x560153ec47b0, L_0x560153ec3cf0, C4<0>, C4<0>;
L_0x560153ec4a40 .functor OR 1, L_0x560153ec4930, L_0x560153ec3c80, C4<0>, C4<0>;
L_0x560153ec48c0 .functor OR 1, L_0x560153ec4a40, L_0x560153ec4370, C4<0>, C4<0>;
L_0x560153ec4ea0 .functor AND 1, L_0x560153ebc280, L_0x560153ebc480, C4<1>, C4<1>;
L_0x560153ec4fa0 .functor AND 1, L_0x560153ec4ea0, L_0x560153ec2b90, C4<1>, C4<1>;
L_0x560153ec50b0 .functor BUFZ 32, L_0x560153ebbd80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560153ec52a0 .functor BUFZ 1, L_0x560153ebbf30, C4<0>, C4<0>, C4<0>;
L_0x560153ec5310 .functor BUFZ 4, L_0x560153ebc0d0, C4<0000>, C4<0000>, C4<0000>;
L_0x560153ec54c0 .functor AND 1, L_0x560153ebc280, L_0x560153ebc480, C4<1>, C4<1>;
L_0x560153ec5530 .functor AND 1, L_0x560153ec54c0, L_0x560153ec2eb0, C4<1>, C4<1>;
L_0x560153ec5760 .functor BUFZ 32, L_0x560153ebbd80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560153ec57d0 .functor BUFZ 1, L_0x560153ebbf30, C4<0>, C4<0>, C4<0>;
L_0x560153ec5910 .functor BUFZ 4, L_0x560153ebc0d0, C4<0000>, C4<0000>, C4<0000>;
L_0x560153ec5980 .functor AND 1, L_0x560153ebc280, L_0x560153ebc480, C4<1>, C4<1>;
L_0x560153ec5ad0 .functor AND 1, L_0x560153ec5980, L_0x560153ec32f0, C4<1>, C4<1>;
L_0x560153ec5b90 .functor BUFZ 32, L_0x560153ebbd80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560153ec5cf0 .functor BUFZ 1, L_0x560153ebbf30, C4<0>, C4<0>, C4<0>;
L_0x560153ec5d60 .functor BUFZ 4, L_0x560153ebc0d0, C4<0000>, C4<0000>, C4<0000>;
L_0x560153ec5ed0 .functor AND 1, L_0x560153ebc280, L_0x560153ebc480, C4<1>, C4<1>;
L_0x560153ec5f40 .functor AND 1, L_0x560153ec5ed0, L_0x560153ec3630, C4<1>, C4<1>;
L_0x560153ec6270 .functor BUFZ 32, L_0x560153ebbd80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560153ec62e0 .functor BUFZ 1, L_0x560153ebbf30, C4<0>, C4<0>, C4<0>;
L_0x560153ec6470 .functor BUFZ 4, L_0x560153ebc0d0, C4<0000>, C4<0000>, C4<0000>;
L_0x560153ec64e0 .functor AND 1, L_0x560153ebc280, L_0x560153ebc480, C4<1>, C4<1>;
L_0x560153ec6350 .functor AND 1, L_0x560153ec64e0, L_0x560153ec39b0, C4<1>, C4<1>;
L_0x560153ec6720 .functor BUFZ 32, L_0x560153ebbd80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560153ec69e0 .functor BUFZ 1, L_0x560153ebbf30, C4<0>, C4<0>, C4<0>;
L_0x560153ec6b60 .functor BUFZ 4, L_0x560153ebc0d0, C4<0000>, C4<0000>, C4<0000>;
L_0x560153ec6e30 .functor AND 1, L_0x560153ebc280, L_0x560153ebc480, C4<1>, C4<1>;
L_0x560153ec6ea0 .functor AND 1, L_0x560153ec6e30, L_0x560153ec3cf0, C4<1>, C4<1>;
L_0x560153ec71e0 .functor BUFZ 32, L_0x560153ebbd80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560153ec7250 .functor BUFZ 1, L_0x560153ebbf30, C4<0>, C4<0>, C4<0>;
L_0x560153ec6f10 .functor BUFZ 4, L_0x560153ebc0d0, C4<0000>, C4<0000>, C4<0000>;
L_0x560153ec6f80 .functor AND 1, L_0x560153ebc280, L_0x560153ebc480, C4<1>, C4<1>;
L_0x560153ec6ff0 .functor AND 1, L_0x560153ec6f80, L_0x560153ec3c80, C4<1>, C4<1>;
L_0x560153ec7530 .functor BUFZ 32, L_0x560153ebbd80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560153ec7730 .functor BUFZ 1, L_0x560153ebbf30, C4<0>, C4<0>, C4<0>;
L_0x560153ec77a0 .functor BUFZ 4, L_0x560153ebc0d0, C4<0000>, C4<0000>, C4<0000>;
L_0x560153ec79b0 .functor AND 1, L_0x560153ebc280, L_0x560153ebc480, C4<1>, C4<1>;
L_0x560153ec7a20 .functor AND 1, L_0x560153ec79b0, L_0x560153ec4370, C4<1>, C4<1>;
L_0x7f6fec0dac38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153e4b600_0 .net/2u *"_ivl_0", 31 0, L_0x7f6fec0dac38;  1 drivers
L_0x7f6fec0dacc8 .functor BUFT 1, C4<00000000000000001000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153e49ff0_0 .net/2u *"_ivl_10", 31 0, L_0x7f6fec0dacc8;  1 drivers
v0x560153e04830_0 .net *"_ivl_111", 0 0, L_0x560153ec54c0;  1 drivers
v0x560153e048d0_0 .net *"_ivl_12", 0 0, L_0x560153ec2ca0;  1 drivers
v0x560153dfa2a0_0 .net *"_ivl_123", 0 0, L_0x560153ec5980;  1 drivers
v0x560153dfa360_0 .net *"_ivl_135", 0 0, L_0x560153ec5ed0;  1 drivers
L_0x7f6fec0dad10 .functor BUFT 1, C4<00000000000000010111111111111111>, C4<0>, C4<0>, C4<0>;
v0x560153e0d8e0_0 .net/2u *"_ivl_14", 31 0, L_0x7f6fec0dad10;  1 drivers
v0x560153e0d9c0_0 .net *"_ivl_147", 0 0, L_0x560153ec64e0;  1 drivers
v0x560153d9b5e0_0 .net *"_ivl_159", 0 0, L_0x560153ec6e30;  1 drivers
v0x560153d9b6a0_0 .net *"_ivl_16", 0 0, L_0x560153ec2d90;  1 drivers
v0x560153e25a40_0 .net *"_ivl_171", 0 0, L_0x560153ec6f80;  1 drivers
v0x560153e25b00_0 .net *"_ivl_183", 0 0, L_0x560153ec79b0;  1 drivers
v0x560153dcc9e0_0 .net *"_ivl_2", 0 0, L_0x560153ec2970;  1 drivers
L_0x7f6fec0dad58 .functor BUFT 1, C4<00000000000000100000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153dccaa0_0 .net/2u *"_ivl_20", 31 0, L_0x7f6fec0dad58;  1 drivers
v0x560153da3df0_0 .net *"_ivl_22", 0 0, L_0x560153ec2fc0;  1 drivers
L_0x7f6fec0dada0 .functor BUFT 1, C4<00000000000000100000000011111111>, C4<0>, C4<0>, C4<0>;
v0x560153da3eb0_0 .net/2u *"_ivl_24", 31 0, L_0x7f6fec0dada0;  1 drivers
v0x560153da2cd0_0 .net *"_ivl_26", 0 0, L_0x560153ec31c0;  1 drivers
L_0x7f6fec0dade8 .functor BUFT 1, C4<00000000000000100000000100000000>, C4<0>, C4<0>, C4<0>;
v0x560153da2d90_0 .net/2u *"_ivl_30", 31 0, L_0x7f6fec0dade8;  1 drivers
v0x560153d9d330_0 .net *"_ivl_32", 0 0, L_0x560153ec3400;  1 drivers
L_0x7f6fec0dae30 .functor BUFT 1, C4<00000000000000100000000111111111>, C4<0>, C4<0>, C4<0>;
v0x560153d9d3f0_0 .net/2u *"_ivl_34", 31 0, L_0x7f6fec0dae30;  1 drivers
v0x560153ddefe0_0 .net *"_ivl_36", 0 0, L_0x560153ec34f0;  1 drivers
L_0x7f6fec0dac80 .functor BUFT 1, C4<00000000000000000111111111111111>, C4<0>, C4<0>, C4<0>;
v0x560153ddf0a0_0 .net/2u *"_ivl_4", 31 0, L_0x7f6fec0dac80;  1 drivers
L_0x7f6fec0dae78 .functor BUFT 1, C4<00000000000000100000001000000000>, C4<0>, C4<0>, C4<0>;
v0x560153df8a40_0 .net/2u *"_ivl_40", 31 0, L_0x7f6fec0dae78;  1 drivers
v0x560153df8b20_0 .net *"_ivl_42", 0 0, L_0x560153ec3770;  1 drivers
L_0x7f6fec0daec0 .functor BUFT 1, C4<00000000000000100000001011111111>, C4<0>, C4<0>, C4<0>;
v0x560153e0d560_0 .net/2u *"_ivl_44", 31 0, L_0x7f6fec0daec0;  1 drivers
v0x560153e0d640_0 .net *"_ivl_46", 0 0, L_0x560153ec3860;  1 drivers
L_0x7f6fec0daf08 .functor BUFT 1, C4<00000000000000100000001100000000>, C4<0>, C4<0>, C4<0>;
v0x560153ddaa30_0 .net/2u *"_ivl_50", 31 0, L_0x7f6fec0daf08;  1 drivers
v0x560153ddab10_0 .net *"_ivl_52", 0 0, L_0x560153ec3a70;  1 drivers
L_0x7f6fec0daf50 .functor BUFT 1, C4<00000000000000100000001111111111>, C4<0>, C4<0>, C4<0>;
v0x560153dee750_0 .net/2u *"_ivl_54", 31 0, L_0x7f6fec0daf50;  1 drivers
v0x560153dee830_0 .net *"_ivl_56", 0 0, L_0x560153ec3b60;  1 drivers
v0x560153e032a0_0 .net *"_ivl_6", 0 0, L_0x560153ec2aa0;  1 drivers
L_0x7f6fec0daf98 .functor BUFT 1, C4<00000000000000100000010000000000>, C4<0>, C4<0>, C4<0>;
v0x560153e03360_0 .net/2u *"_ivl_60", 31 0, L_0x7f6fec0daf98;  1 drivers
v0x560153df8d10_0 .net *"_ivl_62", 0 0, L_0x560153ec3e00;  1 drivers
L_0x7f6fec0dafe0 .functor BUFT 1, C4<00000000000000100000010011111111>, C4<0>, C4<0>, C4<0>;
v0x560153df8db0_0 .net/2u *"_ivl_64", 31 0, L_0x7f6fec0dafe0;  1 drivers
v0x560153d1b630_0 .net *"_ivl_66", 0 0, L_0x560153ec3ef0;  1 drivers
L_0x7f6fec0db028 .functor BUFT 1, C4<00000000000000100000010100000000>, C4<0>, C4<0>, C4<0>;
v0x560153d1b6f0_0 .net/2u *"_ivl_70", 31 0, L_0x7f6fec0db028;  1 drivers
v0x560153baa640_0 .net *"_ivl_72", 0 0, L_0x560153ec4100;  1 drivers
L_0x7f6fec0db070 .functor BUFT 1, C4<00000000000000100000010111111111>, C4<0>, C4<0>, C4<0>;
v0x560153baa700_0 .net/2u *"_ivl_74", 31 0, L_0x7f6fec0db070;  1 drivers
v0x560153baa7e0_0 .net *"_ivl_76", 0 0, L_0x560153ec41f0;  1 drivers
v0x560153baa8a0_0 .net *"_ivl_80", 0 0, L_0x560153ec44d0;  1 drivers
v0x560153baa980_0 .net *"_ivl_82", 0 0, L_0x560153ec45e0;  1 drivers
v0x560153aadec0_0 .net *"_ivl_84", 0 0, L_0x560153ec46f0;  1 drivers
v0x560153aadfa0_0 .net *"_ivl_86", 0 0, L_0x560153ec47b0;  1 drivers
v0x560153aae080_0 .net *"_ivl_88", 0 0, L_0x560153ec4930;  1 drivers
v0x560153aae160_0 .net *"_ivl_90", 0 0, L_0x560153ec4a40;  1 drivers
v0x560153aae240_0 .net *"_ivl_92", 0 0, L_0x560153ec48c0;  1 drivers
v0x560153acb260_0 .net *"_ivl_99", 0 0, L_0x560153ec4ea0;  1 drivers
v0x560153acb320_0 .net "adc_ack", 0 0, v0x560153d3b0f0_0;  alias, 1 drivers
v0x560153acb3c0_0 .net "adc_addr", 7 0, L_0x560153ec4e00;  alias, 1 drivers
v0x560153acb460_0 .net "adc_dat_i", 31 0, L_0x560153ec5b90;  alias, 1 drivers
v0x560153acb500_0 .net "adc_dat_o", 31 0, v0x560153d4a2d0_0;  alias, 1 drivers
v0x560153acb5a0_0 .net "adc_sel", 3 0, L_0x560153ec5d60;  alias, 1 drivers
v0x560153ad1c80_0 .net "adc_stb", 0 0, L_0x560153ec5f40;  alias, 1 drivers
v0x560153ad1d50_0 .net "adc_we", 0 0, L_0x560153ec5cf0;  alias, 1 drivers
v0x560153ad1e20_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153ad1ec0_0 .net "gpio_ack", 0 0, v0x560153e8a730_0;  alias, 1 drivers
v0x560153ad1f60_0 .net "gpio_addr", 7 0, L_0x560153ec7070;  alias, 1 drivers
v0x560153ad2000_0 .net "gpio_dat_i", 31 0, L_0x560153ec71e0;  alias, 1 drivers
v0x560153b0caa0_0 .net "gpio_dat_o", 31 0, v0x560153e8a910_0;  alias, 1 drivers
v0x560153b0cb60_0 .net "gpio_sel", 3 0, L_0x560153ec6f10;  alias, 1 drivers
v0x560153b0cc40_0 .net "gpio_stb", 0 0, L_0x560153ec6ff0;  alias, 1 drivers
v0x560153b0cd00_0 .net "gpio_we", 0 0, L_0x560153ec7250;  alias, 1 drivers
v0x560153b0cdc0_0 .var "m_wb_ack", 0 0;
v0x560153b27a90_0 .net "m_wb_addr", 31 0, L_0x560153ebbb80;  alias, 1 drivers
v0x560153b27b60_0 .net "m_wb_cyc", 0 0, L_0x560153ebc480;  alias, 1 drivers
v0x560153b27c00_0 .net "m_wb_dat_i", 31 0, L_0x560153ebbd80;  alias, 1 drivers
v0x560153b27cd0_0 .var "m_wb_dat_o", 31 0;
v0x560153b27da0_0 .var "m_wb_err", 0 0;
v0x560153b27e40_0 .net "m_wb_sel", 3 0, L_0x560153ebc0d0;  alias, 1 drivers
v0x560153bb5bc0_0 .net "m_wb_stb", 0 0, L_0x560153ebc280;  alias, 1 drivers
v0x560153bb5c90_0 .net "m_wb_we", 0 0, L_0x560153ebbf30;  alias, 1 drivers
v0x560153bb5d30_0 .net "prot_ack", 0 0, v0x560153e8bee0_0;  alias, 1 drivers
v0x560153bb5dd0_0 .net "prot_addr", 7 0, L_0x560153ec6110;  alias, 1 drivers
v0x560153bb5e90_0 .net "prot_dat_i", 31 0, L_0x560153ec6270;  alias, 1 drivers
v0x560153bb5f70_0 .net "prot_dat_o", 31 0, v0x560153e8c230_0;  alias, 1 drivers
v0x560153b32f30_0 .net "prot_sel", 3 0, L_0x560153ec6470;  alias, 1 drivers
v0x560153b32ff0_0 .net "prot_stb", 0 0, L_0x560153ec6350;  alias, 1 drivers
v0x560153b330b0_0 .net "prot_we", 0 0, L_0x560153ec62e0;  alias, 1 drivers
v0x560153b33170_0 .net "pwm_ack", 0 0, v0x560153e955f0_0;  alias, 1 drivers
v0x560153b33230_0 .net "pwm_addr", 7 0, L_0x560153ec5200;  alias, 1 drivers
v0x560153b33310_0 .net "pwm_dat_i", 31 0, L_0x560153ec5760;  alias, 1 drivers
v0x560153b3a860_0 .net "pwm_dat_o", 31 0, v0x560153e95860_0;  alias, 1 drivers
v0x560153b3a940_0 .net "pwm_sel", 3 0, L_0x560153ec5910;  alias, 1 drivers
v0x560153b3aa20_0 .net "pwm_stb", 0 0, L_0x560153ec5ad0;  alias, 1 drivers
v0x560153b3aae0_0 .net "pwm_we", 0 0, L_0x560153ec57d0;  alias, 1 drivers
v0x560153b3aba0_0 .net "ram_ack", 0 0, L_0x560153ebdf10;  alias, 1 drivers
v0x560153bc2d50_0 .net "ram_addr", 15 0, L_0x560153ec5010;  alias, 1 drivers
v0x560153bc2e30_0 .net "ram_dat_i", 31 0, L_0x560153ec50b0;  alias, 1 drivers
v0x560153bc2f10_0 .net "ram_dat_o", 31 0, L_0x560153ebde50;  alias, 1 drivers
v0x560153bc2ff0_0 .net "ram_sel", 3 0, L_0x560153ec5310;  alias, 1 drivers
v0x560153bc30d0_0 .net "ram_stb", 0 0, L_0x560153ec5530;  alias, 1 drivers
v0x560153bd48e0_0 .net "ram_we", 0 0, L_0x560153ec52a0;  alias, 1 drivers
v0x560153bd49a0_0 .net "rom_ack", 0 0, L_0x560153ebdd40;  alias, 1 drivers
v0x560153bd4a60_0 .net "rom_addr", 14 0, L_0x560153ec4d60;  alias, 1 drivers
v0x560153bd4b40_0 .net "rom_dat_o", 31 0, L_0x560153ebd190;  alias, 1 drivers
v0x560153bd4c20_0 .net "rom_stb", 0 0, L_0x560153ec4fa0;  alias, 1 drivers
v0x560153be7d10_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
v0x560153be7db0_0 .net "sel_adc", 0 0, L_0x560153ec3630;  1 drivers
v0x560153be7e70_0 .net "sel_error", 0 0, L_0x560153ec4c70;  1 drivers
v0x560153be7f30_0 .net "sel_gpio", 0 0, L_0x560153ec3c80;  1 drivers
v0x560153be7ff0_0 .net "sel_prot", 0 0, L_0x560153ec39b0;  1 drivers
v0x560153be80b0_0 .net "sel_pwm", 0 0, L_0x560153ec32f0;  1 drivers
v0x560153b5ae50_0 .net "sel_ram", 0 0, L_0x560153ec2eb0;  1 drivers
v0x560153b5aef0_0 .net "sel_rom", 0 0, L_0x560153ec2b90;  1 drivers
v0x560153b5afb0_0 .net "sel_timer", 0 0, L_0x560153ec3cf0;  1 drivers
v0x560153b5b070_0 .net "sel_uart", 0 0, L_0x560153ec4370;  1 drivers
v0x560153b5b130_0 .net "timer_ack", 0 0, v0x560153e96aa0_0;  alias, 1 drivers
v0x560153b5b1f0_0 .net "timer_addr", 7 0, L_0x560153ec6680;  alias, 1 drivers
v0x560153bf21f0_0 .net "timer_dat_i", 31 0, L_0x560153ec6720;  alias, 1 drivers
v0x560153bf22d0_0 .net "timer_dat_o", 31 0, v0x560153e96ce0_0;  alias, 1 drivers
v0x560153bf23b0_0 .net "timer_sel", 3 0, L_0x560153ec6b60;  alias, 1 drivers
v0x560153bf2490_0 .net "timer_stb", 0 0, L_0x560153ec6ea0;  alias, 1 drivers
v0x560153bf2550_0 .net "timer_we", 0 0, L_0x560153ec69e0;  alias, 1 drivers
v0x560153c05e80_0 .net "uart_ack", 0 0, v0x560153e993d0_0;  alias, 1 drivers
v0x560153c05f40_0 .net "uart_addr", 7 0, L_0x560153ec7490;  alias, 1 drivers
v0x560153c06020_0 .net "uart_dat_i", 31 0, L_0x560153ec7530;  alias, 1 drivers
v0x560153c06100_0 .net "uart_dat_o", 31 0, v0x560153e99610_0;  alias, 1 drivers
v0x560153c061e0_0 .net "uart_sel", 3 0, L_0x560153ec77a0;  alias, 1 drivers
v0x560153c188e0_0 .net "uart_stb", 0 0, L_0x560153ec7a20;  alias, 1 drivers
v0x560153c189a0_0 .net "uart_we", 0 0, L_0x560153ec7730;  alias, 1 drivers
E_0x560153df59f0/0 .event anyedge, v0x560153b5aef0_0, v0x560153bd4b40_0, v0x560153bd49a0_0, v0x560153b5ae50_0;
E_0x560153df59f0/1 .event anyedge, v0x560153bc2f10_0, v0x560153b3aba0_0, v0x560153be80b0_0, v0x560153b3a860_0;
E_0x560153df59f0/2 .event anyedge, v0x560153b33170_0, v0x560153be7db0_0, v0x560153d4a2d0_0, v0x560153d3b0f0_0;
E_0x560153df59f0/3 .event anyedge, v0x560153be7ff0_0, v0x560153bb5f70_0, v0x560153bb5d30_0, v0x560153b5afb0_0;
E_0x560153df59f0/4 .event anyedge, v0x560153bf22d0_0, v0x560153b5b130_0, v0x560153be7f30_0, v0x560153b0caa0_0;
E_0x560153df59f0/5 .event anyedge, v0x560153ad1ec0_0, v0x560153b5b070_0, v0x560153c06100_0, v0x560153c05e80_0;
E_0x560153df59f0/6 .event anyedge, v0x560153be7e70_0, v0x560153d60c00_0, v0x560153cbd990_0;
E_0x560153df59f0 .event/or E_0x560153df59f0/0, E_0x560153df59f0/1, E_0x560153df59f0/2, E_0x560153df59f0/3, E_0x560153df59f0/4, E_0x560153df59f0/5, E_0x560153df59f0/6;
L_0x560153ec2970 .cmp/ge 32, L_0x560153ebbb80, L_0x7f6fec0dac38;
L_0x560153ec2aa0 .cmp/ge 32, L_0x7f6fec0dac80, L_0x560153ebbb80;
L_0x560153ec2ca0 .cmp/ge 32, L_0x560153ebbb80, L_0x7f6fec0dacc8;
L_0x560153ec2d90 .cmp/ge 32, L_0x7f6fec0dad10, L_0x560153ebbb80;
L_0x560153ec2fc0 .cmp/ge 32, L_0x560153ebbb80, L_0x7f6fec0dad58;
L_0x560153ec31c0 .cmp/ge 32, L_0x7f6fec0dada0, L_0x560153ebbb80;
L_0x560153ec3400 .cmp/ge 32, L_0x560153ebbb80, L_0x7f6fec0dade8;
L_0x560153ec34f0 .cmp/ge 32, L_0x7f6fec0dae30, L_0x560153ebbb80;
L_0x560153ec3770 .cmp/ge 32, L_0x560153ebbb80, L_0x7f6fec0dae78;
L_0x560153ec3860 .cmp/ge 32, L_0x7f6fec0daec0, L_0x560153ebbb80;
L_0x560153ec3a70 .cmp/ge 32, L_0x560153ebbb80, L_0x7f6fec0daf08;
L_0x560153ec3b60 .cmp/ge 32, L_0x7f6fec0daf50, L_0x560153ebbb80;
L_0x560153ec3e00 .cmp/ge 32, L_0x560153ebbb80, L_0x7f6fec0daf98;
L_0x560153ec3ef0 .cmp/ge 32, L_0x7f6fec0dafe0, L_0x560153ebbb80;
L_0x560153ec4100 .cmp/ge 32, L_0x560153ebbb80, L_0x7f6fec0db028;
L_0x560153ec41f0 .cmp/ge 32, L_0x7f6fec0db070, L_0x560153ebbb80;
L_0x560153ec4c70 .reduce/nor L_0x560153ec48c0;
L_0x560153ec4d60 .part L_0x560153ebbb80, 0, 15;
L_0x560153ec5010 .part L_0x560153ebbb80, 0, 16;
L_0x560153ec5200 .part L_0x560153ebbb80, 0, 8;
L_0x560153ec4e00 .part L_0x560153ebbb80, 0, 8;
L_0x560153ec6110 .part L_0x560153ebbb80, 0, 8;
L_0x560153ec6680 .part L_0x560153ebbb80, 0, 8;
L_0x560153ec7070 .part L_0x560153ebbb80, 0, 8;
L_0x560153ec7490 .part L_0x560153ebbb80, 0, 8;
S_0x560153cbdbf0 .scope module, "cpu" "custom_core_wrapper" 6 135, 10 20 0, S_0x560153d4a9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "ibus_addr";
    .port_info 3 /OUTPUT 1 "ibus_cyc";
    .port_info 4 /OUTPUT 1 "ibus_stb";
    .port_info 5 /INPUT 1 "ibus_ack";
    .port_info 6 /INPUT 32 "ibus_dat_i";
    .port_info 7 /OUTPUT 32 "dbus_addr";
    .port_info 8 /OUTPUT 32 "dbus_dat_o";
    .port_info 9 /INPUT 32 "dbus_dat_i";
    .port_info 10 /OUTPUT 1 "dbus_we";
    .port_info 11 /OUTPUT 4 "dbus_sel";
    .port_info 12 /OUTPUT 1 "dbus_cyc";
    .port_info 13 /OUTPUT 1 "dbus_stb";
    .port_info 14 /INPUT 1 "dbus_ack";
    .port_info 15 /INPUT 1 "dbus_err";
    .port_info 16 /INPUT 32 "external_interrupt";
v0x560153e888a0_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153e88960_0 .net "dbus_ack", 0 0, L_0x560153ebd490;  alias, 1 drivers
v0x560153e88a70_0 .net "dbus_addr", 31 0, v0x560153e842a0_0;  alias, 1 drivers
v0x560153e88b60_0 .net "dbus_cyc", 0 0, v0x560153e84410_0;  alias, 1 drivers
v0x560153e88c50_0 .net "dbus_dat_i", 31 0, L_0x560153ebd200;  alias, 1 drivers
v0x560153e88d90_0 .net "dbus_dat_o", 31 0, v0x560153e84610_0;  alias, 1 drivers
v0x560153e88ea0_0 .net "dbus_err", 0 0, L_0x560153ebd790;  alias, 1 drivers
v0x560153e88f40_0 .net "dbus_sel", 3 0, v0x560153e84880_0;  alias, 1 drivers
v0x560153e89050_0 .net "dbus_stb", 0 0, v0x560153e84a00_0;  alias, 1 drivers
v0x560153e890f0_0 .net "dbus_we", 0 0, v0x560153e84b70_0;  alias, 1 drivers
v0x560153e891e0_0 .net "external_interrupt", 31 0, L_0x560153ec7c90;  alias, 1 drivers
v0x560153e892f0_0 .net "ibus_ack", 0 0, L_0x560153ebcde0;  alias, 1 drivers
v0x560153e893e0_0 .net "ibus_addr", 31 0, L_0x560153eb1870;  alias, 1 drivers
v0x560153e894f0_0 .net "ibus_cyc", 0 0, v0x560153e85fe0_0;  alias, 1 drivers
v0x560153e895e0_0 .net "ibus_dat_i", 31 0, L_0x560153ebca80;  alias, 1 drivers
v0x560153e896f0_0 .net "ibus_stb", 0 0, v0x560153e869d0_0;  alias, 1 drivers
v0x560153e897e0_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
S_0x560153d19b50 .scope module, "cpu" "custom_riscv_core" 10 76, 11 25 0, S_0x560153cbdbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "iwb_adr_o";
    .port_info 3 /INPUT 32 "iwb_dat_i";
    .port_info 4 /OUTPUT 1 "iwb_cyc_o";
    .port_info 5 /OUTPUT 1 "iwb_stb_o";
    .port_info 6 /INPUT 1 "iwb_ack_i";
    .port_info 7 /OUTPUT 32 "dwb_adr_o";
    .port_info 8 /OUTPUT 32 "dwb_dat_o";
    .port_info 9 /INPUT 32 "dwb_dat_i";
    .port_info 10 /OUTPUT 1 "dwb_we_o";
    .port_info 11 /OUTPUT 4 "dwb_sel_o";
    .port_info 12 /OUTPUT 1 "dwb_cyc_o";
    .port_info 13 /OUTPUT 1 "dwb_stb_o";
    .port_info 14 /INPUT 1 "dwb_ack_i";
    .port_info 15 /INPUT 1 "dwb_err_i";
    .port_info 16 /INPUT 32 "interrupts";
P_0x560153dee420 .param/l "RESET_VECTOR" 0 11 26, C4<00000000000000000000000000000000>;
P_0x560153dee460 .param/l "STATE_DECODE" 1 11 156, C4<001>;
P_0x560153dee4a0 .param/l "STATE_EXECUTE" 1 11 157, C4<010>;
P_0x560153dee4e0 .param/l "STATE_FETCH" 1 11 155, C4<000>;
P_0x560153dee520 .param/l "STATE_MEM" 1 11 158, C4<011>;
P_0x560153dee560 .param/l "STATE_MULDIV" 1 11 160, C4<101>;
P_0x560153dee5a0 .param/l "STATE_TRAP" 1 11 161, C4<110>;
P_0x560153dee5e0 .param/l "STATE_WRITEBACK" 1 11 159, C4<100>;
L_0x560153eb15b0 .functor BUFZ 1, L_0x560153eb9650, C4<0>, C4<0>, C4<0>;
L_0x560153eb1870 .functor BUFZ 32, v0x560153e87890_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560153eb2b80 .functor AND 1, v0x560153e78000_0, L_0x560153eb6720, C4<1>, C4<1>;
L_0x560153eb6b30 .functor AND 1, L_0x560153eb2b80, L_0x560153eb6a40, C4<1>, C4<1>;
L_0x560153eb7880 .functor AND 1, v0x560153e77b40_0, L_0x560153eb7790, C4<1>, C4<1>;
L_0x560153eb7bb0 .functor AND 1, L_0x560153eb7880, L_0x560153eb7940, C4<1>, C4<1>;
L_0x560153eb6c90 .functor AND 1, L_0x560153eb7bb0, L_0x560153eb7d40, C4<1>, C4<1>;
L_0x7f6fec0d9570 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x560153e7f480_0 .net/2u *"_ivl_102", 2 0, L_0x7f6fec0d9570;  1 drivers
v0x560153e7f580_0 .net *"_ivl_104", 0 0, L_0x560153eb43c0;  1 drivers
v0x560153e7f640_0 .net *"_ivl_106", 23 0, L_0x560153eb45b0;  1 drivers
v0x560153e7f730_0 .net *"_ivl_108", 31 0, L_0x560153eb47b0;  1 drivers
L_0x7f6fec0d95b8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560153e7f810_0 .net/2u *"_ivl_110", 2 0, L_0x7f6fec0d95b8;  1 drivers
v0x560153e7f8f0_0 .net *"_ivl_112", 0 0, L_0x560153eb4960;  1 drivers
v0x560153e7f9b0_0 .net *"_ivl_114", 15 0, L_0x560153eb4a50;  1 drivers
v0x560153e7fa90_0 .net *"_ivl_116", 31 0, L_0x560153eb5020;  1 drivers
L_0x7f6fec0d9600 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x560153e7fb70_0 .net/2u *"_ivl_118", 2 0, L_0x7f6fec0d9600;  1 drivers
v0x560153e7fc50_0 .net *"_ivl_120", 0 0, L_0x560153eb5110;  1 drivers
L_0x7f6fec0d9648 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153e7fd10_0 .net/2u *"_ivl_122", 23 0, L_0x7f6fec0d9648;  1 drivers
v0x560153e7fdf0_0 .net *"_ivl_124", 31 0, L_0x560153eb4f00;  1 drivers
L_0x7f6fec0d9690 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x560153e7fed0_0 .net/2u *"_ivl_126", 2 0, L_0x7f6fec0d9690;  1 drivers
v0x560153e7ffb0_0 .net *"_ivl_128", 0 0, L_0x560153eb5330;  1 drivers
L_0x7f6fec0d96d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153e80070_0 .net/2u *"_ivl_130", 15 0, L_0x7f6fec0d96d8;  1 drivers
v0x560153e80150_0 .net *"_ivl_132", 31 0, L_0x560153eb5510;  1 drivers
v0x560153e80230_0 .net *"_ivl_134", 31 0, L_0x560153eb5640;  1 drivers
v0x560153e80420_0 .net *"_ivl_136", 31 0, L_0x560153eb58d0;  1 drivers
v0x560153e80500_0 .net *"_ivl_138", 31 0, L_0x560153eb5a60;  1 drivers
L_0x7f6fec0d9720 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560153e805e0_0 .net/2u *"_ivl_142", 31 0, L_0x7f6fec0d9720;  1 drivers
v0x560153e806c0_0 .net *"_ivl_144", 31 0, L_0x560153eb5ee0;  1 drivers
v0x560153e807a0_0 .net *"_ivl_146", 31 0, L_0x560153eb60f0;  1 drivers
v0x560153e80880_0 .net *"_ivl_148", 31 0, L_0x560153eb6280;  1 drivers
L_0x7f6fec0d9768 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x560153e80960_0 .net/2u *"_ivl_152", 2 0, L_0x7f6fec0d9768;  1 drivers
v0x560153e80a40_0 .net *"_ivl_154", 0 0, L_0x560153eb6720;  1 drivers
v0x560153e80b00_0 .net *"_ivl_157", 0 0, L_0x560153eb2b80;  1 drivers
v0x560153e80bc0_0 .net *"_ivl_159", 0 0, L_0x560153eb6a40;  1 drivers
v0x560153e80c80_0 .net *"_ivl_165", 0 0, L_0x560153eb6f90;  1 drivers
L_0x7f6fec0d97b0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153e80d60_0 .net/2u *"_ivl_166", 26 0, L_0x7f6fec0d97b0;  1 drivers
v0x560153e80e40_0 .net *"_ivl_169", 4 0, L_0x560153eb7030;  1 drivers
v0x560153e80f20_0 .net *"_ivl_170", 31 0, L_0x560153eb7310;  1 drivers
v0x560153e81000_0 .net *"_ivl_175", 0 0, L_0x560153eb7790;  1 drivers
v0x560153e810c0_0 .net *"_ivl_177", 0 0, L_0x560153eb7880;  1 drivers
v0x560153e81180_0 .net *"_ivl_179", 0 0, L_0x560153eb7940;  1 drivers
v0x560153e81240_0 .net *"_ivl_181", 0 0, L_0x560153eb7bb0;  1 drivers
v0x560153e81300_0 .net *"_ivl_183", 0 0, L_0x560153eb7d40;  1 drivers
v0x560153e813c0_0 .net *"_ivl_185", 0 0, L_0x560153eb6c90;  1 drivers
L_0x7f6fec0d97f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x560153e81480_0 .net/2u *"_ivl_186", 2 0, L_0x7f6fec0d97f8;  1 drivers
L_0x7f6fec0d9840 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x560153e81560_0 .net/2u *"_ivl_190", 2 0, L_0x7f6fec0d9840;  1 drivers
L_0x7f6fec0d9258 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x560153e81640_0 .net/2u *"_ivl_22", 6 0, L_0x7f6fec0d9258;  1 drivers
v0x560153e81720_0 .net *"_ivl_24", 0 0, L_0x560153eb20f0;  1 drivers
L_0x7f6fec0d92a0 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x560153e817e0_0 .net/2u *"_ivl_26", 6 0, L_0x7f6fec0d92a0;  1 drivers
v0x560153e818c0_0 .net *"_ivl_28", 0 0, L_0x560153eb2190;  1 drivers
L_0x7f6fec0d92e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153e81980_0 .net/2u *"_ivl_30", 31 0, L_0x7f6fec0d92e8;  1 drivers
v0x560153e81a60_0 .net *"_ivl_32", 31 0, L_0x560153eb2230;  1 drivers
L_0x7f6fec0d9330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560153e81b40_0 .net/2u *"_ivl_40", 1 0, L_0x7f6fec0d9330;  1 drivers
v0x560153e81c20_0 .net *"_ivl_42", 0 0, L_0x560153eb2540;  1 drivers
v0x560153e81ce0_0 .net *"_ivl_45", 7 0, L_0x560153eb2680;  1 drivers
L_0x7f6fec0d9378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x560153e81dc0_0 .net/2u *"_ivl_46", 1 0, L_0x7f6fec0d9378;  1 drivers
v0x560153e81ea0_0 .net *"_ivl_48", 0 0, L_0x560153eb2770;  1 drivers
v0x560153e81f60_0 .net *"_ivl_51", 7 0, L_0x560153eb2860;  1 drivers
L_0x7f6fec0d93c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x560153e82040_0 .net/2u *"_ivl_52", 1 0, L_0x7f6fec0d93c0;  1 drivers
v0x560153e82120_0 .net *"_ivl_54", 0 0, L_0x560153eb29b0;  1 drivers
v0x560153e821e0_0 .net *"_ivl_57", 7 0, L_0x560153eb2ae0;  1 drivers
v0x560153e822c0_0 .net *"_ivl_59", 7 0, L_0x560153eb2bf0;  1 drivers
v0x560153e823a0_0 .net *"_ivl_60", 7 0, L_0x560153eb2d20;  1 drivers
v0x560153e82480_0 .net *"_ivl_62", 7 0, L_0x560153eb2e90;  1 drivers
L_0x7f6fec0d9408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560153e82560_0 .net/2u *"_ivl_66", 1 0, L_0x7f6fec0d9408;  1 drivers
v0x560153e82640_0 .net *"_ivl_68", 0 0, L_0x560153eb3240;  1 drivers
v0x560153e82700_0 .net *"_ivl_71", 15 0, L_0x560153eb3330;  1 drivers
L_0x7f6fec0d9450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x560153e827e0_0 .net/2u *"_ivl_72", 1 0, L_0x7f6fec0d9450;  1 drivers
v0x560153e828c0_0 .net *"_ivl_74", 0 0, L_0x560153eb3470;  1 drivers
v0x560153e82980_0 .net *"_ivl_77", 15 0, L_0x560153eb3560;  1 drivers
v0x560153e82a60_0 .net *"_ivl_79", 15 0, L_0x560153eb33d0;  1 drivers
v0x560153e82b40_0 .net *"_ivl_80", 15 0, L_0x560153eb36b0;  1 drivers
L_0x7f6fec0d9498 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x560153e83030_0 .net/2u *"_ivl_84", 2 0, L_0x7f6fec0d9498;  1 drivers
v0x560153e83110_0 .net *"_ivl_86", 0 0, L_0x560153eb3a90;  1 drivers
v0x560153e831d0_0 .net *"_ivl_89", 0 0, L_0x560153eb3c00;  1 drivers
L_0x7f6fec0d94e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560153e832b0_0 .net/2u *"_ivl_90", 2 0, L_0x7f6fec0d94e0;  1 drivers
v0x560153e83390_0 .net *"_ivl_92", 0 0, L_0x560153eb3cf0;  1 drivers
v0x560153e83450_0 .net *"_ivl_95", 0 0, L_0x560153eb3ec0;  1 drivers
L_0x7f6fec0d9528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560153e83530_0 .net/2u *"_ivl_96", 0 0, L_0x7f6fec0d9528;  1 drivers
v0x560153e83610_0 .net *"_ivl_98", 0 0, L_0x560153eb3fb0;  1 drivers
v0x560153e836f0_0 .net "alu_op", 3 0, v0x560153b6dfa0_0;  1 drivers
v0x560153e837b0_0 .net "alu_operand_a", 31 0, L_0x560153eb22d0;  1 drivers
v0x560153e83870_0 .net "alu_operand_b", 31 0, L_0x560153eb2370;  1 drivers
v0x560153e83910_0 .net "alu_result", 31 0, v0x560153c5cb00_0;  1 drivers
v0x560153e83a00_0 .var "alu_result_reg", 31 0;
v0x560153e83ae0_0 .net "alu_src_imm", 0 0, v0x560153e77180_0;  1 drivers
v0x560153e83b80_0 .net "alu_zero", 0 0, L_0x560153eb8d90;  1 drivers
v0x560153e83c50_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153e83cf0_0 .net "csr_addr", 11 0, L_0x560153eb6d00;  1 drivers
v0x560153e83dc0_0 .net "csr_op", 2 0, L_0x560153eb7e80;  1 drivers
v0x560153e83e90_0 .net "csr_rdata", 31 0, v0x560153e74a90_0;  1 drivers
v0x560153e83f60_0 .net "csr_valid", 0 0, L_0x560153eb9bf0;  1 drivers
v0x560153e84030_0 .net "csr_wdata", 31 0, L_0x560153eb7400;  1 drivers
v0x560153e84100_0 .net "dwb_ack_i", 0 0, L_0x560153ebd490;  alias, 1 drivers
v0x560153e841d0_0 .net "dwb_adr_o", 31 0, v0x560153e842a0_0;  alias, 1 drivers
v0x560153e842a0_0 .var "dwb_adr_reg", 31 0;
v0x560153e84340_0 .net "dwb_cyc_o", 0 0, v0x560153e84410_0;  alias, 1 drivers
v0x560153e84410_0 .var "dwb_cyc_reg", 0 0;
v0x560153e844b0_0 .net "dwb_dat_i", 31 0, L_0x560153ebd200;  alias, 1 drivers
v0x560153e84550_0 .net "dwb_dat_o", 31 0, v0x560153e84610_0;  alias, 1 drivers
v0x560153e84610_0 .var "dwb_dat_reg", 31 0;
v0x560153e846d0_0 .net "dwb_err_i", 0 0, L_0x560153ebd790;  alias, 1 drivers
v0x560153e847c0_0 .net "dwb_sel_o", 3 0, v0x560153e84880_0;  alias, 1 drivers
v0x560153e84880_0 .var "dwb_sel_reg", 3 0;
v0x560153e84960_0 .net "dwb_stb_o", 0 0, v0x560153e84a00_0;  alias, 1 drivers
v0x560153e84a00_0 .var "dwb_stb_reg", 0 0;
v0x560153e84aa0_0 .net "dwb_we_o", 0 0, v0x560153e84b70_0;  alias, 1 drivers
v0x560153e84b70_0 .var "dwb_we_reg", 0 0;
v0x560153e84c10_0 .net "epc_out", 31 0, L_0x560153eb9b30;  1 drivers
v0x560153e84d00_0 .net "exception_cause", 31 0, v0x560153e78b80_0;  1 drivers
v0x560153e84dd0_0 .net "exception_taken", 0 0, v0x560153e78c20_0;  1 drivers
v0x560153e84ea0_0 .net "exception_val", 31 0, v0x560153e78d10_0;  1 drivers
v0x560153e84f70_0 .net "funct3", 2 0, L_0x560153eb9000;  1 drivers
v0x560153e85010_0 .net "funct7", 6 0, L_0x560153eb90a0;  1 drivers
v0x560153e850e0_0 .net "illegal_instr", 0 0, v0x560153e773f0_0;  1 drivers
v0x560153e851d0_0 .net "immediate", 31 0, v0x560153e77500_0;  1 drivers
v0x560153e85270_0 .net "instr_retired", 0 0, L_0x560153eb81f0;  1 drivers
v0x560153e85340_0 .var "instruction", 31 0;
v0x560153e85430_0 .net "interrupt_cause", 31 0, v0x560153e75110_0;  1 drivers
v0x560153e854d0_0 .net "interrupt_enabled", 0 0, L_0x560153eb9760;  1 drivers
v0x560153e855a0_0 .net "interrupt_pending", 0 0, L_0x560153eb9650;  1 drivers
v0x560153e85670_0 .net "interrupt_req", 0 0, L_0x560153eb15b0;  1 drivers
v0x560153e85710_0 .net "interrupts", 31 0, L_0x560153ec7c90;  alias, 1 drivers
v0x560153e857e0_0 .net "is_branch", 0 0, v0x560153e776c0_0;  1 drivers
v0x560153e858b0_0 .net "is_ebreak", 0 0, v0x560153e77780_0;  1 drivers
v0x560153e859a0_0 .net "is_ecall", 0 0, v0x560153e77840_0;  1 drivers
v0x560153e85a90_0 .net "is_jump", 0 0, v0x560153e77900_0;  1 drivers
v0x560153e85b30_0 .net "is_m", 0 0, v0x560153e779c0_0;  1 drivers
v0x560153e85bd0_0 .net "is_mret", 0 0, v0x560153e77a80_0;  1 drivers
v0x560153e85ca0_0 .net "is_system", 0 0, v0x560153e77b40_0;  1 drivers
v0x560153e85d70_0 .net "iwb_ack_i", 0 0, L_0x560153ebcde0;  alias, 1 drivers
v0x560153e85e40_0 .net "iwb_adr_o", 31 0, L_0x560153eb1870;  alias, 1 drivers
v0x560153e85f10_0 .net "iwb_cyc_o", 0 0, v0x560153e85fe0_0;  alias, 1 drivers
v0x560153e85fe0_0 .var "iwb_cyc_reg", 0 0;
v0x560153e86080_0 .net "iwb_dat_i", 31 0, L_0x560153ebca80;  alias, 1 drivers
v0x560153e86120_0 .net "iwb_stb_o", 0 0, v0x560153e869d0_0;  alias, 1 drivers
v0x560153e869d0_0 .var "iwb_stb_reg", 0 0;
v0x560153e86a70_0 .net "load_addr_offset", 1 0, L_0x560153eb2460;  1 drivers
v0x560153e86b10_0 .net "load_byte", 7 0, L_0x560153eb3020;  1 drivers
v0x560153e86bb0_0 .net "load_data_processed", 31 0, L_0x560153eb5d50;  1 drivers
v0x560153e86c50_0 .net "load_halfword", 15 0, L_0x560153eb3900;  1 drivers
v0x560153e86d30_0 .net "load_sign_bit", 0 0, L_0x560153eb4230;  1 drivers
v0x560153e86df0_0 .net "mdu_busy", 0 0, v0x560153e7bf60_0;  1 drivers
v0x560153e86ec0_0 .net "mdu_done", 0 0, v0x560153e7c6a0_0;  1 drivers
v0x560153e86f90_0 .var "mdu_funct3", 2 0;
v0x560153e87030_0 .var "mdu_pending", 1 0;
v0x560153e87110_0 .net "mdu_product", 63 0, v0x560153e7cf60_0;  1 drivers
v0x560153e87200_0 .net "mdu_quotient", 31 0, v0x560153e7d040_0;  1 drivers
v0x560153e872d0_0 .net "mdu_remainder", 31 0, v0x560153e7d610_0;  1 drivers
v0x560153e873a0_0 .var "mdu_result_reg", 31 0;
v0x560153e87460_0 .var "mdu_start", 0 0;
v0x560153e87530_0 .var "mem_data_reg", 31 0;
v0x560153e875f0_0 .net "mem_read", 0 0, v0x560153e77cc0_0;  1 drivers
v0x560153e876e0_0 .net "mem_write", 0 0, v0x560153e77d80_0;  1 drivers
v0x560153e877d0_0 .net "opcode", 6 0, L_0x560153eb8ed0;  1 drivers
v0x560153e87890_0 .var "pc", 31 0;
v0x560153e87930_0 .net "rd_addr", 4 0, L_0x560153eb9280;  1 drivers
v0x560153e87a20_0 .net "rd_data", 31 0, L_0x560153eb6590;  1 drivers
v0x560153e87ae0_0 .net "rd_wen", 0 0, L_0x560153eb6b30;  1 drivers
v0x560153e87bb0_0 .net "reg_write", 0 0, v0x560153e78000_0;  1 drivers
v0x560153e87c80_0 .net "rs1_addr", 4 0, L_0x560153eb9140;  1 drivers
v0x560153e87d70_0 .net "rs1_data", 31 0, L_0x560153eb8690;  1 drivers
v0x560153e87e60_0 .net "rs2_addr", 4 0, L_0x560153eb91e0;  1 drivers
v0x560153e87f50_0 .net "rs2_data", 31 0, L_0x560153eb8b70;  1 drivers
v0x560153e88060_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
L_0x7f6fec0d9210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560153e88100_0 .net "stall", 0 0, L_0x7f6fec0d9210;  1 drivers
v0x560153e881c0_0 .var "state", 2 0;
v0x560153e882a0_0 .var "trap_cause", 31 0;
v0x560153e88360_0 .var "trap_entry", 0 0;
v0x560153e88400_0 .var "trap_pc", 31 0;
v0x560153e884a0_0 .var "trap_return", 0 0;
v0x560153e88540_0 .var "trap_val", 31 0;
v0x560153e88610_0 .net "trap_vector", 31 0, v0x560153e76800_0;  1 drivers
L_0x560153eb20f0 .cmp/eq 7, L_0x560153eb8ed0, L_0x7f6fec0d9258;
L_0x560153eb2190 .cmp/eq 7, L_0x560153eb8ed0, L_0x7f6fec0d92a0;
L_0x560153eb2230 .functor MUXZ 32, L_0x560153eb8690, L_0x7f6fec0d92e8, L_0x560153eb2190, C4<>;
L_0x560153eb22d0 .functor MUXZ 32, L_0x560153eb2230, v0x560153e87890_0, L_0x560153eb20f0, C4<>;
L_0x560153eb2370 .functor MUXZ 32, L_0x560153eb8b70, v0x560153e77500_0, v0x560153e77180_0, C4<>;
L_0x560153eb2460 .part v0x560153e83a00_0, 0, 2;
L_0x560153eb2540 .cmp/eq 2, L_0x560153eb2460, L_0x7f6fec0d9330;
L_0x560153eb2680 .part v0x560153e87530_0, 0, 8;
L_0x560153eb2770 .cmp/eq 2, L_0x560153eb2460, L_0x7f6fec0d9378;
L_0x560153eb2860 .part v0x560153e87530_0, 8, 8;
L_0x560153eb29b0 .cmp/eq 2, L_0x560153eb2460, L_0x7f6fec0d93c0;
L_0x560153eb2ae0 .part v0x560153e87530_0, 16, 8;
L_0x560153eb2bf0 .part v0x560153e87530_0, 24, 8;
L_0x560153eb2d20 .functor MUXZ 8, L_0x560153eb2bf0, L_0x560153eb2ae0, L_0x560153eb29b0, C4<>;
L_0x560153eb2e90 .functor MUXZ 8, L_0x560153eb2d20, L_0x560153eb2860, L_0x560153eb2770, C4<>;
L_0x560153eb3020 .functor MUXZ 8, L_0x560153eb2e90, L_0x560153eb2680, L_0x560153eb2540, C4<>;
L_0x560153eb3240 .cmp/eq 2, L_0x560153eb2460, L_0x7f6fec0d9408;
L_0x560153eb3330 .part v0x560153e87530_0, 0, 16;
L_0x560153eb3470 .cmp/eq 2, L_0x560153eb2460, L_0x7f6fec0d9450;
L_0x560153eb3560 .part v0x560153e87530_0, 8, 16;
L_0x560153eb33d0 .part v0x560153e87530_0, 16, 16;
L_0x560153eb36b0 .functor MUXZ 16, L_0x560153eb33d0, L_0x560153eb3560, L_0x560153eb3470, C4<>;
L_0x560153eb3900 .functor MUXZ 16, L_0x560153eb36b0, L_0x560153eb3330, L_0x560153eb3240, C4<>;
L_0x560153eb3a90 .cmp/eq 3, L_0x560153eb9000, L_0x7f6fec0d9498;
L_0x560153eb3c00 .part L_0x560153eb3020, 7, 1;
L_0x560153eb3cf0 .cmp/eq 3, L_0x560153eb9000, L_0x7f6fec0d94e0;
L_0x560153eb3ec0 .part L_0x560153eb3900, 15, 1;
L_0x560153eb3fb0 .functor MUXZ 1, L_0x7f6fec0d9528, L_0x560153eb3ec0, L_0x560153eb3cf0, C4<>;
L_0x560153eb4230 .functor MUXZ 1, L_0x560153eb3fb0, L_0x560153eb3c00, L_0x560153eb3a90, C4<>;
L_0x560153eb43c0 .cmp/eq 3, L_0x560153eb9000, L_0x7f6fec0d9570;
LS_0x560153eb45b0_0_0 .concat [ 1 1 1 1], L_0x560153eb4230, L_0x560153eb4230, L_0x560153eb4230, L_0x560153eb4230;
LS_0x560153eb45b0_0_4 .concat [ 1 1 1 1], L_0x560153eb4230, L_0x560153eb4230, L_0x560153eb4230, L_0x560153eb4230;
LS_0x560153eb45b0_0_8 .concat [ 1 1 1 1], L_0x560153eb4230, L_0x560153eb4230, L_0x560153eb4230, L_0x560153eb4230;
LS_0x560153eb45b0_0_12 .concat [ 1 1 1 1], L_0x560153eb4230, L_0x560153eb4230, L_0x560153eb4230, L_0x560153eb4230;
LS_0x560153eb45b0_0_16 .concat [ 1 1 1 1], L_0x560153eb4230, L_0x560153eb4230, L_0x560153eb4230, L_0x560153eb4230;
LS_0x560153eb45b0_0_20 .concat [ 1 1 1 1], L_0x560153eb4230, L_0x560153eb4230, L_0x560153eb4230, L_0x560153eb4230;
LS_0x560153eb45b0_1_0 .concat [ 4 4 4 4], LS_0x560153eb45b0_0_0, LS_0x560153eb45b0_0_4, LS_0x560153eb45b0_0_8, LS_0x560153eb45b0_0_12;
LS_0x560153eb45b0_1_4 .concat [ 4 4 0 0], LS_0x560153eb45b0_0_16, LS_0x560153eb45b0_0_20;
L_0x560153eb45b0 .concat [ 16 8 0 0], LS_0x560153eb45b0_1_0, LS_0x560153eb45b0_1_4;
L_0x560153eb47b0 .concat [ 8 24 0 0], L_0x560153eb3020, L_0x560153eb45b0;
L_0x560153eb4960 .cmp/eq 3, L_0x560153eb9000, L_0x7f6fec0d95b8;
LS_0x560153eb4a50_0_0 .concat [ 1 1 1 1], L_0x560153eb4230, L_0x560153eb4230, L_0x560153eb4230, L_0x560153eb4230;
LS_0x560153eb4a50_0_4 .concat [ 1 1 1 1], L_0x560153eb4230, L_0x560153eb4230, L_0x560153eb4230, L_0x560153eb4230;
LS_0x560153eb4a50_0_8 .concat [ 1 1 1 1], L_0x560153eb4230, L_0x560153eb4230, L_0x560153eb4230, L_0x560153eb4230;
LS_0x560153eb4a50_0_12 .concat [ 1 1 1 1], L_0x560153eb4230, L_0x560153eb4230, L_0x560153eb4230, L_0x560153eb4230;
L_0x560153eb4a50 .concat [ 4 4 4 4], LS_0x560153eb4a50_0_0, LS_0x560153eb4a50_0_4, LS_0x560153eb4a50_0_8, LS_0x560153eb4a50_0_12;
L_0x560153eb5020 .concat [ 16 16 0 0], L_0x560153eb3900, L_0x560153eb4a50;
L_0x560153eb5110 .cmp/eq 3, L_0x560153eb9000, L_0x7f6fec0d9600;
L_0x560153eb4f00 .concat [ 8 24 0 0], L_0x560153eb3020, L_0x7f6fec0d9648;
L_0x560153eb5330 .cmp/eq 3, L_0x560153eb9000, L_0x7f6fec0d9690;
L_0x560153eb5510 .concat [ 16 16 0 0], L_0x560153eb3900, L_0x7f6fec0d96d8;
L_0x560153eb5640 .functor MUXZ 32, v0x560153e87530_0, L_0x560153eb5510, L_0x560153eb5330, C4<>;
L_0x560153eb58d0 .functor MUXZ 32, L_0x560153eb5640, L_0x560153eb4f00, L_0x560153eb5110, C4<>;
L_0x560153eb5a60 .functor MUXZ 32, L_0x560153eb58d0, L_0x560153eb5020, L_0x560153eb4960, C4<>;
L_0x560153eb5d50 .functor MUXZ 32, L_0x560153eb5a60, L_0x560153eb47b0, L_0x560153eb43c0, C4<>;
L_0x560153eb5ee0 .arith/sum 32, v0x560153e87890_0, L_0x7f6fec0d9720;
L_0x560153eb60f0 .functor MUXZ 32, v0x560153e83a00_0, L_0x560153eb5ee0, v0x560153e77900_0, C4<>;
L_0x560153eb6280 .functor MUXZ 32, L_0x560153eb60f0, v0x560153e74a90_0, v0x560153e77b40_0, C4<>;
L_0x560153eb6590 .functor MUXZ 32, L_0x560153eb6280, L_0x560153eb5d50, v0x560153e77cc0_0, C4<>;
L_0x560153eb6720 .cmp/eq 3, v0x560153e881c0_0, L_0x7f6fec0d9768;
L_0x560153eb6a40 .reduce/nor v0x560153e776c0_0;
L_0x560153eb6d00 .part v0x560153e85340_0, 20, 12;
L_0x560153eb6f90 .part L_0x560153eb9000, 2, 1;
L_0x560153eb7030 .part v0x560153e85340_0, 15, 5;
L_0x560153eb7310 .concat [ 5 27 0 0], L_0x560153eb7030, L_0x7f6fec0d97b0;
L_0x560153eb7400 .functor MUXZ 32, L_0x560153eb8690, L_0x560153eb7310, L_0x560153eb6f90, C4<>;
L_0x560153eb7790 .reduce/nor v0x560153e77a80_0;
L_0x560153eb7940 .reduce/nor v0x560153e77840_0;
L_0x560153eb7d40 .reduce/nor v0x560153e77780_0;
L_0x560153eb7e80 .functor MUXZ 3, L_0x7f6fec0d97f8, L_0x560153eb9000, L_0x560153eb6c90, C4<>;
L_0x560153eb81f0 .cmp/eq 3, v0x560153e881c0_0, L_0x7f6fec0d9840;
S_0x560153a5c6a0 .scope begin, "$unm_blk_66" "$unm_blk_66" 11 429, 11 429 0, S_0x560153d19b50;
 .timescale -9 -12;
v0x560153c4c2a0_0 .var "mdu_selected_temp", 31 0;
S_0x560153c4c3a0 .scope module, "alu_inst" "alu" 11 575, 12 3 0, S_0x560153d19b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand_a";
    .port_info 1 /INPUT 32 "operand_b";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x7f6fec0d9a38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153c4c5c0_0 .net/2u *"_ivl_0", 31 0, L_0x7f6fec0d9a38;  1 drivers
v0x560153c5c850_0 .net "alu_op", 3 0, v0x560153b6dfa0_0;  alias, 1 drivers
v0x560153c5c930_0 .net "operand_a", 31 0, L_0x560153eb22d0;  alias, 1 drivers
v0x560153c5ca20_0 .net "operand_b", 31 0, L_0x560153eb2370;  alias, 1 drivers
v0x560153c5cb00_0 .var "result", 31 0;
v0x560153c5cc30_0 .net "zero", 0 0, L_0x560153eb8d90;  alias, 1 drivers
E_0x560153d2d3b0 .event anyedge, v0x560153c5c850_0, v0x560153c5c930_0, v0x560153c5ca20_0;
L_0x560153eb8d90 .cmp/eq 32, v0x560153c5cb00_0, L_0x7f6fec0d9a38;
S_0x560153b608b0 .scope module, "csr_inst" "csr_unit" 11 615, 13 3 0, S_0x560153d19b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "csr_addr";
    .port_info 3 /INPUT 32 "csr_wdata";
    .port_info 4 /INPUT 3 "csr_op";
    .port_info 5 /OUTPUT 32 "csr_rdata";
    .port_info 6 /OUTPUT 1 "csr_valid";
    .port_info 7 /INPUT 1 "trap_entry";
    .port_info 8 /INPUT 1 "trap_return";
    .port_info 9 /INPUT 32 "trap_pc";
    .port_info 10 /INPUT 32 "trap_cause";
    .port_info 11 /INPUT 32 "trap_val";
    .port_info 12 /OUTPUT 32 "trap_vector";
    .port_info 13 /OUTPUT 32 "epc_out";
    .port_info 14 /INPUT 32 "interrupts_i";
    .port_info 15 /OUTPUT 1 "interrupt_pending";
    .port_info 16 /OUTPUT 1 "interrupt_enabled";
    .port_info 17 /OUTPUT 32 "interrupt_cause";
    .port_info 18 /INPUT 1 "instr_retired";
P_0x560153b60a90 .param/l "MARCHID" 1 13 68, C4<00000000000000000000000000000000>;
P_0x560153b60ad0 .param/l "MHARTID" 1 13 70, C4<00000000000000000000000000000000>;
P_0x560153b60b10 .param/l "MIMPID" 1 13 69, C4<00000000000000000000000000000001>;
P_0x560153b60b50 .param/l "MISA" 1 13 71, C4<01000000000000000000000100000000>;
P_0x560153b60b90 .param/l "MVENDORID" 1 13 67, C4<00000000000000000000000000000000>;
L_0x560153eb94f0 .functor AND 32, v0x560153e75970_0, v0x560153e756f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x560153eb9650 .functor AND 1, L_0x560153eb9560, L_0x560153eb9360, C4<1>, C4<1>;
L_0x560153eb9760 .functor BUFZ 1, L_0x560153eb9360, C4<0>, C4<0>, C4<0>;
L_0x560153eb9b30 .functor BUFZ 32, v0x560153e75610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560153eb9bf0 .functor BUFZ 1, v0x560153e768e0_0, C4<0>, C4<0>, C4<0>;
v0x560153b6e1f0_0 .net *"_ivl_15", 29 0, L_0x560153eb98c0;  1 drivers
L_0x7f6fec0d9a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560153b8f050_0 .net/2u *"_ivl_16", 1 0, L_0x7f6fec0d9a80;  1 drivers
L_0x7f6fec0d9ac8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x560153b8f130_0 .net/2u *"_ivl_24", 2 0, L_0x7f6fec0d9ac8;  1 drivers
v0x560153b8f220_0 .net *"_ivl_7", 0 0, L_0x560153eb9560;  1 drivers
v0x560153b8f2e0_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153b8f380_0 .net "csr_addr", 11 0, L_0x560153eb6d00;  alias, 1 drivers
v0x560153e749f0_0 .net "csr_op", 2 0, L_0x560153eb7e80;  alias, 1 drivers
v0x560153e74a90_0 .var "csr_rdata", 31 0;
v0x560153e74b50_0 .net "csr_valid", 0 0, L_0x560153eb9bf0;  alias, 1 drivers
v0x560153e74c10_0 .net "csr_wdata", 31 0, L_0x560153eb7400;  alias, 1 drivers
v0x560153e74cf0_0 .var "csr_wdata_final", 31 0;
v0x560153e74dd0_0 .net "csr_write", 0 0, L_0x560153eb9cb0;  1 drivers
v0x560153e74e90_0 .net "epc_out", 31 0, L_0x560153eb9b30;  alias, 1 drivers
v0x560153e74f70_0 .var/i "i", 31 0;
v0x560153e75050_0 .net "instr_retired", 0 0, L_0x560153eb81f0;  alias, 1 drivers
v0x560153e75110_0 .var "interrupt_cause", 31 0;
v0x560153e751f0_0 .net "interrupt_enabled", 0 0, L_0x560153eb9760;  alias, 1 drivers
v0x560153e752b0_0 .net "interrupt_pending", 0 0, L_0x560153eb9650;  alias, 1 drivers
v0x560153e75370_0 .net "interrupts_i", 31 0, L_0x560153ec7c90;  alias, 1 drivers
v0x560153e75450_0 .var "mcause", 31 0;
v0x560153e75530_0 .var "mcycle", 63 0;
v0x560153e75610_0 .var "mepc", 31 0;
v0x560153e756f0_0 .var "mie", 31 0;
v0x560153e757d0_0 .net "mie_bit", 0 0, L_0x560153eb9360;  1 drivers
v0x560153e75890_0 .var "minstret", 63 0;
v0x560153e75970_0 .var "mip", 31 0;
v0x560153e75a50_0 .net "mpie_bit", 0 0, L_0x560153eb9400;  1 drivers
v0x560153e75b10_0 .var "mscratch", 31 0;
v0x560153e75bf0_0 .var "mstatus", 31 0;
v0x560153e75cd0_0 .var "mtval", 31 0;
v0x560153e75db0_0 .var "mtvec", 31 0;
v0x560153e75e90_0 .net "mtvec_base", 31 0, L_0x560153eb99b0;  1 drivers
v0x560153e75f70_0 .net "mtvec_mode", 1 0, L_0x560153eb9820;  1 drivers
v0x560153e76260_0 .net "pending_and_enabled", 31 0, L_0x560153eb94f0;  1 drivers
v0x560153e76340_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
v0x560153e763e0_0 .net "trap_cause", 31 0, v0x560153e882a0_0;  1 drivers
v0x560153e764c0_0 .net "trap_entry", 0 0, v0x560153e88360_0;  1 drivers
v0x560153e76580_0 .net "trap_pc", 31 0, v0x560153e88400_0;  1 drivers
v0x560153e76660_0 .net "trap_return", 0 0, v0x560153e884a0_0;  1 drivers
v0x560153e76720_0 .net "trap_val", 31 0, v0x560153e88540_0;  1 drivers
v0x560153e76800_0 .var "trap_vector", 31 0;
v0x560153e768e0_0 .var "valid", 0 0;
E_0x560153d30180 .event anyedge, v0x560153e749f0_0, v0x560153e74c10_0, v0x560153e74a90_0;
E_0x560153b6e060/0 .event anyedge, v0x560153b8f380_0, v0x560153e75bf0_0, v0x560153e756f0_0, v0x560153e75db0_0;
E_0x560153b6e060/1 .event anyedge, v0x560153e75b10_0, v0x560153e75610_0, v0x560153e75450_0, v0x560153e75cd0_0;
E_0x560153b6e060/2 .event anyedge, v0x560153e75970_0, v0x560153e75530_0, v0x560153e75890_0;
E_0x560153b6e060 .event/or E_0x560153b6e060/0, E_0x560153b6e060/1, E_0x560153b6e060/2;
E_0x560153b6e100 .event anyedge, v0x560153e75f70_0, v0x560153e75e90_0, v0x560153e763e0_0;
E_0x560153b6e160 .event anyedge, v0x560153e76260_0;
L_0x560153eb9360 .part v0x560153e75bf0_0, 3, 1;
L_0x560153eb9400 .part v0x560153e75bf0_0, 7, 1;
L_0x560153eb9560 .reduce/or L_0x560153eb94f0;
L_0x560153eb9820 .part v0x560153e75db0_0, 0, 2;
L_0x560153eb98c0 .part v0x560153e75db0_0, 2, 30;
L_0x560153eb99b0 .concat [ 2 30 0 0], L_0x7f6fec0d9a80, L_0x560153eb98c0;
L_0x560153eb9cb0 .cmp/ne 3, L_0x560153eb7e80, L_0x7f6fec0d9ac8;
S_0x560153e76ca0 .scope module, "decoder_inst" "decoder" 11 584, 14 3 0, S_0x560153d19b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 3 "funct3";
    .port_info 3 /OUTPUT 7 "funct7";
    .port_info 4 /OUTPUT 5 "rs1_addr";
    .port_info 5 /OUTPUT 5 "rs2_addr";
    .port_info 6 /OUTPUT 5 "rd_addr";
    .port_info 7 /OUTPUT 32 "immediate";
    .port_info 8 /OUTPUT 4 "alu_op";
    .port_info 9 /OUTPUT 1 "alu_src_imm";
    .port_info 10 /OUTPUT 1 "mem_read";
    .port_info 11 /OUTPUT 1 "mem_write";
    .port_info 12 /OUTPUT 1 "reg_write";
    .port_info 13 /OUTPUT 1 "is_branch";
    .port_info 14 /OUTPUT 1 "is_jump";
    .port_info 15 /OUTPUT 1 "is_system";
    .port_info 16 /OUTPUT 1 "is_m";
    .port_info 17 /OUTPUT 1 "is_ecall";
    .port_info 18 /OUTPUT 1 "is_ebreak";
    .port_info 19 /OUTPUT 1 "is_mret";
    .port_info 20 /OUTPUT 1 "is_wfi";
    .port_info 21 /OUTPUT 1 "illegal_instr";
v0x560153b6dfa0_0 .var "alu_op", 3 0;
v0x560153e77180_0 .var "alu_src_imm", 0 0;
v0x560153e77220_0 .net "funct3", 2 0, L_0x560153eb9000;  alias, 1 drivers
v0x560153e77310_0 .net "funct7", 6 0, L_0x560153eb90a0;  alias, 1 drivers
v0x560153e773f0_0 .var "illegal_instr", 0 0;
v0x560153e77500_0 .var "immediate", 31 0;
v0x560153e775e0_0 .net "instruction", 31 0, v0x560153e85340_0;  1 drivers
v0x560153e776c0_0 .var "is_branch", 0 0;
v0x560153e77780_0 .var "is_ebreak", 0 0;
v0x560153e77840_0 .var "is_ecall", 0 0;
v0x560153e77900_0 .var "is_jump", 0 0;
v0x560153e779c0_0 .var "is_m", 0 0;
v0x560153e77a80_0 .var "is_mret", 0 0;
v0x560153e77b40_0 .var "is_system", 0 0;
v0x560153e77c00_0 .var "is_wfi", 0 0;
v0x560153e77cc0_0 .var "mem_read", 0 0;
v0x560153e77d80_0 .var "mem_write", 0 0;
v0x560153e77e40_0 .net "opcode", 6 0, L_0x560153eb8ed0;  alias, 1 drivers
v0x560153e77f20_0 .net "rd_addr", 4 0, L_0x560153eb9280;  alias, 1 drivers
v0x560153e78000_0 .var "reg_write", 0 0;
v0x560153e780c0_0 .net "rs1_addr", 4 0, L_0x560153eb9140;  alias, 1 drivers
v0x560153e781a0_0 .net "rs2_addr", 4 0, L_0x560153eb91e0;  alias, 1 drivers
E_0x560153e77050 .event anyedge, v0x560153e77e40_0, v0x560153e77220_0, v0x560153e775e0_0, v0x560153e77310_0;
E_0x560153e770e0 .event anyedge, v0x560153e77e40_0, v0x560153e775e0_0;
L_0x560153eb8ed0 .part v0x560153e85340_0, 0, 7;
L_0x560153eb9000 .part v0x560153e85340_0, 12, 3;
L_0x560153eb90a0 .part v0x560153e85340_0, 25, 7;
L_0x560153eb9140 .part v0x560153e85340_0, 15, 5;
L_0x560153eb91e0 .part v0x560153e85340_0, 20, 5;
L_0x560153eb9280 .part v0x560153e85340_0, 7, 5;
S_0x560153e78540 .scope module, "exc_unit" "exception_unit" 11 649, 15 3 0, S_0x560153d19b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 32 "mem_addr";
    .port_info 4 /INPUT 1 "mem_read";
    .port_info 5 /INPUT 1 "mem_write";
    .port_info 6 /INPUT 1 "bus_error";
    .port_info 7 /INPUT 1 "illegal_instr";
    .port_info 8 /INPUT 1 "ecall";
    .port_info 9 /INPUT 1 "ebreak";
    .port_info 10 /OUTPUT 1 "exception_taken";
    .port_info 11 /OUTPUT 32 "exception_cause";
    .port_info 12 /OUTPUT 32 "exception_val";
v0x560153e78920_0 .net "bus_error", 0 0, L_0x560153ebd790;  alias, 1 drivers
v0x560153e789e0_0 .net "ebreak", 0 0, v0x560153e77780_0;  alias, 1 drivers
v0x560153e78a80_0 .net "ecall", 0 0, v0x560153e77840_0;  alias, 1 drivers
v0x560153e78b80_0 .var "exception_cause", 31 0;
v0x560153e78c20_0 .var "exception_taken", 0 0;
v0x560153e78d10_0 .var "exception_val", 31 0;
v0x560153e78dd0_0 .net "funct3", 2 0, L_0x560153eb9000;  alias, 1 drivers
v0x560153e78e90_0 .net "illegal_instr", 0 0, v0x560153e773f0_0;  alias, 1 drivers
v0x560153e78f60_0 .net "instruction", 31 0, v0x560153e85340_0;  alias, 1 drivers
v0x560153e79030_0 .net "mem_addr", 31 0, v0x560153c5cb00_0;  alias, 1 drivers
v0x560153e79100_0 .net "mem_read", 0 0, v0x560153e77cc0_0;  alias, 1 drivers
v0x560153e791d0_0 .net "mem_write", 0 0, v0x560153e77d80_0;  alias, 1 drivers
v0x560153e792a0_0 .net "pc", 31 0, v0x560153e87890_0;  1 drivers
E_0x560153e78860/0 .event anyedge, v0x560153e792a0_0, v0x560153e773f0_0, v0x560153e775e0_0, v0x560153e77780_0;
E_0x560153e78860/1 .event anyedge, v0x560153e77cc0_0, v0x560153e77220_0, v0x560153c5cb00_0, v0x560153e41ec0_0;
E_0x560153e78860/2 .event anyedge, v0x560153e77d80_0, v0x560153e77840_0;
E_0x560153e78860 .event/or E_0x560153e78860/0, E_0x560153e78860/1, E_0x560153e78860/2;
S_0x560153e794a0 .scope module, "mdu_inst" "mdu" 11 668, 16 3 0, S_0x560153d19b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /INPUT 32 "a";
    .port_info 5 /INPUT 32 "b";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 64 "product";
    .port_info 9 /OUTPUT 32 "quotient";
    .port_info 10 /OUTPUT 32 "remainder";
P_0x560153dd5990 .param/l "DIV" 1 16 20, C4<10>;
P_0x560153dd59d0 .param/l "IDLE" 1 16 18, C4<00>;
P_0x560153dd5a10 .param/l "MUL" 1 16 19, C4<01>;
L_0x560153eb9fd0 .functor OR 1, L_0x560153eb9da0, L_0x560153eb9e90, C4<0>, C4<0>;
L_0x560153eba1d0 .functor OR 1, L_0x560153eb9fd0, L_0x560153eba0e0, C4<0>, C4<0>;
L_0x560153eba380 .functor OR 1, L_0x560153eba1d0, L_0x560153eba2e0, C4<0>, C4<0>;
L_0x560153eba6b0 .functor OR 1, L_0x560153eba490, L_0x560153eba580, C4<0>, C4<0>;
L_0x560153eba8b0 .functor OR 1, L_0x560153eba6b0, L_0x560153eba7c0, C4<0>, C4<0>;
L_0x560153ebac10 .functor OR 1, L_0x560153eba8b0, L_0x560153eba9c0, C4<0>, C4<0>;
L_0x560153ebafa0 .functor OR 1, L_0x560153ebad60, L_0x560153ebae50, C4<0>, C4<0>;
L_0x7f6fec0d9b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x560153e798b0_0 .net/2u *"_ivl_0", 2 0, L_0x7f6fec0d9b10;  1 drivers
L_0x7f6fec0d9ba0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x560153e79990_0 .net/2u *"_ivl_10", 2 0, L_0x7f6fec0d9ba0;  1 drivers
v0x560153e79a70_0 .net *"_ivl_12", 0 0, L_0x560153eba0e0;  1 drivers
v0x560153e79b40_0 .net *"_ivl_15", 0 0, L_0x560153eba1d0;  1 drivers
L_0x7f6fec0d9be8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x560153e79c00_0 .net/2u *"_ivl_16", 2 0, L_0x7f6fec0d9be8;  1 drivers
v0x560153e79d30_0 .net *"_ivl_18", 0 0, L_0x560153eba2e0;  1 drivers
v0x560153e79df0_0 .net *"_ivl_2", 0 0, L_0x560153eb9da0;  1 drivers
L_0x7f6fec0d9c30 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x560153e79eb0_0 .net/2u *"_ivl_22", 2 0, L_0x7f6fec0d9c30;  1 drivers
v0x560153e79f90_0 .net *"_ivl_24", 0 0, L_0x560153eba490;  1 drivers
L_0x7f6fec0d9c78 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x560153e7a0e0_0 .net/2u *"_ivl_26", 2 0, L_0x7f6fec0d9c78;  1 drivers
v0x560153e7a1c0_0 .net *"_ivl_28", 0 0, L_0x560153eba580;  1 drivers
v0x560153e7a280_0 .net *"_ivl_31", 0 0, L_0x560153eba6b0;  1 drivers
L_0x7f6fec0d9cc0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x560153e7a340_0 .net/2u *"_ivl_32", 2 0, L_0x7f6fec0d9cc0;  1 drivers
v0x560153e7a420_0 .net *"_ivl_34", 0 0, L_0x560153eba7c0;  1 drivers
v0x560153e7a4e0_0 .net *"_ivl_37", 0 0, L_0x560153eba8b0;  1 drivers
L_0x7f6fec0d9d08 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x560153e7a5a0_0 .net/2u *"_ivl_38", 2 0, L_0x7f6fec0d9d08;  1 drivers
L_0x7f6fec0d9b58 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560153e7a680_0 .net/2u *"_ivl_4", 2 0, L_0x7f6fec0d9b58;  1 drivers
v0x560153e7a870_0 .net *"_ivl_40", 0 0, L_0x560153eba9c0;  1 drivers
L_0x7f6fec0d9d50 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560153e7a930_0 .net/2u *"_ivl_44", 2 0, L_0x7f6fec0d9d50;  1 drivers
v0x560153e7aa10_0 .net *"_ivl_46", 0 0, L_0x560153ebad60;  1 drivers
L_0x7f6fec0d9d98 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x560153e7aad0_0 .net/2u *"_ivl_48", 2 0, L_0x7f6fec0d9d98;  1 drivers
v0x560153e7abb0_0 .net *"_ivl_50", 0 0, L_0x560153ebae50;  1 drivers
L_0x7f6fec0d9de0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560153e7ac70_0 .net/2u *"_ivl_54", 2 0, L_0x7f6fec0d9de0;  1 drivers
L_0x7f6fec0d9e28 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x560153e7ad50_0 .net/2u *"_ivl_58", 2 0, L_0x7f6fec0d9e28;  1 drivers
v0x560153e7ae30_0 .net *"_ivl_6", 0 0, L_0x560153eb9e90;  1 drivers
v0x560153e7aef0_0 .net *"_ivl_60", 0 0, L_0x560153ebb150;  1 drivers
L_0x7f6fec0d9e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560153e7afb0_0 .net/2u *"_ivl_62", 1 0, L_0x7f6fec0d9e70;  1 drivers
L_0x7f6fec0d9eb8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x560153e7b090_0 .net/2u *"_ivl_64", 2 0, L_0x7f6fec0d9eb8;  1 drivers
v0x560153e7b170_0 .net *"_ivl_66", 0 0, L_0x560153ebb2b0;  1 drivers
L_0x7f6fec0d9f00 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x560153e7b230_0 .net/2u *"_ivl_68", 1 0, L_0x7f6fec0d9f00;  1 drivers
L_0x7f6fec0d9f48 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x560153e7b310_0 .net/2u *"_ivl_70", 2 0, L_0x7f6fec0d9f48;  1 drivers
v0x560153e7b3f0_0 .net *"_ivl_72", 0 0, L_0x560153ebb3a0;  1 drivers
L_0x7f6fec0d9f90 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x560153e7b4b0_0 .net/2u *"_ivl_74", 1 0, L_0x7f6fec0d9f90;  1 drivers
L_0x7f6fec0d9fd8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560153e7b7a0_0 .net/2u *"_ivl_76", 1 0, L_0x7f6fec0d9fd8;  1 drivers
v0x560153e7b880_0 .net *"_ivl_78", 1 0, L_0x560153ebb510;  1 drivers
v0x560153e7b960_0 .net *"_ivl_80", 1 0, L_0x560153ebb6a0;  1 drivers
v0x560153e7ba40_0 .net *"_ivl_9", 0 0, L_0x560153eb9fd0;  1 drivers
v0x560153e7bb00_0 .net "a", 31 0, L_0x560153eb8690;  alias, 1 drivers
v0x560153e7bbe0_0 .var "a_latched", 31 0;
v0x560153e7bcc0_0 .var "acc", 63 0;
v0x560153e7bda0_0 .net "b", 31 0, L_0x560153eb8b70;  alias, 1 drivers
v0x560153e7be80_0 .var "b_latched", 31 0;
v0x560153e7bf60_0 .var "busy", 0 0;
v0x560153e7c020_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153e7c0c0_0 .var "div_count", 5 0;
v0x560153e7c1a0_0 .net "div_op_sel", 1 0, L_0x560153ebb8c0;  1 drivers
v0x560153e7c280_0 .var "dividend_abs", 31 0;
v0x560153e7c360_0 .var "dividend_neg", 0 0;
v0x560153e7c420_0 .var "dividend_shift", 63 0;
v0x560153e7c500_0 .var "divisor_abs", 31 0;
v0x560153e7c5e0_0 .var "divisor_neg", 0 0;
v0x560153e7c6a0_0 .var "done", 0 0;
v0x560153e7c760_0 .net "funct3", 2 0, L_0x560153eb9000;  alias, 1 drivers
v0x560153e7c820_0 .net "is_div", 0 0, L_0x560153ebac10;  1 drivers
v0x560153e7c8e0_0 .net "is_mul", 0 0, L_0x560153eba380;  1 drivers
v0x560153e7c9a0_0 .var "mul_count", 5 0;
v0x560153e7ca80_0 .var "mul_sign", 0 0;
v0x560153e7cb40_0 .net "mul_signed_a", 0 0, L_0x560153ebafa0;  1 drivers
v0x560153e7cc00_0 .net "mul_signed_b", 0 0, L_0x560153ebb060;  1 drivers
v0x560153e7ccc0_0 .var "multiplicand", 63 0;
v0x560153e7cda0_0 .var "multiplier", 31 0;
v0x560153e7ce80_0 .var "op_latched", 2 0;
v0x560153e7cf60_0 .var "product", 63 0;
v0x560153e7d040_0 .var "quotient", 31 0;
v0x560153e7d120_0 .var "quotient_reg", 31 0;
v0x560153e7d610_0 .var "remainder", 31 0;
v0x560153e7d6f0_0 .var "remainder_reg", 31 0;
v0x560153e7d7d0_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
v0x560153e7d980_0 .net "start", 0 0, v0x560153e87460_0;  1 drivers
v0x560153e7da40_0 .var "state", 1 0;
L_0x560153eb9da0 .cmp/eq 3, v0x560153e7ce80_0, L_0x7f6fec0d9b10;
L_0x560153eb9e90 .cmp/eq 3, v0x560153e7ce80_0, L_0x7f6fec0d9b58;
L_0x560153eba0e0 .cmp/eq 3, v0x560153e7ce80_0, L_0x7f6fec0d9ba0;
L_0x560153eba2e0 .cmp/eq 3, v0x560153e7ce80_0, L_0x7f6fec0d9be8;
L_0x560153eba490 .cmp/eq 3, v0x560153e7ce80_0, L_0x7f6fec0d9c30;
L_0x560153eba580 .cmp/eq 3, v0x560153e7ce80_0, L_0x7f6fec0d9c78;
L_0x560153eba7c0 .cmp/eq 3, v0x560153e7ce80_0, L_0x7f6fec0d9cc0;
L_0x560153eba9c0 .cmp/eq 3, v0x560153e7ce80_0, L_0x7f6fec0d9d08;
L_0x560153ebad60 .cmp/eq 3, v0x560153e7ce80_0, L_0x7f6fec0d9d50;
L_0x560153ebae50 .cmp/eq 3, v0x560153e7ce80_0, L_0x7f6fec0d9d98;
L_0x560153ebb060 .cmp/eq 3, v0x560153e7ce80_0, L_0x7f6fec0d9de0;
L_0x560153ebb150 .cmp/eq 3, v0x560153e7ce80_0, L_0x7f6fec0d9e28;
L_0x560153ebb2b0 .cmp/eq 3, v0x560153e7ce80_0, L_0x7f6fec0d9eb8;
L_0x560153ebb3a0 .cmp/eq 3, v0x560153e7ce80_0, L_0x7f6fec0d9f48;
L_0x560153ebb510 .functor MUXZ 2, L_0x7f6fec0d9fd8, L_0x7f6fec0d9f90, L_0x560153ebb3a0, C4<>;
L_0x560153ebb6a0 .functor MUXZ 2, L_0x560153ebb510, L_0x7f6fec0d9f00, L_0x560153ebb2b0, C4<>;
L_0x560153ebb8c0 .functor MUXZ 2, L_0x560153ebb6a0, L_0x7f6fec0d9e70, L_0x560153ebb150, C4<>;
S_0x560153e7dc80 .scope module, "regfile_inst" "regfile" 11 562, 17 2 0, S_0x560153d19b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /OUTPUT 32 "rs1_data";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 32 "rs2_data";
    .port_info 6 /INPUT 5 "rd_addr";
    .port_info 7 /INPUT 32 "rd_data";
    .port_info 8 /INPUT 1 "rd_wen";
L_0x7f6fec0d9888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x560153e7df90_0 .net/2u *"_ivl_0", 4 0, L_0x7f6fec0d9888;  1 drivers
L_0x7f6fec0d9918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560153e7e090_0 .net *"_ivl_11", 1 0, L_0x7f6fec0d9918;  1 drivers
L_0x7f6fec0d9960 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x560153e7e170_0 .net/2u *"_ivl_14", 4 0, L_0x7f6fec0d9960;  1 drivers
v0x560153e7e230_0 .net *"_ivl_16", 0 0, L_0x560153eb8820;  1 drivers
L_0x7f6fec0d99a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153e7e2f0_0 .net/2u *"_ivl_18", 31 0, L_0x7f6fec0d99a8;  1 drivers
v0x560153e7e420_0 .net *"_ivl_2", 0 0, L_0x560153eb8380;  1 drivers
v0x560153e7e4e0_0 .net *"_ivl_20", 31 0, L_0x560153eb8910;  1 drivers
v0x560153e7e5c0_0 .net *"_ivl_22", 6 0, L_0x560153eb89f0;  1 drivers
L_0x7f6fec0d99f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560153e7e6a0_0 .net *"_ivl_25", 1 0, L_0x7f6fec0d99f0;  1 drivers
L_0x7f6fec0d98d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153e7e780_0 .net/2u *"_ivl_4", 31 0, L_0x7f6fec0d98d0;  1 drivers
v0x560153e7e860_0 .net *"_ivl_6", 31 0, L_0x560153eb8470;  1 drivers
v0x560153e7e940_0 .net *"_ivl_8", 6 0, L_0x560153eb8510;  1 drivers
v0x560153e7ea20_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153e7eac0_0 .var/i "i", 31 0;
v0x560153e7eba0_0 .net "rd_addr", 4 0, L_0x560153eb9280;  alias, 1 drivers
v0x560153e7ec60_0 .net "rd_data", 31 0, L_0x560153eb6590;  alias, 1 drivers
v0x560153e7ed20_0 .net "rd_wen", 0 0, L_0x560153eb6b30;  alias, 1 drivers
v0x560153e7eef0 .array "registers", 31 0, 31 0;
v0x560153e7efb0_0 .net "rs1_addr", 4 0, L_0x560153eb9140;  alias, 1 drivers
v0x560153e7f070_0 .net "rs1_data", 31 0, L_0x560153eb8690;  alias, 1 drivers
v0x560153e7f140_0 .net "rs2_addr", 4 0, L_0x560153eb91e0;  alias, 1 drivers
v0x560153e7f210_0 .net "rs2_data", 31 0, L_0x560153eb8b70;  alias, 1 drivers
v0x560153e7f2e0_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
L_0x560153eb8380 .cmp/eq 5, L_0x560153eb9140, L_0x7f6fec0d9888;
L_0x560153eb8470 .array/port v0x560153e7eef0, L_0x560153eb8510;
L_0x560153eb8510 .concat [ 5 2 0 0], L_0x560153eb9140, L_0x7f6fec0d9918;
L_0x560153eb8690 .functor MUXZ 32, L_0x560153eb8470, L_0x7f6fec0d98d0, L_0x560153eb8380, C4<>;
L_0x560153eb8820 .cmp/eq 5, L_0x560153eb91e0, L_0x7f6fec0d9960;
L_0x560153eb8910 .array/port v0x560153e7eef0, L_0x560153eb89f0;
L_0x560153eb89f0 .concat [ 5 2 0 0], L_0x560153eb91e0, L_0x7f6fec0d99f0;
L_0x560153eb8b70 .functor MUXZ 32, L_0x560153eb8910, L_0x7f6fec0d99a8, L_0x560153eb8820, C4<>;
S_0x560153e89aa0 .scope module, "gpio_periph" "gpio" 6 534, 18 26 0, S_0x560153d4a9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "wb_addr";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /OUTPUT 32 "wb_dat_o";
    .port_info 5 /INPUT 1 "wb_we";
    .port_info 6 /INPUT 4 "wb_sel";
    .port_info 7 /INPUT 1 "wb_stb";
    .port_info 8 /OUTPUT 1 "wb_ack";
    .port_info 9 /INPUT 32 "gpio_in";
    .port_info 10 /OUTPUT 32 "gpio_out";
    .port_info 11 /OUTPUT 32 "gpio_oe";
P_0x560153e6dcb0 .param/l "ADDR_WIDTH" 0 18 27, +C4<00000000000000000000000000001000>;
P_0x560153e6dcf0 .param/l "NUM_GPIOS" 0 18 28, +C4<00000000000000000000000000100000>;
L_0x560153ec2150 .functor AND 32, v0x560153e8a040_0, v0x560153e8a5b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x560153e89ea0_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153e89f60_0 .var "data_out", 31 0;
v0x560153e8a040_0 .var "direction", 31 0;
v0x560153e8a100_0 .net "gpio_in", 31 0, L_0x560153ec27e0;  alias, 1 drivers
v0x560153e8a1e0_0 .var "gpio_in_sync1", 31 0;
v0x560153e8a310_0 .var "gpio_in_sync2", 31 0;
v0x560153e8a3f0_0 .net "gpio_oe", 31 0, L_0x560153ec2150;  alias, 1 drivers
v0x560153e8a4d0_0 .net "gpio_out", 31 0, v0x560153e89f60_0;  alias, 1 drivers
v0x560153e8a5b0_0 .var "output_enable", 31 0;
v0x560153e8a690_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
v0x560153e8a730_0 .var "wb_ack", 0 0;
v0x560153e8a7d0_0 .net "wb_addr", 7 0, L_0x560153ec7070;  alias, 1 drivers
v0x560153e8a870_0 .net "wb_dat_i", 31 0, L_0x560153ec71e0;  alias, 1 drivers
v0x560153e8a910_0 .var "wb_dat_o", 31 0;
v0x560153e8a9b0_0 .net "wb_sel", 3 0, L_0x560153ec6f10;  alias, 1 drivers
v0x560153e8aa50_0 .net "wb_stb", 0 0, L_0x560153ec6ff0;  alias, 1 drivers
v0x560153e8aaf0_0 .net "wb_we", 0 0, L_0x560153ec7250;  alias, 1 drivers
S_0x560153e8adc0 .scope module, "prot_periph" "protection" 6 473, 19 32 0, S_0x560153d4a9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "wb_addr";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /OUTPUT 32 "wb_dat_o";
    .port_info 5 /INPUT 1 "wb_we";
    .port_info 6 /INPUT 4 "wb_sel";
    .port_info 7 /INPUT 1 "wb_stb";
    .port_info 8 /OUTPUT 1 "wb_ack";
    .port_info 9 /INPUT 1 "fault_ocp";
    .port_info 10 /INPUT 1 "fault_ovp";
    .port_info 11 /INPUT 1 "estop_n";
    .port_info 12 /OUTPUT 1 "pwm_disable";
    .port_info 13 /OUTPUT 1 "irq";
P_0x560153e8af50 .param/l "ADDR_WIDTH" 0 19 33, +C4<00000000000000000000000000001000>;
P_0x560153e8af90 .param/l "FAULT_ESTOP" 1 19 63, +C4<00000000000000000000000000000010>;
P_0x560153e8afd0 .param/l "FAULT_OCP" 1 19 61, +C4<00000000000000000000000000000000>;
P_0x560153e8b010 .param/l "FAULT_OVP" 1 19 62, +C4<00000000000000000000000000000001>;
P_0x560153e8b050 .param/l "FAULT_WATCHDOG" 1 19 64, +C4<00000000000000000000000000000011>;
P_0x560153e8b090 .param/l "WATCHDOG_DEFAULT" 0 19 34, +C4<00000010111110101111000010000000>;
L_0x560153ec1f30 .functor OR 1, L_0x560153ec1df0, L_0x560153ec1e90, C4<0>, C4<0>;
v0x560153e8b2c0_0 .net *"_ivl_1", 0 0, L_0x560153ec1df0;  1 drivers
v0x560153e8b3a0_0 .net *"_ivl_3", 0 0, L_0x560153ec1e90;  1 drivers
v0x560153e8b460_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153e8b530_0 .net "estop_n", 0 0, L_0x7f6fec0db268;  alias, 1 drivers
v0x560153e8b5d0_0 .var "fault_enable", 3 0;
v0x560153e8b700_0 .var "fault_latch", 3 0;
v0x560153e8b7e0_0 .net "fault_ocp", 0 0, L_0x7f6fec0db1d8;  alias, 1 drivers
v0x560153e8b8a0_0 .net "fault_ovp", 0 0, L_0x7f6fec0db220;  alias, 1 drivers
v0x560153e8b960_0 .var "fault_status", 3 0;
v0x560153e8ba40_0 .var "irq", 0 0;
v0x560153e8bb00_0 .net "pwm_disable", 0 0, L_0x560153ec1f30;  alias, 1 drivers
v0x560153e8bbc0_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
v0x560153e8bc60_0 .var "watchdog_counter", 31 0;
v0x560153e8bd40_0 .var "watchdog_expired", 0 0;
v0x560153e8be00_0 .var "watchdog_timeout", 31 0;
v0x560153e8bee0_0 .var "wb_ack", 0 0;
v0x560153e8bf80_0 .net "wb_addr", 7 0, L_0x560153ec6110;  alias, 1 drivers
v0x560153e8c160_0 .net "wb_dat_i", 31 0, L_0x560153ec6270;  alias, 1 drivers
v0x560153e8c230_0 .var "wb_dat_o", 31 0;
v0x560153e8c300_0 .net "wb_sel", 3 0, L_0x560153ec6470;  alias, 1 drivers
v0x560153e8c3d0_0 .net "wb_stb", 0 0, L_0x560153ec6350;  alias, 1 drivers
v0x560153e8c4a0_0 .net "wb_we", 0 0, L_0x560153ec62e0;  alias, 1 drivers
L_0x560153ec1df0 .reduce/or v0x560153e8b700_0;
L_0x560153ec1e90 .reduce/or v0x560153e8b960_0;
S_0x560153e8c6d0 .scope module, "pwm_periph" "pwm_accelerator" 6 414, 20 23 0, S_0x560153d4a9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "wb_addr";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /OUTPUT 32 "wb_dat_o";
    .port_info 5 /INPUT 1 "wb_we";
    .port_info 6 /INPUT 4 "wb_sel";
    .port_info 7 /INPUT 1 "wb_stb";
    .port_info 8 /OUTPUT 1 "wb_ack";
    .port_info 9 /OUTPUT 8 "pwm_out";
    .port_info 10 /INPUT 1 "fault";
P_0x560153dda260 .param/l "ADDR_WIDTH" 0 20 26, +C4<00000000000000000000000000001000>;
P_0x560153dda2a0 .param/l "CLK_FREQ" 0 20 24, +C4<00000010111110101111000010000000>;
P_0x560153dda2e0 .param/l "PWM_FREQ" 0 20 25, +C4<00000000000000000001001110001000>;
L_0x560153ebe070 .functor AND 1, v0x560153e94d60_0, L_0x560153ebdfd0, C4<1>, C4<1>;
v0x560153e94350_0 .net *"_ivl_1", 0 0, L_0x560153ebdfd0;  1 drivers
L_0x7f6fec0da698 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x560153e94430_0 .net/2u *"_ivl_4", 7 0, L_0x7f6fec0da698;  1 drivers
L_0x7f6fec0da6e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x560153e94510_0 .net/2u *"_ivl_6", 7 0, L_0x7f6fec0da6e0;  1 drivers
v0x560153e945d0_0 .net/s "carrier1", 15 0, L_0x560153ebe310;  1 drivers
v0x560153e94690_0 .net/s "carrier2", 15 0, L_0x560153ebe560;  1 drivers
v0x560153e947f0_0 .net/s "carrier3", 15 0, L_0x560153ebe3b0;  1 drivers
v0x560153e94900_0 .net/s "carrier4", 15 0, L_0x560153ebe730;  1 drivers
v0x560153e94a10_0 .net "carrier_sync", 0 0, v0x560153e8dcc0_0;  1 drivers
v0x560153e94ab0_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153e94b50_0 .var "cpu_reference", 15 0;
v0x560153e94c10_0 .var "deadtime_cycles", 15 0;
v0x560153e94d60_0 .var "enable", 0 0;
v0x560153e94e00_0 .net "enable_gated", 0 0, L_0x560153ebe070;  1 drivers
v0x560153e94ea0_0 .net "fault", 0 0, L_0x560153ec1f30;  alias, 1 drivers
v0x560153e94f40_0 .var "freq_div", 15 0;
v0x560153e94fe0_0 .var "mod_index", 15 0;
v0x560153e95080_0 .var "mode", 0 0;
v0x560153e95120_0 .net "pwm_out", 7 0, L_0x560153ebfc70;  alias, 1 drivers
v0x560153e951e0_0 .net/s "reference", 15 0, L_0x560153ebf180;  1 drivers
v0x560153e952a0_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
v0x560153e95340_0 .var "sine_freq", 15 0;
v0x560153e95420_0 .var "sine_phase", 31 0;
v0x560153e95500_0 .net/s "sine_ref", 15 0, v0x560153e93f90_0;  1 drivers
v0x560153e955f0_0 .var "wb_ack", 0 0;
v0x560153e956c0_0 .net "wb_addr", 7 0, L_0x560153ec5200;  alias, 1 drivers
v0x560153e95790_0 .net "wb_dat_i", 31 0, L_0x560153ec5760;  alias, 1 drivers
v0x560153e95860_0 .var "wb_dat_o", 31 0;
v0x560153e95930_0 .net "wb_sel", 3 0, L_0x560153ec5910;  alias, 1 drivers
v0x560153e95a00_0 .net "wb_stb", 0 0, L_0x560153ec5ad0;  alias, 1 drivers
v0x560153e95ad0_0 .net "wb_we", 0 0, L_0x560153ec57d0;  alias, 1 drivers
L_0x560153ebdfd0 .reduce/nor L_0x560153ec1f30;
L_0x560153ebf040 .concat [ 8 16 8 0], L_0x7f6fec0da6e0, v0x560153e95340_0, L_0x7f6fec0da698;
L_0x560153ebf180 .functor MUXZ 16, v0x560153e93f90_0, v0x560153e94b50_0, v0x560153e95080_0, C4<>;
LS_0x560153ebfc70_0_0 .concat8 [ 1 1 1 1], v0x560153e8ebc0_0, v0x560153e8ec60_0, v0x560153e8fef0_0, v0x560153e8ffb0_0;
LS_0x560153ebfc70_0_4 .concat8 [ 1 1 1 1], v0x560153e91420_0, v0x560153e914e0_0, v0x560153e92720_0, v0x560153e92870_0;
L_0x560153ebfc70 .concat8 [ 4 4 0 0], LS_0x560153ebfc70_0_0, LS_0x560153ebfc70_0_4;
S_0x560153e8caf0 .scope module, "carrier_gen" "carrier_generator" 20 87, 21 19 0, S_0x560153e8c6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "freq_div";
    .port_info 4 /OUTPUT 16 "carrier1";
    .port_info 5 /OUTPUT 16 "carrier2";
    .port_info 6 /OUTPUT 16 "carrier3";
    .port_info 7 /OUTPUT 16 "carrier4";
    .port_info 8 /OUTPUT 1 "sync_pulse";
P_0x560153e6db90 .param/l "CARRIER_WIDTH" 0 21 20, +C4<00000000000000000000000000010000>;
P_0x560153e6dbd0 .param/l "COUNTER_WIDTH" 0 21 21, +C4<00000000000000000000000000010000>;
L_0x560153ebe3b0 .functor BUFZ 16, L_0x560153ebe560, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x560153ebe730 .functor BUFZ 16, L_0x560153ebe560, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x560153e8cf20_0 .net *"_ivl_11", 14 0, L_0x560153ebe4c0;  1 drivers
L_0x7f6fec0da578 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560153e8d020_0 .net/2s *"_ivl_4", 15 0, L_0x7f6fec0da578;  1 drivers
L_0x7f6fec0da5c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560153e8d100_0 .net/2u *"_ivl_8", 0 0, L_0x7f6fec0da5c0;  1 drivers
v0x560153e8d1f0_0 .net/s "carrier1", 15 0, L_0x560153ebe310;  alias, 1 drivers
v0x560153e8d2d0_0 .net/s "carrier2", 15 0, L_0x560153ebe560;  alias, 1 drivers
v0x560153e8d400_0 .net/s "carrier3", 15 0, L_0x560153ebe3b0;  alias, 1 drivers
v0x560153e8d4e0_0 .net/s "carrier4", 15 0, L_0x560153ebe730;  alias, 1 drivers
v0x560153e8d5c0_0 .net "carrier_base", 15 0, L_0x560153ebe270;  1 drivers
v0x560153e8d6a0_0 .net "carrier_clk_en", 0 0, L_0x560153ebe180;  1 drivers
v0x560153e8d760_0 .var "carrier_counter", 16 0;
v0x560153e8d840_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153e8d8e0_0 .var "direction", 0 0;
v0x560153e8d9a0_0 .net "enable", 0 0, L_0x560153ebe070;  alias, 1 drivers
v0x560153e8da60_0 .var "freq_counter", 15 0;
v0x560153e8db40_0 .net "freq_div", 15 0, v0x560153e94f40_0;  1 drivers
v0x560153e8dc20_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
v0x560153e8dcc0_0 .var "sync_pulse", 0 0;
L_0x560153ebe180 .cmp/eq 16, v0x560153e8da60_0, v0x560153e94f40_0;
L_0x560153ebe270 .part v0x560153e8d760_0, 0, 16;
L_0x560153ebe310 .arith/sub 16, L_0x560153ebe270, L_0x7f6fec0da578;
L_0x560153ebe4c0 .part L_0x560153ebe270, 1, 15;
L_0x560153ebe560 .concat [ 15 1 0 0], L_0x560153ebe4c0, L_0x7f6fec0da5c0;
S_0x560153e8dfb0 .scope module, "pwm_comp1" "pwm_comparator" 20 129, 22 24 0, S_0x560153e8c6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "reference";
    .port_info 4 /INPUT 16 "carrier";
    .port_info 5 /INPUT 16 "deadtime";
    .port_info 6 /OUTPUT 1 "pwm_high";
    .port_info 7 /OUTPUT 1 "pwm_low";
P_0x560153e8e160 .param/l "DATA_WIDTH" 0 22 25, +C4<00000000000000000000000000010000>;
P_0x560153e8e1a0 .param/l "STATE_BOTH_OFF" 1 22 52, C4<00>;
P_0x560153e8e1e0 .param/l "STATE_HIGH_ON" 1 22 53, C4<01>;
P_0x560153e8e220 .param/l "STATE_LOW_ON" 1 22 54, C4<10>;
P_0x560153e8e260 .param/l "STATE_TRANSITIONING" 1 22 55, C4<11>;
v0x560153e8e510_0 .net *"_ivl_0", 0 0, L_0x560153ebf270;  1 drivers
L_0x7f6fec0da728 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560153e8e5d0_0 .net/2u *"_ivl_2", 0 0, L_0x7f6fec0da728;  1 drivers
L_0x7f6fec0da770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560153e8e6b0_0 .net/2u *"_ivl_4", 0 0, L_0x7f6fec0da770;  1 drivers
v0x560153e8e7a0_0 .net/s "carrier", 15 0, L_0x560153ebe310;  alias, 1 drivers
v0x560153e8e890_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153e8e980_0 .net "deadtime", 15 0, v0x560153e94c10_0;  1 drivers
v0x560153e8ea40_0 .var "deadtime_counter", 15 0;
v0x560153e8eb20_0 .net "enable", 0 0, L_0x560153ebe070;  alias, 1 drivers
v0x560153e8ebc0_0 .var "pwm_high", 0 0;
v0x560153e8ec60_0 .var "pwm_low", 0 0;
v0x560153e8ed20_0 .net "pwm_raw", 0 0, L_0x560153ebf3a0;  1 drivers
v0x560153e8ede0_0 .var "pwm_raw_prev", 0 0;
v0x560153e8eea0_0 .net/s "reference", 15 0, L_0x560153ebf180;  alias, 1 drivers
v0x560153e8ef80_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
v0x560153e8f020_0 .var "state", 1 0;
L_0x560153ebf270 .cmp/gt.s 16, L_0x560153ebf180, L_0x560153ebe310;
L_0x560153ebf3a0 .functor MUXZ 1, L_0x7f6fec0da770, L_0x7f6fec0da728, L_0x560153ebf270, C4<>;
S_0x560153e8f200 .scope module, "pwm_comp2" "pwm_comparator" 20 143, 22 24 0, S_0x560153e8c6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "reference";
    .port_info 4 /INPUT 16 "carrier";
    .port_info 5 /INPUT 16 "deadtime";
    .port_info 6 /OUTPUT 1 "pwm_high";
    .port_info 7 /OUTPUT 1 "pwm_low";
P_0x560153e8f3c0 .param/l "DATA_WIDTH" 0 22 25, +C4<00000000000000000000000000010000>;
P_0x560153e8f400 .param/l "STATE_BOTH_OFF" 1 22 52, C4<00>;
P_0x560153e8f440 .param/l "STATE_HIGH_ON" 1 22 53, C4<01>;
P_0x560153e8f480 .param/l "STATE_LOW_ON" 1 22 54, C4<10>;
P_0x560153e8f4c0 .param/l "STATE_TRANSITIONING" 1 22 55, C4<11>;
v0x560153e8f830_0 .net *"_ivl_0", 0 0, L_0x560153ebf4e0;  1 drivers
L_0x7f6fec0da7b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560153e8f8f0_0 .net/2u *"_ivl_2", 0 0, L_0x7f6fec0da7b8;  1 drivers
L_0x7f6fec0da800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560153e8f9d0_0 .net/2u *"_ivl_4", 0 0, L_0x7f6fec0da800;  1 drivers
v0x560153e8fac0_0 .net/s "carrier", 15 0, L_0x560153ebe560;  alias, 1 drivers
v0x560153e8fbb0_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153e8fca0_0 .net "deadtime", 15 0, v0x560153e94c10_0;  alias, 1 drivers
v0x560153e8fd40_0 .var "deadtime_counter", 15 0;
v0x560153e8fe00_0 .net "enable", 0 0, L_0x560153ebe070;  alias, 1 drivers
v0x560153e8fef0_0 .var "pwm_high", 0 0;
v0x560153e8ffb0_0 .var "pwm_low", 0 0;
v0x560153e90070_0 .net "pwm_raw", 0 0, L_0x560153ebf580;  1 drivers
v0x560153e90130_0 .var "pwm_raw_prev", 0 0;
v0x560153e901f0_0 .net/s "reference", 15 0, L_0x560153ebf180;  alias, 1 drivers
v0x560153e902b0_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
v0x560153e90560_0 .var "state", 1 0;
L_0x560153ebf4e0 .cmp/gt.s 16, L_0x560153ebf180, L_0x560153ebe560;
L_0x560153ebf580 .functor MUXZ 1, L_0x7f6fec0da800, L_0x7f6fec0da7b8, L_0x560153ebf4e0, C4<>;
S_0x560153e90720 .scope module, "pwm_comp3" "pwm_comparator" 20 157, 22 24 0, S_0x560153e8c6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "reference";
    .port_info 4 /INPUT 16 "carrier";
    .port_info 5 /INPUT 16 "deadtime";
    .port_info 6 /OUTPUT 1 "pwm_high";
    .port_info 7 /OUTPUT 1 "pwm_low";
P_0x560153e908b0 .param/l "DATA_WIDTH" 0 22 25, +C4<00000000000000000000000000010000>;
P_0x560153e908f0 .param/l "STATE_BOTH_OFF" 1 22 52, C4<00>;
P_0x560153e90930 .param/l "STATE_HIGH_ON" 1 22 53, C4<01>;
P_0x560153e90970 .param/l "STATE_LOW_ON" 1 22 54, C4<10>;
P_0x560153e909b0 .param/l "STATE_TRANSITIONING" 1 22 55, C4<11>;
v0x560153e90d40_0 .net *"_ivl_0", 0 0, L_0x560153ebf710;  1 drivers
L_0x7f6fec0da848 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560153e90e00_0 .net/2u *"_ivl_2", 0 0, L_0x7f6fec0da848;  1 drivers
L_0x7f6fec0da890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560153e90ee0_0 .net/2u *"_ivl_4", 0 0, L_0x7f6fec0da890;  1 drivers
v0x560153e90fd0_0 .net/s "carrier", 15 0, L_0x560153ebe3b0;  alias, 1 drivers
v0x560153e910c0_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153e911b0_0 .net "deadtime", 15 0, v0x560153e94c10_0;  alias, 1 drivers
v0x560153e912a0_0 .var "deadtime_counter", 15 0;
v0x560153e91380_0 .net "enable", 0 0, L_0x560153ebe070;  alias, 1 drivers
v0x560153e91420_0 .var "pwm_high", 0 0;
v0x560153e914e0_0 .var "pwm_low", 0 0;
v0x560153e915a0_0 .net "pwm_raw", 0 0, L_0x560153ebf8c0;  1 drivers
v0x560153e91660_0 .var "pwm_raw_prev", 0 0;
v0x560153e91720_0 .net/s "reference", 15 0, L_0x560153ebf180;  alias, 1 drivers
v0x560153e917e0_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
v0x560153e91880_0 .var "state", 1 0;
L_0x560153ebf710 .cmp/gt.s 16, L_0x560153ebf180, L_0x560153ebe3b0;
L_0x560153ebf8c0 .functor MUXZ 1, L_0x7f6fec0da890, L_0x7f6fec0da848, L_0x560153ebf710, C4<>;
S_0x560153e91ab0 .scope module, "pwm_comp4" "pwm_comparator" 20 171, 22 24 0, S_0x560153e8c6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "reference";
    .port_info 4 /INPUT 16 "carrier";
    .port_info 5 /INPUT 16 "deadtime";
    .port_info 6 /OUTPUT 1 "pwm_high";
    .port_info 7 /OUTPUT 1 "pwm_low";
P_0x560153e91c90 .param/l "DATA_WIDTH" 0 22 25, +C4<00000000000000000000000000010000>;
P_0x560153e91cd0 .param/l "STATE_BOTH_OFF" 1 22 52, C4<00>;
P_0x560153e91d10 .param/l "STATE_HIGH_ON" 1 22 53, C4<01>;
P_0x560153e91d50 .param/l "STATE_LOW_ON" 1 22 54, C4<10>;
P_0x560153e91d90 .param/l "STATE_TRANSITIONING" 1 22 55, C4<11>;
v0x560153e920f0_0 .net *"_ivl_0", 0 0, L_0x560153ebfa00;  1 drivers
L_0x7f6fec0da8d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560153e921b0_0 .net/2u *"_ivl_2", 0 0, L_0x7f6fec0da8d8;  1 drivers
L_0x7f6fec0da920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560153e92290_0 .net/2u *"_ivl_4", 0 0, L_0x7f6fec0da920;  1 drivers
v0x560153e92350_0 .net/s "carrier", 15 0, L_0x560153ebe730;  alias, 1 drivers
v0x560153e92410_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153e92500_0 .net "deadtime", 15 0, v0x560153e94c10_0;  alias, 1 drivers
v0x560153e925a0_0 .var "deadtime_counter", 15 0;
v0x560153e92680_0 .net "enable", 0 0, L_0x560153ebe070;  alias, 1 drivers
v0x560153e92720_0 .var "pwm_high", 0 0;
v0x560153e92870_0 .var "pwm_low", 0 0;
v0x560153e92930_0 .net "pwm_raw", 0 0, L_0x560153ebfb30;  1 drivers
v0x560153e929f0_0 .var "pwm_raw_prev", 0 0;
v0x560153e92ab0_0 .net/s "reference", 15 0, L_0x560153ebf180;  alias, 1 drivers
v0x560153e92b70_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
v0x560153e92c10_0 .var "state", 1 0;
L_0x560153ebfa00 .cmp/gt.s 16, L_0x560153ebf180, L_0x560153ebe730;
L_0x560153ebfb30 .functor MUXZ 1, L_0x7f6fec0da920, L_0x7f6fec0da8d8, L_0x560153ebfa00, C4<>;
S_0x560153e92df0 .scope module, "sine_gen" "sine_generator" 20 109, 23 24 0, S_0x560153e8c6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "freq_increment";
    .port_info 4 /INPUT 16 "modulation_index";
    .port_info 5 /OUTPUT 16 "sine_out";
    .port_info 6 /OUTPUT 32 "phase";
P_0x560153e1fd70 .param/l "DATA_WIDTH" 0 23 25, +C4<00000000000000000000000000010000>;
P_0x560153e1fdb0 .param/l "LUT_ADDR_WIDTH" 0 23 27, +C4<00000000000000000000000000001000>;
P_0x560153e1fdf0 .param/l "PHASE_WIDTH" 0 23 26, +C4<00000000000000000000000000100000>;
L_0x560153ebe7a0 .functor BUFZ 32, v0x560153e93d50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560153ebeae0 .functor BUFZ 16, L_0x560153ebe8b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x560153e93220_0 .net/s *"_ivl_12", 31 0, L_0x560153ebeba0;  1 drivers
L_0x7f6fec0da650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560153e93320_0 .net/2u *"_ivl_14", 0 0, L_0x7f6fec0da650;  1 drivers
v0x560153e93400_0 .net *"_ivl_16", 16 0, L_0x560153ebec90;  1 drivers
v0x560153e934f0_0 .net/s *"_ivl_18", 31 0, L_0x560153ebedd0;  1 drivers
v0x560153e935d0_0 .net *"_ivl_4", 15 0, L_0x560153ebe8b0;  1 drivers
v0x560153e936b0_0 .net *"_ivl_6", 9 0, L_0x560153ebe950;  1 drivers
L_0x7f6fec0da608 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560153e93790_0 .net *"_ivl_9", 1 0, L_0x7f6fec0da608;  1 drivers
v0x560153e93870_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153e93910_0 .net "enable", 0 0, v0x560153e94d60_0;  1 drivers
v0x560153e939d0_0 .net "freq_increment", 31 0, L_0x560153ebf040;  1 drivers
v0x560153e93ab0_0 .net "lut_addr", 7 0, L_0x560153ebe810;  1 drivers
v0x560153e93b90_0 .net "modulation_index", 15 0, v0x560153e94fe0_0;  1 drivers
v0x560153e93c70_0 .net "phase", 31 0, L_0x560153ebe7a0;  1 drivers
v0x560153e93d50_0 .var "phase_acc", 31 0;
v0x560153e93e30_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
v0x560153e93ed0 .array/s "sine_lut", 255 0, 15 0;
v0x560153e93f90_0 .var/s "sine_out", 15 0;
v0x560153e94070_0 .net/s "sine_raw", 15 0, L_0x560153ebeae0;  1 drivers
v0x560153e94150_0 .net/s "sine_scaled", 31 0, L_0x560153ebef00;  1 drivers
L_0x560153ebe810 .part v0x560153e93d50_0, 24, 8;
L_0x560153ebe8b0 .array/port v0x560153e93ed0, L_0x560153ebe950;
L_0x560153ebe950 .concat [ 8 2 0 0], L_0x560153ebe810, L_0x7f6fec0da608;
L_0x560153ebeba0 .extend/s 32, L_0x560153ebeae0;
L_0x560153ebec90 .concat [ 16 1 0 0], v0x560153e94fe0_0, L_0x7f6fec0da650;
L_0x560153ebedd0 .extend/s 32, L_0x560153ebec90;
L_0x560153ebef00 .arith/mult 32, L_0x560153ebeba0, L_0x560153ebedd0;
S_0x560153e95c80 .scope module, "timer_periph" "timer" 6 505, 24 37 0, S_0x560153d4a9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "wb_addr";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /OUTPUT 32 "wb_dat_o";
    .port_info 5 /INPUT 1 "wb_we";
    .port_info 6 /INPUT 4 "wb_sel";
    .port_info 7 /INPUT 1 "wb_stb";
    .port_info 8 /OUTPUT 1 "wb_ack";
    .port_info 9 /OUTPUT 1 "irq";
P_0x560153e95e10 .param/l "ADDR_WIDTH" 0 24 38, +C4<00000000000000000000000000001000>;
P_0x560153e95e50 .param/l "CLK_FREQ" 0 24 39, +C4<00000010111110101111000010000000>;
v0x560153e96130_0 .var "auto_reload", 0 0;
v0x560153e96210_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153e962d0_0 .var "compare_value", 31 0;
v0x560153e963a0_0 .var "counter", 31 0;
v0x560153e96480_0 .var "enable", 0 0;
v0x560153e96540_0 .var "int_enable", 0 0;
v0x560153e96600_0 .var "irq", 0 0;
v0x560153e966c0_0 .var "match_flag", 0 0;
v0x560153e96780_0 .var "prescaler", 31 0;
v0x560153e96860_0 .var "prescaler_counter", 31 0;
v0x560153e96940_0 .net "prescaler_tick", 0 0, L_0x560153ec1ff0;  1 drivers
v0x560153e96a00_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
v0x560153e96aa0_0 .var "wb_ack", 0 0;
v0x560153e96b40_0 .net "wb_addr", 7 0, L_0x560153ec6680;  alias, 1 drivers
v0x560153e96c10_0 .net "wb_dat_i", 31 0, L_0x560153ec6720;  alias, 1 drivers
v0x560153e96ce0_0 .var "wb_dat_o", 31 0;
v0x560153e96db0_0 .net "wb_sel", 3 0, L_0x560153ec6b60;  alias, 1 drivers
v0x560153e96f90_0 .net "wb_stb", 0 0, L_0x560153ec6ea0;  alias, 1 drivers
v0x560153e97060_0 .net "wb_we", 0 0, L_0x560153ec69e0;  alias, 1 drivers
L_0x560153ec1ff0 .cmp/ge 32, v0x560153e96860_0, v0x560153e96780_0;
S_0x560153e97210 .scope module, "uart_periph" "uart" 6 570, 25 39 0, S_0x560153d4a9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "wb_addr";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /OUTPUT 32 "wb_dat_o";
    .port_info 5 /INPUT 1 "wb_we";
    .port_info 6 /INPUT 4 "wb_sel";
    .port_info 7 /INPUT 1 "wb_stb";
    .port_info 8 /OUTPUT 1 "wb_ack";
    .port_info 9 /INPUT 1 "uart_rx";
    .port_info 10 /OUTPUT 1 "uart_tx";
    .port_info 11 /OUTPUT 1 "irq";
P_0x560153e973a0 .param/l "ADDR_WIDTH" 0 25 40, +C4<00000000000000000000000000001000>;
P_0x560153e973e0 .param/l "CLK_FREQ" 0 25 41, +C4<00000010111110101111000010000000>;
P_0x560153e97420 .param/l "DEFAULT_BAUD" 0 25 42, +C4<00000000000000011100001000000000>;
P_0x560153e97460 .param/l "DEFAULT_BAUD_DIV" 1 25 67, +C4<00000000000000000000000110110010>;
P_0x560153e974a0 .param/l "RX_DATA" 1 25 210, C4<10>;
P_0x560153e974e0 .param/l "RX_IDLE" 1 25 208, C4<00>;
P_0x560153e97520 .param/l "RX_START" 1 25 209, C4<01>;
P_0x560153e97560 .param/l "RX_STOP" 1 25 211, C4<11>;
P_0x560153e975a0 .param/l "TX_DATA" 1 25 102, C4<10>;
P_0x560153e975e0 .param/l "TX_IDLE" 1 25 100, C4<00>;
P_0x560153e97620 .param/l "TX_START" 1 25 101, C4<01>;
P_0x560153e97660 .param/l "TX_STOP" 1 25 103, C4<11>;
v0x560153e97e10_0 .var "baud_div", 15 0;
v0x560153e97ef0_0 .net "clk", 0 0, L_0x560153b2aa90;  alias, 1 drivers
v0x560153e97fb0_0 .var "frame_error", 0 0;
v0x560153e98080_0 .var "irq", 0 0;
v0x560153e98120_0 .net "rst_n", 0 0, L_0x560153eb1380;  alias, 1 drivers
v0x560153e981c0_0 .var "rx_baud_counter", 15 0;
v0x560153e982a0_0 .var "rx_bit_counter", 2 0;
v0x560153e98380_0 .var "rx_data", 7 0;
v0x560153e98460_0 .var "rx_enable", 0 0;
v0x560153e98520_0 .var "rx_int_en", 0 0;
v0x560153e985e0_0 .var "rx_overrun", 0 0;
v0x560153e986a0_0 .var "rx_ready", 0 0;
v0x560153e98760_0 .var "rx_shift_reg", 7 0;
v0x560153e98840_0 .var "rx_state", 1 0;
v0x560153e98920_0 .var "tx_baud_counter", 15 0;
v0x560153e98a00_0 .var "tx_bit_counter", 2 0;
v0x560153e98ae0_0 .var "tx_data", 7 0;
v0x560153e98cd0_0 .var "tx_empty", 0 0;
v0x560153e98d90_0 .var "tx_enable", 0 0;
v0x560153e98e50_0 .var "tx_shift_reg", 7 0;
v0x560153e98f30_0 .var "tx_start", 0 0;
v0x560153e98ff0_0 .var "tx_state", 1 0;
v0x560153e990d0_0 .net "uart_rx", 0 0, L_0x7f6fec0db148;  alias, 1 drivers
v0x560153e99190_0 .var "uart_rx_sync1", 0 0;
v0x560153e99250_0 .var "uart_rx_sync2", 0 0;
v0x560153e99310_0 .var "uart_tx", 0 0;
v0x560153e993d0_0 .var "wb_ack", 0 0;
v0x560153e99470_0 .net "wb_addr", 7 0, L_0x560153ec7490;  alias, 1 drivers
v0x560153e99540_0 .net "wb_dat_i", 31 0, L_0x560153ec7530;  alias, 1 drivers
v0x560153e99610_0 .var "wb_dat_o", 31 0;
v0x560153e996e0_0 .net "wb_sel", 3 0, L_0x560153ec77a0;  alias, 1 drivers
v0x560153e997b0_0 .net "wb_stb", 0 0, L_0x560153ec7a20;  alias, 1 drivers
v0x560153e99880_0 .net "wb_we", 0 0, L_0x560153ec7730;  alias, 1 drivers
    .scope S_0x560153d1b250;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153dd1890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e029a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153d8d970_0, 0, 1;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x560153da21c0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560153d1e280_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153ab2750, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153ab2750, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153ab2750, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153ab2750, 4, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560153dccd30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153df5930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153df8410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153d19190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153dd5e40_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x560153d1b250;
T_1 ;
    %wait E_0x560153b91350;
    %load/vec4 v0x560153e1d410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560153df43e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153d19190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153df5930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153df8410_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560153d9cd60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560153d485b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153d18900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560153dffec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153d18b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153dd5e40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153dd5e40_0, 0;
    %load/vec4 v0x560153df43e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560153df43e0_0, 0;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153d19190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153df5930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153d18b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560153d9cd60_0, 0;
    %load/vec4 v0x560153dd1890_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.11, 9;
    %load/vec4 v0x560153e029a0_0;
    %and;
T_1.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x560153df43e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153d18b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x560153d1e280_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %assign/vec4 v0x560153dffec0_0, 0;
T_1.9 ;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153d19190_0, 0;
    %load/vec4 v0x560153d9cd60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x560153d9cd60_0, 0;
    %load/vec4 v0x560153d18e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x560153df43e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560153d485b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560153d9cd60_0, 0;
T_1.12 ;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0x560153d9cd60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x560153d9cd60_0, 0;
    %load/vec4 v0x560153d18e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v0x560153d485b0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_1.16, 5;
    %load/vec4 v0x560153df5930_0;
    %inv;
    %assign/vec4 v0x560153df5930_0, 0;
    %load/vec4 v0x560153df5930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %load/vec4 v0x560153dffec0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x560153df8410_0, 0;
    %load/vec4 v0x560153dffec0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x560153dffec0_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v0x560153d485b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x560153d485b0_0, 0;
T_1.19 ;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x560153df43e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560153d485b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153df5930_0, 0;
T_1.17 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560153d9cd60_0, 0;
T_1.14 ;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0x560153d9cd60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x560153d9cd60_0, 0;
    %load/vec4 v0x560153d18e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %load/vec4 v0x560153d485b0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_1.22, 5;
    %load/vec4 v0x560153df5930_0;
    %inv;
    %assign/vec4 v0x560153df5930_0, 0;
    %load/vec4 v0x560153df5930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %load/vec4 v0x560153d18900_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x560153de9d00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153d18900_0, 0;
    %jmp T_1.25;
T_1.24 ;
    %load/vec4 v0x560153d485b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x560153d485b0_0, 0;
T_1.25 ;
    %jmp T_1.23;
T_1.22 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x560153df43e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153df5930_0, 0;
T_1.23 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560153d9cd60_0, 0;
T_1.20 ;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153d19190_0, 0;
    %load/vec4 v0x560153d9cd60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x560153d9cd60_0, 0;
    %load/vec4 v0x560153d18e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.26, 8;
    %load/vec4 v0x560153d18900_0;
    %load/vec4 v0x560153d1e280_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153ab2750, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x560153d1e280_0;
    %assign/vec4/off/d v0x560153dccd30_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153dd5e40_0, 0;
    %load/vec4 v0x560153d8d970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.28, 8;
    %load/vec4 v0x560153d1e280_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x560153d1e280_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x560153df43e0_0, 0;
    %jmp T_1.29;
T_1.28 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560153df43e0_0, 0;
T_1.29 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560153d9cd60_0, 0;
T_1.26 ;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560153d1b250;
T_2 ;
    %wait E_0x560153b91350;
    %load/vec4 v0x560153e1d410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153dd1890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e029a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153d8d970_0, 0;
    %pushi/vec4 50, 0, 8;
    %assign/vec4 v0x560153da21c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153d1e280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153dfe970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e08f00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x560153d36f30_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0x560153dfe970_0;
    %nor/r;
    %and;
T_2.2;
    %assign/vec4 v0x560153dfe970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e029a0_0, 0;
    %load/vec4 v0x560153d36f30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.6, 10;
    %load/vec4 v0x560153d87d30_0;
    %and;
T_2.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.5, 9;
    %load/vec4 v0x560153dfe970_0;
    %nor/r;
    %and;
T_2.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %load/vec4 v0x560153e0cf30_0;
    %parti/s 6, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.7 ;
    %load/vec4 v0x560153e0a450_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x560153dd1890_0, 0;
    %load/vec4 v0x560153e0a450_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x560153e029a0_0, 0;
    %load/vec4 v0x560153e0a450_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x560153d8d970_0, 0;
    %jmp T_2.10;
T_2.8 ;
    %load/vec4 v0x560153e0a450_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x560153da21c0_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0x560153e0a450_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x560153d1e280_0, 0;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x560153d36f30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.14, 10;
    %load/vec4 v0x560153d87d30_0;
    %nor/r;
    %and;
T_2.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x560153dfe970_0;
    %nor/r;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x560153e0cf30_0;
    %parti/s 6, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e08f00_0, 0;
    %jmp T_2.24;
T_2.15 ;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x560153d8d970_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560153e029a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560153dd1890_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e08f00_0, 0;
    %jmp T_2.24;
T_2.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x560153da21c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e08f00_0, 0;
    %jmp T_2.24;
T_2.17 ;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x560153d1e280_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e08f00_0, 0;
    %jmp T_2.24;
T_2.18 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153ab2750, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e08f00_0, 0;
    %jmp T_2.24;
T_2.19 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153ab2750, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e08f00_0, 0;
    %jmp T_2.24;
T_2.20 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153ab2750, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e08f00_0, 0;
    %jmp T_2.24;
T_2.21 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153ab2750, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e08f00_0, 0;
    %jmp T_2.24;
T_2.22 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x560153dccd30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 3;
    %load/vec4 v0x560153d18b00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e08f00_0, 0;
    %jmp T_2.24;
T_2.24 ;
    %pop/vec4 1;
T_2.11 ;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x560153d1ae70;
T_3 ;
    %wait E_0x560153b90f40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e23650_0, 0, 32;
    %load/vec4 v0x560153d47e50_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560153e23650_0, 4, 1;
    %load/vec4 v0x560153d8dce0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560153e23650_0, 4, 1;
    %load/vec4 v0x560153e18fc0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560153e23650_0, 4, 1;
    %load/vec4 v0x560153e02fd0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560153e23650_0, 4, 16;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x560153d1ae70;
T_4 ;
    %wait E_0x560153b91600;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e381e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153dcc010_0, 0, 32;
    %load/vec4 v0x560153dcbf70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x560153dda710_0;
    %or/r;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e381e0_0, 0, 1;
    %load/vec4 v0x560153dda710_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %pushi/vec4 2147483659, 0, 32;
    %store/vec4 v0x560153dcc010_0, 0, 32;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x560153dda710_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 2147483651, 0, 32;
    %store/vec4 v0x560153dcc010_0, 0, 32;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x560153dda710_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 2147483655, 0, 32;
    %store/vec4 v0x560153dcc010_0, 0, 32;
    %jmp T_4.8;
T_4.7 ;
    %fork t_1, S_0x560153d2ed70;
    %jmp t_0;
    .scope S_0x560153d2ed70;
t_1 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x560153e28820_0, 0, 32;
T_4.9 ;
    %load/vec4 v0x560153e28820_0;
    %cmpi/s 16, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_4.10, 5;
    %load/vec4 v0x560153dda710_0;
    %load/vec4 v0x560153e28820_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 2147483648, 0, 32;
    %load/vec4 v0x560153e28820_0;
    %or;
    %store/vec4 v0x560153dcc010_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x560153e28820_0, 0, 32;
T_4.11 ;
    %load/vec4 v0x560153e28820_0;
    %subi 1, 0, 32;
    %store/vec4 v0x560153e28820_0, 0, 32;
    %jmp T_4.9;
T_4.10 ;
    %end;
    .scope S_0x560153d1ae70;
t_0 %join;
T_4.8 ;
T_4.6 ;
T_4.4 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x560153e7dc80;
T_5 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e7f2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e7eac0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x560153e7eac0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x560153e7eac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e7eef0, 0, 4;
    %load/vec4 v0x560153e7eac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560153e7eac0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x560153e7ed20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x560153e7eba0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x560153e7ec60_0;
    %load/vec4 v0x560153e7eba0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e7eef0, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560153c4c3a0;
T_6 ;
    %wait E_0x560153d2d3b0;
    %load/vec4 v0x560153c5c850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x560153c5cb00_0, 0, 32;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0x560153c5c930_0;
    %load/vec4 v0x560153c5ca20_0;
    %add;
    %store/vec4 v0x560153c5cb00_0, 0, 32;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0x560153c5c930_0;
    %load/vec4 v0x560153c5ca20_0;
    %sub;
    %store/vec4 v0x560153c5cb00_0, 0, 32;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0x560153c5c930_0;
    %load/vec4 v0x560153c5ca20_0;
    %and;
    %store/vec4 v0x560153c5cb00_0, 0, 32;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0x560153c5c930_0;
    %load/vec4 v0x560153c5ca20_0;
    %or;
    %store/vec4 v0x560153c5cb00_0, 0, 32;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0x560153c5c930_0;
    %load/vec4 v0x560153c5ca20_0;
    %xor;
    %store/vec4 v0x560153c5cb00_0, 0, 32;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0x560153c5c930_0;
    %load/vec4 v0x560153c5ca20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x560153c5cb00_0, 0, 32;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x560153c5c930_0;
    %load/vec4 v0x560153c5ca20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x560153c5cb00_0, 0, 32;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0x560153c5c930_0;
    %load/vec4 v0x560153c5ca20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x560153c5cb00_0, 0, 32;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0x560153c5c930_0;
    %load/vec4 v0x560153c5ca20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %store/vec4 v0x560153c5cb00_0, 0, 32;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0x560153c5c930_0;
    %load/vec4 v0x560153c5ca20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %store/vec4 v0x560153c5cb00_0, 0, 32;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x560153e76ca0;
T_7 ;
    %wait E_0x560153e770e0;
    %load/vec4 v0x560153e77e40_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e77500_0, 0, 32;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560153e77500_0, 0, 32;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560153e77500_0, 0, 32;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560153e77500_0, 0, 32;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560153e775e0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560153e77500_0, 0, 32;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560153e775e0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560153e775e0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x560153e77500_0, 0, 32;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x560153e77500_0, 0, 32;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x560153e77500_0, 0, 32;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560153e775e0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560153e775e0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x560153e77500_0, 0, 32;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560153e76ca0;
T_8 ;
    %wait E_0x560153e77050;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e77180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e77cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e77d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e78000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e776c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e77900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e77b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e779c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e77840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e77780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e77a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e77c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e773f0_0, 0, 1;
    %load/vec4 v0x560153e77e40_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e773f0_0, 0, 1;
    %jmp T_8.12;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e77180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e78000_0, 0, 1;
    %load/vec4 v0x560153e77220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %jmp T_8.21;
T_8.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.21;
T_8.14 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.21;
T_8.15 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.21;
T_8.16 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.21;
T_8.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.21;
T_8.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.21;
T_8.19 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.21;
T_8.20 ;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_8.22, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_8.23, 8;
T_8.22 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_8.23, 8;
 ; End of false expr.
    %blend;
T_8.23;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.21;
T_8.21 ;
    %pop/vec4 1;
    %jmp T_8.12;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e77180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e78000_0, 0, 1;
    %load/vec4 v0x560153e77310_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_8.24, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e779c0_0, 0, 1;
    %load/vec4 v0x560153e77220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.35;
T_8.26 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.35;
T_8.27 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.35;
T_8.28 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.35;
T_8.29 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.35;
T_8.30 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.35;
T_8.31 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.35;
T_8.32 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.35;
T_8.33 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.35;
T_8.35 ;
    %pop/vec4 1;
    %jmp T_8.25;
T_8.24 ;
    %load/vec4 v0x560153e77220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.37, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.38, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.39, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.40, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.41, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.42, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.43, 6;
    %jmp T_8.44;
T_8.36 ;
    %load/vec4 v0x560153e77310_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_8.45, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_8.46, 8;
T_8.45 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_8.46, 8;
 ; End of false expr.
    %blend;
T_8.46;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.44;
T_8.37 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.44;
T_8.38 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.44;
T_8.39 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.44;
T_8.40 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.44;
T_8.41 ;
    %load/vec4 v0x560153e77310_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_8.47, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_8.48, 8;
T_8.47 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_8.48, 8;
 ; End of false expr.
    %blend;
T_8.48;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.44;
T_8.42 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.44;
T_8.43 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %jmp T_8.44;
T_8.44 ;
    %pop/vec4 1;
T_8.25 ;
    %jmp T_8.12;
T_8.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e77180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e77cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e78000_0, 0, 1;
    %jmp T_8.12;
T_8.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e77180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e77d80_0, 0, 1;
    %jmp T_8.12;
T_8.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e776c0_0, 0, 1;
    %jmp T_8.12;
T_8.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e77180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e77900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e78000_0, 0, 1;
    %jmp T_8.12;
T_8.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e77180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e77900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e78000_0, 0, 1;
    %jmp T_8.12;
T_8.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e77180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e78000_0, 0, 1;
    %jmp T_8.12;
T_8.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560153b6dfa0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e77180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e78000_0, 0, 1;
    %jmp T_8.12;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e77b40_0, 0, 1;
    %load/vec4 v0x560153e77220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.49, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.52, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.53, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.54, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.55, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e773f0_0, 0, 1;
    %jmp T_8.57;
T_8.49 ;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 12, 20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_8.58, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 12;
    %cmp/u;
    %jmp/1 T_8.59, 6;
    %dup/vec4;
    %pushi/vec4 770, 0, 12;
    %cmp/u;
    %jmp/1 T_8.60, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 12;
    %cmp/u;
    %jmp/1 T_8.61, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e773f0_0, 0, 1;
    %jmp T_8.63;
T_8.58 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e77840_0, 0, 1;
    %jmp T_8.63;
T_8.59 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e77780_0, 0, 1;
    %jmp T_8.63;
T_8.60 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e77a80_0, 0, 1;
    %jmp T_8.63;
T_8.61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e77c00_0, 0, 1;
    %jmp T_8.63;
T_8.63 ;
    %pop/vec4 1;
    %jmp T_8.57;
T_8.50 ;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 5, 7, 4;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x560153e78000_0, 0, 1;
    %jmp T_8.57;
T_8.51 ;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 5, 7, 4;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x560153e78000_0, 0, 1;
    %jmp T_8.57;
T_8.52 ;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 5, 7, 4;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x560153e78000_0, 0, 1;
    %jmp T_8.57;
T_8.53 ;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 5, 7, 4;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x560153e78000_0, 0, 1;
    %jmp T_8.57;
T_8.54 ;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 5, 7, 4;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x560153e78000_0, 0, 1;
    %jmp T_8.57;
T_8.55 ;
    %load/vec4 v0x560153e775e0_0;
    %parti/s 5, 7, 4;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x560153e78000_0, 0, 1;
    %jmp T_8.57;
T_8.57 ;
    %pop/vec4 1;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e78000_0, 0, 1;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x560153b608b0;
T_9 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e76340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e75970_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x560153e75370_0;
    %assign/vec4 v0x560153e75970_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x560153b608b0;
T_10 ;
    %wait E_0x560153b6e160;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e75110_0, 0, 32;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x560153e74f70_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x560153e74f70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0x560153e76260_0;
    %load/vec4 v0x560153e74f70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 2147483648, 0, 32;
    %load/vec4 v0x560153e74f70_0;
    %or;
    %store/vec4 v0x560153e75110_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x560153e74f70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x560153e74f70_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x560153b608b0;
T_11 ;
    %wait E_0x560153b6e100;
    %load/vec4 v0x560153e75f70_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x560153e75e90_0;
    %store/vec4 v0x560153e76800_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x560153e763e0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x560153e75e90_0;
    %pad/u 33;
    %load/vec4 v0x560153e763e0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %store/vec4 v0x560153e76800_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x560153e75e90_0;
    %store/vec4 v0x560153e76800_0, 0, 32;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x560153b608b0;
T_12 ;
    %wait E_0x560153b6e060;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e768e0_0, 0, 1;
    %load/vec4 v0x560153b8f380_0;
    %dup/vec4;
    %pushi/vec4 3857, 0, 12;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 3858, 0, 12;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3859, 0, 12;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3860, 0, 12;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 769, 0, 12;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 836, 0, 12;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 2816, 0, 12;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 2944, 0, 12;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 2818, 0, 12;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 2946, 0, 12;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 3072, 0, 12;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 3200, 0, 12;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 3074, 0, 12;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 3202, 0, 12;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e768e0_0, 0, 1;
    %jmp T_12.22;
T_12.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %jmp T_12.22;
T_12.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %jmp T_12.22;
T_12.2 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %jmp T_12.22;
T_12.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %jmp T_12.22;
T_12.4 ;
    %load/vec4 v0x560153e75bf0_0;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %jmp T_12.22;
T_12.5 ;
    %pushi/vec4 1073742080, 0, 32;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %jmp T_12.22;
T_12.6 ;
    %load/vec4 v0x560153e756f0_0;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %jmp T_12.22;
T_12.7 ;
    %load/vec4 v0x560153e75db0_0;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %jmp T_12.22;
T_12.8 ;
    %load/vec4 v0x560153e75b10_0;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %jmp T_12.22;
T_12.9 ;
    %load/vec4 v0x560153e75610_0;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %jmp T_12.22;
T_12.10 ;
    %load/vec4 v0x560153e75450_0;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %jmp T_12.22;
T_12.11 ;
    %load/vec4 v0x560153e75cd0_0;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %jmp T_12.22;
T_12.12 ;
    %load/vec4 v0x560153e75970_0;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %jmp T_12.22;
T_12.13 ;
    %load/vec4 v0x560153e75530_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %jmp T_12.22;
T_12.14 ;
    %load/vec4 v0x560153e75530_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %jmp T_12.22;
T_12.15 ;
    %load/vec4 v0x560153e75890_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %jmp T_12.22;
T_12.16 ;
    %load/vec4 v0x560153e75890_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %jmp T_12.22;
T_12.17 ;
    %load/vec4 v0x560153e75530_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %jmp T_12.22;
T_12.18 ;
    %load/vec4 v0x560153e75530_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %jmp T_12.22;
T_12.19 ;
    %load/vec4 v0x560153e75890_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %jmp T_12.22;
T_12.20 ;
    %load/vec4 v0x560153e75890_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560153e74a90_0, 0, 32;
    %jmp T_12.22;
T_12.22 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x560153b608b0;
T_13 ;
    %wait E_0x560153d30180;
    %load/vec4 v0x560153e749f0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e74cf0_0, 0, 32;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x560153e74c10_0;
    %store/vec4 v0x560153e74cf0_0, 0, 32;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x560153e74a90_0;
    %load/vec4 v0x560153e74c10_0;
    %or;
    %store/vec4 v0x560153e74cf0_0, 0, 32;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x560153e74a90_0;
    %load/vec4 v0x560153e74c10_0;
    %inv;
    %and;
    %store/vec4 v0x560153e74cf0_0, 0, 32;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x560153b608b0;
T_14 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e76340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e75bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e756f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e75db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e75b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e75610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e75450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e75cd0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x560153e75530_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x560153e75890_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x560153e75530_0;
    %addi 1, 0, 64;
    %assign/vec4 v0x560153e75530_0, 0;
    %load/vec4 v0x560153e75050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x560153e75890_0;
    %addi 1, 0, 64;
    %assign/vec4 v0x560153e75890_0, 0;
T_14.2 ;
    %load/vec4 v0x560153e764c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x560153e76580_0;
    %assign/vec4 v0x560153e75610_0, 0;
    %load/vec4 v0x560153e763e0_0;
    %assign/vec4 v0x560153e75450_0, 0;
    %load/vec4 v0x560153e76720_0;
    %assign/vec4 v0x560153e75cd0_0, 0;
    %load/vec4 v0x560153e75bf0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153e75bf0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153e75bf0_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153e75bf0_0, 4, 5;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x560153e76660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x560153e75bf0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153e75bf0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153e75bf0_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153e75bf0_0, 4, 5;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x560153e74dd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.10, 9;
    %load/vec4 v0x560153e768e0_0;
    %and;
T_14.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0x560153b8f380_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 2816, 0, 12;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 2944, 0, 12;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 2818, 0, 12;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 2946, 0, 12;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %jmp T_14.23;
T_14.11 ;
    %load/vec4 v0x560153e74cf0_0;
    %pushi/vec4 6280, 0, 32;
    %and;
    %assign/vec4 v0x560153e75bf0_0, 0;
    %jmp T_14.23;
T_14.12 ;
    %load/vec4 v0x560153e74cf0_0;
    %assign/vec4 v0x560153e756f0_0, 0;
    %jmp T_14.23;
T_14.13 ;
    %load/vec4 v0x560153e74cf0_0;
    %assign/vec4 v0x560153e75db0_0, 0;
    %jmp T_14.23;
T_14.14 ;
    %load/vec4 v0x560153e74cf0_0;
    %assign/vec4 v0x560153e75b10_0, 0;
    %jmp T_14.23;
T_14.15 ;
    %load/vec4 v0x560153e74cf0_0;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %assign/vec4 v0x560153e75610_0, 0;
    %jmp T_14.23;
T_14.16 ;
    %load/vec4 v0x560153e74cf0_0;
    %assign/vec4 v0x560153e75450_0, 0;
    %jmp T_14.23;
T_14.17 ;
    %load/vec4 v0x560153e74cf0_0;
    %assign/vec4 v0x560153e75cd0_0, 0;
    %jmp T_14.23;
T_14.18 ;
    %load/vec4 v0x560153e74cf0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153e75530_0, 4, 5;
    %jmp T_14.23;
T_14.19 ;
    %load/vec4 v0x560153e74cf0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153e75530_0, 4, 5;
    %jmp T_14.23;
T_14.20 ;
    %load/vec4 v0x560153e74cf0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153e75890_0, 4, 5;
    %jmp T_14.23;
T_14.21 ;
    %load/vec4 v0x560153e74cf0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153e75890_0, 4, 5;
    %jmp T_14.23;
T_14.23 ;
    %pop/vec4 1;
T_14.8 ;
T_14.7 ;
T_14.5 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x560153e78540;
T_15 ;
    %wait E_0x560153e78860;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e78c20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e78b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e78d10_0, 0, 32;
    %load/vec4 v0x560153e792a0_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e78c20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e78b80_0, 0, 32;
    %load/vec4 v0x560153e792a0_0;
    %store/vec4 v0x560153e78d10_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x560153e78e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e78c20_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x560153e78b80_0, 0, 32;
    %load/vec4 v0x560153e78f60_0;
    %store/vec4 v0x560153e78d10_0, 0, 32;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x560153e789e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e78c20_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x560153e78b80_0, 0, 32;
    %load/vec4 v0x560153e792a0_0;
    %store/vec4 v0x560153e78d10_0, 0, 32;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x560153e79100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x560153e78dd0_0;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_15.11, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x560153e78dd0_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 9;
T_15.11;
    %flag_get/vec4 4;
    %jmp/0 T_15.10, 4;
    %load/vec4 v0x560153e79030_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 0, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e78c20_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x560153e78b80_0, 0, 32;
    %load/vec4 v0x560153e79030_0;
    %store/vec4 v0x560153e78d10_0, 0, 32;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x560153e78dd0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_15.14, 4;
    %load/vec4 v0x560153e79030_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e78c20_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x560153e78b80_0, 0, 32;
    %load/vec4 v0x560153e79030_0;
    %store/vec4 v0x560153e78d10_0, 0, 32;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x560153e78920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e78c20_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x560153e78b80_0, 0, 32;
    %load/vec4 v0x560153e79030_0;
    %store/vec4 v0x560153e78d10_0, 0, 32;
T_15.15 ;
T_15.13 ;
T_15.9 ;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x560153e791d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.17, 8;
    %load/vec4 v0x560153e78dd0_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_15.21, 4;
    %load/vec4 v0x560153e79030_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 0, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.19, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e78c20_0, 0, 1;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x560153e78b80_0, 0, 32;
    %load/vec4 v0x560153e79030_0;
    %store/vec4 v0x560153e78d10_0, 0, 32;
    %jmp T_15.20;
T_15.19 ;
    %load/vec4 v0x560153e78dd0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_15.24, 4;
    %load/vec4 v0x560153e79030_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e78c20_0, 0, 1;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x560153e78b80_0, 0, 32;
    %load/vec4 v0x560153e79030_0;
    %store/vec4 v0x560153e78d10_0, 0, 32;
    %jmp T_15.23;
T_15.22 ;
    %load/vec4 v0x560153e78920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.25, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e78c20_0, 0, 1;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x560153e78b80_0, 0, 32;
    %load/vec4 v0x560153e79030_0;
    %store/vec4 v0x560153e78d10_0, 0, 32;
T_15.25 ;
T_15.23 ;
T_15.20 ;
    %jmp T_15.18;
T_15.17 ;
    %load/vec4 v0x560153e78a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e78c20_0, 0, 1;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0x560153e78b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e78d10_0, 0, 32;
T_15.27 ;
T_15.18 ;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x560153e794a0;
T_16 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e7d7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e7da40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e7bf60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e7c6a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x560153e7cf60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e7d040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e7d610_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x560153e7ccc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e7cda0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x560153e7bcc0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x560153e7c9a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x560153e7c420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e7c500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e7d120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e7d6f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x560153e7c0c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560153e7ce80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e7bbe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e7be80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e7c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e7c5e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x560153e7da40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e7da40_0, 0;
    %jmp T_16.6;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e7c6a0_0, 0;
    %load/vec4 v0x560153e7d980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %load/vec4 v0x560153e7c760_0;
    %assign/vec4 v0x560153e7ce80_0, 0;
    %load/vec4 v0x560153e7bb00_0;
    %assign/vec4 v0x560153e7bbe0_0, 0;
    %load/vec4 v0x560153e7bda0_0;
    %assign/vec4 v0x560153e7be80_0, 0;
    %vpi_call/w 16 92 "$display", "[MDU] START: funct3=%0d a=0x%08h b=0x%08h", v0x560153e7c760_0, v0x560153e7bb00_0, v0x560153e7bda0_0 {0 0 0};
    %vpi_call/w 16 93 "$display", "[MDU] START-LATCHED: op_latched=%0d a_latched=0x%08h b_latched=0x%08h", v0x560153e7ce80_0, v0x560153e7bbe0_0, v0x560153e7be80_0 {0 0 0};
    %load/vec4 v0x560153e7c760_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_16.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x560153e7c760_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 8;
T_16.13;
    %jmp/1 T_16.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x560153e7c760_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
T_16.12;
    %jmp/1 T_16.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x560153e7c760_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_16.11;
    %jmp/0xz  T_16.9, 4;
    %load/vec4 v0x560153e7c760_0;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_16.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x560153e7c760_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
T_16.15;
    %flag_get/vec4 4;
    %jmp/0 T_16.14, 4;
    %load/vec4 v0x560153e7bb00_0;
    %parti/s 1, 31, 6;
    %and;
T_16.14;
    %assign/vec4 v0x560153e7ca80_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x560153e7c760_0;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_16.19, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x560153e7c760_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 9;
T_16.19;
    %flag_get/vec4 4;
    %jmp/0 T_16.18, 4;
    %load/vec4 v0x560153e7bb00_0;
    %parti/s 1, 31, 6;
    %and;
T_16.18;
    %flag_set/vec4 8;
    %jmp/0 T_16.16, 8;
    %load/vec4 v0x560153e7bb00_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_16.17, 8;
T_16.16 ; End of true expr.
    %load/vec4 v0x560153e7bb00_0;
    %jmp/0 T_16.17, 8;
 ; End of false expr.
    %blend;
T_16.17;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e7ccc0_0, 0;
    %load/vec4 v0x560153e7c760_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_16.22, 4;
    %load/vec4 v0x560153e7bda0_0;
    %parti/s 1, 31, 6;
    %and;
T_16.22;
    %flag_set/vec4 8;
    %jmp/0 T_16.20, 8;
    %load/vec4 v0x560153e7bda0_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_16.21, 8;
T_16.20 ; End of true expr.
    %load/vec4 v0x560153e7bda0_0;
    %jmp/0 T_16.21, 8;
 ; End of false expr.
    %blend;
T_16.21;
    %assign/vec4 v0x560153e7cda0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x560153e7bcc0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x560153e7c9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e7bf60_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x560153e7da40_0, 0;
    %jmp T_16.10;
T_16.9 ;
    %load/vec4 v0x560153e7c760_0;
    %cmpi/e 4, 0, 3;
    %jmp/1 T_16.24, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x560153e7c760_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
T_16.24;
    %flag_get/vec4 4;
    %jmp/0 T_16.23, 4;
    %load/vec4 v0x560153e7bb00_0;
    %parti/s 1, 31, 6;
    %and;
T_16.23;
    %assign/vec4 v0x560153e7c360_0, 0;
    %load/vec4 v0x560153e7c760_0;
    %cmpi/e 4, 0, 3;
    %jmp/1 T_16.26, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x560153e7c760_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
T_16.26;
    %flag_get/vec4 4;
    %jmp/0 T_16.25, 4;
    %load/vec4 v0x560153e7bda0_0;
    %parti/s 1, 31, 6;
    %and;
T_16.25;
    %assign/vec4 v0x560153e7c5e0_0, 0;
    %load/vec4 v0x560153e7c760_0;
    %cmpi/e 4, 0, 3;
    %jmp/1 T_16.30, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x560153e7c760_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 9;
T_16.30;
    %flag_get/vec4 4;
    %jmp/0 T_16.29, 4;
    %load/vec4 v0x560153e7bb00_0;
    %parti/s 1, 31, 6;
    %and;
T_16.29;
    %flag_set/vec4 8;
    %jmp/0 T_16.27, 8;
    %load/vec4 v0x560153e7bb00_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_16.28, 8;
T_16.27 ; End of true expr.
    %load/vec4 v0x560153e7bb00_0;
    %jmp/0 T_16.28, 8;
 ; End of false expr.
    %blend;
T_16.28;
    %assign/vec4 v0x560153e7c280_0, 0;
    %load/vec4 v0x560153e7c760_0;
    %cmpi/e 4, 0, 3;
    %jmp/1 T_16.34, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x560153e7c760_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 9;
T_16.34;
    %flag_get/vec4 4;
    %jmp/0 T_16.33, 4;
    %load/vec4 v0x560153e7bda0_0;
    %parti/s 1, 31, 6;
    %and;
T_16.33;
    %flag_set/vec4 8;
    %jmp/0 T_16.31, 8;
    %load/vec4 v0x560153e7bda0_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_16.32, 8;
T_16.31 ; End of true expr.
    %load/vec4 v0x560153e7bda0_0;
    %jmp/0 T_16.32, 8;
 ; End of false expr.
    %blend;
T_16.32;
    %assign/vec4 v0x560153e7c500_0, 0;
    %load/vec4 v0x560153e7c760_0;
    %cmpi/e 4, 0, 3;
    %jmp/1 T_16.38, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x560153e7c760_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 9;
T_16.38;
    %flag_get/vec4 4;
    %jmp/0 T_16.37, 4;
    %load/vec4 v0x560153e7bb00_0;
    %parti/s 1, 31, 6;
    %and;
T_16.37;
    %flag_set/vec4 8;
    %jmp/0 T_16.35, 8;
    %load/vec4 v0x560153e7bb00_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_16.36, 8;
T_16.35 ; End of true expr.
    %load/vec4 v0x560153e7bb00_0;
    %jmp/0 T_16.36, 8;
 ; End of false expr.
    %blend;
T_16.36;
    %concati/vec4 0, 0, 32;
    %assign/vec4 v0x560153e7c420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e7d120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e7d6f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x560153e7c0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e7bf60_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x560153e7da40_0, 0;
T_16.10 ;
T_16.7 ;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v0x560153e7c9a0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz  T_16.39, 5;
    %load/vec4 v0x560153e7cda0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.41, 8;
    %load/vec4 v0x560153e7bcc0_0;
    %load/vec4 v0x560153e7ccc0_0;
    %add;
    %assign/vec4 v0x560153e7bcc0_0, 0;
T_16.41 ;
    %load/vec4 v0x560153e7ccc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x560153e7ccc0_0, 0;
    %load/vec4 v0x560153e7cda0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x560153e7cda0_0, 0;
    %load/vec4 v0x560153e7c9a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x560153e7c9a0_0, 0;
    %jmp T_16.40;
T_16.39 ;
    %load/vec4 v0x560153e7ce80_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_16.43, 4;
    %load/vec4 v0x560153e7bbe0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x560153e7be80_0;
    %parti/s 1, 31, 6;
    %xor;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.45, 4;
    %load/vec4 v0x560153e7bcc0_0;
    %inv;
    %addi 1, 0, 64;
    %assign/vec4 v0x560153e7cf60_0, 0;
    %jmp T_16.46;
T_16.45 ;
    %load/vec4 v0x560153e7bcc0_0;
    %assign/vec4 v0x560153e7cf60_0, 0;
T_16.46 ;
    %jmp T_16.44;
T_16.43 ;
    %load/vec4 v0x560153e7ce80_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_16.49, 4;
    %load/vec4 v0x560153e7bbe0_0;
    %parti/s 1, 31, 6;
    %and;
T_16.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.47, 8;
    %load/vec4 v0x560153e7bcc0_0;
    %inv;
    %addi 1, 0, 64;
    %assign/vec4 v0x560153e7cf60_0, 0;
    %jmp T_16.48;
T_16.47 ;
    %load/vec4 v0x560153e7bcc0_0;
    %assign/vec4 v0x560153e7cf60_0, 0;
T_16.48 ;
T_16.44 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e7bf60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e7c6a0_0, 0;
    %vpi_call/w 16 157 "$display", "[MDU] MUL DONE: acc=0x%016h product_out=0x%016h op_latched=%0d a_latched=0x%08h b_latched=0x%08h multiplicand=0x%016h multiplier=0x%08h", v0x560153e7bcc0_0, v0x560153e7cf60_0, v0x560153e7ce80_0, v0x560153e7bbe0_0, v0x560153e7be80_0, v0x560153e7ccc0_0, v0x560153e7cda0_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e7da40_0, 0;
T_16.40 ;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v0x560153e7c500_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.50, 4;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x560153e7d040_0, 0;
    %load/vec4 v0x560153e7c420_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x560153e7d610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e7bf60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e7c6a0_0, 0;
    %vpi_call/w 16 171 "$display", "[MDU] DIV DONE: quotient=0x%08h remainder=0x%08h, op_latched=%0d", v0x560153e7d040_0, v0x560153e7d610_0, v0x560153e7ce80_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e7da40_0, 0;
    %jmp T_16.51;
T_16.50 ;
    %load/vec4 v0x560153e7c0c0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz  T_16.52, 5;
    %load/vec4 v0x560153e7c500_0;
    %load/vec4 v0x560153e7d6f0_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x560153e7c420_0;
    %parti/s 1, 63, 7;
    %concat/vec4; draw_concat_vec4
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_16.54, 5;
    %load/vec4 v0x560153e7d6f0_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x560153e7c420_0;
    %parti/s 1, 63, 7;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560153e7c500_0;
    %sub;
    %assign/vec4 v0x560153e7d6f0_0, 0;
    %load/vec4 v0x560153e7d120_0;
    %parti/s 31, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x560153e7d120_0, 0;
    %jmp T_16.55;
T_16.54 ;
    %load/vec4 v0x560153e7d6f0_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x560153e7c420_0;
    %parti/s 1, 63, 7;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e7d6f0_0, 0;
    %load/vec4 v0x560153e7d120_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x560153e7d120_0, 0;
T_16.55 ;
    %load/vec4 v0x560153e7c420_0;
    %parti/s 63, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x560153e7c420_0, 0;
    %load/vec4 v0x560153e7c0c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x560153e7c0c0_0, 0;
    %jmp T_16.53;
T_16.52 ;
    %load/vec4 v0x560153e7ce80_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_16.56, 4;
    %load/vec4 v0x560153e7c360_0;
    %load/vec4 v0x560153e7c5e0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_16.58, 8;
    %load/vec4 v0x560153e7d120_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_16.59, 8;
T_16.58 ; End of true expr.
    %load/vec4 v0x560153e7d120_0;
    %jmp/0 T_16.59, 8;
 ; End of false expr.
    %blend;
T_16.59;
    %assign/vec4 v0x560153e7d040_0, 0;
    %load/vec4 v0x560153e7c360_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.60, 8;
    %load/vec4 v0x560153e7d6f0_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_16.61, 8;
T_16.60 ; End of true expr.
    %load/vec4 v0x560153e7d6f0_0;
    %jmp/0 T_16.61, 8;
 ; End of false expr.
    %blend;
T_16.61;
    %assign/vec4 v0x560153e7d610_0, 0;
    %jmp T_16.57;
T_16.56 ;
    %load/vec4 v0x560153e7ce80_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_16.62, 4;
    %load/vec4 v0x560153e7d120_0;
    %assign/vec4 v0x560153e7d040_0, 0;
    %load/vec4 v0x560153e7d6f0_0;
    %assign/vec4 v0x560153e7d610_0, 0;
    %jmp T_16.63;
T_16.62 ;
    %load/vec4 v0x560153e7ce80_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_16.64, 4;
    %load/vec4 v0x560153e7c360_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.66, 8;
    %load/vec4 v0x560153e7d6f0_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_16.67, 8;
T_16.66 ; End of true expr.
    %load/vec4 v0x560153e7d6f0_0;
    %jmp/0 T_16.67, 8;
 ; End of false expr.
    %blend;
T_16.67;
    %assign/vec4 v0x560153e7d610_0, 0;
    %load/vec4 v0x560153e7c360_0;
    %load/vec4 v0x560153e7c5e0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_16.68, 8;
    %load/vec4 v0x560153e7d120_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_16.69, 8;
T_16.68 ; End of true expr.
    %load/vec4 v0x560153e7d120_0;
    %jmp/0 T_16.69, 8;
 ; End of false expr.
    %blend;
T_16.69;
    %assign/vec4 v0x560153e7d040_0, 0;
    %jmp T_16.65;
T_16.64 ;
    %load/vec4 v0x560153e7d6f0_0;
    %assign/vec4 v0x560153e7d610_0, 0;
    %load/vec4 v0x560153e7d120_0;
    %assign/vec4 v0x560153e7d040_0, 0;
T_16.65 ;
T_16.63 ;
T_16.57 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e7bf60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e7c6a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e7da40_0, 0;
T_16.53 ;
T_16.51 ;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
    %load/vec4 v0x560153e7c6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.70, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e7c6a0_0, 0;
T_16.70 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x560153d19b50;
T_17 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e88060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e87890_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560153e881c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e85fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e869d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e84410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e84a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e87460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e873a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e87030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e87530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e88360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e884a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e88400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e882a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e88540_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x560153e881c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %jmp T_17.9;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e884a0_0, 0;
    %load/vec4 v0x560153e85670_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.12, 9;
    %load/vec4 v0x560153e88100_0;
    %nor/r;
    %and;
T_17.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e88360_0, 0;
    %load/vec4 v0x560153e87890_0;
    %assign/vec4 v0x560153e88400_0, 0;
    %load/vec4 v0x560153e85430_0;
    %assign/vec4 v0x560153e882a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e88540_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x560153e881c0_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e85fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e869d0_0, 0;
    %load/vec4 v0x560153e85d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.13, 8;
    %load/vec4 v0x560153e86080_0;
    %assign/vec4 v0x560153e85340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e85fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e869d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x560153e881c0_0, 0;
    %vpi_call/w 11 341 "$display", "[FETCH] PC=0x%08h instr=0x%08h", v0x560153e87890_0, v0x560153e86080_0 {0 0 0};
T_17.13 ;
T_17.11 ;
    %jmp T_17.9;
T_17.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x560153e881c0_0, 0;
    %jmp T_17.9;
T_17.4 ;
    %vpi_call/w 11 358 "$display", "[EXEC] PC=0x%08h instr=0x%08h opcode=0x%02h funct3=%b funct7=0x%02h is_m=%b", v0x560153e87890_0, v0x560153e85340_0, v0x560153e877d0_0, v0x560153e84f70_0, v0x560153e85010_0, v0x560153e85b30_0 {0 0 0};
    %load/vec4 v0x560153e84dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e88360_0, 0;
    %load/vec4 v0x560153e87890_0;
    %assign/vec4 v0x560153e88400_0, 0;
    %load/vec4 v0x560153e84d00_0;
    %assign/vec4 v0x560153e882a0_0, 0;
    %load/vec4 v0x560153e84ea0_0;
    %assign/vec4 v0x560153e88540_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x560153e881c0_0, 0;
    %jmp T_17.16;
T_17.15 ;
    %load/vec4 v0x560153e85bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.17, 8;
    %load/vec4 v0x560153e84c10_0;
    %assign/vec4 v0x560153e87890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e884a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560153e881c0_0, 0;
    %jmp T_17.18;
T_17.17 ;
    %load/vec4 v0x560153e85b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e87460_0, 0;
    %load/vec4 v0x560153e84f70_0;
    %assign/vec4 v0x560153e86f90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e87030_0, 0;
    %vpi_call/w 11 382 "$display", "[CORE] MDU START: pc=0x%08h funct3=%0d rs1=0x%08h rs2=0x%08h", v0x560153e87890_0, v0x560153e84f70_0, v0x560153e87d70_0, v0x560153e87f50_0 {0 0 0};
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x560153e881c0_0, 0;
    %jmp T_17.20;
T_17.19 ;
    %load/vec4 v0x560153e83910_0;
    %assign/vec4 v0x560153e83a00_0, 0;
    %load/vec4 v0x560153e84f70_0;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_17.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x560153e84f70_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_17.23;
    %jmp/0xz  T_17.21, 4;
    %vpi_call/w 11 390 "$display", "[ALU] PC=0x%08h funct3=%b rs1=0x%08h rs2_imm=0x%08h result=0x%08h", v0x560153e87890_0, v0x560153e84f70_0, v0x560153e87d70_0, v0x560153e83870_0, v0x560153e83910_0 {0 0 0};
T_17.21 ;
    %load/vec4 v0x560153e877d0_0;
    %cmpi/e 15, 0, 7;
    %jmp/0xz  T_17.24, 4;
    %load/vec4 v0x560153e84410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.26, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x560153e881c0_0, 0;
    %jmp T_17.27;
T_17.26 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x560153e881c0_0, 0;
T_17.27 ;
    %jmp T_17.25;
T_17.24 ;
    %load/vec4 v0x560153e875f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_17.30, 8;
    %load/vec4 v0x560153e876e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.30;
    %jmp/0xz  T_17.28, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x560153e881c0_0, 0;
    %jmp T_17.29;
T_17.28 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x560153e881c0_0, 0;
T_17.29 ;
T_17.25 ;
T_17.20 ;
T_17.18 ;
T_17.16 ;
    %jmp T_17.9;
T_17.5 ;
    %load/vec4 v0x560153e88610_0;
    %assign/vec4 v0x560153e87890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e88360_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560153e881c0_0, 0;
    %jmp T_17.9;
T_17.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e87460_0, 0;
    %load/vec4 v0x560153e86ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.31, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x560153e87030_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x560153e881c0_0, 0;
    %jmp T_17.32;
T_17.31 ;
    %load/vec4 v0x560153e87030_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_17.33, 4;
    %fork t_3, S_0x560153a5c6a0;
    %jmp t_2;
    .scope S_0x560153a5c6a0;
t_3 ;
    %load/vec4 v0x560153e86f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.37, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.38, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.39, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.40, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.41, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.42, 6;
    %load/vec4 v0x560153e87110_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560153c4c2a0_0, 0, 32;
    %jmp T_17.44;
T_17.35 ;
    %load/vec4 v0x560153e87110_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560153c4c2a0_0, 0, 32;
    %jmp T_17.44;
T_17.36 ;
    %load/vec4 v0x560153e87110_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560153c4c2a0_0, 0, 32;
    %jmp T_17.44;
T_17.37 ;
    %load/vec4 v0x560153e87110_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560153c4c2a0_0, 0, 32;
    %jmp T_17.44;
T_17.38 ;
    %load/vec4 v0x560153e87110_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560153c4c2a0_0, 0, 32;
    %jmp T_17.44;
T_17.39 ;
    %load/vec4 v0x560153e87200_0;
    %store/vec4 v0x560153c4c2a0_0, 0, 32;
    %jmp T_17.44;
T_17.40 ;
    %load/vec4 v0x560153e87200_0;
    %store/vec4 v0x560153c4c2a0_0, 0, 32;
    %jmp T_17.44;
T_17.41 ;
    %load/vec4 v0x560153e872d0_0;
    %store/vec4 v0x560153c4c2a0_0, 0, 32;
    %jmp T_17.44;
T_17.42 ;
    %load/vec4 v0x560153e872d0_0;
    %store/vec4 v0x560153c4c2a0_0, 0, 32;
    %jmp T_17.44;
T_17.44 ;
    %pop/vec4 1;
    %load/vec4 v0x560153c4c2a0_0;
    %assign/vec4 v0x560153e873a0_0, 0;
    %vpi_call/w 11 446 "$display", "[CORE] MDU CAPTURE: pc=0x%08h start_funct3=%0d mdu_product=0x%016h mdu_quotient=0x%08h mdu_remainder=0x%08h selected=0x%08h", v0x560153e87890_0, v0x560153e86f90_0, v0x560153e87110_0, v0x560153e87200_0, v0x560153e872d0_0, v0x560153c4c2a0_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x560153e87030_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x560153e881c0_0, 0;
    %end;
    .scope S_0x560153d19b50;
t_2 %join;
    %jmp T_17.34;
T_17.33 ;
    %load/vec4 v0x560153e87030_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_17.45, 4;
    %load/vec4 v0x560153e873a0_0;
    %assign/vec4 v0x560153e83a00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e87030_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x560153e881c0_0, 0;
    %jmp T_17.46;
T_17.45 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x560153e881c0_0, 0;
T_17.46 ;
T_17.34 ;
T_17.32 ;
    %jmp T_17.9;
T_17.7 ;
    %load/vec4 v0x560153e875f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_17.49, 8;
    %load/vec4 v0x560153e876e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.49;
    %jmp/0xz  T_17.47, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e84410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e84a00_0, 0;
    %load/vec4 v0x560153e83a00_0;
    %assign/vec4 v0x560153e842a0_0, 0;
    %load/vec4 v0x560153e876e0_0;
    %assign/vec4 v0x560153e84b70_0, 0;
    %vpi_call/w 11 469 "$display", "[CORE] MEM START: PC=0x%08h addr=0x%08h we=%b sel=0b%b dat=0x%08h funct3=%0d", v0x560153e87890_0, v0x560153e842a0_0, v0x560153e84b70_0, v0x560153e84880_0, v0x560153e84610_0, v0x560153e84f70_0 {0 0 0};
    %load/vec4 v0x560153e876e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.50, 8;
    %load/vec4 v0x560153e84f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.52, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.53, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.54, 6;
    %load/vec4 v0x560153e87f50_0;
    %assign/vec4 v0x560153e84610_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x560153e84880_0, 0;
    %jmp T_17.56;
T_17.52 ;
    %load/vec4 v0x560153e87f50_0;
    %parti/s 8, 0, 2;
    %replicate 4;
    %assign/vec4 v0x560153e84610_0, 0;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x560153e83a00_0;
    %parti/s 2, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x560153e84880_0, 0;
    %jmp T_17.56;
T_17.53 ;
    %load/vec4 v0x560153e87f50_0;
    %parti/s 16, 0, 2;
    %replicate 2;
    %assign/vec4 v0x560153e84610_0, 0;
    %pushi/vec4 3, 0, 4;
    %load/vec4 v0x560153e83a00_0;
    %parti/s 1, 1, 2;
    %concati/vec4 0, 0, 1;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x560153e84880_0, 0;
    %jmp T_17.56;
T_17.54 ;
    %load/vec4 v0x560153e87f50_0;
    %assign/vec4 v0x560153e84610_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x560153e84880_0, 0;
    %jmp T_17.56;
T_17.56 ;
    %pop/vec4 1;
    %jmp T_17.51;
T_17.50 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x560153e84880_0, 0;
T_17.51 ;
    %load/vec4 v0x560153e84100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.57, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e84410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e84a00_0, 0;
    %load/vec4 v0x560153e875f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.59, 8;
    %load/vec4 v0x560153e844b0_0;
    %assign/vec4 v0x560153e87530_0, 0;
    %vpi_call/w 11 503 "$display", "[CORE] MEM READ ACK: addr=0x%08h dat=0x%08h sel=0b%b funct3=%0d", v0x560153e842a0_0, v0x560153e844b0_0, v0x560153e84880_0, v0x560153e84f70_0 {0 0 0};
T_17.59 ;
    %load/vec4 v0x560153e876e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.61, 8;
    %vpi_call/w 11 508 "$display", "[CORE] MEM WRITE ACK: addr=0x%08h dat=0x%08h sel=0b%b funct3=%0d", v0x560153e842a0_0, v0x560153e84610_0, v0x560153e84880_0, v0x560153e84f70_0 {0 0 0};
T_17.61 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x560153e881c0_0, 0;
T_17.57 ;
    %jmp T_17.48;
T_17.47 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x560153e881c0_0, 0;
T_17.48 ;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x560153e87ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.63, 8;
    %vpi_call/w 11 523 "$display", "[WB] PC=0x%08h rd=x%0d rd_data=0x%08h rd_wen=%b mem_read=%b mem_write=%b alu_result=0x%08h mem_data_reg=0x%08h load_processed=0x%08h", v0x560153e87890_0, v0x560153e87930_0, v0x560153e87a20_0, v0x560153e87ae0_0, v0x560153e875f0_0, v0x560153e876e0_0, v0x560153e83a00_0, v0x560153e87530_0, v0x560153e86bb0_0 {0 0 0};
T_17.63 ;
    %load/vec4 v0x560153e85a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.65, 8;
    %load/vec4 v0x560153e877d0_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_17.67, 4;
    %load/vec4 v0x560153e87890_0;
    %load/vec4 v0x560153e851d0_0;
    %add;
    %assign/vec4 v0x560153e87890_0, 0;
    %jmp T_17.68;
T_17.67 ;
    %load/vec4 v0x560153e87d70_0;
    %load/vec4 v0x560153e851d0_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %assign/vec4 v0x560153e87890_0, 0;
T_17.68 ;
    %jmp T_17.66;
T_17.65 ;
    %load/vec4 v0x560153e857e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.69, 8;
    %load/vec4 v0x560153e84f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.71, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.72, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.73, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.74, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.75, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.76, 6;
    %load/vec4 v0x560153e87890_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x560153e87890_0, 0;
    %jmp T_17.78;
T_17.71 ;
    %load/vec4 v0x560153e83b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.79, 8;
    %load/vec4 v0x560153e87890_0;
    %load/vec4 v0x560153e851d0_0;
    %add;
    %assign/vec4 v0x560153e87890_0, 0;
    %jmp T_17.80;
T_17.79 ;
    %load/vec4 v0x560153e87890_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x560153e87890_0, 0;
T_17.80 ;
    %jmp T_17.78;
T_17.72 ;
    %load/vec4 v0x560153e83b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.81, 8;
    %load/vec4 v0x560153e87890_0;
    %load/vec4 v0x560153e851d0_0;
    %add;
    %assign/vec4 v0x560153e87890_0, 0;
    %jmp T_17.82;
T_17.81 ;
    %load/vec4 v0x560153e87890_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x560153e87890_0, 0;
T_17.82 ;
    %jmp T_17.78;
T_17.73 ;
    %load/vec4 v0x560153e83910_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.83, 8;
    %load/vec4 v0x560153e87890_0;
    %load/vec4 v0x560153e851d0_0;
    %add;
    %assign/vec4 v0x560153e87890_0, 0;
    %jmp T_17.84;
T_17.83 ;
    %load/vec4 v0x560153e87890_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x560153e87890_0, 0;
T_17.84 ;
    %jmp T_17.78;
T_17.74 ;
    %load/vec4 v0x560153e83910_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.85, 8;
    %load/vec4 v0x560153e87890_0;
    %load/vec4 v0x560153e851d0_0;
    %add;
    %assign/vec4 v0x560153e87890_0, 0;
    %jmp T_17.86;
T_17.85 ;
    %load/vec4 v0x560153e87890_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x560153e87890_0, 0;
T_17.86 ;
    %jmp T_17.78;
T_17.75 ;
    %load/vec4 v0x560153e87d70_0;
    %load/vec4 v0x560153e87f50_0;
    %cmp/u;
    %jmp/0xz  T_17.87, 5;
    %load/vec4 v0x560153e87890_0;
    %load/vec4 v0x560153e851d0_0;
    %add;
    %assign/vec4 v0x560153e87890_0, 0;
    %jmp T_17.88;
T_17.87 ;
    %load/vec4 v0x560153e87890_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x560153e87890_0, 0;
T_17.88 ;
    %jmp T_17.78;
T_17.76 ;
    %load/vec4 v0x560153e87f50_0;
    %load/vec4 v0x560153e87d70_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_17.89, 5;
    %load/vec4 v0x560153e87890_0;
    %load/vec4 v0x560153e851d0_0;
    %add;
    %assign/vec4 v0x560153e87890_0, 0;
    %jmp T_17.90;
T_17.89 ;
    %load/vec4 v0x560153e87890_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x560153e87890_0, 0;
T_17.90 ;
    %jmp T_17.78;
T_17.78 ;
    %pop/vec4 1;
    %jmp T_17.70;
T_17.69 ;
    %load/vec4 v0x560153e87890_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x560153e87890_0, 0;
T_17.70 ;
T_17.66 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560153e881c0_0, 0;
    %jmp T_17.9;
T_17.9 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x560153cbdbf0;
T_18 ;
    %vpi_call/w 10 116 "$display", "\000" {0 0 0};
    %vpi_call/w 10 117 "$display", "=================================================================" {0 0 0};
    %vpi_call/w 10 118 "$display", "INFO: custom_core_wrapper - Approach 2 (Simple Passthrough)" {0 0 0};
    %vpi_call/w 10 119 "$display", "=================================================================" {0 0 0};
    %vpi_call/w 10 120 "$display", "This wrapper uses DIRECT WISHBONE passthrough." {0 0 0};
    %vpi_call/w 10 121 "$display", "\000" {0 0 0};
    %vpi_call/w 10 122 "$display", "Advantages:" {0 0 0};
    %vpi_call/w 10 123 "$display", "  - No protocol conversion needed" {0 0 0};
    %vpi_call/w 10 124 "$display", "  - Just ~5 lines of wire connections" {0 0 0};
    %vpi_call/w 10 125 "$display", "  - Clean and easy to understand" {0 0 0};
    %vpi_call/w 10 126 "$display", "  - Zero latency overhead" {0 0 0};
    %vpi_call/w 10 127 "$display", "\000" {0 0 0};
    %vpi_call/w 10 128 "$display", "The core (custom_riscv_core.v) uses native Wishbone," {0 0 0};
    %vpi_call/w 10 129 "$display", "so this wrapper is just a passthrough module." {0 0 0};
    %vpi_call/w 10 130 "$display", "=================================================================" {0 0 0};
    %vpi_call/w 10 131 "$display", "\000" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x560153d1bdf0;
T_19 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153d5f8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153d8fba0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x560153d8fba0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v0x560153d48ea0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.6, 9;
    %load/vec4 v0x560153e45dc0_0;
    %and;
T_19.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153d8fba0_0, 0;
T_19.4 ;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x560153d5ce60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153d8fba0_0, 0;
    %jmp T_19.8;
T_19.7 ;
    %load/vec4 v0x560153e449a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153d8fba0_0, 0;
T_19.9 ;
T_19.8 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x560153e8caf0;
T_20 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e8dc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e8da60_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x560153e8d9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x560153e8d6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e8da60_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x560153e8da60_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x560153e8da60_0, 0;
T_20.5 ;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e8da60_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x560153e8caf0;
T_21 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e8dc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x560153e8d760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8d8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8dcc0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x560153e8d9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.4, 9;
    %load/vec4 v0x560153e8d6a0_0;
    %and;
T_21.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8dcc0_0, 0;
    %load/vec4 v0x560153e8d8e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.5, 4;
    %load/vec4 v0x560153e8d760_0;
    %cmpi/e 131071, 0, 17;
    %jmp/0xz  T_21.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e8d8e0_0, 0;
    %load/vec4 v0x560153e8d760_0;
    %subi 1, 0, 17;
    %assign/vec4 v0x560153e8d760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e8dcc0_0, 0;
    %jmp T_21.8;
T_21.7 ;
    %load/vec4 v0x560153e8d760_0;
    %addi 1, 0, 17;
    %assign/vec4 v0x560153e8d760_0, 0;
T_21.8 ;
    %jmp T_21.6;
T_21.5 ;
    %load/vec4 v0x560153e8d760_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8d8e0_0, 0;
    %load/vec4 v0x560153e8d760_0;
    %addi 1, 0, 17;
    %assign/vec4 v0x560153e8d760_0, 0;
    %jmp T_21.10;
T_21.9 ;
    %load/vec4 v0x560153e8d760_0;
    %subi 1, 0, 17;
    %assign/vec4 v0x560153e8d760_0, 0;
T_21.10 ;
T_21.6 ;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x560153e8d9a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.11, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x560153e8d760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8d8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8dcc0_0, 0;
T_21.11 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x560153e92df0;
T_22 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e93e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e93d50_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x560153e93910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x560153e93d50_0;
    %load/vec4 v0x560153e939d0_0;
    %add;
    %assign/vec4 v0x560153e93d50_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x560153e92df0;
T_23 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 804, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 1608, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 2410, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 3212, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 4011, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 4808, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 5602, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 6393, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 7179, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 7962, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 8739, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 9512, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 10278, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 11039, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 11793, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 12539, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 13279, 0, 16;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 14010, 0, 16;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 14732, 0, 16;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 15446, 0, 16;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 16151, 0, 16;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 16846, 0, 16;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 17530, 0, 16;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 18204, 0, 16;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 18868, 0, 16;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 19519, 0, 16;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 20159, 0, 16;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 20787, 0, 16;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 21403, 0, 16;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 22005, 0, 16;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 22594, 0, 16;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 23170, 0, 16;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 23731, 0, 16;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 24279, 0, 16;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 24811, 0, 16;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 25329, 0, 16;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 25832, 0, 16;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 26319, 0, 16;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 26790, 0, 16;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 27245, 0, 16;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 27683, 0, 16;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 28105, 0, 16;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 28510, 0, 16;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 28898, 0, 16;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 29268, 0, 16;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 29621, 0, 16;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 29956, 0, 16;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 30273, 0, 16;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 30571, 0, 16;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 30852, 0, 16;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 31113, 0, 16;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 31356, 0, 16;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 31580, 0, 16;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 31785, 0, 16;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 31971, 0, 16;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32137, 0, 16;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32285, 0, 16;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32412, 0, 16;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32521, 0, 16;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32609, 0, 16;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32678, 0, 16;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32728, 0, 16;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32757, 0, 16;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32767, 0, 16;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32757, 0, 16;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32728, 0, 16;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32678, 0, 16;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32609, 0, 16;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32521, 0, 16;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32412, 0, 16;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32285, 0, 16;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32137, 0, 16;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 31971, 0, 16;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 31785, 0, 16;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 31580, 0, 16;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 31356, 0, 16;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 31113, 0, 16;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 30852, 0, 16;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 30571, 0, 16;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 30273, 0, 16;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 29956, 0, 16;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 29621, 0, 16;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 29268, 0, 16;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 28898, 0, 16;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 28510, 0, 16;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 28105, 0, 16;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 27683, 0, 16;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 27245, 0, 16;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 26790, 0, 16;
    %ix/load 4, 89, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 26319, 0, 16;
    %ix/load 4, 90, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 25832, 0, 16;
    %ix/load 4, 91, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 25329, 0, 16;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 24811, 0, 16;
    %ix/load 4, 93, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 24279, 0, 16;
    %ix/load 4, 94, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 23731, 0, 16;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 23170, 0, 16;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 22594, 0, 16;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 22005, 0, 16;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 21403, 0, 16;
    %ix/load 4, 99, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 20787, 0, 16;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 20159, 0, 16;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 19519, 0, 16;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 18868, 0, 16;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 18204, 0, 16;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 17530, 0, 16;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 16846, 0, 16;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 16151, 0, 16;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 15446, 0, 16;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 14732, 0, 16;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 14010, 0, 16;
    %ix/load 4, 110, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 13279, 0, 16;
    %ix/load 4, 111, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 12539, 0, 16;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 11793, 0, 16;
    %ix/load 4, 113, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 11039, 0, 16;
    %ix/load 4, 114, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 10278, 0, 16;
    %ix/load 4, 115, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 9512, 0, 16;
    %ix/load 4, 116, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 8739, 0, 16;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 7962, 0, 16;
    %ix/load 4, 118, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 7179, 0, 16;
    %ix/load 4, 119, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 6393, 0, 16;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 5602, 0, 16;
    %ix/load 4, 121, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 4808, 0, 16;
    %ix/load 4, 122, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 4011, 0, 16;
    %ix/load 4, 123, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 3212, 0, 16;
    %ix/load 4, 124, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 2410, 0, 16;
    %ix/load 4, 125, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 1608, 0, 16;
    %ix/load 4, 126, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 804, 0, 16;
    %ix/load 4, 127, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 64732, 0, 16;
    %ix/load 4, 129, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 63928, 0, 16;
    %ix/load 4, 130, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 63126, 0, 16;
    %ix/load 4, 131, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 62324, 0, 16;
    %ix/load 4, 132, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 61525, 0, 16;
    %ix/load 4, 133, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 60728, 0, 16;
    %ix/load 4, 134, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 59934, 0, 16;
    %ix/load 4, 135, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 59143, 0, 16;
    %ix/load 4, 136, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 58357, 0, 16;
    %ix/load 4, 137, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 57574, 0, 16;
    %ix/load 4, 138, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 56797, 0, 16;
    %ix/load 4, 139, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 56024, 0, 16;
    %ix/load 4, 140, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 55258, 0, 16;
    %ix/load 4, 141, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 54497, 0, 16;
    %ix/load 4, 142, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 53743, 0, 16;
    %ix/load 4, 143, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 52997, 0, 16;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 52257, 0, 16;
    %ix/load 4, 145, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 51526, 0, 16;
    %ix/load 4, 146, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 50804, 0, 16;
    %ix/load 4, 147, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 50090, 0, 16;
    %ix/load 4, 148, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 49385, 0, 16;
    %ix/load 4, 149, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 48690, 0, 16;
    %ix/load 4, 150, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 48006, 0, 16;
    %ix/load 4, 151, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 47332, 0, 16;
    %ix/load 4, 152, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 46668, 0, 16;
    %ix/load 4, 153, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 46017, 0, 16;
    %ix/load 4, 154, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 45377, 0, 16;
    %ix/load 4, 155, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 44749, 0, 16;
    %ix/load 4, 156, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 44133, 0, 16;
    %ix/load 4, 157, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 43531, 0, 16;
    %ix/load 4, 158, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 42942, 0, 16;
    %ix/load 4, 159, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 42366, 0, 16;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 41805, 0, 16;
    %ix/load 4, 161, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 41257, 0, 16;
    %ix/load 4, 162, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 40725, 0, 16;
    %ix/load 4, 163, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 40207, 0, 16;
    %ix/load 4, 164, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 39704, 0, 16;
    %ix/load 4, 165, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 39217, 0, 16;
    %ix/load 4, 166, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 38746, 0, 16;
    %ix/load 4, 167, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 38291, 0, 16;
    %ix/load 4, 168, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 37853, 0, 16;
    %ix/load 4, 169, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 37431, 0, 16;
    %ix/load 4, 170, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 37026, 0, 16;
    %ix/load 4, 171, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 36638, 0, 16;
    %ix/load 4, 172, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 36268, 0, 16;
    %ix/load 4, 173, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 35915, 0, 16;
    %ix/load 4, 174, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 35580, 0, 16;
    %ix/load 4, 175, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 35263, 0, 16;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 34965, 0, 16;
    %ix/load 4, 177, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 34684, 0, 16;
    %ix/load 4, 178, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 34423, 0, 16;
    %ix/load 4, 179, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 34180, 0, 16;
    %ix/load 4, 180, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 33956, 0, 16;
    %ix/load 4, 181, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 33751, 0, 16;
    %ix/load 4, 182, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 33565, 0, 16;
    %ix/load 4, 183, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 33399, 0, 16;
    %ix/load 4, 184, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 33251, 0, 16;
    %ix/load 4, 185, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 33124, 0, 16;
    %ix/load 4, 186, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 33015, 0, 16;
    %ix/load 4, 187, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32927, 0, 16;
    %ix/load 4, 188, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32858, 0, 16;
    %ix/load 4, 189, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32808, 0, 16;
    %ix/load 4, 190, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32779, 0, 16;
    %ix/load 4, 191, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32769, 0, 16;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32779, 0, 16;
    %ix/load 4, 193, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32808, 0, 16;
    %ix/load 4, 194, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32858, 0, 16;
    %ix/load 4, 195, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 32927, 0, 16;
    %ix/load 4, 196, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 33015, 0, 16;
    %ix/load 4, 197, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 33124, 0, 16;
    %ix/load 4, 198, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 33251, 0, 16;
    %ix/load 4, 199, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 33399, 0, 16;
    %ix/load 4, 200, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 33565, 0, 16;
    %ix/load 4, 201, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 33751, 0, 16;
    %ix/load 4, 202, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 33956, 0, 16;
    %ix/load 4, 203, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 34180, 0, 16;
    %ix/load 4, 204, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 34423, 0, 16;
    %ix/load 4, 205, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 34684, 0, 16;
    %ix/load 4, 206, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 34965, 0, 16;
    %ix/load 4, 207, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 35263, 0, 16;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 35580, 0, 16;
    %ix/load 4, 209, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 35915, 0, 16;
    %ix/load 4, 210, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 36268, 0, 16;
    %ix/load 4, 211, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 36638, 0, 16;
    %ix/load 4, 212, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 37026, 0, 16;
    %ix/load 4, 213, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 37431, 0, 16;
    %ix/load 4, 214, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 37853, 0, 16;
    %ix/load 4, 215, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 38291, 0, 16;
    %ix/load 4, 216, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 38746, 0, 16;
    %ix/load 4, 217, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 39217, 0, 16;
    %ix/load 4, 218, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 39704, 0, 16;
    %ix/load 4, 219, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 40207, 0, 16;
    %ix/load 4, 220, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 40725, 0, 16;
    %ix/load 4, 221, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 41257, 0, 16;
    %ix/load 4, 222, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 41805, 0, 16;
    %ix/load 4, 223, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 42366, 0, 16;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 42942, 0, 16;
    %ix/load 4, 225, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 43531, 0, 16;
    %ix/load 4, 226, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 44133, 0, 16;
    %ix/load 4, 227, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 44749, 0, 16;
    %ix/load 4, 228, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 45377, 0, 16;
    %ix/load 4, 229, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 46017, 0, 16;
    %ix/load 4, 230, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 46668, 0, 16;
    %ix/load 4, 231, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 47332, 0, 16;
    %ix/load 4, 232, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 48006, 0, 16;
    %ix/load 4, 233, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 48690, 0, 16;
    %ix/load 4, 234, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 49385, 0, 16;
    %ix/load 4, 235, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 50090, 0, 16;
    %ix/load 4, 236, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 50804, 0, 16;
    %ix/load 4, 237, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 51526, 0, 16;
    %ix/load 4, 238, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 52257, 0, 16;
    %ix/load 4, 239, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 52997, 0, 16;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 53743, 0, 16;
    %ix/load 4, 241, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 54497, 0, 16;
    %ix/load 4, 242, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 55258, 0, 16;
    %ix/load 4, 243, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 56024, 0, 16;
    %ix/load 4, 244, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 56797, 0, 16;
    %ix/load 4, 245, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 57574, 0, 16;
    %ix/load 4, 246, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 58357, 0, 16;
    %ix/load 4, 247, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 59143, 0, 16;
    %ix/load 4, 248, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 59934, 0, 16;
    %ix/load 4, 249, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 60728, 0, 16;
    %ix/load 4, 250, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 61525, 0, 16;
    %ix/load 4, 251, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 62324, 0, 16;
    %ix/load 4, 252, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 63126, 0, 16;
    %ix/load 4, 253, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 63928, 0, 16;
    %ix/load 4, 254, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %pushi/vec4 64732, 0, 16;
    %ix/load 4, 255, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153e93ed0, 4, 0;
    %end;
    .thread T_23;
    .scope S_0x560153e92df0;
T_24 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e93e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e93f90_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x560153e94150_0;
    %parti/s 16, 16, 6;
    %assign/vec4 v0x560153e93f90_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x560153e8dfb0;
T_25 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e8ef80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8ebc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8ec60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e8ea40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e8f020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8ede0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x560153e8eb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8ebc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8ec60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e8ea40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e8f020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8ede0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x560153e8ed20_0;
    %assign/vec4 v0x560153e8ede0_0, 0;
    %load/vec4 v0x560153e8f020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e8f020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8ebc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8ec60_0, 0;
    %jmp T_25.8;
T_25.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8ebc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8ec60_0, 0;
    %load/vec4 v0x560153e8ea40_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_25.9, 5;
    %load/vec4 v0x560153e8ea40_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x560153e8ea40_0, 0;
    %jmp T_25.10;
T_25.9 ;
    %load/vec4 v0x560153e8ed20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.11, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x560153e8f020_0, 0;
    %jmp T_25.12;
T_25.11 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x560153e8f020_0, 0;
T_25.12 ;
T_25.10 ;
    %jmp T_25.8;
T_25.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e8ebc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8ec60_0, 0;
    %load/vec4 v0x560153e8ede0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.15, 9;
    %load/vec4 v0x560153e8ed20_0;
    %nor/r;
    %and;
T_25.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8ebc0_0, 0;
    %load/vec4 v0x560153e8e980_0;
    %assign/vec4 v0x560153e8ea40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e8f020_0, 0;
T_25.13 ;
    %jmp T_25.8;
T_25.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8ebc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e8ec60_0, 0;
    %load/vec4 v0x560153e8ede0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.18, 9;
    %load/vec4 v0x560153e8ed20_0;
    %and;
T_25.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8ec60_0, 0;
    %load/vec4 v0x560153e8e980_0;
    %assign/vec4 v0x560153e8ea40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e8f020_0, 0;
T_25.16 ;
    %jmp T_25.8;
T_25.8 ;
    %pop/vec4 1;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x560153e8f200;
T_26 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e902b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8fef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8ffb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e8fd40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e90560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e90130_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x560153e8fe00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8fef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8ffb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e8fd40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e90560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e90130_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x560153e90070_0;
    %assign/vec4 v0x560153e90130_0, 0;
    %load/vec4 v0x560153e90560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e90560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8fef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8ffb0_0, 0;
    %jmp T_26.8;
T_26.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8fef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8ffb0_0, 0;
    %load/vec4 v0x560153e8fd40_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_26.9, 5;
    %load/vec4 v0x560153e8fd40_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x560153e8fd40_0, 0;
    %jmp T_26.10;
T_26.9 ;
    %load/vec4 v0x560153e90070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.11, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x560153e90560_0, 0;
    %jmp T_26.12;
T_26.11 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x560153e90560_0, 0;
T_26.12 ;
T_26.10 ;
    %jmp T_26.8;
T_26.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e8fef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8ffb0_0, 0;
    %load/vec4 v0x560153e90130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.15, 9;
    %load/vec4 v0x560153e90070_0;
    %nor/r;
    %and;
T_26.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8fef0_0, 0;
    %load/vec4 v0x560153e8fca0_0;
    %assign/vec4 v0x560153e8fd40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e90560_0, 0;
T_26.13 ;
    %jmp T_26.8;
T_26.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8fef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e8ffb0_0, 0;
    %load/vec4 v0x560153e90130_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.18, 9;
    %load/vec4 v0x560153e90070_0;
    %and;
T_26.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8ffb0_0, 0;
    %load/vec4 v0x560153e8fca0_0;
    %assign/vec4 v0x560153e8fd40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e90560_0, 0;
T_26.16 ;
    %jmp T_26.8;
T_26.8 ;
    %pop/vec4 1;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x560153e90720;
T_27 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e917e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e91420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e914e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e912a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e91880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e91660_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x560153e91380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e91420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e914e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e912a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e91880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e91660_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x560153e915a0_0;
    %assign/vec4 v0x560153e91660_0, 0;
    %load/vec4 v0x560153e91880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e91880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e91420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e914e0_0, 0;
    %jmp T_27.8;
T_27.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e91420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e914e0_0, 0;
    %load/vec4 v0x560153e912a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.9, 5;
    %load/vec4 v0x560153e912a0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x560153e912a0_0, 0;
    %jmp T_27.10;
T_27.9 ;
    %load/vec4 v0x560153e915a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.11, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x560153e91880_0, 0;
    %jmp T_27.12;
T_27.11 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x560153e91880_0, 0;
T_27.12 ;
T_27.10 ;
    %jmp T_27.8;
T_27.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e91420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e914e0_0, 0;
    %load/vec4 v0x560153e91660_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.15, 9;
    %load/vec4 v0x560153e915a0_0;
    %nor/r;
    %and;
T_27.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e91420_0, 0;
    %load/vec4 v0x560153e911b0_0;
    %assign/vec4 v0x560153e912a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e91880_0, 0;
T_27.13 ;
    %jmp T_27.8;
T_27.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e91420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e914e0_0, 0;
    %load/vec4 v0x560153e91660_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.18, 9;
    %load/vec4 v0x560153e915a0_0;
    %and;
T_27.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e914e0_0, 0;
    %load/vec4 v0x560153e911b0_0;
    %assign/vec4 v0x560153e912a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e91880_0, 0;
T_27.16 ;
    %jmp T_27.8;
T_27.8 ;
    %pop/vec4 1;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x560153e91ab0;
T_28 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e92b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e92720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e92870_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e925a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e92c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e929f0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x560153e92680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e92720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e92870_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e925a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e92c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e929f0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x560153e92930_0;
    %assign/vec4 v0x560153e929f0_0, 0;
    %load/vec4 v0x560153e92c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e92c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e92720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e92870_0, 0;
    %jmp T_28.8;
T_28.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e92720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e92870_0, 0;
    %load/vec4 v0x560153e925a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_28.9, 5;
    %load/vec4 v0x560153e925a0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x560153e925a0_0, 0;
    %jmp T_28.10;
T_28.9 ;
    %load/vec4 v0x560153e92930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.11, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x560153e92c10_0, 0;
    %jmp T_28.12;
T_28.11 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x560153e92c10_0, 0;
T_28.12 ;
T_28.10 ;
    %jmp T_28.8;
T_28.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e92720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e92870_0, 0;
    %load/vec4 v0x560153e929f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.15, 9;
    %load/vec4 v0x560153e92930_0;
    %nor/r;
    %and;
T_28.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e92720_0, 0;
    %load/vec4 v0x560153e92500_0;
    %assign/vec4 v0x560153e925a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e92c10_0, 0;
T_28.13 ;
    %jmp T_28.8;
T_28.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e92720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e92870_0, 0;
    %load/vec4 v0x560153e929f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.18, 9;
    %load/vec4 v0x560153e92930_0;
    %and;
T_28.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e92870_0, 0;
    %load/vec4 v0x560153e92500_0;
    %assign/vec4 v0x560153e925a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e92c10_0, 0;
T_28.16 ;
    %jmp T_28.8;
T_28.8 ;
    %pop/vec4 1;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x560153e8c6d0;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e94d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e95080_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560153e94f40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560153e94fe0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e95420_0, 0, 32;
    %pushi/vec4 1310, 0, 16;
    %store/vec4 v0x560153e95340_0, 0, 16;
    %pushi/vec4 50, 0, 16;
    %store/vec4 v0x560153e94c10_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560153e94b50_0, 0, 16;
    %end;
    .thread T_29;
    .scope S_0x560153e8c6d0;
T_30 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e952a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e94d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e95080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e94f40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e94fe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e95420_0, 0;
    %pushi/vec4 1310, 0, 16;
    %assign/vec4 v0x560153e95340_0, 0;
    %pushi/vec4 50, 0, 16;
    %assign/vec4 v0x560153e94c10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e94b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e955f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e95860_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x560153e95a00_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_30.2, 8;
    %load/vec4 v0x560153e955f0_0;
    %nor/r;
    %and;
T_30.2;
    %assign/vec4 v0x560153e955f0_0, 0;
    %load/vec4 v0x560153e95a00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_30.6, 10;
    %load/vec4 v0x560153e95ad0_0;
    %and;
T_30.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.5, 9;
    %load/vec4 v0x560153e955f0_0;
    %nor/r;
    %and;
T_30.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.3, 8;
    %load/vec4 v0x560153e956c0_0;
    %parti/s 6, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_30.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_30.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_30.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_30.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_30.13, 6;
    %jmp T_30.14;
T_30.7 ;
    %load/vec4 v0x560153e95790_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x560153e94d60_0, 0;
    %load/vec4 v0x560153e95790_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x560153e95080_0, 0;
    %jmp T_30.14;
T_30.8 ;
    %load/vec4 v0x560153e95790_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x560153e94f40_0, 0;
    %jmp T_30.14;
T_30.9 ;
    %load/vec4 v0x560153e95790_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x560153e94fe0_0, 0;
    %jmp T_30.14;
T_30.10 ;
    %load/vec4 v0x560153e95790_0;
    %assign/vec4 v0x560153e95420_0, 0;
    %jmp T_30.14;
T_30.11 ;
    %load/vec4 v0x560153e95790_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x560153e95340_0, 0;
    %jmp T_30.14;
T_30.12 ;
    %load/vec4 v0x560153e95790_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x560153e94c10_0, 0;
    %jmp T_30.14;
T_30.13 ;
    %load/vec4 v0x560153e95790_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x560153e94b50_0, 0;
    %jmp T_30.14;
T_30.14 ;
    %pop/vec4 1;
    %jmp T_30.4;
T_30.3 ;
    %load/vec4 v0x560153e95a00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_30.18, 10;
    %load/vec4 v0x560153e95ad0_0;
    %nor/r;
    %and;
T_30.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.17, 9;
    %load/vec4 v0x560153e955f0_0;
    %nor/r;
    %and;
T_30.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.15, 8;
    %load/vec4 v0x560153e956c0_0;
    %parti/s 6, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_30.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_30.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_30.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_30.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_30.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_30.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_30.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_30.26, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_30.27, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e95860_0, 0;
    %jmp T_30.29;
T_30.19 ;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x560153e95080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560153e94d60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e95860_0, 0;
    %jmp T_30.29;
T_30.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x560153e94f40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e95860_0, 0;
    %jmp T_30.29;
T_30.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x560153e94fe0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e95860_0, 0;
    %jmp T_30.29;
T_30.22 ;
    %load/vec4 v0x560153e95420_0;
    %assign/vec4 v0x560153e95860_0, 0;
    %jmp T_30.29;
T_30.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x560153e95340_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e95860_0, 0;
    %jmp T_30.29;
T_30.24 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x560153e94c10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e95860_0, 0;
    %jmp T_30.29;
T_30.25 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x560153e94a10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e95860_0, 0;
    %jmp T_30.29;
T_30.26 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x560153e95120_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e95860_0, 0;
    %jmp T_30.29;
T_30.27 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x560153e94b50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e95860_0, 0;
    %jmp T_30.29;
T_30.29 ;
    %pop/vec4 1;
T_30.15 ;
T_30.4 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x560153d1c1d0;
T_31 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e52f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x560153e19690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e3cb10_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x560153e53470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x560153e19690_0;
    %pad/u 32;
    %cmpi/e 49, 0, 32;
    %jmp/0xz  T_31.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x560153e19690_0, 0;
    %load/vec4 v0x560153e3cb10_0;
    %inv;
    %assign/vec4 v0x560153e3cb10_0, 0;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x560153e19690_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x560153e19690_0, 0;
T_31.5 ;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x560153d1c1d0;
T_32 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e52f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e53180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153d61220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e38900_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x560153e3cbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x560153e53180_0;
    %load/vec4 v0x560153d61160_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.4, 8;
    %pushi/vec4 32768, 0, 32;
    %jmp/1 T_32.5, 8;
T_32.4 ; End of true expr.
    %pushi/vec4 4294934528, 0, 32;
    %jmp/0 T_32.5, 8;
 ; End of false expr.
    %blend;
T_32.5;
    %add;
    %load/vec4 v0x560153d61220_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.6, 8;
    %pushi/vec4 32768, 0, 32;
    %jmp/1 T_32.7, 8;
T_32.6 ; End of true expr.
    %pushi/vec4 4294934528, 0, 32;
    %jmp/0 T_32.7, 8;
 ; End of false expr.
    %blend;
T_32.7;
    %sub;
    %assign/vec4 v0x560153e53180_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x560153e53180_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x560153d61220_0, 0;
    %load/vec4 v0x560153d61220_0;
    %assign/vec4 v0x560153e38900_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x560153d1c1d0;
T_33 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e52f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e53530_0, 0, 32;
T_33.2 ;
    %load/vec4 v0x560153e53530_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_33.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x560153e53530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e53260, 0, 4;
    %load/vec4 v0x560153e53530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560153e53530_0, 0, 32;
    %jmp T_33.2;
T_33.3 ;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x560153e3cbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153e53260, 4;
    %load/vec4 v0x560153e38900_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.6, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_33.7, 8;
T_33.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_33.7, 8;
 ; End of false expr.
    %blend;
T_33.7;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e53260, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x560153e53530_0, 0, 32;
T_33.8 ;
    %load/vec4 v0x560153e53530_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_33.9, 5;
    %ix/getv/s 4, v0x560153e53530_0;
    %load/vec4a v0x560153e53260, 4;
    %load/vec4 v0x560153e53530_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x560153e53260, 4;
    %add;
    %ix/getv/s 3, v0x560153e53530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e53260, 0, 4;
    %load/vec4 v0x560153e53530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560153e53530_0, 0, 32;
    %jmp T_33.8;
T_33.9 ;
T_33.4 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x560153d1c1d0;
T_34 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e52f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560153d4b070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e51e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e51ee0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x560153e3cbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x560153d4b070_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x560153d4b070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e51ee0_0, 0;
    %load/vec4 v0x560153d4b070_0;
    %pad/u 32;
    %cmpi/e 99, 0, 32;
    %jmp/0xz  T_34.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560153d4b070_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153e53260, 4;
    %assign/vec4 v0x560153e51e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e51ee0_0, 0;
T_34.4 ;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x560153d1c1d0;
T_35 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e52f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e53530_0, 0, 32;
T_35.2 ;
    %load/vec4 v0x560153e53530_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_35.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x560153e53530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153d323e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x560153e53530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153d324a0, 0, 4;
    %load/vec4 v0x560153e53530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560153e53530_0, 0, 32;
    %jmp T_35.2;
T_35.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153d37680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e52e90_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x560153e51ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %load/vec4 v0x560153e51e00_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153d324a0, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153d323e0, 0, 4;
    %load/vec4 v0x560153e51e00_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153d324a0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x560153e53530_0, 0, 32;
T_35.6 ;
    %load/vec4 v0x560153e53530_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_35.7, 5;
    %load/vec4 v0x560153e53530_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x560153d323e0, 4;
    %ix/getv/s 4, v0x560153e53530_0;
    %load/vec4a v0x560153d324a0, 4;
    %sub;
    %ix/getv/s 3, v0x560153e53530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153d323e0, 0, 4;
    %load/vec4 v0x560153e53530_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x560153d323e0, 4;
    %ix/getv/s 3, v0x560153e53530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153d324a0, 0, 4;
    %load/vec4 v0x560153e53530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560153e53530_0, 0, 32;
    %jmp T_35.6;
T_35.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153d323e0, 4;
    %parti/s 16, 16, 6;
    %assign/vec4 v0x560153d37680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e52e90_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e52e90_0, 0;
T_35.5 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x560153d1a2d0;
T_36 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e4add0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x560153e4eb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e4ee30_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x560153e4c520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x560153e4eb40_0;
    %pad/u 32;
    %cmpi/e 49, 0, 32;
    %jmp/0xz  T_36.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x560153e4eb40_0, 0;
    %load/vec4 v0x560153e4ee30_0;
    %inv;
    %assign/vec4 v0x560153e4ee30_0, 0;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v0x560153e4eb40_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x560153e4eb40_0, 0;
T_36.5 ;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x560153d1a2d0;
T_37 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e4add0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e4c210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e4d7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e4f120_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x560153e4eed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x560153e4c210_0;
    %load/vec4 v0x560153e4db70_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.4, 8;
    %pushi/vec4 32768, 0, 32;
    %jmp/1 T_37.5, 8;
T_37.4 ; End of true expr.
    %pushi/vec4 4294934528, 0, 32;
    %jmp/0 T_37.5, 8;
 ; End of false expr.
    %blend;
T_37.5;
    %add;
    %load/vec4 v0x560153e4d7c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.6, 8;
    %pushi/vec4 32768, 0, 32;
    %jmp/1 T_37.7, 8;
T_37.6 ; End of true expr.
    %pushi/vec4 4294934528, 0, 32;
    %jmp/0 T_37.7, 8;
 ; End of false expr.
    %blend;
T_37.7;
    %sub;
    %assign/vec4 v0x560153e4c210_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x560153e4c210_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x560153e4d7c0_0, 0;
    %load/vec4 v0x560153e4d7c0_0;
    %assign/vec4 v0x560153e4f120_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x560153d1a2d0;
T_38 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e4add0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e4c150_0, 0, 32;
T_38.2 ;
    %load/vec4 v0x560153e4c150_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_38.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x560153e4c150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e4be60, 0, 4;
    %load/vec4 v0x560153e4c150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560153e4c150_0, 0, 32;
    %jmp T_38.2;
T_38.3 ;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x560153e4eed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153e4be60, 4;
    %load/vec4 v0x560153e4f120_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.6, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_38.7, 8;
T_38.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_38.7, 8;
 ; End of false expr.
    %blend;
T_38.7;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e4be60, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x560153e4c150_0, 0, 32;
T_38.8 ;
    %load/vec4 v0x560153e4c150_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_38.9, 5;
    %ix/getv/s 4, v0x560153e4c150_0;
    %load/vec4a v0x560153e4be60, 4;
    %load/vec4 v0x560153e4c150_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x560153e4be60, 4;
    %add;
    %ix/getv/s 3, v0x560153e4c150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e4be60, 0, 4;
    %load/vec4 v0x560153e4c150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560153e4c150_0, 0, 32;
    %jmp T_38.8;
T_38.9 ;
T_38.4 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x560153d1a2d0;
T_39 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e4add0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560153e4c440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e4ae70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e4aab0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x560153e4eed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x560153e4c440_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x560153e4c440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e4aab0_0, 0;
    %load/vec4 v0x560153e4c440_0;
    %pad/u 32;
    %cmpi/e 99, 0, 32;
    %jmp/0xz  T_39.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560153e4c440_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153e4be60, 4;
    %assign/vec4 v0x560153e4ae70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e4aab0_0, 0;
T_39.4 ;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x560153d1a2d0;
T_40 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e4add0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e4c150_0, 0, 32;
T_40.2 ;
    %load/vec4 v0x560153e4c150_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_40.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x560153e4c150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e4ec20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x560153e4c150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e4dab0, 0, 4;
    %load/vec4 v0x560153e4c150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560153e4c150_0, 0, 32;
    %jmp T_40.2;
T_40.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e50290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e4bf00_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x560153e4aab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %load/vec4 v0x560153e4ae70_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153e4dab0, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e4ec20, 0, 4;
    %load/vec4 v0x560153e4ae70_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e4dab0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x560153e4c150_0, 0, 32;
T_40.6 ;
    %load/vec4 v0x560153e4c150_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_40.7, 5;
    %load/vec4 v0x560153e4c150_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x560153e4ec20, 4;
    %ix/getv/s 4, v0x560153e4c150_0;
    %load/vec4a v0x560153e4dab0, 4;
    %sub;
    %ix/getv/s 3, v0x560153e4c150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e4ec20, 0, 4;
    %load/vec4 v0x560153e4c150_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x560153e4ec20, 4;
    %ix/getv/s 3, v0x560153e4c150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e4dab0, 0, 4;
    %load/vec4 v0x560153e4c150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560153e4c150_0, 0, 32;
    %jmp T_40.6;
T_40.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153e4ec20, 4;
    %parti/s 16, 16, 6;
    %assign/vec4 v0x560153e50290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e4bf00_0, 0;
    %jmp T_40.5;
T_40.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e4bf00_0, 0;
T_40.5 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x560153d1aa90;
T_41 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153df25f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x560153e156f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153df00f0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x560153e1a4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x560153e156f0_0;
    %pad/u 32;
    %cmpi/e 49, 0, 32;
    %jmp/0xz  T_41.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x560153e156f0_0, 0;
    %load/vec4 v0x560153df00f0_0;
    %inv;
    %assign/vec4 v0x560153df00f0_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x560153e156f0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x560153e156f0_0, 0;
T_41.5 ;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x560153d1aa90;
T_42 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153df25f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e071d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e20450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153df0440_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x560153df01b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x560153e071d0_0;
    %load/vec4 v0x560153e34710_0;
    %flag_set/vec4 8;
    %jmp/0 T_42.4, 8;
    %pushi/vec4 32768, 0, 32;
    %jmp/1 T_42.5, 8;
T_42.4 ; End of true expr.
    %pushi/vec4 4294934528, 0, 32;
    %jmp/0 T_42.5, 8;
 ; End of false expr.
    %blend;
T_42.5;
    %add;
    %load/vec4 v0x560153e20450_0;
    %flag_set/vec4 8;
    %jmp/0 T_42.6, 8;
    %pushi/vec4 32768, 0, 32;
    %jmp/1 T_42.7, 8;
T_42.6 ; End of true expr.
    %pushi/vec4 4294934528, 0, 32;
    %jmp/0 T_42.7, 8;
 ; End of false expr.
    %blend;
T_42.7;
    %sub;
    %assign/vec4 v0x560153e071d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x560153e071d0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x560153e20450_0, 0;
    %load/vec4 v0x560153e20450_0;
    %assign/vec4 v0x560153df0440_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x560153d1aa90;
T_43 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153df25f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e07110_0, 0, 32;
T_43.2 ;
    %load/vec4 v0x560153e07110_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_43.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x560153e07110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153dfcb80, 0, 4;
    %load/vec4 v0x560153e07110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560153e07110_0, 0, 32;
    %jmp T_43.2;
T_43.3 ;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x560153df01b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153dfcb80, 4;
    %load/vec4 v0x560153df0440_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.6, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_43.7, 8;
T_43.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_43.7, 8;
 ; End of false expr.
    %blend;
T_43.7;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153dfcb80, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x560153e07110_0, 0, 32;
T_43.8 ;
    %load/vec4 v0x560153e07110_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_43.9, 5;
    %ix/getv/s 4, v0x560153e07110_0;
    %load/vec4a v0x560153dfcb80, 4;
    %load/vec4 v0x560153e07110_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x560153dfcb80, 4;
    %add;
    %ix/getv/s 3, v0x560153e07110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153dfcb80, 0, 4;
    %load/vec4 v0x560153e07110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560153e07110_0, 0, 32;
    %jmp T_43.8;
T_43.9 ;
T_43.4 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x560153d1aa90;
T_44 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153df25f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560153e1a3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153df26e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153de7f10_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x560153df01b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x560153e1a3c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x560153e1a3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153de7f10_0, 0;
    %load/vec4 v0x560153e1a3c0_0;
    %pad/u 32;
    %cmpi/e 99, 0, 32;
    %jmp/0xz  T_44.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560153e1a3c0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153dfcb80, 4;
    %assign/vec4 v0x560153df26e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153de7f10_0, 0;
T_44.4 ;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x560153d1aa90;
T_45 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153df25f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e07110_0, 0, 32;
T_45.2 ;
    %load/vec4 v0x560153e07110_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_45.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x560153e07110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e157d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x560153e07110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e34650, 0, 4;
    %load/vec4 v0x560153e07110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560153e07110_0, 0, 32;
    %jmp T_45.2;
T_45.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153dfa760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153dfcc40_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x560153de7f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %load/vec4 v0x560153df26e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153e34650, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e157d0, 0, 4;
    %load/vec4 v0x560153df26e0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e34650, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x560153e07110_0, 0, 32;
T_45.6 ;
    %load/vec4 v0x560153e07110_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_45.7, 5;
    %load/vec4 v0x560153e07110_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x560153e157d0, 4;
    %ix/getv/s 4, v0x560153e07110_0;
    %load/vec4a v0x560153e34650, 4;
    %sub;
    %ix/getv/s 3, v0x560153e07110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e157d0, 0, 4;
    %load/vec4 v0x560153e07110_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x560153e157d0, 4;
    %ix/getv/s 3, v0x560153e07110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e34650, 0, 4;
    %load/vec4 v0x560153e07110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560153e07110_0, 0, 32;
    %jmp T_45.6;
T_45.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153e157d0, 4;
    %parti/s 16, 16, 6;
    %assign/vec4 v0x560153dfa760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153dfcc40_0, 0;
    %jmp T_45.5;
T_45.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153dfcc40_0, 0;
T_45.5 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x560153d1a6b0;
T_46 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153d2d250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x560153dd2680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153dd6f50_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x560153d1de20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x560153dd2680_0;
    %pad/u 32;
    %cmpi/e 49, 0, 32;
    %jmp/0xz  T_46.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x560153dd2680_0, 0;
    %load/vec4 v0x560153dd6f50_0;
    %inv;
    %assign/vec4 v0x560153dd6f50_0, 0;
    %jmp T_46.5;
T_46.4 ;
    %load/vec4 v0x560153dd2680_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x560153dd2680_0, 0;
T_46.5 ;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x560153d1a6b0;
T_47 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153d2d250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153d31d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153d23fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153ddb820_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x560153dd7010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x560153d31d00_0;
    %load/vec4 v0x560153dcdd30_0;
    %flag_set/vec4 8;
    %jmp/0 T_47.4, 8;
    %pushi/vec4 32768, 0, 32;
    %jmp/1 T_47.5, 8;
T_47.4 ; End of true expr.
    %pushi/vec4 4294934528, 0, 32;
    %jmp/0 T_47.5, 8;
 ; End of false expr.
    %blend;
T_47.5;
    %add;
    %load/vec4 v0x560153d23fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_47.6, 8;
    %pushi/vec4 32768, 0, 32;
    %jmp/1 T_47.7, 8;
T_47.6 ; End of true expr.
    %pushi/vec4 4294934528, 0, 32;
    %jmp/0 T_47.7, 8;
 ; End of false expr.
    %blend;
T_47.7;
    %sub;
    %assign/vec4 v0x560153d31d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x560153d31d00_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x560153d23fc0_0, 0;
    %load/vec4 v0x560153d23fc0_0;
    %assign/vec4 v0x560153ddb820_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x560153d1a6b0;
T_48 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153d2d250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153d31c40_0, 0, 32;
T_48.2 ;
    %load/vec4 v0x560153d31c40_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_48.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x560153d31c40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153d30020, 0, 4;
    %load/vec4 v0x560153d31c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560153d31c40_0, 0, 32;
    %jmp T_48.2;
T_48.3 ;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x560153dd7010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153d30020, 4;
    %load/vec4 v0x560153ddb820_0;
    %flag_set/vec4 8;
    %jmp/0 T_48.6, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_48.7, 8;
T_48.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_48.7, 8;
 ; End of false expr.
    %blend;
T_48.7;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153d30020, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x560153d31c40_0, 0, 32;
T_48.8 ;
    %load/vec4 v0x560153d31c40_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_48.9, 5;
    %ix/getv/s 4, v0x560153d31c40_0;
    %load/vec4a v0x560153d30020, 4;
    %load/vec4 v0x560153d31c40_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x560153d30020, 4;
    %add;
    %ix/getv/s 3, v0x560153d31c40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153d30020, 0, 4;
    %load/vec4 v0x560153d31c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560153d31c40_0, 0, 32;
    %jmp T_48.8;
T_48.9 ;
T_48.4 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x560153d1a6b0;
T_49 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153d2d250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560153d1dd40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153d2d2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153d2bae0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x560153dd7010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x560153d1dd40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x560153d1dd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153d2bae0_0, 0;
    %load/vec4 v0x560153d1dd40_0;
    %pad/u 32;
    %cmpi/e 99, 0, 32;
    %jmp/0xz  T_49.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560153d1dd40_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153d30020, 4;
    %assign/vec4 v0x560153d2d2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153d2bae0_0, 0;
T_49.4 ;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x560153d1a6b0;
T_50 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153d2d250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153d31c40_0, 0, 32;
T_50.2 ;
    %load/vec4 v0x560153d31c40_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_50.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x560153d31c40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153dd2740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x560153d31c40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153dcdc90, 0, 4;
    %load/vec4 v0x560153d31c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560153d31c40_0, 0, 32;
    %jmp T_50.2;
T_50.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153d9ac50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153d300e0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x560153d2bae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %load/vec4 v0x560153d2d2f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153dcdc90, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153dd2740, 0, 4;
    %load/vec4 v0x560153d2d2f0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153dcdc90, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x560153d31c40_0, 0, 32;
T_50.6 ;
    %load/vec4 v0x560153d31c40_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_50.7, 5;
    %load/vec4 v0x560153d31c40_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x560153dd2740, 4;
    %ix/getv/s 4, v0x560153d31c40_0;
    %load/vec4a v0x560153dcdc90, 4;
    %sub;
    %ix/getv/s 3, v0x560153d31c40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153dd2740, 0, 4;
    %load/vec4 v0x560153d31c40_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x560153dd2740, 4;
    %ix/getv/s 3, v0x560153d31c40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153dcdc90, 0, 4;
    %load/vec4 v0x560153d31c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560153d31c40_0, 0, 32;
    %jmp T_50.6;
T_50.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153dd2740, 4;
    %parti/s 16, 16, 6;
    %assign/vec4 v0x560153d9ac50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153d300e0_0, 0;
    %jmp T_50.5;
T_50.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153d300e0_0, 0;
T_50.5 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x560153d4a670;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153d3a870_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153d33fe0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153d33fe0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153d33fe0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153d33fe0, 4, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560153d3ad70_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153d3a560_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153d3a910_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x560153d4a670;
T_52 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153d3a4c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153d33fe0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153d33fe0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153d33fe0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153d33fe0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560153d3ad70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153d3a560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153d3a910_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x560153d34080_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x560153d26510_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153d33fe0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153d3ad70_0, 4, 5;
T_52.2 ;
    %load/vec4 v0x560153d34080_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0x560153d265f0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153d33fe0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153d3ad70_0, 4, 5;
T_52.4 ;
    %load/vec4 v0x560153d34080_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v0x560153d35b00_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153d33fe0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153d3ad70_0, 4, 5;
T_52.6 ;
    %load/vec4 v0x560153d34080_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %load/vec4 v0x560153d35bd0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153d33fe0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153d3ad70_0, 4, 5;
T_52.8 ;
    %load/vec4 v0x560153d34080_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x560153d3a910_0, 0;
    %load/vec4 v0x560153d34080_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.10, 8;
    %load/vec4 v0x560153d3a560_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x560153d3a560_0, 0;
T_52.10 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x560153d4a670;
T_53 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153d3a4c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153d3a870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153d3b0f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153d4a2d0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x560153e51670_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_53.2, 8;
    %load/vec4 v0x560153d3b0f0_0;
    %nor/r;
    %and;
T_53.2;
    %assign/vec4 v0x560153d3b0f0_0, 0;
    %load/vec4 v0x560153e51670_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_53.6, 10;
    %load/vec4 v0x560153e4ff40_0;
    %and;
T_53.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.5, 9;
    %load/vec4 v0x560153d3b0f0_0;
    %nor/r;
    %and;
T_53.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.3, 8;
    %load/vec4 v0x560153d3b190_0;
    %parti/s 6, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %jmp T_53.8;
T_53.7 ;
    %load/vec4 v0x560153d4a230_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x560153d3a870_0, 0;
    %jmp T_53.8;
T_53.8 ;
    %pop/vec4 1;
    %jmp T_53.4;
T_53.3 ;
    %load/vec4 v0x560153e51670_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_53.12, 10;
    %load/vec4 v0x560153e4ff40_0;
    %nor/r;
    %and;
T_53.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.11, 9;
    %load/vec4 v0x560153d3b0f0_0;
    %nor/r;
    %and;
T_53.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.9, 8;
    %load/vec4 v0x560153d3b190_0;
    %parti/s 6, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_53.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_53.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_53.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_53.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_53.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_53.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_53.19, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153d4a2d0_0, 0;
    %jmp T_53.21;
T_53.13 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x560153d3a870_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153d4a2d0_0, 0;
    %jmp T_53.21;
T_53.14 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x560153d3ad70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153d4a2d0_0, 0;
    %jmp T_53.21;
T_53.15 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153d33fe0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153d4a2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153d3ad70_0, 4, 5;
    %jmp T_53.21;
T_53.16 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153d33fe0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153d4a2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153d3ad70_0, 4, 5;
    %jmp T_53.21;
T_53.17 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153d33fe0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153d4a2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153d3ad70_0, 4, 5;
    %jmp T_53.21;
T_53.18 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560153d33fe0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153d4a2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153d3ad70_0, 4, 5;
    %jmp T_53.21;
T_53.19 ;
    %load/vec4 v0x560153d3a560_0;
    %assign/vec4 v0x560153d4a2d0_0, 0;
    %jmp T_53.21;
T_53.21 ;
    %pop/vec4 1;
T_53.9 ;
T_53.4 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x560153e8adc0;
T_54 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560153e8b5d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560153e8b960_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560153e8b700_0, 0, 4;
    %pushi/vec4 50000000, 0, 32;
    %store/vec4 v0x560153e8be00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e8bc60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e8bd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e8ba40_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_0x560153e8adc0;
T_55 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e8bbc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560153e8b960_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x560153e8b7e0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_55.2, 8;
    %load/vec4 v0x560153e8b5d0_0;
    %parti/s 1, 0, 2;
    %and;
T_55.2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153e8b960_0, 4, 5;
    %load/vec4 v0x560153e8b8a0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_55.3, 8;
    %load/vec4 v0x560153e8b5d0_0;
    %parti/s 1, 1, 2;
    %and;
T_55.3;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153e8b960_0, 4, 5;
    %load/vec4 v0x560153e8b530_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_55.4, 8;
    %load/vec4 v0x560153e8b5d0_0;
    %parti/s 1, 2, 3;
    %and;
T_55.4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153e8b960_0, 4, 5;
    %load/vec4 v0x560153e8bd40_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_55.5, 8;
    %load/vec4 v0x560153e8b5d0_0;
    %parti/s 1, 3, 3;
    %and;
T_55.5;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153e8b960_0, 4, 5;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x560153e8adc0;
T_56 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e8bbc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560153e8b700_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x560153e8b960_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153e8b700_0, 4, 5;
T_56.2 ;
    %load/vec4 v0x560153e8b960_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153e8b700_0, 4, 5;
T_56.4 ;
    %load/vec4 v0x560153e8b960_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153e8b700_0, 4, 5;
T_56.6 ;
    %load/vec4 v0x560153e8b960_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560153e8b700_0, 4, 5;
T_56.8 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x560153e8adc0;
T_57 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e8bbc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8ba40_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x560153e8b960_0;
    %or/r;
    %assign/vec4 v0x560153e8ba40_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x560153e8adc0;
T_58 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e8bbc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e8bc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8bd40_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x560153e8be00_0;
    %load/vec4 v0x560153e8bc60_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_58.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e8bd40_0, 0;
    %load/vec4 v0x560153e8be00_0;
    %assign/vec4 v0x560153e8bc60_0, 0;
    %jmp T_58.3;
T_58.2 ;
    %load/vec4 v0x560153e8bc60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x560153e8bc60_0, 0;
T_58.3 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x560153e8adc0;
T_59 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e8bbc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x560153e8b5d0_0, 0;
    %pushi/vec4 50000000, 0, 32;
    %assign/vec4 v0x560153e8be00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8bee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e8c230_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x560153e8c3d0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_59.2, 8;
    %load/vec4 v0x560153e8bee0_0;
    %nor/r;
    %and;
T_59.2;
    %assign/vec4 v0x560153e8bee0_0, 0;
    %load/vec4 v0x560153e8c3d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_59.6, 10;
    %load/vec4 v0x560153e8c4a0_0;
    %and;
T_59.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_59.5, 9;
    %load/vec4 v0x560153e8bee0_0;
    %nor/r;
    %and;
T_59.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.3, 8;
    %load/vec4 v0x560153e8bf80_0;
    %parti/s 6, 2, 3;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_59.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_59.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_59.10, 6;
    %jmp T_59.11;
T_59.7 ;
    %load/vec4 v0x560153e8c160_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x560153e8b5d0_0, 0;
    %jmp T_59.11;
T_59.8 ;
    %load/vec4 v0x560153e8b700_0;
    %load/vec4 v0x560153e8c160_0;
    %parti/s 4, 0, 2;
    %inv;
    %and;
    %assign/vec4 v0x560153e8b700_0, 0;
    %jmp T_59.11;
T_59.9 ;
    %load/vec4 v0x560153e8c160_0;
    %assign/vec4 v0x560153e8be00_0, 0;
    %jmp T_59.11;
T_59.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e8bc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8bd40_0, 0;
    %jmp T_59.11;
T_59.11 ;
    %pop/vec4 1;
    %jmp T_59.4;
T_59.3 ;
    %load/vec4 v0x560153e8c3d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_59.15, 10;
    %load/vec4 v0x560153e8c4a0_0;
    %nor/r;
    %and;
T_59.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_59.14, 9;
    %load/vec4 v0x560153e8bee0_0;
    %nor/r;
    %and;
T_59.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.12, 8;
    %load/vec4 v0x560153e8bf80_0;
    %parti/s 6, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_59.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_59.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_59.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_59.19, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e8c230_0, 0;
    %jmp T_59.21;
T_59.16 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x560153e8b960_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e8c230_0, 0;
    %jmp T_59.21;
T_59.17 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x560153e8b5d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e8c230_0, 0;
    %jmp T_59.21;
T_59.18 ;
    %load/vec4 v0x560153e8be00_0;
    %assign/vec4 v0x560153e8c230_0, 0;
    %jmp T_59.21;
T_59.19 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x560153e8b700_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e8c230_0, 0;
    %jmp T_59.21;
T_59.21 ;
    %pop/vec4 1;
T_59.12 ;
T_59.4 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x560153e95c80;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e96480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e96130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e96540_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e96780_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x560153e962d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e963a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e96860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e966c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e96600_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x560153e95c80;
T_61 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e96a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e963a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e96860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e966c0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x560153e96480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x560153e96940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e96860_0, 0;
    %load/vec4 v0x560153e962d0_0;
    %load/vec4 v0x560153e963a0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_61.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e966c0_0, 0;
    %load/vec4 v0x560153e96130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.8, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e963a0_0, 0;
    %jmp T_61.9;
T_61.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e96480_0, 0;
T_61.9 ;
    %jmp T_61.7;
T_61.6 ;
    %load/vec4 v0x560153e963a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x560153e963a0_0, 0;
T_61.7 ;
    %jmp T_61.5;
T_61.4 ;
    %load/vec4 v0x560153e96860_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x560153e96860_0, 0;
T_61.5 ;
    %jmp T_61.3;
T_61.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e963a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e96860_0, 0;
T_61.3 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x560153e95c80;
T_62 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e96a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e96600_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x560153e96540_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_62.2, 8;
    %load/vec4 v0x560153e966c0_0;
    %and;
T_62.2;
    %assign/vec4 v0x560153e96600_0, 0;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x560153e95c80;
T_63 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e96a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e96480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e96130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e96540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e96780_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x560153e962d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e96aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e96ce0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x560153e96f90_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_63.2, 8;
    %load/vec4 v0x560153e96aa0_0;
    %nor/r;
    %and;
T_63.2;
    %assign/vec4 v0x560153e96aa0_0, 0;
    %load/vec4 v0x560153e96f90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_63.6, 10;
    %load/vec4 v0x560153e97060_0;
    %and;
T_63.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.5, 9;
    %load/vec4 v0x560153e96aa0_0;
    %nor/r;
    %and;
T_63.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.3, 8;
    %load/vec4 v0x560153e96b40_0;
    %parti/s 6, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %jmp T_63.11;
T_63.7 ;
    %load/vec4 v0x560153e96c10_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x560153e96480_0, 0;
    %load/vec4 v0x560153e96c10_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x560153e96130_0, 0;
    %load/vec4 v0x560153e96c10_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x560153e96540_0, 0;
    %jmp T_63.11;
T_63.8 ;
    %load/vec4 v0x560153e96c10_0;
    %assign/vec4 v0x560153e96780_0, 0;
    %jmp T_63.11;
T_63.9 ;
    %load/vec4 v0x560153e96c10_0;
    %assign/vec4 v0x560153e962d0_0, 0;
    %jmp T_63.11;
T_63.10 ;
    %load/vec4 v0x560153e96c10_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e966c0_0, 0;
T_63.12 ;
    %jmp T_63.11;
T_63.11 ;
    %pop/vec4 1;
    %jmp T_63.4;
T_63.3 ;
    %load/vec4 v0x560153e96f90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_63.17, 10;
    %load/vec4 v0x560153e97060_0;
    %nor/r;
    %and;
T_63.17;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.16, 9;
    %load/vec4 v0x560153e96aa0_0;
    %nor/r;
    %and;
T_63.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.14, 8;
    %load/vec4 v0x560153e96b40_0;
    %parti/s 6, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_63.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_63.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_63.22, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e96ce0_0, 0;
    %jmp T_63.24;
T_63.18 ;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x560153e96540_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560153e96130_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560153e96480_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e96ce0_0, 0;
    %jmp T_63.24;
T_63.19 ;
    %load/vec4 v0x560153e96780_0;
    %assign/vec4 v0x560153e96ce0_0, 0;
    %jmp T_63.24;
T_63.20 ;
    %load/vec4 v0x560153e963a0_0;
    %assign/vec4 v0x560153e96ce0_0, 0;
    %jmp T_63.24;
T_63.21 ;
    %load/vec4 v0x560153e962d0_0;
    %assign/vec4 v0x560153e96ce0_0, 0;
    %jmp T_63.24;
T_63.22 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x560153e966c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e96ce0_0, 0;
    %jmp T_63.24;
T_63.24 ;
    %pop/vec4 1;
T_63.14 ;
T_63.4 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x560153e89aa0;
T_64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e89f60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e8a040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e8a5b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e8a1e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e8a310_0, 0, 32;
    %end;
    .thread T_64;
    .scope S_0x560153e89aa0;
T_65 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e8a690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e8a1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e8a310_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x560153e8a100_0;
    %assign/vec4 v0x560153e8a1e0_0, 0;
    %load/vec4 v0x560153e8a1e0_0;
    %assign/vec4 v0x560153e8a310_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x560153e89aa0;
T_66 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e8a690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e89f60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e8a040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e8a5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e8a730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e8a910_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x560153e8aa50_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_66.2, 8;
    %load/vec4 v0x560153e8a730_0;
    %nor/r;
    %and;
T_66.2;
    %assign/vec4 v0x560153e8a730_0, 0;
    %load/vec4 v0x560153e8aa50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_66.6, 10;
    %load/vec4 v0x560153e8aaf0_0;
    %and;
T_66.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.5, 9;
    %load/vec4 v0x560153e8a730_0;
    %nor/r;
    %and;
T_66.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.3, 8;
    %load/vec4 v0x560153e8a7d0_0;
    %parti/s 6, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_66.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_66.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_66.9, 6;
    %jmp T_66.10;
T_66.7 ;
    %load/vec4 v0x560153e8a870_0;
    %assign/vec4 v0x560153e89f60_0, 0;
    %jmp T_66.10;
T_66.8 ;
    %load/vec4 v0x560153e8a870_0;
    %assign/vec4 v0x560153e8a040_0, 0;
    %jmp T_66.10;
T_66.9 ;
    %load/vec4 v0x560153e8a870_0;
    %assign/vec4 v0x560153e8a5b0_0, 0;
    %jmp T_66.10;
T_66.10 ;
    %pop/vec4 1;
    %jmp T_66.4;
T_66.3 ;
    %load/vec4 v0x560153e8aa50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_66.14, 10;
    %load/vec4 v0x560153e8aaf0_0;
    %nor/r;
    %and;
T_66.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.13, 9;
    %load/vec4 v0x560153e8a730_0;
    %nor/r;
    %and;
T_66.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.11, 8;
    %load/vec4 v0x560153e8a7d0_0;
    %parti/s 6, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_66.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_66.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_66.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_66.18, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e8a910_0, 0;
    %jmp T_66.20;
T_66.15 ;
    %load/vec4 v0x560153e89f60_0;
    %assign/vec4 v0x560153e8a910_0, 0;
    %jmp T_66.20;
T_66.16 ;
    %load/vec4 v0x560153e8a310_0;
    %assign/vec4 v0x560153e8a910_0, 0;
    %jmp T_66.20;
T_66.17 ;
    %load/vec4 v0x560153e8a040_0;
    %assign/vec4 v0x560153e8a910_0, 0;
    %jmp T_66.20;
T_66.18 ;
    %load/vec4 v0x560153e8a5b0_0;
    %assign/vec4 v0x560153e8a910_0, 0;
    %jmp T_66.20;
T_66.20 ;
    %pop/vec4 1;
T_66.11 ;
T_66.4 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x560153e97210;
T_67 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e98460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e98d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e98520_0, 0, 1;
    %pushi/vec4 434, 0, 16;
    %store/vec4 v0x560153e97e10_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560153e98ae0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560153e98380_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e986a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e98cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e985e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e97fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153e99310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153e98080_0, 0, 1;
    %end;
    .thread T_67;
    .scope S_0x560153e97210;
T_68 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e98120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e98ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e99310_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e98920_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560153e98a00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560153e98e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e98cd0_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x560153e98a00_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_68.2, 4;
    %vpi_call/w 25 122 "$display", "[UART] TX FSM: state=%d bit_cnt=%d baud_cnt=%d", v0x560153e98ff0_0, v0x560153e98a00_0, v0x560153e98920_0 {0 0 0};
T_68.2 ;
    %load/vec4 v0x560153e98ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_68.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_68.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_68.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_68.7, 6;
    %jmp T_68.8;
T_68.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e99310_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e98920_0, 0;
    %load/vec4 v0x560153e98d90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_68.11, 9;
    %load/vec4 v0x560153e98f30_0;
    %and;
T_68.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.9, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x560153e98ff0_0, 0;
    %load/vec4 v0x560153e98ae0_0;
    %assign/vec4 v0x560153e98e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e98cd0_0, 0;
T_68.9 ;
    %jmp T_68.8;
T_68.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e99310_0, 0;
    %load/vec4 v0x560153e98920_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x560153e98920_0, 0;
    %load/vec4 v0x560153e97e10_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x560153e98920_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_68.12, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x560153e98ff0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e98920_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560153e98a00_0, 0;
    %load/vec4 v0x560153e98e50_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x560153e99310_0, 0;
    %vpi_call/w 25 148 "$display", "[UART] Start bit complete, moving to DATA. tx_shift_reg=0x%02h", v0x560153e98e50_0 {0 0 0};
T_68.12 ;
    %jmp T_68.8;
T_68.6 ;
    %load/vec4 v0x560153e98e50_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x560153e99310_0, 0;
    %load/vec4 v0x560153e98920_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x560153e98920_0, 0;
    %load/vec4 v0x560153e98920_0;
    %cmpi/e 430, 0, 16;
    %jmp/1 T_68.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x560153e98920_0;
    %cmpi/e 431, 0, 16;
    %flag_or 4, 8;
T_68.17;
    %jmp/1 T_68.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x560153e98920_0;
    %cmpi/e 432, 0, 16;
    %flag_or 4, 8;
T_68.16;
    %jmp/0xz  T_68.14, 4;
    %load/vec4 v0x560153e97e10_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %vpi_call/w 25 159 "$display", "[UART] TX_DATA baud_cnt=%0d, comparing to baud_div-1=%0d", v0x560153e98920_0, S<0,vec4,u32> {1 0 0};
T_68.14 ;
    %load/vec4 v0x560153e97e10_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x560153e98920_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_68.18, 5;
    %vpi_call/w 25 164 "$display", "[UART] TX bit[%0d] = %b (shift_reg=0x%02h) baud_div=%0d", v0x560153e98a00_0, &PV<v0x560153e98e50_0, 0, 1>, v0x560153e98e50_0, v0x560153e97e10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x560153e98e50_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e98e50_0, 0;
    %load/vec4 v0x560153e98a00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x560153e98a00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e98920_0, 0;
    %load/vec4 v0x560153e98a00_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_68.20, 4;
    %vpi_call/w 25 172 "$display", "[UART] TX bit 7 complete, moving to STOP" {0 0 0};
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x560153e98ff0_0, 0;
    %jmp T_68.21;
T_68.20 ;
    %load/vec4 v0x560153e98a00_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %vpi_call/w 25 177 "$display", "[UART] TX continuing, next bit_counter=%0d", S<0,vec4,u32> {1 0 0};
T_68.21 ;
T_68.18 ;
    %jmp T_68.8;
T_68.7 ;
    %load/vec4 v0x560153e98920_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_68.22, 4;
    %vpi_call/w 25 186 "$display", "[UART] Entered TX_STOP state" {0 0 0};
T_68.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e99310_0, 0;
    %load/vec4 v0x560153e98920_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x560153e98920_0, 0;
    %load/vec4 v0x560153e97e10_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x560153e98920_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_68.24, 5;
    %vpi_call/w 25 193 "$display", "[UART] TX STOP bit complete, returning to IDLE" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e98ff0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e98920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e98cd0_0, 0;
T_68.24 ;
    %jmp T_68.8;
T_68.8 ;
    %pop/vec4 1;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x560153e97210;
T_69 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e98120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e99190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e99250_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x560153e990d0_0;
    %assign/vec4 v0x560153e99190_0, 0;
    %load/vec4 v0x560153e99190_0;
    %assign/vec4 v0x560153e99250_0, 0;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x560153e97210;
T_70 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e98120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e98840_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e981c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560153e982a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560153e98760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e986a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e985e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e97fb0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x560153e98840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_70.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_70.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_70.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_70.5, 6;
    %jmp T_70.6;
T_70.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e981c0_0, 0;
    %load/vec4 v0x560153e98460_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_70.9, 9;
    %load/vec4 v0x560153e99250_0;
    %nor/r;
    %and;
T_70.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x560153e98840_0, 0;
T_70.7 ;
    %jmp T_70.6;
T_70.3 ;
    %load/vec4 v0x560153e981c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x560153e981c0_0, 0;
    %load/vec4 v0x560153e97e10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x560153e981c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_70.10, 5;
    %load/vec4 v0x560153e99250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.12, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x560153e98840_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e981c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560153e982a0_0, 0;
    %jmp T_70.13;
T_70.12 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e98840_0, 0;
T_70.13 ;
T_70.10 ;
    %jmp T_70.6;
T_70.4 ;
    %load/vec4 v0x560153e981c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x560153e981c0_0, 0;
    %load/vec4 v0x560153e97e10_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x560153e981c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_70.14, 5;
    %load/vec4 v0x560153e99250_0;
    %load/vec4 v0x560153e98760_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e98760_0, 0;
    %load/vec4 v0x560153e982a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x560153e982a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e981c0_0, 0;
    %load/vec4 v0x560153e982a0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_70.16, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x560153e98840_0, 0;
T_70.16 ;
T_70.14 ;
    %jmp T_70.6;
T_70.5 ;
    %load/vec4 v0x560153e981c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x560153e981c0_0, 0;
    %load/vec4 v0x560153e97e10_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x560153e981c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_70.18, 5;
    %load/vec4 v0x560153e99250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.20, 8;
    %load/vec4 v0x560153e986a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e985e0_0, 0;
    %jmp T_70.23;
T_70.22 ;
    %load/vec4 v0x560153e98760_0;
    %assign/vec4 v0x560153e98380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e986a0_0, 0;
T_70.23 ;
    %jmp T_70.21;
T_70.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e97fb0_0, 0;
T_70.21 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560153e98840_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560153e981c0_0, 0;
T_70.18 ;
    %jmp T_70.6;
T_70.6 ;
    %pop/vec4 1;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x560153e97210;
T_71 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e98120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e98080_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x560153e98520_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_71.2, 8;
    %load/vec4 v0x560153e986a0_0;
    %and;
T_71.2;
    %assign/vec4 v0x560153e98080_0, 0;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x560153e97210;
T_72 ;
    %wait E_0x560153df5a30;
    %load/vec4 v0x560153e98120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e98460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e98d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e98520_0, 0;
    %pushi/vec4 434, 0, 16;
    %assign/vec4 v0x560153e97e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e98f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e993d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e99610_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x560153e997b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x560153e993d0_0;
    %nor/r;
    %and;
T_72.2;
    %assign/vec4 v0x560153e993d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e98f30_0, 0;
    %load/vec4 v0x560153e997b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_72.6, 10;
    %load/vec4 v0x560153e99880_0;
    %and;
T_72.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.5, 9;
    %load/vec4 v0x560153e993d0_0;
    %nor/r;
    %and;
T_72.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.3, 8;
    %load/vec4 v0x560153e99470_0;
    %parti/s 6, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_72.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_72.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_72.9, 6;
    %jmp T_72.10;
T_72.7 ;
    %load/vec4 v0x560153e99540_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x560153e98ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560153e98f30_0, 0;
    %jmp T_72.10;
T_72.8 ;
    %load/vec4 v0x560153e99540_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x560153e98460_0, 0;
    %load/vec4 v0x560153e99540_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x560153e98d90_0, 0;
    %load/vec4 v0x560153e99540_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x560153e98520_0, 0;
    %jmp T_72.10;
T_72.9 ;
    %load/vec4 v0x560153e99540_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x560153e97e10_0, 0;
    %jmp T_72.10;
T_72.10 ;
    %pop/vec4 1;
    %jmp T_72.4;
T_72.3 ;
    %load/vec4 v0x560153e997b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_72.14, 10;
    %load/vec4 v0x560153e99880_0;
    %nor/r;
    %and;
T_72.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.13, 9;
    %load/vec4 v0x560153e993d0_0;
    %nor/r;
    %and;
T_72.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.11, 8;
    %load/vec4 v0x560153e99470_0;
    %parti/s 6, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_72.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_72.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_72.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_72.18, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560153e99610_0, 0;
    %jmp T_72.20;
T_72.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x560153e98380_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e99610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e986a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e985e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e97fb0_0, 0;
    %jmp T_72.20;
T_72.16 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x560153e97fb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560153e985e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560153e98cd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560153e986a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e99610_0, 0;
    %vpi_call/w 25 357 "$display", "[UART] STATUS read: tx_empty=%b rx_ready=%b (tx_state=%d baud_cnt=%d)", v0x560153e98cd0_0, v0x560153e986a0_0, v0x560153e98ff0_0, v0x560153e98920_0 {0 0 0};
    %jmp T_72.20;
T_72.17 ;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x560153e98520_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560153e98d90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560153e98460_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e99610_0, 0;
    %jmp T_72.20;
T_72.18 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x560153e97e10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560153e99610_0, 0;
    %jmp T_72.20;
T_72.20 ;
    %pop/vec4 1;
T_72.11 ;
T_72.4 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x560153d1eab0;
T_73 ;
    %wait E_0x560153df59f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153b27cd0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153b0cdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153b27da0_0, 0, 1;
    %load/vec4 v0x560153b5aef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %load/vec4 v0x560153bd4b40_0;
    %store/vec4 v0x560153b27cd0_0, 0, 32;
    %load/vec4 v0x560153bd49a0_0;
    %store/vec4 v0x560153b0cdc0_0, 0, 1;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x560153b5ae50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x560153bc2f10_0;
    %store/vec4 v0x560153b27cd0_0, 0, 32;
    %load/vec4 v0x560153b3aba0_0;
    %store/vec4 v0x560153b0cdc0_0, 0, 1;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x560153be80b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %load/vec4 v0x560153b3a860_0;
    %store/vec4 v0x560153b27cd0_0, 0, 32;
    %load/vec4 v0x560153b33170_0;
    %store/vec4 v0x560153b0cdc0_0, 0, 1;
    %jmp T_73.5;
T_73.4 ;
    %load/vec4 v0x560153be7db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.6, 8;
    %load/vec4 v0x560153acb500_0;
    %store/vec4 v0x560153b27cd0_0, 0, 32;
    %load/vec4 v0x560153acb320_0;
    %store/vec4 v0x560153b0cdc0_0, 0, 1;
    %jmp T_73.7;
T_73.6 ;
    %load/vec4 v0x560153be7ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.8, 8;
    %load/vec4 v0x560153bb5f70_0;
    %store/vec4 v0x560153b27cd0_0, 0, 32;
    %load/vec4 v0x560153bb5d30_0;
    %store/vec4 v0x560153b0cdc0_0, 0, 1;
    %jmp T_73.9;
T_73.8 ;
    %load/vec4 v0x560153b5afb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.10, 8;
    %load/vec4 v0x560153bf22d0_0;
    %store/vec4 v0x560153b27cd0_0, 0, 32;
    %load/vec4 v0x560153b5b130_0;
    %store/vec4 v0x560153b0cdc0_0, 0, 1;
    %jmp T_73.11;
T_73.10 ;
    %load/vec4 v0x560153be7f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x560153b0caa0_0;
    %store/vec4 v0x560153b27cd0_0, 0, 32;
    %load/vec4 v0x560153ad1ec0_0;
    %store/vec4 v0x560153b0cdc0_0, 0, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x560153b5b070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x560153c06100_0;
    %store/vec4 v0x560153b27cd0_0, 0, 32;
    %load/vec4 v0x560153c05e80_0;
    %store/vec4 v0x560153b0cdc0_0, 0, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x560153be7e70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.19, 10;
    %load/vec4 v0x560153bb5bc0_0;
    %and;
T_73.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.18, 9;
    %load/vec4 v0x560153b27b60_0;
    %and;
T_73.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153b27da0_0, 0, 1;
T_73.16 ;
T_73.15 ;
T_73.13 ;
T_73.11 ;
T_73.9 ;
T_73.7 ;
T_73.5 ;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x560153d4a9f0;
T_74 ;
    %wait E_0x560153e08fe0;
    %load/vec4 v0x560153e9f3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e9c0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560153e9bfe0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x560153e9c0a0_0;
    %inv;
    %assign/vec4 v0x560153e9c0a0_0, 0;
    %load/vec4 v0x560153e9c0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x560153e9bfe0_0;
    %inv;
    %assign/vec4 v0x560153e9bfe0_0, 0;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x560153d4a9f0;
T_75 ;
    %wait E_0x560153e0a530;
    %load/vec4 v0x560153e9f3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560153e9f530_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x560153e9f530_0;
    %parti/s 2, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x560153e9f530_0, 0;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x560153d4a9f0;
T_76 ;
    %vpi_call/w 6 239 "$display", "SIMULATION: Loading behavioral ROM from firmware/firmware.hex" {0 0 0};
    %vpi_call/w 6 240 "$readmemh", "firmware/firmware.hex", v0x560153e9f2b0 {0 0 0};
    %end;
    .thread T_76;
    .scope S_0x560153d4a9f0;
T_77 ;
    %wait E_0x560153e0d010;
    %load/vec4 v0x560153e9ef90_0;
    %assign/vec4 v0x560153e9eab0_0, 0;
    %load/vec4 v0x560153e9ef90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x560153e9f030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v0x560153e9eed0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.4, 8;
    %load/vec4 v0x560153e9ec10_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x560153e9eb50_0;
    %parti/s 14, 2, 3;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e9ed50, 0, 4;
T_77.4 ;
    %load/vec4 v0x560153e9eed0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.6, 8;
    %load/vec4 v0x560153e9ec10_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x560153e9eb50_0;
    %parti/s 14, 2, 3;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e9ed50, 4, 5;
T_77.6 ;
    %load/vec4 v0x560153e9eed0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.8, 8;
    %load/vec4 v0x560153e9ec10_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x560153e9eb50_0;
    %parti/s 14, 2, 3;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e9ed50, 4, 5;
T_77.8 ;
    %load/vec4 v0x560153e9eed0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.10, 8;
    %load/vec4 v0x560153e9ec10_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x560153e9eb50_0;
    %parti/s 14, 2, 3;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x560153e9ed50, 4, 5;
T_77.10 ;
T_77.2 ;
    %load/vec4 v0x560153e9eb50_0;
    %parti/s 14, 2, 3;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x560153e9ed50, 4;
    %assign/vec4 v0x560153e9edf0_0, 0;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x560153d1ba10;
T_78 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153ea0880_0, 0, 1;
T_78.0 ;
    %delay 5000, 0;
    %load/vec4 v0x560153ea0880_0;
    %inv;
    %store/vec4 v0x560153ea0880_0, 0, 1;
    %jmp T_78.0;
    %end;
    .thread T_78;
    .scope S_0x560153d1ba10;
T_79 ;
    %vpi_call/w 5 60 "$display", "========================================" {0 0 0};
    %vpi_call/w 5 61 "$display", "INFO: Starting SoC Top Testbench" {0 0 0};
    %vpi_call/w 5 62 "$display", "========================================" {0 0 0};
    %vpi_call/w 5 63 "$display", "INFO: CLK_100MHZ_PERIOD = %0d ns", P_0x560153e1fc70 {0 0 0};
    %vpi_call/w 5 64 "$display", "INFO: UART_BAUD = %0d", P_0x560153e1fcb0 {0 0 0};
    %vpi_call/w 5 65 "$display", "INFO: UART_BIT_PERIOD = %0d ns", P_0x560153e1fcf0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560153ea0d40_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560153ea0d40_0, 0, 1;
    %vpi_call/w 5 70 "$display", "INFO: Reset released at time %0t", $time {0 0 0};
    %end;
    .thread T_79;
    .scope S_0x560153d1ba10;
T_80 ;
    %vpi_call/w 5 75 "$dumpfile", "tb_soc_top.vcd" {0 0 0};
    %vpi_call/w 5 76 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560153d1ba10 {0 0 0};
    %vpi_call/w 5 77 "$display", "INFO: Waveform dumping enabled (tb_soc_top.vcd)" {0 0 0};
    %end;
    .thread T_80;
    .scope S_0x560153d1ba10;
T_81 ;
    %wait E_0x560153d18ec0;
    %vpi_call/w 5 83 "$display", "========================================" {0 0 0};
    %vpi_call/w 5 84 "$display", "INFO: Monitoring SoC Signals" {0 0 0};
    %vpi_call/w 5 85 "$display", "========================================" {0 0 0};
    %delay 1000000, 0;
    %vpi_call/w 5 89 "$display", "INFO: Initial LED state = 4'b%b", v0x560153ea09e0_0 {0 0 0};
    %vpi_call/w 5 90 "$display", "INFO: Initial PWM state = 8'b%b", v0x560153ea0b70_0 {0 0 0};
    %end;
    .thread T_81;
    .scope S_0x560153d1ba10;
T_82 ;
    %fork t_5, S_0x560153d49810;
    %jmp t_4;
    .scope S_0x560153d49810;
t_5 ;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153d19e80, 4, 0;
    %pushi/vec4 101, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153d19e80, 4, 0;
    %pushi/vec4 108, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153d19e80, 4, 0;
    %pushi/vec4 108, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153d19e80, 4, 0;
    %pushi/vec4 111, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153d19e80, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153d19e80, 4, 0;
    %pushi/vec4 87, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153d19e80, 4, 0;
    %pushi/vec4 111, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153d19e80, 4, 0;
    %pushi/vec4 114, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153d19e80, 4, 0;
    %pushi/vec4 108, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153d19e80, 4, 0;
    %pushi/vec4 100, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153d19e80, 4, 0;
    %pushi/vec4 33, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153d19e80, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560153d19e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e5ca30_0, 0, 32;
    %wait E_0x560153d18ec0;
    %delay 100000, 0;
    %vpi_call/w 5 123 "$display", "========================================" {0 0 0};
    %vpi_call/w 5 124 "$display", "INFO: Waiting for UART transmission..." {0 0 0};
    %vpi_call/w 5 125 "$display", "========================================" {0 0 0};
    %wait E_0x560153e72e60;
    %vpi_call/w 5 129 "$display", "INFO: UART Start bit detected at time %0t", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e5ca30_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x560153e5ca30_0;
    %cmpi/s 13, 0, 32;
    %jmp/0xz T_82.1, 5;
    %delay 4340000, 0;
    %load/vec4 v0x560153ea0de0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_82.2, 6;
    %vpi_call/w 5 137 "$display", "ERROR: Start bit is not 0 at time %0t", $time {0 0 0};
    %vpi_call/w 5 138 "$display", "FAIL: UART framing error on byte %0d", v0x560153e5ca30_0 {0 0 0};
    %vpi_call/w 5 139 "$finish" {0 0 0};
T_82.2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560153d19dc0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560153e5ccb0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x560153e5ccb0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_82.5, 5;
    %delay 8680000, 0;
    %load/vec4 v0x560153ea0de0_0;
    %ix/getv/s 4, v0x560153e5ccb0_0;
    %store/vec4 v0x560153d19dc0_0, 4, 1;
    %vpi_call/w 5 147 "$display", "DEBUG: bit[%0d] = %b at time %0t", v0x560153e5ccb0_0, v0x560153ea0de0_0, $time {0 0 0};
    %load/vec4 v0x560153e5ccb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560153e5ccb0_0, 0, 32;
    %jmp T_82.4;
T_82.5 ;
    %vpi_call/w 5 149 "$display", "DEBUG: Assembled byte = 0x%02h (binary: %08b)", v0x560153d19dc0_0, v0x560153d19dc0_0 {0 0 0};
    %delay 8680000, 0;
    %load/vec4 v0x560153ea0de0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_82.6, 6;
    %vpi_call/w 5 154 "$display", "ERROR: Stop bit is not 1 at time %0t (value = %b)", $time, v0x560153ea0de0_0 {0 0 0};
    %vpi_call/w 5 155 "$display", "FAIL: UART stop bit not found on byte %0d!", v0x560153e5ca30_0 {0 0 0};
    %vpi_call/w 5 156 "$finish" {0 0 0};
T_82.6 ;
    %load/vec4 v0x560153d19dc0_0;
    %ix/getv/s 4, v0x560153e5ca30_0;
    %load/vec4a v0x560153d19e80, 4;
    %cmp/e;
    %jmp/0xz  T_82.8, 4;
    %load/vec4 v0x560153d19dc0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_82.12, 5;
    %load/vec4 v0x560153d19dc0_0;
    %pad/u 32;
    %cmpi/u 127, 0, 32;
    %flag_get/vec4 5;
    %and;
T_82.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.10, 8;
    %vpi_call/w 5 162 "$display", "INFO: [%02d] Received 0x%02h '%c' - OK", v0x560153e5ca30_0, v0x560153d19dc0_0, v0x560153d19dc0_0 {0 0 0};
    %jmp T_82.11;
T_82.10 ;
    %vpi_call/w 5 165 "$display", "INFO: [%02d] Received 0x%02h - OK", v0x560153e5ca30_0, v0x560153d19dc0_0 {0 0 0};
T_82.11 ;
    %jmp T_82.9;
T_82.8 ;
    %load/vec4 v0x560153d19dc0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_82.15, 5;
    %load/vec4 v0x560153d19dc0_0;
    %pad/u 32;
    %cmpi/u 127, 0, 32;
    %flag_get/vec4 5;
    %and;
T_82.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.13, 8;
    %vpi_call/w 5 169 "$display", "ERROR: [%02d] Received 0x%02h '%c', expected 0x%02h '%c'", v0x560153e5ca30_0, v0x560153d19dc0_0, v0x560153d19dc0_0, &A<v0x560153d19e80, v0x560153e5ca30_0 >, &A<v0x560153d19e80, v0x560153e5ca30_0 > {0 0 0};
    %jmp T_82.14;
T_82.13 ;
    %vpi_call/w 5 173 "$display", "ERROR: [%02d] Received 0x%02h, expected 0x%02h", v0x560153e5ca30_0, v0x560153d19dc0_0, &A<v0x560153d19e80, v0x560153e5ca30_0 > {0 0 0};
T_82.14 ;
    %vpi_call/w 5 175 "$display", "FAIL: UART data mismatch!" {0 0 0};
    %vpi_call/w 5 176 "$finish" {0 0 0};
T_82.9 ;
    %load/vec4 v0x560153e5ca30_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz  T_82.16, 5;
    %delay 4340000, 0;
    %wait E_0x560153e72e60;
T_82.16 ;
    %load/vec4 v0x560153e5ca30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560153e5ca30_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 1000000, 0;
    %vpi_call/w 5 190 "$display", "========================================" {0 0 0};
    %vpi_call/w 5 191 "$display", "PASS: Successfully received 'Hello World!' via UART" {0 0 0};
    %vpi_call/w 5 192 "$display", "========================================" {0 0 0};
    %vpi_call/w 5 193 "$display", "INFO: Total simulation time: %0t", $time {0 0 0};
    %vpi_call/w 5 194 "$finish" {0 0 0};
    %end;
    .scope S_0x560153d1ba10;
t_4 %join;
    %end;
    .thread T_82;
    .scope S_0x560153d1ba10;
T_83 ;
    %delay 1410065408, 2;
    %vpi_call/w 5 200 "$display", "========================================" {0 0 0};
    %vpi_call/w 5 201 "$display", "ERROR: Test timed out after 10ms" {0 0 0};
    %vpi_call/w 5 202 "$display", "FAIL: No complete UART message received" {0 0 0};
    %vpi_call/w 5 203 "$display", "========================================" {0 0 0};
    %vpi_call/w 5 204 "$finish" {0 0 0};
    %end;
    .thread T_83;
    .scope S_0x560153d1ba10;
T_84 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560153ea0c60_0, 0, 8;
    %wait E_0x560153d18ec0;
T_84.0 ;
    %wait E_0x560153a81220;
    %load/vec4 v0x560153ea0b70_0;
    %load/vec4 v0x560153ea0c60_0;
    %cmp/ne;
    %jmp/0xz  T_84.1, 6;
    %vpi_call/w 5 215 "$display", "INFO: PWM changed: 8'b%b -> 8'b%b at time %0t", v0x560153ea0c60_0, v0x560153ea0b70_0, $time {0 0 0};
    %load/vec4 v0x560153ea0b70_0;
    %store/vec4 v0x560153ea0c60_0, 0, 8;
T_84.1 ;
    %jmp T_84.0;
    %end;
    .thread T_84;
    .scope S_0x560153d1ba10;
T_85 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560153ea0a80_0, 0, 4;
    %wait E_0x560153d18ec0;
    %delay 10000, 0;
    %load/vec4 v0x560153ea09e0_0;
    %store/vec4 v0x560153ea0a80_0, 0, 4;
T_85.0 ;
    %wait E_0x560153a80c60;
    %load/vec4 v0x560153ea09e0_0;
    %load/vec4 v0x560153ea0a80_0;
    %cmp/ne;
    %jmp/0xz  T_85.1, 6;
    %vpi_call/w 5 232 "$display", "INFO: LED changed: 4'b%b -> 4'b%b at time %0t", v0x560153ea0a80_0, v0x560153ea09e0_0, $time {0 0 0};
    %load/vec4 v0x560153ea09e0_0;
    %store/vec4 v0x560153ea0a80_0, 0, 4;
T_85.1 ;
    %jmp T_85.0;
    %end;
    .thread T_85;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/peripherals/adc_interface.v";
    "../rtl/core/interrupt_controller.v";
    "testbench/tb_soc_top.v";
    "../rtl/soc/soc_top.v";
    "../rtl/peripherals/sigma_delta_adc.v";
    "../rtl/bus/wishbone_arbiter_2x1.v";
    "../rtl/bus/wishbone_interconnect.v";
    "../rtl/core/custom_core_wrapper.v";
    "../rtl/core/custom_riscv_core.v";
    "../rtl/core/alu.v";
    "../rtl/core/csr_unit.v";
    "../rtl/core/decoder.v";
    "../rtl/core/exception_unit.v";
    "../rtl/core/mdu.v";
    "../rtl/core/regfile.v";
    "../rtl/peripherals/gpio.v";
    "../rtl/peripherals/protection.v";
    "../rtl/peripherals/pwm_accelerator.v";
    "../rtl/peripherals/carrier_generator.v";
    "../rtl/peripherals/pwm_comparator.v";
    "../rtl/peripherals/sine_generator.v";
    "../rtl/peripherals/timer.v";
    "../rtl/peripherals/uart.v";
