module ShiftReg(input [15:0] iD, input iClock,
					  input iReset,
					  input ilinShiftRight,
					  input ilinShiftLeft,
					  input icircShiftRight,
					  input icircShiftLeft,
					  output reg [15:0] oQ
					  );

always @ (posedge iClock or negedge iReset)
	begin
	if(iReset==1'b0)
		oQ <= 16'b0000000000000000;
	else if ((ilinShiftRight==1'b1))
		oQ <= oQ >> 1;
	else if ((ilinShiftLeft==1'b1))
		oQ <= oQ << 1;
	else if ((icircShiftLeft==1'b1))
	begin
		oQ <= oQ << 1;
		oQ[0] <= oQ[15];
	end
	else if ((icircShiftRight==1'b1))
	begin
		oQ <= oQ >> 1;
		oQ[15] <= oQ[0];
	end
	else
		oQ <= iD;
	end

endmodule
	
	
				