   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32f3x0_hal_ctc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.hal_ctc_deinit,"ax",%progbits
  16              		.align	1
  17              		.global	hal_ctc_deinit
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	hal_ctc_deinit:
  25              	.LFB119:
  26              		.file 1 "../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c"
   1:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
   2:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \file    gd32f3x0_hal_ctc.c
   3:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief   CTC driver
   4:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
   5:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \version 2023-08-01, V1.0.0, HAL firmware for GD32F3x0
   6:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
   7:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
   8:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*
   9:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     Copyright (c) 2023, GigaDevice Semiconductor Inc.
  10:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
  11:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     Redistribution and use in source and binary forms, with or without modification,
  12:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** are permitted provided that the following conditions are met:
  13:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
  14:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  15:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****        list of conditions and the following disclaimer.
  16:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  17:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****        this list of conditions and the following disclaimer in the documentation
  18:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****        and/or other materials provided with the distribution.
  19:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  20:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****        may be used to endorse or promote products derived from this software without
  21:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****        specific prior written permission.
  22:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
  23:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  24:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  25:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  26:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  27:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  28:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  29:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  30:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  31:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  32:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** OF SUCH DAMAGE.
  33:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
  34:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
  35:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #include "gd32f3x0_hal.h"
  36:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #define CTC_FLAG_MASK            ((uint32_t)0x00000700U)
  37:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
  38:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
  39:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      reset CTC peripheral
  40:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  ctc_dev: CTC device information structure
  41:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
  42:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                   the structure parameters altering is automatically configured by core
  43:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
  44:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     HAL_ERR_ADDRESS, HAL_ERR_NONE, details refer to gd32f3x0_hal.h
  45:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
  46:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** int32_t hal_ctc_deinit(hal_ctc_dev_struct *ctc_dev)
  47:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
  27              		.loc 1 47 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 7, -8
  34              		.cfi_offset 14, -4
  35 0002 82B0     		sub	sp, sp, #8
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 7860     		str	r0, [r7, #4]
  48:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #if (1 == HAL_PARAMETER_CHECK)
  49:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* check the parameters */
  50:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(NULL == ctc_dev) {
  51:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         HAL_DEBUGE("pointer [*ctc_dev] address is invalid");
  52:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         return HAL_ERR_ADDRESS;
  53:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
  54:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
  55:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
  56:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     ctc_dev->state = HAL_CTC_STATE_BUSY;
  40              		.loc 1 56 20
  41 0008 7B68     		ldr	r3, [r7, #4]
  42 000a 0222     		movs	r2, #2
  43 000c 5A74     		strb	r2, [r3, #17]
  57:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* reset CTC */
  58:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     hal_rcu_periph_reset_enable(RCU_CTCRST);
  44              		.loc 1 58 5
  45 000e 43F61B70 		movw	r0, #16155
  46 0012 FFF7FEFF 		bl	hal_rcu_periph_reset_enable
  59:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     hal_rcu_periph_reset_disable(RCU_CTCRST);
  47              		.loc 1 59 5
  48 0016 43F61B70 		movw	r0, #16155
  49 001a FFF7FEFF 		bl	hal_rcu_periph_reset_disable
  60:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
  61:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* change CTC error state and state */
  62:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     ctc_dev->error_state = HAL_CTC_ERROR_NONE;
  50              		.loc 1 62 26
  51 001e 7B68     		ldr	r3, [r7, #4]
  52 0020 0022     		movs	r2, #0
  53 0022 1A74     		strb	r2, [r3, #16]
  63:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     ctc_dev->state = HAL_CTC_STATE_RESET;
  54              		.loc 1 63 20
  55 0024 7B68     		ldr	r3, [r7, #4]
  56 0026 0122     		movs	r2, #1
  57 0028 5A74     		strb	r2, [r3, #17]
  64:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
  65:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* return function state */
  66:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     return HAL_ERR_NONE;
  58              		.loc 1 66 12
  59 002a 0023     		movs	r3, #0
  67:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
  60              		.loc 1 67 1
  61 002c 1846     		mov	r0, r3
  62 002e 0837     		adds	r7, r7, #8
  63              		.cfi_def_cfa_offset 8
  64 0030 BD46     		mov	sp, r7
  65              		.cfi_def_cfa_register 13
  66              		@ sp needed
  67 0032 80BD     		pop	{r7, pc}
  68              		.cfi_endproc
  69              	.LFE119:
  71              		.global	__aeabi_i2d
  72              		.global	__aeabi_dadd
  73              		.global	__aeabi_d2uiz
  74              		.global	__aeabi_dmul
  75              		.global	__aeabi_ddiv
  76              		.global	__aeabi_d2iz
  77              		.section	.text.hal_ctc_init,"ax",%progbits
  78              		.align	1
  79              		.global	hal_ctc_init
  80              		.syntax unified
  81              		.thumb
  82              		.thumb_func
  83              		.fpu softvfp
  85              	hal_ctc_init:
  86              	.LFB120:
  68:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
  69:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
  70:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      initialize CTC init structure
  71:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  ctc_dev: CTC device information structure
  72:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
  73:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                   the structure parameters altering is automatically configured by core
  74:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] ctc_init: initialize the CTC parameter struct
  75:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     HAL_ERR_ADDRESS, HAL_ERR_NONE, details refer to gd32f3x0_hal.h
  76:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
  77:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** int32_t hal_ctc_init(hal_ctc_dev_struct *ctc_dev, hal_ctc_init_struct *ctc_init)
  78:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
  87              		.loc 1 78 1
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 16
  90              		@ frame_needed = 1, uses_anonymous_args = 0
  91 0000 80B5     		push	{r7, lr}
  92              		.cfi_def_cfa_offset 8
  93              		.cfi_offset 7, -8
  94              		.cfi_offset 14, -4
  95 0002 84B0     		sub	sp, sp, #16
  96              		.cfi_def_cfa_offset 24
  97 0004 00AF     		add	r7, sp, #0
  98              		.cfi_def_cfa_register 7
  99 0006 7860     		str	r0, [r7, #4]
 100 0008 3960     		str	r1, [r7]
  79:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     uint16_t freq_value = 0U;
 101              		.loc 1 79 14
 102 000a 0023     		movs	r3, #0
 103 000c 7B81     		strh	r3, [r7, #10]	@ movhi
  80:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     uint8_t temp_cklim_value = 0U;
 104              		.loc 1 80 13
 105 000e 0023     		movs	r3, #0
 106 0010 FB73     		strb	r3, [r7, #15]
  81:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     uint16_t temp_reload_value = 0x00;
 107              		.loc 1 81 14
 108 0012 0023     		movs	r3, #0
 109 0014 BB81     		strh	r3, [r7, #12]	@ movhi
  82:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
  83:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #if (1 == HAL_PARAMETER_CHECK)
  84:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* check the parameters */
  85:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if((NULL == ctc_dev) || (NULL == ctc_init)) {
  86:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         HAL_DEBUGE("pointer [ctc_dev] or pointer [ctc_init] address is invalid");
  87:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         /* return function state */
  88:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         return HAL_ERR_ADDRESS;
  89:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
  90:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
  91:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
  92:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     ctc_dev->state = HAL_CTC_STATE_BUSY;
 110              		.loc 1 92 20
 111 0016 7B68     		ldr	r3, [r7, #4]
 112 0018 0222     		movs	r2, #2
 113 001a 5A74     		strb	r2, [r3, #17]
  93:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(ctc_init->source == CTC_REFSOURCE_LXTAL) {
 114              		.loc 1 93 16
 115 001c 3B68     		ldr	r3, [r7]
 116 001e 5B68     		ldr	r3, [r3, #4]
 117              		.loc 1 93 7
 118 0020 B3F1805F 		cmp	r3, #268435456
 119 0024 03D1     		bne	.L4
  94:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ctc_init->frequency = 32768;
 120              		.loc 1 94 29
 121 0026 3B68     		ldr	r3, [r7]
 122 0028 4FF40042 		mov	r2, #32768
 123 002c 5A61     		str	r2, [r3, #20]
 124              	.L4:
  95:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
  96:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(ctc_init->cal_style == CTC_VALUE_AUTO_CAL) {
 125              		.loc 1 96 16
 126 002e 3B68     		ldr	r3, [r7]
 127 0030 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 128              		.loc 1 96 7
 129 0032 012B     		cmp	r3, #1
 130 0034 40F0BD82 		bne	.L5
  97:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         switch(ctc_init->prescaler) {
 131              		.loc 1 97 24
 132 0038 3B68     		ldr	r3, [r7]
 133 003a DB68     		ldr	r3, [r3, #12]
 134              		.loc 1 97 9
 135 003c B3F1E06F 		cmp	r3, #117440512
 136 0040 00F05E82 		beq	.L6
 137 0044 B3F1E06F 		cmp	r3, #117440512
 138 0048 00F2A982 		bhi	.L18
 139 004c B3F1C06F 		cmp	r3, #100663296
 140 0050 00F00782 		beq	.L8
 141 0054 B3F1C06F 		cmp	r3, #100663296
 142 0058 00F2A182 		bhi	.L18
 143 005c B3F1A06F 		cmp	r3, #83886080
 144 0060 00F0B081 		beq	.L9
 145 0064 B3F1A06F 		cmp	r3, #83886080
 146 0068 00F29982 		bhi	.L18
 147 006c B3F1806F 		cmp	r3, #67108864
 148 0070 00F04881 		beq	.L10
 149 0074 B3F1806F 		cmp	r3, #67108864
 150 0078 00F29182 		bhi	.L18
 151 007c B3F1407F 		cmp	r3, #50331648
 152 0080 00F0F180 		beq	.L11
 153 0084 B3F1407F 		cmp	r3, #50331648
 154 0088 00F28982 		bhi	.L18
 155 008c B3F1007F 		cmp	r3, #33554432
 156 0090 00F09A80 		beq	.L12
 157 0094 B3F1007F 		cmp	r3, #33554432
 158 0098 00F28182 		bhi	.L18
 159 009c 002B     		cmp	r3, #0
 160 009e 03D0     		beq	.L13
 161 00a0 B3F1807F 		cmp	r3, #16777216
 162 00a4 40D0     		beq	.L14
  98:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         case CTC_REFSOURCE_PSC_OFF:
  99:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             freq_value = ctc_init->frequency;
 100:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 101:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 102:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 103:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         case CTC_REFSOURCE_PSC_DIV2:
 104:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             freq_value = (int)ctc_init->frequency / 2.0;
 105:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 106:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 107:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 108:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         case CTC_REFSOURCE_PSC_DIV4:
 109:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             freq_value = (int)ctc_init->frequency / 4.0;
 110:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 111:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 112:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 113:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         case CTC_REFSOURCE_PSC_DIV8:
 114:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             freq_value = (int)ctc_init->frequency / 8.0;
 115:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 116:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 117:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 118:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         case CTC_REFSOURCE_PSC_DIV16:
 119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             freq_value = (int)ctc_init->frequency / 16.0;
 120:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 121:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 122:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 123:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         case CTC_REFSOURCE_PSC_DIV32:
 124:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             freq_value = (int)ctc_init->frequency / 32.0;
 125:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 126:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 127:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 128:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         case CTC_REFSOURCE_PSC_DIV64:
 129:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             freq_value = (int)ctc_init->frequency / 64.0;
 130:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 131:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 132:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 133:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         case CTC_REFSOURCE_PSC_DIV128:
 134:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             freq_value = (int)ctc_init->frequency / 128.0;
 135:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 136:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 137:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 138:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         default:
 139:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             HAL_DEBUGW("parameter [ctc_init->prescaler] value is undefine");
 140:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 163              		.loc 1 140 13
 164 00a6 7AE2     		b	.L18
 165              	.L13:
  99:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 166              		.loc 1 99 34
 167 00a8 3B68     		ldr	r3, [r7]
 168 00aa 5B69     		ldr	r3, [r3, #20]
  99:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 169              		.loc 1 99 24
 170 00ac 7B81     		strh	r3, [r7, #10]	@ movhi
 100:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 171              		.loc 1 100 33
 172 00ae 7B89     		ldrh	r3, [r7, #10]
 173 00b0 BF4A     		ldr	r2, .L19+8
 174 00b2 92FBF3F3 		sdiv	r3, r2, r3
 175 00b6 013B     		subs	r3, r3, #1
 176 00b8 1846     		mov	r0, r3
 177 00ba FFF7FEFF 		bl	__aeabi_i2d
 178              	.LVL0:
 179 00be 4FF00002 		mov	r2, #0
 180 00c2 BC4B     		ldr	r3, .L19+12
 181 00c4 FFF7FEFF 		bl	__aeabi_dadd
 182              	.LVL1:
 183 00c8 0246     		mov	r2, r0
 184 00ca 0B46     		mov	r3, r1
 100:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 185              		.loc 1 100 31
 186 00cc 1046     		mov	r0, r2
 187 00ce 1946     		mov	r1, r3
 188 00d0 FFF7FEFF 		bl	__aeabi_d2uiz
 189              	.LVL2:
 190 00d4 0346     		mov	r3, r0
 191 00d6 BB81     		strh	r3, [r7, #12]	@ movhi
 101:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 192              		.loc 1 101 32
 193 00d8 7B89     		ldrh	r3, [r7, #10]
 194 00da B54A     		ldr	r2, .L19+8
 195 00dc 92FBF3F3 		sdiv	r3, r2, r3
 196 00e0 1846     		mov	r0, r3
 197 00e2 FFF7FEFF 		bl	__aeabi_i2d
 198              	.LVL3:
 199 00e6 B0A3     		adr	r3, .L19
 200 00e8 D3E90023 		ldrd	r2, [r3]
 201 00ec FFF7FEFF 		bl	__aeabi_dmul
 202              	.LVL4:
 203 00f0 0246     		mov	r2, r0
 204 00f2 0B46     		mov	r3, r1
 205 00f4 1046     		mov	r0, r2
 206 00f6 1946     		mov	r1, r3
 207 00f8 4FF00002 		mov	r2, #0
 208 00fc 4FF08043 		mov	r3, #1073741824
 209 0100 FFF7FEFF 		bl	__aeabi_ddiv
 210              	.LVL5:
 211 0104 0246     		mov	r2, r0
 212 0106 0B46     		mov	r3, r1
 213 0108 1046     		mov	r0, r2
 214 010a 1946     		mov	r1, r3
 215 010c 4FF00002 		mov	r2, #0
 216 0110 A84B     		ldr	r3, .L19+12
 217 0112 FFF7FEFF 		bl	__aeabi_dadd
 218              	.LVL6:
 219 0116 0246     		mov	r2, r0
 220 0118 0B46     		mov	r3, r1
 221 011a 1046     		mov	r0, r2
 222 011c 1946     		mov	r1, r3
 223 011e FFF7FEFF 		bl	__aeabi_d2iz
 224              	.LVL7:
 225 0122 0346     		mov	r3, r0
 101:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 226              		.loc 1 101 30
 227 0124 FB73     		strb	r3, [r7, #15]
 102:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         case CTC_REFSOURCE_PSC_DIV2:
 228              		.loc 1 102 13
 229 0126 3BE2     		b	.L15
 230              	.L14:
 104:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 231              		.loc 1 104 39
 232 0128 3B68     		ldr	r3, [r7]
 233 012a 5B69     		ldr	r3, [r3, #20]
 104:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 234              		.loc 1 104 51
 235 012c 1846     		mov	r0, r3
 236 012e FFF7FEFF 		bl	__aeabi_i2d
 237              	.LVL8:
 238 0132 4FF00002 		mov	r2, #0
 239 0136 4FF08043 		mov	r3, #1073741824
 240 013a FFF7FEFF 		bl	__aeabi_ddiv
 241              	.LVL9:
 242 013e 0246     		mov	r2, r0
 243 0140 0B46     		mov	r3, r1
 104:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 244              		.loc 1 104 24
 245 0142 1046     		mov	r0, r2
 246 0144 1946     		mov	r1, r3
 247 0146 FFF7FEFF 		bl	__aeabi_d2uiz
 248              	.LVL10:
 249 014a 0346     		mov	r3, r0
 250 014c 7B81     		strh	r3, [r7, #10]	@ movhi
 105:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 251              		.loc 1 105 33
 252 014e 7B89     		ldrh	r3, [r7, #10]
 253 0150 974A     		ldr	r2, .L19+8
 254 0152 92FBF3F3 		sdiv	r3, r2, r3
 255 0156 013B     		subs	r3, r3, #1
 256 0158 1846     		mov	r0, r3
 257 015a FFF7FEFF 		bl	__aeabi_i2d
 258              	.LVL11:
 259 015e 4FF00002 		mov	r2, #0
 260 0162 944B     		ldr	r3, .L19+12
 261 0164 FFF7FEFF 		bl	__aeabi_dadd
 262              	.LVL12:
 263 0168 0246     		mov	r2, r0
 264 016a 0B46     		mov	r3, r1
 105:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 265              		.loc 1 105 31
 266 016c 1046     		mov	r0, r2
 267 016e 1946     		mov	r1, r3
 268 0170 FFF7FEFF 		bl	__aeabi_d2uiz
 269              	.LVL13:
 270 0174 0346     		mov	r3, r0
 271 0176 BB81     		strh	r3, [r7, #12]	@ movhi
 106:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 272              		.loc 1 106 32
 273 0178 7B89     		ldrh	r3, [r7, #10]
 274 017a 8D4A     		ldr	r2, .L19+8
 275 017c 92FBF3F3 		sdiv	r3, r2, r3
 276 0180 1846     		mov	r0, r3
 277 0182 FFF7FEFF 		bl	__aeabi_i2d
 278              	.LVL14:
 279 0186 88A3     		adr	r3, .L19
 280 0188 D3E90023 		ldrd	r2, [r3]
 281 018c FFF7FEFF 		bl	__aeabi_dmul
 282              	.LVL15:
 283 0190 0246     		mov	r2, r0
 284 0192 0B46     		mov	r3, r1
 285 0194 1046     		mov	r0, r2
 286 0196 1946     		mov	r1, r3
 287 0198 4FF00002 		mov	r2, #0
 288 019c 4FF08043 		mov	r3, #1073741824
 289 01a0 FFF7FEFF 		bl	__aeabi_ddiv
 290              	.LVL16:
 291 01a4 0246     		mov	r2, r0
 292 01a6 0B46     		mov	r3, r1
 293 01a8 1046     		mov	r0, r2
 294 01aa 1946     		mov	r1, r3
 295 01ac 4FF00002 		mov	r2, #0
 296 01b0 804B     		ldr	r3, .L19+12
 297 01b2 FFF7FEFF 		bl	__aeabi_dadd
 298              	.LVL17:
 299 01b6 0246     		mov	r2, r0
 300 01b8 0B46     		mov	r3, r1
 301 01ba 1046     		mov	r0, r2
 302 01bc 1946     		mov	r1, r3
 303 01be FFF7FEFF 		bl	__aeabi_d2iz
 304              	.LVL18:
 305 01c2 0346     		mov	r3, r0
 106:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 306              		.loc 1 106 30
 307 01c4 FB73     		strb	r3, [r7, #15]
 107:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         case CTC_REFSOURCE_PSC_DIV4:
 308              		.loc 1 107 13
 309 01c6 EBE1     		b	.L15
 310              	.L12:
 109:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 311              		.loc 1 109 39
 312 01c8 3B68     		ldr	r3, [r7]
 313 01ca 5B69     		ldr	r3, [r3, #20]
 109:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 314              		.loc 1 109 51
 315 01cc 1846     		mov	r0, r3
 316 01ce FFF7FEFF 		bl	__aeabi_i2d
 317              	.LVL19:
 318 01d2 4FF00002 		mov	r2, #0
 319 01d6 784B     		ldr	r3, .L19+16
 320 01d8 FFF7FEFF 		bl	__aeabi_ddiv
 321              	.LVL20:
 322 01dc 0246     		mov	r2, r0
 323 01de 0B46     		mov	r3, r1
 109:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 324              		.loc 1 109 24
 325 01e0 1046     		mov	r0, r2
 326 01e2 1946     		mov	r1, r3
 327 01e4 FFF7FEFF 		bl	__aeabi_d2uiz
 328              	.LVL21:
 329 01e8 0346     		mov	r3, r0
 330 01ea 7B81     		strh	r3, [r7, #10]	@ movhi
 110:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 331              		.loc 1 110 33
 332 01ec 7B89     		ldrh	r3, [r7, #10]
 333 01ee 704A     		ldr	r2, .L19+8
 334 01f0 92FBF3F3 		sdiv	r3, r2, r3
 335 01f4 013B     		subs	r3, r3, #1
 336 01f6 1846     		mov	r0, r3
 337 01f8 FFF7FEFF 		bl	__aeabi_i2d
 338              	.LVL22:
 339 01fc 4FF00002 		mov	r2, #0
 340 0200 6C4B     		ldr	r3, .L19+12
 341 0202 FFF7FEFF 		bl	__aeabi_dadd
 342              	.LVL23:
 343 0206 0246     		mov	r2, r0
 344 0208 0B46     		mov	r3, r1
 110:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 345              		.loc 1 110 31
 346 020a 1046     		mov	r0, r2
 347 020c 1946     		mov	r1, r3
 348 020e FFF7FEFF 		bl	__aeabi_d2uiz
 349              	.LVL24:
 350 0212 0346     		mov	r3, r0
 351 0214 BB81     		strh	r3, [r7, #12]	@ movhi
 111:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 352              		.loc 1 111 32
 353 0216 7B89     		ldrh	r3, [r7, #10]
 354 0218 654A     		ldr	r2, .L19+8
 355 021a 92FBF3F3 		sdiv	r3, r2, r3
 356 021e 1846     		mov	r0, r3
 357 0220 FFF7FEFF 		bl	__aeabi_i2d
 358              	.LVL25:
 359 0224 60A3     		adr	r3, .L19
 360 0226 D3E90023 		ldrd	r2, [r3]
 361 022a FFF7FEFF 		bl	__aeabi_dmul
 362              	.LVL26:
 363 022e 0246     		mov	r2, r0
 364 0230 0B46     		mov	r3, r1
 365 0232 1046     		mov	r0, r2
 366 0234 1946     		mov	r1, r3
 367 0236 4FF00002 		mov	r2, #0
 368 023a 4FF08043 		mov	r3, #1073741824
 369 023e FFF7FEFF 		bl	__aeabi_ddiv
 370              	.LVL27:
 371 0242 0246     		mov	r2, r0
 372 0244 0B46     		mov	r3, r1
 373 0246 1046     		mov	r0, r2
 374 0248 1946     		mov	r1, r3
 375 024a 4FF00002 		mov	r2, #0
 376 024e 594B     		ldr	r3, .L19+12
 377 0250 FFF7FEFF 		bl	__aeabi_dadd
 378              	.LVL28:
 379 0254 0246     		mov	r2, r0
 380 0256 0B46     		mov	r3, r1
 381 0258 1046     		mov	r0, r2
 382 025a 1946     		mov	r1, r3
 383 025c FFF7FEFF 		bl	__aeabi_d2iz
 384              	.LVL29:
 385 0260 0346     		mov	r3, r0
 111:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 386              		.loc 1 111 30
 387 0262 FB73     		strb	r3, [r7, #15]
 112:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         case CTC_REFSOURCE_PSC_DIV8:
 388              		.loc 1 112 13
 389 0264 9CE1     		b	.L15
 390              	.L11:
 114:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 391              		.loc 1 114 39
 392 0266 3B68     		ldr	r3, [r7]
 393 0268 5B69     		ldr	r3, [r3, #20]
 114:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 394              		.loc 1 114 51
 395 026a 1846     		mov	r0, r3
 396 026c FFF7FEFF 		bl	__aeabi_i2d
 397              	.LVL30:
 398 0270 4FF00002 		mov	r2, #0
 399 0274 514B     		ldr	r3, .L19+20
 400 0276 FFF7FEFF 		bl	__aeabi_ddiv
 401              	.LVL31:
 402 027a 0246     		mov	r2, r0
 403 027c 0B46     		mov	r3, r1
 114:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 404              		.loc 1 114 24
 405 027e 1046     		mov	r0, r2
 406 0280 1946     		mov	r1, r3
 407 0282 FFF7FEFF 		bl	__aeabi_d2uiz
 408              	.LVL32:
 409 0286 0346     		mov	r3, r0
 410 0288 7B81     		strh	r3, [r7, #10]	@ movhi
 115:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 411              		.loc 1 115 33
 412 028a 7B89     		ldrh	r3, [r7, #10]
 413 028c 484A     		ldr	r2, .L19+8
 414 028e 92FBF3F3 		sdiv	r3, r2, r3
 415 0292 013B     		subs	r3, r3, #1
 416 0294 1846     		mov	r0, r3
 417 0296 FFF7FEFF 		bl	__aeabi_i2d
 418              	.LVL33:
 419 029a 4FF00002 		mov	r2, #0
 420 029e 454B     		ldr	r3, .L19+12
 421 02a0 FFF7FEFF 		bl	__aeabi_dadd
 422              	.LVL34:
 423 02a4 0246     		mov	r2, r0
 424 02a6 0B46     		mov	r3, r1
 115:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 425              		.loc 1 115 31
 426 02a8 1046     		mov	r0, r2
 427 02aa 1946     		mov	r1, r3
 428 02ac FFF7FEFF 		bl	__aeabi_d2uiz
 429              	.LVL35:
 430 02b0 0346     		mov	r3, r0
 431 02b2 BB81     		strh	r3, [r7, #12]	@ movhi
 116:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 432              		.loc 1 116 32
 433 02b4 7B89     		ldrh	r3, [r7, #10]
 434 02b6 3E4A     		ldr	r2, .L19+8
 435 02b8 92FBF3F3 		sdiv	r3, r2, r3
 436 02bc 1846     		mov	r0, r3
 437 02be FFF7FEFF 		bl	__aeabi_i2d
 438              	.LVL36:
 439 02c2 39A3     		adr	r3, .L19
 440 02c4 D3E90023 		ldrd	r2, [r3]
 441 02c8 FFF7FEFF 		bl	__aeabi_dmul
 442              	.LVL37:
 443 02cc 0246     		mov	r2, r0
 444 02ce 0B46     		mov	r3, r1
 445 02d0 1046     		mov	r0, r2
 446 02d2 1946     		mov	r1, r3
 447 02d4 4FF00002 		mov	r2, #0
 448 02d8 4FF08043 		mov	r3, #1073741824
 449 02dc FFF7FEFF 		bl	__aeabi_ddiv
 450              	.LVL38:
 451 02e0 0246     		mov	r2, r0
 452 02e2 0B46     		mov	r3, r1
 453 02e4 1046     		mov	r0, r2
 454 02e6 1946     		mov	r1, r3
 455 02e8 4FF00002 		mov	r2, #0
 456 02ec 314B     		ldr	r3, .L19+12
 457 02ee FFF7FEFF 		bl	__aeabi_dadd
 458              	.LVL39:
 459 02f2 0246     		mov	r2, r0
 460 02f4 0B46     		mov	r3, r1
 461 02f6 1046     		mov	r0, r2
 462 02f8 1946     		mov	r1, r3
 463 02fa FFF7FEFF 		bl	__aeabi_d2iz
 464              	.LVL40:
 465 02fe 0346     		mov	r3, r0
 116:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 466              		.loc 1 116 30
 467 0300 FB73     		strb	r3, [r7, #15]
 117:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         case CTC_REFSOURCE_PSC_DIV16:
 468              		.loc 1 117 13
 469 0302 4DE1     		b	.L15
 470              	.L10:
 119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 471              		.loc 1 119 39
 472 0304 3B68     		ldr	r3, [r7]
 473 0306 5B69     		ldr	r3, [r3, #20]
 119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 474              		.loc 1 119 51
 475 0308 1846     		mov	r0, r3
 476 030a FFF7FEFF 		bl	__aeabi_i2d
 477              	.LVL41:
 478 030e 4FF00002 		mov	r2, #0
 479 0312 2B4B     		ldr	r3, .L19+24
 480 0314 FFF7FEFF 		bl	__aeabi_ddiv
 481              	.LVL42:
 482 0318 0246     		mov	r2, r0
 483 031a 0B46     		mov	r3, r1
 119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 484              		.loc 1 119 24
 485 031c 1046     		mov	r0, r2
 486 031e 1946     		mov	r1, r3
 487 0320 FFF7FEFF 		bl	__aeabi_d2uiz
 488              	.LVL43:
 489 0324 0346     		mov	r3, r0
 490 0326 7B81     		strh	r3, [r7, #10]	@ movhi
 120:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 491              		.loc 1 120 33
 492 0328 7B89     		ldrh	r3, [r7, #10]
 493 032a 214A     		ldr	r2, .L19+8
 494 032c 92FBF3F3 		sdiv	r3, r2, r3
 495 0330 013B     		subs	r3, r3, #1
 496 0332 1846     		mov	r0, r3
 497 0334 FFF7FEFF 		bl	__aeabi_i2d
 498              	.LVL44:
 499 0338 4FF00002 		mov	r2, #0
 500 033c 1D4B     		ldr	r3, .L19+12
 501 033e FFF7FEFF 		bl	__aeabi_dadd
 502              	.LVL45:
 503 0342 0246     		mov	r2, r0
 504 0344 0B46     		mov	r3, r1
 120:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 505              		.loc 1 120 31
 506 0346 1046     		mov	r0, r2
 507 0348 1946     		mov	r1, r3
 508 034a FFF7FEFF 		bl	__aeabi_d2uiz
 509              	.LVL46:
 510 034e 0346     		mov	r3, r0
 511 0350 BB81     		strh	r3, [r7, #12]	@ movhi
 121:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 512              		.loc 1 121 32
 513 0352 7B89     		ldrh	r3, [r7, #10]
 514 0354 164A     		ldr	r2, .L19+8
 515 0356 92FBF3F3 		sdiv	r3, r2, r3
 516 035a 1846     		mov	r0, r3
 517 035c FFF7FEFF 		bl	__aeabi_i2d
 518              	.LVL47:
 519 0360 11A3     		adr	r3, .L19
 520 0362 D3E90023 		ldrd	r2, [r3]
 521 0366 FFF7FEFF 		bl	__aeabi_dmul
 522              	.LVL48:
 523 036a 0246     		mov	r2, r0
 524 036c 0B46     		mov	r3, r1
 525 036e 1046     		mov	r0, r2
 526 0370 1946     		mov	r1, r3
 527 0372 4FF00002 		mov	r2, #0
 528 0376 4FF08043 		mov	r3, #1073741824
 529 037a FFF7FEFF 		bl	__aeabi_ddiv
 530              	.LVL49:
 531 037e 0246     		mov	r2, r0
 532 0380 0B46     		mov	r3, r1
 533 0382 1046     		mov	r0, r2
 534 0384 1946     		mov	r1, r3
 535 0386 4FF00002 		mov	r2, #0
 536 038a 0A4B     		ldr	r3, .L19+12
 537 038c FFF7FEFF 		bl	__aeabi_dadd
 538              	.LVL50:
 539 0390 0246     		mov	r2, r0
 540 0392 0B46     		mov	r3, r1
 541 0394 1046     		mov	r0, r2
 542 0396 1946     		mov	r1, r3
 543 0398 FFF7FEFF 		bl	__aeabi_d2iz
 544              	.LVL51:
 545 039c 0346     		mov	r3, r0
 121:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 546              		.loc 1 121 30
 547 039e FB73     		strb	r3, [r7, #15]
 122:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         case CTC_REFSOURCE_PSC_DIV32:
 548              		.loc 1 122 13
 549 03a0 FEE0     		b	.L15
 550              	.L20:
 551 03a2 00BFAFF3 		.align	3
 551      0080
 552              	.L19:
 553 03a8 61325530 		.word	810889825
 554 03ac 2AA9533F 		.word	1062447402
 555 03b0 006CDC02 		.word	48000000
 556 03b4 0000E03F 		.word	1071644672
 557 03b8 00001040 		.word	1074790400
 558 03bc 00002040 		.word	1075838976
 559 03c0 00003040 		.word	1076887552
 560              	.L9:
 124:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 561              		.loc 1 124 39
 562 03c4 3B68     		ldr	r3, [r7]
 563 03c6 5B69     		ldr	r3, [r3, #20]
 124:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 564              		.loc 1 124 51
 565 03c8 1846     		mov	r0, r3
 566 03ca FFF7FEFF 		bl	__aeabi_i2d
 567              	.LVL52:
 568 03ce 4FF00002 		mov	r2, #0
 569 03d2 8D4B     		ldr	r3, .L21+8
 570 03d4 FFF7FEFF 		bl	__aeabi_ddiv
 571              	.LVL53:
 572 03d8 0246     		mov	r2, r0
 573 03da 0B46     		mov	r3, r1
 124:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 574              		.loc 1 124 24
 575 03dc 1046     		mov	r0, r2
 576 03de 1946     		mov	r1, r3
 577 03e0 FFF7FEFF 		bl	__aeabi_d2uiz
 578              	.LVL54:
 579 03e4 0346     		mov	r3, r0
 580 03e6 7B81     		strh	r3, [r7, #10]	@ movhi
 125:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 581              		.loc 1 125 33
 582 03e8 7B89     		ldrh	r3, [r7, #10]
 583 03ea 884A     		ldr	r2, .L21+12
 584 03ec 92FBF3F3 		sdiv	r3, r2, r3
 585 03f0 013B     		subs	r3, r3, #1
 586 03f2 1846     		mov	r0, r3
 587 03f4 FFF7FEFF 		bl	__aeabi_i2d
 588              	.LVL55:
 589 03f8 4FF00002 		mov	r2, #0
 590 03fc 844B     		ldr	r3, .L21+16
 591 03fe FFF7FEFF 		bl	__aeabi_dadd
 592              	.LVL56:
 593 0402 0246     		mov	r2, r0
 594 0404 0B46     		mov	r3, r1
 125:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 595              		.loc 1 125 31
 596 0406 1046     		mov	r0, r2
 597 0408 1946     		mov	r1, r3
 598 040a FFF7FEFF 		bl	__aeabi_d2uiz
 599              	.LVL57:
 600 040e 0346     		mov	r3, r0
 601 0410 BB81     		strh	r3, [r7, #12]	@ movhi
 126:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 602              		.loc 1 126 32
 603 0412 7B89     		ldrh	r3, [r7, #10]
 604 0414 7D4A     		ldr	r2, .L21+12
 605 0416 92FBF3F3 		sdiv	r3, r2, r3
 606 041a 1846     		mov	r0, r3
 607 041c FFF7FEFF 		bl	__aeabi_i2d
 608              	.LVL58:
 609 0420 77A3     		adr	r3, .L21
 610 0422 D3E90023 		ldrd	r2, [r3]
 611 0426 FFF7FEFF 		bl	__aeabi_dmul
 612              	.LVL59:
 613 042a 0246     		mov	r2, r0
 614 042c 0B46     		mov	r3, r1
 615 042e 1046     		mov	r0, r2
 616 0430 1946     		mov	r1, r3
 617 0432 4FF00002 		mov	r2, #0
 618 0436 4FF08043 		mov	r3, #1073741824
 619 043a FFF7FEFF 		bl	__aeabi_ddiv
 620              	.LVL60:
 621 043e 0246     		mov	r2, r0
 622 0440 0B46     		mov	r3, r1
 623 0442 1046     		mov	r0, r2
 624 0444 1946     		mov	r1, r3
 625 0446 4FF00002 		mov	r2, #0
 626 044a 714B     		ldr	r3, .L21+16
 627 044c FFF7FEFF 		bl	__aeabi_dadd
 628              	.LVL61:
 629 0450 0246     		mov	r2, r0
 630 0452 0B46     		mov	r3, r1
 631 0454 1046     		mov	r0, r2
 632 0456 1946     		mov	r1, r3
 633 0458 FFF7FEFF 		bl	__aeabi_d2iz
 634              	.LVL62:
 635 045c 0346     		mov	r3, r0
 126:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 636              		.loc 1 126 30
 637 045e FB73     		strb	r3, [r7, #15]
 127:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         case CTC_REFSOURCE_PSC_DIV64:
 638              		.loc 1 127 13
 639 0460 9EE0     		b	.L15
 640              	.L8:
 129:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 641              		.loc 1 129 39
 642 0462 3B68     		ldr	r3, [r7]
 643 0464 5B69     		ldr	r3, [r3, #20]
 129:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 644              		.loc 1 129 51
 645 0466 1846     		mov	r0, r3
 646 0468 FFF7FEFF 		bl	__aeabi_i2d
 647              	.LVL63:
 648 046c 4FF00002 		mov	r2, #0
 649 0470 684B     		ldr	r3, .L21+20
 650 0472 FFF7FEFF 		bl	__aeabi_ddiv
 651              	.LVL64:
 652 0476 0246     		mov	r2, r0
 653 0478 0B46     		mov	r3, r1
 129:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 654              		.loc 1 129 24
 655 047a 1046     		mov	r0, r2
 656 047c 1946     		mov	r1, r3
 657 047e FFF7FEFF 		bl	__aeabi_d2uiz
 658              	.LVL65:
 659 0482 0346     		mov	r3, r0
 660 0484 7B81     		strh	r3, [r7, #10]	@ movhi
 130:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 661              		.loc 1 130 33
 662 0486 7B89     		ldrh	r3, [r7, #10]
 663 0488 604A     		ldr	r2, .L21+12
 664 048a 92FBF3F3 		sdiv	r3, r2, r3
 665 048e 013B     		subs	r3, r3, #1
 666 0490 1846     		mov	r0, r3
 667 0492 FFF7FEFF 		bl	__aeabi_i2d
 668              	.LVL66:
 669 0496 4FF00002 		mov	r2, #0
 670 049a 5D4B     		ldr	r3, .L21+16
 671 049c FFF7FEFF 		bl	__aeabi_dadd
 672              	.LVL67:
 673 04a0 0246     		mov	r2, r0
 674 04a2 0B46     		mov	r3, r1
 130:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 675              		.loc 1 130 31
 676 04a4 1046     		mov	r0, r2
 677 04a6 1946     		mov	r1, r3
 678 04a8 FFF7FEFF 		bl	__aeabi_d2uiz
 679              	.LVL68:
 680 04ac 0346     		mov	r3, r0
 681 04ae BB81     		strh	r3, [r7, #12]	@ movhi
 131:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 682              		.loc 1 131 32
 683 04b0 7B89     		ldrh	r3, [r7, #10]
 684 04b2 564A     		ldr	r2, .L21+12
 685 04b4 92FBF3F3 		sdiv	r3, r2, r3
 686 04b8 1846     		mov	r0, r3
 687 04ba FFF7FEFF 		bl	__aeabi_i2d
 688              	.LVL69:
 689 04be 50A3     		adr	r3, .L21
 690 04c0 D3E90023 		ldrd	r2, [r3]
 691 04c4 FFF7FEFF 		bl	__aeabi_dmul
 692              	.LVL70:
 693 04c8 0246     		mov	r2, r0
 694 04ca 0B46     		mov	r3, r1
 695 04cc 1046     		mov	r0, r2
 696 04ce 1946     		mov	r1, r3
 697 04d0 4FF00002 		mov	r2, #0
 698 04d4 4FF08043 		mov	r3, #1073741824
 699 04d8 FFF7FEFF 		bl	__aeabi_ddiv
 700              	.LVL71:
 701 04dc 0246     		mov	r2, r0
 702 04de 0B46     		mov	r3, r1
 703 04e0 1046     		mov	r0, r2
 704 04e2 1946     		mov	r1, r3
 705 04e4 4FF00002 		mov	r2, #0
 706 04e8 494B     		ldr	r3, .L21+16
 707 04ea FFF7FEFF 		bl	__aeabi_dadd
 708              	.LVL72:
 709 04ee 0246     		mov	r2, r0
 710 04f0 0B46     		mov	r3, r1
 711 04f2 1046     		mov	r0, r2
 712 04f4 1946     		mov	r1, r3
 713 04f6 FFF7FEFF 		bl	__aeabi_d2iz
 714              	.LVL73:
 715 04fa 0346     		mov	r3, r0
 131:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 716              		.loc 1 131 30
 717 04fc FB73     		strb	r3, [r7, #15]
 132:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         case CTC_REFSOURCE_PSC_DIV128:
 718              		.loc 1 132 13
 719 04fe 4FE0     		b	.L15
 720              	.L6:
 134:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 721              		.loc 1 134 39
 722 0500 3B68     		ldr	r3, [r7]
 723 0502 5B69     		ldr	r3, [r3, #20]
 134:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 724              		.loc 1 134 51
 725 0504 1846     		mov	r0, r3
 726 0506 FFF7FEFF 		bl	__aeabi_i2d
 727              	.LVL74:
 728 050a 4FF00002 		mov	r2, #0
 729 050e 424B     		ldr	r3, .L21+24
 730 0510 FFF7FEFF 		bl	__aeabi_ddiv
 731              	.LVL75:
 732 0514 0246     		mov	r2, r0
 733 0516 0B46     		mov	r3, r1
 134:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_reload_value = CRS_CAL_RELOADVALUE(48000000, freq_value);
 734              		.loc 1 134 24
 735 0518 1046     		mov	r0, r2
 736 051a 1946     		mov	r1, r3
 737 051c FFF7FEFF 		bl	__aeabi_d2uiz
 738              	.LVL76:
 739 0520 0346     		mov	r3, r0
 740 0522 7B81     		strh	r3, [r7, #10]	@ movhi
 135:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 741              		.loc 1 135 33
 742 0524 7B89     		ldrh	r3, [r7, #10]
 743 0526 394A     		ldr	r2, .L21+12
 744 0528 92FBF3F3 		sdiv	r3, r2, r3
 745 052c 013B     		subs	r3, r3, #1
 746 052e 1846     		mov	r0, r3
 747 0530 FFF7FEFF 		bl	__aeabi_i2d
 748              	.LVL77:
 749 0534 4FF00002 		mov	r2, #0
 750 0538 354B     		ldr	r3, .L21+16
 751 053a FFF7FEFF 		bl	__aeabi_dadd
 752              	.LVL78:
 753 053e 0246     		mov	r2, r0
 754 0540 0B46     		mov	r3, r1
 135:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             temp_cklim_value = CRS_CAL_CKLIM(48000000, freq_value);
 755              		.loc 1 135 31
 756 0542 1046     		mov	r0, r2
 757 0544 1946     		mov	r1, r3
 758 0546 FFF7FEFF 		bl	__aeabi_d2uiz
 759              	.LVL79:
 760 054a 0346     		mov	r3, r0
 761 054c BB81     		strh	r3, [r7, #12]	@ movhi
 136:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 762              		.loc 1 136 32
 763 054e 7B89     		ldrh	r3, [r7, #10]
 764 0550 2E4A     		ldr	r2, .L21+12
 765 0552 92FBF3F3 		sdiv	r3, r2, r3
 766 0556 1846     		mov	r0, r3
 767 0558 FFF7FEFF 		bl	__aeabi_i2d
 768              	.LVL80:
 769 055c 28A3     		adr	r3, .L21
 770 055e D3E90023 		ldrd	r2, [r3]
 771 0562 FFF7FEFF 		bl	__aeabi_dmul
 772              	.LVL81:
 773 0566 0246     		mov	r2, r0
 774 0568 0B46     		mov	r3, r1
 775 056a 1046     		mov	r0, r2
 776 056c 1946     		mov	r1, r3
 777 056e 4FF00002 		mov	r2, #0
 778 0572 4FF08043 		mov	r3, #1073741824
 779 0576 FFF7FEFF 		bl	__aeabi_ddiv
 780              	.LVL82:
 781 057a 0246     		mov	r2, r0
 782 057c 0B46     		mov	r3, r1
 783 057e 1046     		mov	r0, r2
 784 0580 1946     		mov	r1, r3
 785 0582 4FF00002 		mov	r2, #0
 786 0586 224B     		ldr	r3, .L21+16
 787 0588 FFF7FEFF 		bl	__aeabi_dadd
 788              	.LVL83:
 789 058c 0246     		mov	r2, r0
 790 058e 0B46     		mov	r3, r1
 791 0590 1046     		mov	r0, r2
 792 0592 1946     		mov	r1, r3
 793 0594 FFF7FEFF 		bl	__aeabi_d2iz
 794              	.LVL84:
 795 0598 0346     		mov	r3, r0
 136:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             break;
 796              		.loc 1 136 30
 797 059a FB73     		strb	r3, [r7, #15]
 137:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         default:
 798              		.loc 1 137 13
 799 059c 00E0     		b	.L15
 800              	.L18:
 801              		.loc 1 140 13
 802 059e 00BF     		nop
 803              	.L15:
 141:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         }
 142:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 143:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         /* configure clock trim base limit value */
 144:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_clock_limit_value_config(temp_cklim_value);
 804              		.loc 1 144 9
 805 05a0 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 806 05a2 1846     		mov	r0, r3
 807 05a4 FFF7FEFF 		bl	hals_ctc_clock_limit_value_config
 145:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         /* configure CTC counter reload value */
 146:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_counter_reload_value_config(temp_reload_value);
 808              		.loc 1 146 9
 809 05a8 BB89     		ldrh	r3, [r7, #12]
 810 05aa 1846     		mov	r0, r3
 811 05ac FFF7FEFF 		bl	hals_ctc_counter_reload_value_config
 812 05b0 09E0     		b	.L16
 813              	.L5:
 147:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     } else {
 148:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         /* configure clock trim base limit value */
 149:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_clock_limit_value_config(ctc_init->limit_value);
 814              		.loc 1 149 9
 815 05b2 3B68     		ldr	r3, [r7]
 816 05b4 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 817 05b6 1846     		mov	r0, r3
 818 05b8 FFF7FEFF 		bl	hals_ctc_clock_limit_value_config
 150:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         /* configure CTC counter reload value */
 151:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_counter_reload_value_config(ctc_init->reload_value);
 819              		.loc 1 151 9
 820 05bc 3B68     		ldr	r3, [r7]
 821 05be 5B8A     		ldrh	r3, [r3, #18]
 822 05c0 1846     		mov	r0, r3
 823 05c2 FFF7FEFF 		bl	hals_ctc_counter_reload_value_config
 824              	.L16:
 152:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 153:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 154:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* select reference signal source */
 155:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     hals_ctc_refsource_signal_select(ctc_init->source);
 825              		.loc 1 155 5
 826 05c6 3B68     		ldr	r3, [r7]
 827 05c8 5B68     		ldr	r3, [r3, #4]
 828 05ca 1846     		mov	r0, r3
 829 05cc FFF7FEFF 		bl	hals_ctc_refsource_signal_select
 156:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* configure reference signal source polarity */
 157:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     hals_ctc_refsource_polarity_config(ctc_init->polarity);
 830              		.loc 1 157 5
 831 05d0 3B68     		ldr	r3, [r7]
 832 05d2 9B68     		ldr	r3, [r3, #8]
 833 05d4 1846     		mov	r0, r3
 834 05d6 FFF7FEFF 		bl	hals_ctc_refsource_polarity_config
 158:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* configure reference signal source prescaler */
 159:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     hals_ctc_refsource_prescaler_config(ctc_init->prescaler);
 835              		.loc 1 159 5
 836 05da 3B68     		ldr	r3, [r7]
 837 05dc DB68     		ldr	r3, [r3, #12]
 838 05de 1846     		mov	r0, r3
 839 05e0 FFF7FEFF 		bl	hals_ctc_refsource_prescaler_config
 160:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* configure hardware automatically trim mode */
 161:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     hals_ctc_hardware_trim_mode_config(CTC_HARDWARE_TRIM_MODE_ENABLE);
 840              		.loc 1 161 5
 841 05e4 4020     		movs	r0, #64
 842 05e6 FFF7FEFF 		bl	hals_ctc_hardware_trim_mode_config
 162:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 163:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* change CTC error state and state */
 164:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     ctc_dev->error_state = HAL_CTC_ERROR_NONE;
 843              		.loc 1 164 26
 844 05ea 7B68     		ldr	r3, [r7, #4]
 845 05ec 0022     		movs	r2, #0
 846 05ee 1A74     		strb	r2, [r3, #16]
 165:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     ctc_dev->state = HAL_CTC_STATE_READY;
 847              		.loc 1 165 20
 848 05f0 7B68     		ldr	r3, [r7, #4]
 849 05f2 0522     		movs	r2, #5
 850 05f4 5A74     		strb	r2, [r3, #17]
 166:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 167:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* return function state */
 168:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     return HAL_ERR_NONE;
 851              		.loc 1 168 12
 852 05f6 0023     		movs	r3, #0
 169:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 853              		.loc 1 169 1
 854 05f8 1846     		mov	r0, r3
 855 05fa 1037     		adds	r7, r7, #16
 856              		.cfi_def_cfa_offset 8
 857 05fc BD46     		mov	sp, r7
 858              		.cfi_def_cfa_register 13
 859              		@ sp needed
 860 05fe 80BD     		pop	{r7, pc}
 861              	.L22:
 862              		.align	3
 863              	.L21:
 864 0600 61325530 		.word	810889825
 865 0604 2AA9533F 		.word	1062447402
 866 0608 00004040 		.word	1077936128
 867 060c 006CDC02 		.word	48000000
 868 0610 0000E03F 		.word	1071644672
 869 0614 00005040 		.word	1078984704
 870 0618 00006040 		.word	1080033280
 871              		.cfi_endproc
 872              	.LFE120:
 874              		.section	.text.hal_ctc_struct_init,"ax",%progbits
 875              		.align	1
 876              		.global	hal_ctc_struct_init
 877              		.syntax unified
 878              		.thumb
 879              		.thumb_func
 880              		.fpu softvfp
 882              	hal_ctc_struct_init:
 883              	.LFB121:
 170:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 171:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 172:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      initialize the CTC device structure with the default values
 173:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  hal_struct_type: the argument could be selected from enumeration <hal_ctc_struct_ty
 174:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  p_struct: pointer to CTC structure that contains the configuration information
 175:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 176:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     none
 177:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 178:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** void hal_ctc_struct_init(hal_ctc_struct_type_enum hal_struct_type, void *p_struct)
 179:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 884              		.loc 1 179 1
 885              		.cfi_startproc
 886              		@ args = 0, pretend = 0, frame = 8
 887              		@ frame_needed = 1, uses_anonymous_args = 0
 888              		@ link register save eliminated.
 889 0000 80B4     		push	{r7}
 890              		.cfi_def_cfa_offset 4
 891              		.cfi_offset 7, -4
 892 0002 83B0     		sub	sp, sp, #12
 893              		.cfi_def_cfa_offset 16
 894 0004 00AF     		add	r7, sp, #0
 895              		.cfi_def_cfa_register 7
 896 0006 0346     		mov	r3, r0
 897 0008 3960     		str	r1, [r7]
 898 000a FB71     		strb	r3, [r7, #7]
 180:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #if (1 == HAL_PARAMETER_CHECK)
 181:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* check the parameters */
 182:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(NULL == p_struct) {
 183:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         HAL_DEBUGE("pointer [p_struct] value is invalid");
 184:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 185:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 186:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 187:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     switch(hal_struct_type) {
 899              		.loc 1 187 5
 900 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 901 000e 022B     		cmp	r3, #2
 902 0010 2BD0     		beq	.L24
 903 0012 022B     		cmp	r3, #2
 904 0014 42DC     		bgt	.L29
 905 0016 002B     		cmp	r3, #0
 906 0018 02D0     		beq	.L26
 907 001a 012B     		cmp	r3, #1
 908 001c 18D0     		beq	.L27
 188:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     case HAL_CTC_INIT_STRUCT:
 189:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         /* initialize CTC initialization structure with the default values */
 190:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_init_struct *)p_struct)->cal_style     = CTC_VALUE_AUTO_CAL;
 191:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_init_struct *)p_struct)->source        = CTC_REFSOURCE_LXTAL;
 192:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_init_struct *)p_struct)->polarity      = CTC_REFSOURCE_POLARITY_FALLING;
 193:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_init_struct *)p_struct)->prescaler     = CTC_REFSOURCE_PSC_OFF;
 194:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_init_struct *)p_struct)->limit_value   = 34;
 195:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_init_struct *)p_struct)->reload_value  = 0;
 196:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_init_struct *)p_struct)->frequency  = 1;
 197:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         break;
 198:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     case HAL_CTC_IRQ_STRUCT:
 199:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         /* initialize CTC IRQ structure with the default values */
 200:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_irq_struct *)p_struct)->ctc_ckok_handle             = NULL;
 201:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_irq_struct *)p_struct)->ctc_ckwarn_handle           = NULL;
 202:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_irq_struct *)p_struct)->ctc_err_handle              = NULL;
 203:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_irq_struct *)p_struct)->ctc_eref_handle             = NULL;
 204:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         break;
 205:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     case HAL_CTC_DEV_STRUCT:
 206:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         /* initialize CTC device structure with the default values */
 207:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_dev_struct *)p_struct)->ctc_irq.ctc_ckok_handle    = NULL;
 208:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_dev_struct *)p_struct)->ctc_irq.ctc_ckwarn_handle  = NULL;
 209:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_dev_struct *)p_struct)->ctc_irq.ctc_err_handle     = NULL;
 210:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_dev_struct *)p_struct)->ctc_irq.ctc_eref_handle    = NULL;
 211:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_dev_struct *)p_struct)->error_state                = HAL_CTC_ERROR_NONE;
 212:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_dev_struct *)p_struct)->state                      = HAL_CTC_STATE_NONE;
 213:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_dev_struct *)p_struct)->mutex                      = HAL_MUTEX_UNLOCKED;
 214:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_dev_struct *)p_struct)->priv                       = NULL;
 215:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         break;
 216:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     default:
 217:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         HAL_DEBUGW("parameter [hal_struct_type] value is undefine");
 218:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         break;
 909              		.loc 1 218 9
 910 001e 3DE0     		b	.L29
 911              	.L26:
 190:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_init_struct *)p_struct)->source        = CTC_REFSOURCE_LXTAL;
 912              		.loc 1 190 58
 913 0020 3B68     		ldr	r3, [r7]
 914 0022 0122     		movs	r2, #1
 915 0024 1A70     		strb	r2, [r3]
 191:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_init_struct *)p_struct)->polarity      = CTC_REFSOURCE_POLARITY_FALLING;
 916              		.loc 1 191 58
 917 0026 3B68     		ldr	r3, [r7]
 918 0028 4FF08052 		mov	r2, #268435456
 919 002c 5A60     		str	r2, [r3, #4]
 192:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_init_struct *)p_struct)->prescaler     = CTC_REFSOURCE_PSC_OFF;
 920              		.loc 1 192 58
 921 002e 3B68     		ldr	r3, [r7]
 922 0030 4FF00042 		mov	r2, #-2147483648
 923 0034 9A60     		str	r2, [r3, #8]
 193:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_init_struct *)p_struct)->limit_value   = 34;
 924              		.loc 1 193 58
 925 0036 3B68     		ldr	r3, [r7]
 926 0038 0022     		movs	r2, #0
 927 003a DA60     		str	r2, [r3, #12]
 194:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_init_struct *)p_struct)->reload_value  = 0;
 928              		.loc 1 194 58
 929 003c 3B68     		ldr	r3, [r7]
 930 003e 2222     		movs	r2, #34
 931 0040 1A74     		strb	r2, [r3, #16]
 195:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_init_struct *)p_struct)->frequency  = 1;
 932              		.loc 1 195 58
 933 0042 3B68     		ldr	r3, [r7]
 934 0044 0022     		movs	r2, #0
 935 0046 5A82     		strh	r2, [r3, #18]	@ movhi
 196:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         break;
 936              		.loc 1 196 55
 937 0048 3B68     		ldr	r3, [r7]
 938 004a 0122     		movs	r2, #1
 939 004c 5A61     		str	r2, [r3, #20]
 197:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     case HAL_CTC_IRQ_STRUCT:
 940              		.loc 1 197 9
 941 004e 26E0     		b	.L28
 942              	.L27:
 200:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_irq_struct *)p_struct)->ctc_ckwarn_handle           = NULL;
 943              		.loc 1 200 71
 944 0050 3B68     		ldr	r3, [r7]
 945 0052 0022     		movs	r2, #0
 946 0054 1A60     		str	r2, [r3]
 201:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_irq_struct *)p_struct)->ctc_err_handle              = NULL;
 947              		.loc 1 201 71
 948 0056 3B68     		ldr	r3, [r7]
 949 0058 0022     		movs	r2, #0
 950 005a 5A60     		str	r2, [r3, #4]
 202:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_irq_struct *)p_struct)->ctc_eref_handle             = NULL;
 951              		.loc 1 202 71
 952 005c 3B68     		ldr	r3, [r7]
 953 005e 0022     		movs	r2, #0
 954 0060 9A60     		str	r2, [r3, #8]
 203:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         break;
 955              		.loc 1 203 71
 956 0062 3B68     		ldr	r3, [r7]
 957 0064 0022     		movs	r2, #0
 958 0066 DA60     		str	r2, [r3, #12]
 204:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     case HAL_CTC_DEV_STRUCT:
 959              		.loc 1 204 9
 960 0068 19E0     		b	.L28
 961              	.L24:
 207:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_dev_struct *)p_struct)->ctc_irq.ctc_ckwarn_handle  = NULL;
 962              		.loc 1 207 70
 963 006a 3B68     		ldr	r3, [r7]
 964 006c 0022     		movs	r2, #0
 965 006e 1A60     		str	r2, [r3]
 208:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_dev_struct *)p_struct)->ctc_irq.ctc_err_handle     = NULL;
 966              		.loc 1 208 70
 967 0070 3B68     		ldr	r3, [r7]
 968 0072 0022     		movs	r2, #0
 969 0074 5A60     		str	r2, [r3, #4]
 209:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_dev_struct *)p_struct)->ctc_irq.ctc_eref_handle    = NULL;
 970              		.loc 1 209 70
 971 0076 3B68     		ldr	r3, [r7]
 972 0078 0022     		movs	r2, #0
 973 007a 9A60     		str	r2, [r3, #8]
 210:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_dev_struct *)p_struct)->error_state                = HAL_CTC_ERROR_NONE;
 974              		.loc 1 210 70
 975 007c 3B68     		ldr	r3, [r7]
 976 007e 0022     		movs	r2, #0
 977 0080 DA60     		str	r2, [r3, #12]
 211:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_dev_struct *)p_struct)->state                      = HAL_CTC_STATE_NONE;
 978              		.loc 1 211 70
 979 0082 3B68     		ldr	r3, [r7]
 980 0084 0022     		movs	r2, #0
 981 0086 1A74     		strb	r2, [r3, #16]
 212:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_dev_struct *)p_struct)->mutex                      = HAL_MUTEX_UNLOCKED;
 982              		.loc 1 212 70
 983 0088 3B68     		ldr	r3, [r7]
 984 008a 0022     		movs	r2, #0
 985 008c 5A74     		strb	r2, [r3, #17]
 213:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ((hal_ctc_dev_struct *)p_struct)->priv                       = NULL;
 986              		.loc 1 213 70
 987 008e 3B68     		ldr	r3, [r7]
 988 0090 0022     		movs	r2, #0
 989 0092 9A74     		strb	r2, [r3, #18]
 214:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         break;
 990              		.loc 1 214 70
 991 0094 3B68     		ldr	r3, [r7]
 992 0096 0022     		movs	r2, #0
 993 0098 5A61     		str	r2, [r3, #20]
 215:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     default:
 994              		.loc 1 215 9
 995 009a 00E0     		b	.L28
 996              	.L29:
 997              		.loc 1 218 9
 998 009c 00BF     		nop
 999              	.L28:
 219:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 220:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 1000              		.loc 1 220 1
 1001 009e 00BF     		nop
 1002 00a0 0C37     		adds	r7, r7, #12
 1003              		.cfi_def_cfa_offset 4
 1004 00a2 BD46     		mov	sp, r7
 1005              		.cfi_def_cfa_register 13
 1006              		@ sp needed
 1007 00a4 80BC     		pop	{r7}
 1008              		.cfi_restore 7
 1009              		.cfi_def_cfa_offset 0
 1010 00a6 7047     		bx	lr
 1011              		.cfi_endproc
 1012              	.LFE121:
 1014              		.section	.text.hal_ctc_start,"ax",%progbits
 1015              		.align	1
 1016              		.global	hal_ctc_start
 1017              		.syntax unified
 1018              		.thumb
 1019              		.thumb_func
 1020              		.fpu softvfp
 1022              	hal_ctc_start:
 1023              	.LFB122:
 221:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 222:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 223:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      start CTC peripheral
 224:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  ctc_dev: CTC device information structure
 225:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 226:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                   the structure parameters altering is automatically configured by core
 227:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 228:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     HAL_ERR_ADDRESS, HAL_ERR_NONE, details refer to gd32f3x0_hal.h
 229:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 230:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** int32_t hal_ctc_start(hal_ctc_dev_struct *ctc_dev)
 231:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 1024              		.loc 1 231 1
 1025              		.cfi_startproc
 1026              		@ args = 0, pretend = 0, frame = 8
 1027              		@ frame_needed = 1, uses_anonymous_args = 0
 1028 0000 80B5     		push	{r7, lr}
 1029              		.cfi_def_cfa_offset 8
 1030              		.cfi_offset 7, -8
 1031              		.cfi_offset 14, -4
 1032 0002 82B0     		sub	sp, sp, #8
 1033              		.cfi_def_cfa_offset 16
 1034 0004 00AF     		add	r7, sp, #0
 1035              		.cfi_def_cfa_register 7
 1036 0006 7860     		str	r0, [r7, #4]
 232:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #if (1 == HAL_PARAMETER_CHECK)
 233:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* check the parameters */
 234:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(NULL == ctc_dev) {
 235:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         HAL_DEBUGE("pointer [ctc_dev] address is invalid");
 236:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         return HAL_ERR_ADDRESS;
 237:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 238:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 239:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 240:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     ctc_dev->state = HAL_CTC_STATE_BUSY;
 1037              		.loc 1 240 20
 1038 0008 7B68     		ldr	r3, [r7, #4]
 1039 000a 0222     		movs	r2, #2
 1040 000c 5A74     		strb	r2, [r3, #17]
 241:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 242:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* enable CTC trim counter */
 243:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     hals_ctc_counter_enable();
 1041              		.loc 1 243 5
 1042 000e FFF7FEFF 		bl	hals_ctc_counter_enable
 244:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 245:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     ctc_dev->state = HAL_CTC_STATE_READY;
 1043              		.loc 1 245 20
 1044 0012 7B68     		ldr	r3, [r7, #4]
 1045 0014 0522     		movs	r2, #5
 1046 0016 5A74     		strb	r2, [r3, #17]
 246:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* return function state */
 247:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     return HAL_ERR_NONE;
 1047              		.loc 1 247 12
 1048 0018 0023     		movs	r3, #0
 248:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 1049              		.loc 1 248 1
 1050 001a 1846     		mov	r0, r3
 1051 001c 0837     		adds	r7, r7, #8
 1052              		.cfi_def_cfa_offset 8
 1053 001e BD46     		mov	sp, r7
 1054              		.cfi_def_cfa_register 13
 1055              		@ sp needed
 1056 0020 80BD     		pop	{r7, pc}
 1057              		.cfi_endproc
 1058              	.LFE122:
 1060              		.section	.text.hal_ctc_stop,"ax",%progbits
 1061              		.align	1
 1062              		.global	hal_ctc_stop
 1063              		.syntax unified
 1064              		.thumb
 1065              		.thumb_func
 1066              		.fpu softvfp
 1068              	hal_ctc_stop:
 1069              	.LFB123:
 249:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 250:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 251:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      stop CTC peripheral
 252:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  ctc_dev: CTC device information structure
 253:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 254:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                   the structure parameters altering is automatically configured by core
 255:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 256:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     HAL_ERR_ADDRESS, HAL_ERR_NONE, details refer to gd32f3x0_hal.h
 257:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 258:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** int32_t hal_ctc_stop(hal_ctc_dev_struct *ctc_dev)
 259:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 1070              		.loc 1 259 1
 1071              		.cfi_startproc
 1072              		@ args = 0, pretend = 0, frame = 8
 1073              		@ frame_needed = 1, uses_anonymous_args = 0
 1074 0000 80B5     		push	{r7, lr}
 1075              		.cfi_def_cfa_offset 8
 1076              		.cfi_offset 7, -8
 1077              		.cfi_offset 14, -4
 1078 0002 82B0     		sub	sp, sp, #8
 1079              		.cfi_def_cfa_offset 16
 1080 0004 00AF     		add	r7, sp, #0
 1081              		.cfi_def_cfa_register 7
 1082 0006 7860     		str	r0, [r7, #4]
 260:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #if (1 == HAL_PARAMETER_CHECK)
 261:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* check the parameters */
 262:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(NULL == ctc_dev) {
 263:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         HAL_DEBUGE("pointer [ctc_dev] address is invalid");
 264:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         return HAL_ERR_ADDRESS;
 265:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 266:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 267:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 268:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     ctc_dev->state = HAL_CTC_STATE_BUSY;
 1083              		.loc 1 268 20
 1084 0008 7B68     		ldr	r3, [r7, #4]
 1085 000a 0222     		movs	r2, #2
 1086 000c 5A74     		strb	r2, [r3, #17]
 269:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 270:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* disable CTC trim counter */
 271:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     hals_ctc_counter_disable();
 1087              		.loc 1 271 5
 1088 000e FFF7FEFF 		bl	hals_ctc_counter_disable
 272:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 273:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     ctc_dev->state = HAL_CTC_STATE_READY;
 1089              		.loc 1 273 20
 1090 0012 7B68     		ldr	r3, [r7, #4]
 1091 0014 0522     		movs	r2, #5
 1092 0016 5A74     		strb	r2, [r3, #17]
 274:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* return function state */
 275:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     return HAL_ERR_NONE;
 1093              		.loc 1 275 12
 1094 0018 0023     		movs	r3, #0
 276:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 1095              		.loc 1 276 1
 1096 001a 1846     		mov	r0, r3
 1097 001c 0837     		adds	r7, r7, #8
 1098              		.cfi_def_cfa_offset 8
 1099 001e BD46     		mov	sp, r7
 1100              		.cfi_def_cfa_register 13
 1101              		@ sp needed
 1102 0020 80BD     		pop	{r7, pc}
 1103              		.cfi_endproc
 1104              	.LFE123:
 1106              		.section	.text.hal_ctc_irc48m_trim_value_config,"ax",%progbits
 1107              		.align	1
 1108              		.global	hal_ctc_irc48m_trim_value_config
 1109              		.syntax unified
 1110              		.thumb
 1111              		.thumb_func
 1112              		.fpu softvfp
 1114              	hal_ctc_irc48m_trim_value_config:
 1115              	.LFB124:
 277:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 278:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 279:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      configure the IRC48M trim value
 280:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  ctc_dev: CTC device information structure
 281:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 282:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                   the structure parameters altering is automatically configured by core
 283:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  trim_value: 6-bit IRC48M trim value
 284:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        0x00-0x3F
 285:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 286:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     none
 287:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 288:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** void hal_ctc_irc48m_trim_value_config(hal_ctc_dev_struct *ctc_dev, uint8_t trim_value)
 289:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 1116              		.loc 1 289 1
 1117              		.cfi_startproc
 1118              		@ args = 0, pretend = 0, frame = 8
 1119              		@ frame_needed = 1, uses_anonymous_args = 0
 1120 0000 80B5     		push	{r7, lr}
 1121              		.cfi_def_cfa_offset 8
 1122              		.cfi_offset 7, -8
 1123              		.cfi_offset 14, -4
 1124 0002 82B0     		sub	sp, sp, #8
 1125              		.cfi_def_cfa_offset 16
 1126 0004 00AF     		add	r7, sp, #0
 1127              		.cfi_def_cfa_register 7
 1128 0006 7860     		str	r0, [r7, #4]
 1129 0008 0B46     		mov	r3, r1
 1130 000a FB70     		strb	r3, [r7, #3]
 290:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #if (1 == HAL_PARAMETER_CHECK)
 291:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* check the parameters */
 292:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(NULL == ctc_dev) {
 293:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         HAL_DEBUGE("pointer [*ctc_dev] address is invalid");
 294:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 295:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 296:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 297:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     hals_ctc_irc48m_trim_value_config(trim_value);
 1131              		.loc 1 297 5
 1132 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1133 000e 1846     		mov	r0, r3
 1134 0010 FFF7FEFF 		bl	hals_ctc_irc48m_trim_value_config
 298:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 1135              		.loc 1 298 1
 1136 0014 00BF     		nop
 1137 0016 0837     		adds	r7, r7, #8
 1138              		.cfi_def_cfa_offset 8
 1139 0018 BD46     		mov	sp, r7
 1140              		.cfi_def_cfa_register 13
 1141              		@ sp needed
 1142 001a 80BD     		pop	{r7, pc}
 1143              		.cfi_endproc
 1144              	.LFE124:
 1146              		.section	.text.hal_ctc_irq,"ax",%progbits
 1147              		.align	1
 1148              		.global	hal_ctc_irq
 1149              		.syntax unified
 1150              		.thumb
 1151              		.thumb_func
 1152              		.fpu softvfp
 1154              	hal_ctc_irq:
 1155              	.LFB125:
 299:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 300:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 301:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      CTC interrupt handler content function,which is merely used in ctc_handler
 302:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  ctc_dev: CTC device information structure
 303:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 304:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                   the structure parameters altering is automatically configured by core
 305:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 306:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     none
 307:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 308:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** void hal_ctc_irq(hal_ctc_dev_struct *ctc_dev)
 309:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 1156              		.loc 1 309 1
 1157              		.cfi_startproc
 1158              		@ args = 0, pretend = 0, frame = 8
 1159              		@ frame_needed = 1, uses_anonymous_args = 0
 1160 0000 80B5     		push	{r7, lr}
 1161              		.cfi_def_cfa_offset 8
 1162              		.cfi_offset 7, -8
 1163              		.cfi_offset 14, -4
 1164 0002 82B0     		sub	sp, sp, #8
 1165              		.cfi_def_cfa_offset 16
 1166 0004 00AF     		add	r7, sp, #0
 1167              		.cfi_def_cfa_register 7
 1168 0006 7860     		str	r0, [r7, #4]
 310:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #if (1 == HAL_PARAMETER_CHECK)
 311:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* check the parameters */
 312:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(NULL == ctc_dev) {
 313:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         HAL_DEBUGE("pointer [ctc_dev] address is invalid");
 314:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 315:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 316:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 317:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* check interrupt state bit */
 318:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(SET == hals_ctc_interrupt_flag_get(CTC_INT_FLAG_CKOK)) {
 1169              		.loc 1 318 15
 1170 0008 0120     		movs	r0, #1
 1171 000a FFF7FEFF 		bl	hals_ctc_interrupt_flag_get
 1172 000e 0346     		mov	r3, r0
 1173              		.loc 1 318 7
 1174 0010 012B     		cmp	r3, #1
 1175 0012 0AD1     		bne	.L36
 319:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         /* clear interrupt flag */
 320:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_interrupt_flag_clear(CTC_INT_FLAG_CKOK);
 1176              		.loc 1 320 9
 1177 0014 0120     		movs	r0, #1
 1178 0016 FFF7FEFF 		bl	hals_ctc_interrupt_flag_clear
 321:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         /* ok callback */
 322:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         if(NULL != (ctc_dev->ctc_irq.ctc_ckok_handle)) {
 1179              		.loc 1 322 37
 1180 001a 7B68     		ldr	r3, [r7, #4]
 1181 001c 1B68     		ldr	r3, [r3]
 1182              		.loc 1 322 11
 1183 001e 002B     		cmp	r3, #0
 1184 0020 03D0     		beq	.L36
 323:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             ctc_dev->ctc_irq.ctc_ckok_handle(ctc_dev);
 1185              		.loc 1 323 29
 1186 0022 7B68     		ldr	r3, [r7, #4]
 1187 0024 1B68     		ldr	r3, [r3]
 1188              		.loc 1 323 13
 1189 0026 7868     		ldr	r0, [r7, #4]
 1190 0028 9847     		blx	r3
 1191              	.LVL85:
 1192              	.L36:
 324:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         }
 325:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 326:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 327:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* check interrupt state bit */
 328:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(SET == hals_ctc_interrupt_flag_get(CTC_INT_FLAG_CKWARN)) {
 1193              		.loc 1 328 15
 1194 002a 0220     		movs	r0, #2
 1195 002c FFF7FEFF 		bl	hals_ctc_interrupt_flag_get
 1196 0030 0346     		mov	r3, r0
 1197              		.loc 1 328 7
 1198 0032 012B     		cmp	r3, #1
 1199 0034 0AD1     		bne	.L37
 329:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         /* clear interrupt flag */
 330:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_interrupt_flag_clear(CTC_INT_FLAG_CKWARN);
 1200              		.loc 1 330 9
 1201 0036 0220     		movs	r0, #2
 1202 0038 FFF7FEFF 		bl	hals_ctc_interrupt_flag_clear
 331:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         /* warning callback */
 332:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         if(NULL != (ctc_dev->ctc_irq.ctc_ckwarn_handle)) {
 1203              		.loc 1 332 37
 1204 003c 7B68     		ldr	r3, [r7, #4]
 1205 003e 5B68     		ldr	r3, [r3, #4]
 1206              		.loc 1 332 11
 1207 0040 002B     		cmp	r3, #0
 1208 0042 03D0     		beq	.L37
 333:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             ctc_dev->ctc_irq.ctc_ckwarn_handle(ctc_dev);
 1209              		.loc 1 333 29
 1210 0044 7B68     		ldr	r3, [r7, #4]
 1211 0046 5B68     		ldr	r3, [r3, #4]
 1212              		.loc 1 333 13
 1213 0048 7868     		ldr	r0, [r7, #4]
 1214 004a 9847     		blx	r3
 1215              	.LVL86:
 1216              	.L37:
 334:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         }
 335:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 336:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 337:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* check interrupt state bit */
 338:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(SET == hals_ctc_interrupt_flag_get(CTC_INT_FLAG_ERR)) {
 1217              		.loc 1 338 15
 1218 004c 0420     		movs	r0, #4
 1219 004e FFF7FEFF 		bl	hals_ctc_interrupt_flag_get
 1220 0052 0346     		mov	r3, r0
 1221              		.loc 1 338 7
 1222 0054 012B     		cmp	r3, #1
 1223 0056 0AD1     		bne	.L38
 339:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         /* clear interrupt flag */
 340:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_interrupt_flag_clear(CTC_INT_FLAG_ERR);
 1224              		.loc 1 340 9
 1225 0058 0420     		movs	r0, #4
 1226 005a FFF7FEFF 		bl	hals_ctc_interrupt_flag_clear
 341:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         /* error callback */
 342:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         if(NULL != (ctc_dev->ctc_irq.ctc_err_handle)) {
 1227              		.loc 1 342 37
 1228 005e 7B68     		ldr	r3, [r7, #4]
 1229 0060 9B68     		ldr	r3, [r3, #8]
 1230              		.loc 1 342 11
 1231 0062 002B     		cmp	r3, #0
 1232 0064 03D0     		beq	.L38
 343:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             ctc_dev->ctc_irq.ctc_err_handle(ctc_dev);
 1233              		.loc 1 343 29
 1234 0066 7B68     		ldr	r3, [r7, #4]
 1235 0068 9B68     		ldr	r3, [r3, #8]
 1236              		.loc 1 343 13
 1237 006a 7868     		ldr	r0, [r7, #4]
 1238 006c 9847     		blx	r3
 1239              	.LVL87:
 1240              	.L38:
 344:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         }
 345:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 346:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 347:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* check interrupt state bit */
 348:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(SET == hals_ctc_interrupt_flag_get(CTC_INT_FLAG_EREF)) {
 1241              		.loc 1 348 15
 1242 006e 0820     		movs	r0, #8
 1243 0070 FFF7FEFF 		bl	hals_ctc_interrupt_flag_get
 1244 0074 0346     		mov	r3, r0
 1245              		.loc 1 348 7
 1246 0076 012B     		cmp	r3, #1
 1247 0078 0AD1     		bne	.L40
 349:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         /* clear interrupt flag */
 350:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_interrupt_flag_clear(CTC_INT_FLAG_EREF);
 1248              		.loc 1 350 9
 1249 007a 0820     		movs	r0, #8
 1250 007c FFF7FEFF 		bl	hals_ctc_interrupt_flag_clear
 351:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         /* expect reference callback */
 352:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         if(NULL != (ctc_dev->ctc_irq.ctc_eref_handle)) {
 1251              		.loc 1 352 37
 1252 0080 7B68     		ldr	r3, [r7, #4]
 1253 0082 DB68     		ldr	r3, [r3, #12]
 1254              		.loc 1 352 11
 1255 0084 002B     		cmp	r3, #0
 1256 0086 03D0     		beq	.L40
 353:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****             ctc_dev->ctc_irq.ctc_eref_handle(ctc_dev);
 1257              		.loc 1 353 29
 1258 0088 7B68     		ldr	r3, [r7, #4]
 1259 008a DB68     		ldr	r3, [r3, #12]
 1260              		.loc 1 353 13
 1261 008c 7868     		ldr	r0, [r7, #4]
 1262 008e 9847     		blx	r3
 1263              	.LVL88:
 1264              	.L40:
 354:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         }
 355:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 356:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 1265              		.loc 1 356 1
 1266 0090 00BF     		nop
 1267 0092 0837     		adds	r7, r7, #8
 1268              		.cfi_def_cfa_offset 8
 1269 0094 BD46     		mov	sp, r7
 1270              		.cfi_def_cfa_register 13
 1271              		@ sp needed
 1272 0096 80BD     		pop	{r7, pc}
 1273              		.cfi_endproc
 1274              	.LFE125:
 1276              		.section	.text.hal_ctc_irq_handle_set,"ax",%progbits
 1277              		.align	1
 1278              		.global	hal_ctc_irq_handle_set
 1279              		.syntax unified
 1280              		.thumb
 1281              		.thumb_func
 1282              		.fpu softvfp
 1284              	hal_ctc_irq_handle_set:
 1285              	.LFB126:
 357:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 358:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 359:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      CTC interrupt handler content function,which is merely used in ctc_handler
 360:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  ctc_dev: CTC device information structure
 361:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 362:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                   the structure parameters altering is automatically configured by core
 363:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  p_irq: point to CTC interrupt callback functions structure
 364:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 365:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     none
 366:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 367:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** void hal_ctc_irq_handle_set(hal_ctc_dev_struct *ctc_dev, hal_ctc_irq_struct *p_irq)
 368:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 1286              		.loc 1 368 1
 1287              		.cfi_startproc
 1288              		@ args = 0, pretend = 0, frame = 8
 1289              		@ frame_needed = 1, uses_anonymous_args = 0
 1290              		@ link register save eliminated.
 1291 0000 80B4     		push	{r7}
 1292              		.cfi_def_cfa_offset 4
 1293              		.cfi_offset 7, -4
 1294 0002 83B0     		sub	sp, sp, #12
 1295              		.cfi_def_cfa_offset 16
 1296 0004 00AF     		add	r7, sp, #0
 1297              		.cfi_def_cfa_register 7
 1298 0006 7860     		str	r0, [r7, #4]
 1299 0008 3960     		str	r1, [r7]
 369:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #if (1 == HAL_PARAMETER_CHECK)
 370:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* check the parameters */
 371:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if((NULL == ctc_dev) || (NULL == p_irq)) {
 372:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         HAL_DEBUGE("pointer [ctc_dev] or pointer [p_irq] address is invalid");
 373:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 374:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 375:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 376:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* clock trim OK interrupt handler set */
 377:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(NULL != p_irq->ctc_ckok_handle) {
 1300              		.loc 1 377 21
 1301 000a 3B68     		ldr	r3, [r7]
 1302 000c 1B68     		ldr	r3, [r3]
 1303              		.loc 1 377 7
 1304 000e 002B     		cmp	r3, #0
 1305 0010 04D0     		beq	.L42
 378:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ctc_dev->ctc_irq.ctc_ckok_handle = p_irq->ctc_ckok_handle;
 1306              		.loc 1 378 49
 1307 0012 3B68     		ldr	r3, [r7]
 1308 0014 1A68     		ldr	r2, [r3]
 1309              		.loc 1 378 42
 1310 0016 7B68     		ldr	r3, [r7, #4]
 1311 0018 1A60     		str	r2, [r3]
 1312 001a 02E0     		b	.L43
 1313              	.L42:
 379:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     } else {
 380:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ctc_dev->ctc_irq.ctc_ckok_handle = NULL;
 1314              		.loc 1 380 42
 1315 001c 7B68     		ldr	r3, [r7, #4]
 1316 001e 0022     		movs	r2, #0
 1317 0020 1A60     		str	r2, [r3]
 1318              	.L43:
 381:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 382:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 383:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* clock trim warning interrupt handler set */
 384:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(NULL != p_irq->ctc_ckwarn_handle) {
 1319              		.loc 1 384 21
 1320 0022 3B68     		ldr	r3, [r7]
 1321 0024 5B68     		ldr	r3, [r3, #4]
 1322              		.loc 1 384 7
 1323 0026 002B     		cmp	r3, #0
 1324 0028 04D0     		beq	.L44
 385:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ctc_dev->ctc_irq.ctc_ckwarn_handle = p_irq->ctc_ckwarn_handle;
 1325              		.loc 1 385 51
 1326 002a 3B68     		ldr	r3, [r7]
 1327 002c 5A68     		ldr	r2, [r3, #4]
 1328              		.loc 1 385 44
 1329 002e 7B68     		ldr	r3, [r7, #4]
 1330 0030 5A60     		str	r2, [r3, #4]
 1331 0032 02E0     		b	.L45
 1332              	.L44:
 386:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     } else {
 387:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ctc_dev->ctc_irq.ctc_ckwarn_handle = NULL;
 1333              		.loc 1 387 44
 1334 0034 7B68     		ldr	r3, [r7, #4]
 1335 0036 0022     		movs	r2, #0
 1336 0038 5A60     		str	r2, [r3, #4]
 1337              	.L45:
 388:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 389:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 390:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* error interrupt handler set */
 391:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(NULL != p_irq->ctc_err_handle) {
 1338              		.loc 1 391 21
 1339 003a 3B68     		ldr	r3, [r7]
 1340 003c 9B68     		ldr	r3, [r3, #8]
 1341              		.loc 1 391 7
 1342 003e 002B     		cmp	r3, #0
 1343 0040 04D0     		beq	.L46
 392:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ctc_dev->ctc_irq.ctc_err_handle = p_irq->ctc_err_handle;
 1344              		.loc 1 392 48
 1345 0042 3B68     		ldr	r3, [r7]
 1346 0044 9A68     		ldr	r2, [r3, #8]
 1347              		.loc 1 392 41
 1348 0046 7B68     		ldr	r3, [r7, #4]
 1349 0048 9A60     		str	r2, [r3, #8]
 1350 004a 02E0     		b	.L47
 1351              	.L46:
 393:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     } else {
 394:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ctc_dev->ctc_irq.ctc_err_handle = NULL;
 1352              		.loc 1 394 41
 1353 004c 7B68     		ldr	r3, [r7, #4]
 1354 004e 0022     		movs	r2, #0
 1355 0050 9A60     		str	r2, [r3, #8]
 1356              	.L47:
 395:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 396:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 397:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* expect reference interrupt handler set */
 398:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(NULL != p_irq->ctc_eref_handle) {
 1357              		.loc 1 398 21
 1358 0052 3B68     		ldr	r3, [r7]
 1359 0054 DB68     		ldr	r3, [r3, #12]
 1360              		.loc 1 398 7
 1361 0056 002B     		cmp	r3, #0
 1362 0058 04D0     		beq	.L48
 399:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ctc_dev->ctc_irq.ctc_eref_handle = p_irq->ctc_eref_handle;
 1363              		.loc 1 399 49
 1364 005a 3B68     		ldr	r3, [r7]
 1365 005c DA68     		ldr	r2, [r3, #12]
 1366              		.loc 1 399 42
 1367 005e 7B68     		ldr	r3, [r7, #4]
 1368 0060 DA60     		str	r2, [r3, #12]
 400:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     } else {
 401:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ctc_dev->ctc_irq.ctc_eref_handle = NULL;
 402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 403:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 1369              		.loc 1 403 1
 1370 0062 02E0     		b	.L50
 1371              	.L48:
 401:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 1372              		.loc 1 401 42
 1373 0064 7B68     		ldr	r3, [r7, #4]
 1374 0066 0022     		movs	r2, #0
 1375 0068 DA60     		str	r2, [r3, #12]
 1376              	.L50:
 1377              		.loc 1 403 1
 1378 006a 00BF     		nop
 1379 006c 0C37     		adds	r7, r7, #12
 1380              		.cfi_def_cfa_offset 4
 1381 006e BD46     		mov	sp, r7
 1382              		.cfi_def_cfa_register 13
 1383              		@ sp needed
 1384 0070 80BC     		pop	{r7}
 1385              		.cfi_restore 7
 1386              		.cfi_def_cfa_offset 0
 1387 0072 7047     		bx	lr
 1388              		.cfi_endproc
 1389              	.LFE126:
 1391              		.section	.text.hal_ctc_irq_handle_all_reset,"ax",%progbits
 1392              		.align	1
 1393              		.global	hal_ctc_irq_handle_all_reset
 1394              		.syntax unified
 1395              		.thumb
 1396              		.thumb_func
 1397              		.fpu softvfp
 1399              	hal_ctc_irq_handle_all_reset:
 1400              	.LFB127:
 404:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 405:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 406:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      reset all user-defined interrupt callback function,
 407:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                 which will be registered and called when corresponding interrupt be triggered
 408:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  ctc_dev: CTC device information structrue
 409:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 410:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                   the structure parameters altering is automatically configured by core
 411:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 412:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     none
 413:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 414:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** void hal_ctc_irq_handle_all_reset(hal_ctc_dev_struct *ctc_dev)
 415:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 1401              		.loc 1 415 1
 1402              		.cfi_startproc
 1403              		@ args = 0, pretend = 0, frame = 8
 1404              		@ frame_needed = 1, uses_anonymous_args = 0
 1405              		@ link register save eliminated.
 1406 0000 80B4     		push	{r7}
 1407              		.cfi_def_cfa_offset 4
 1408              		.cfi_offset 7, -4
 1409 0002 83B0     		sub	sp, sp, #12
 1410              		.cfi_def_cfa_offset 16
 1411 0004 00AF     		add	r7, sp, #0
 1412              		.cfi_def_cfa_register 7
 1413 0006 7860     		str	r0, [r7, #4]
 416:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #if (1 == HAL_PARAMETER_CHECK)
 417:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* check the parameters */
 418:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(NULL == ctc_dev) {
 419:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         HAL_DEBUGE("pointer [ctc_dev] address is invalid");
 420:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 421:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 422:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* configure interrupt callback function to NULL */
 423:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     ctc_dev->ctc_irq.ctc_ckok_handle   = NULL;
 1414              		.loc 1 423 40
 1415 0008 7B68     		ldr	r3, [r7, #4]
 1416 000a 0022     		movs	r2, #0
 1417 000c 1A60     		str	r2, [r3]
 424:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     ctc_dev->ctc_irq.ctc_ckwarn_handle = NULL;
 1418              		.loc 1 424 40
 1419 000e 7B68     		ldr	r3, [r7, #4]
 1420 0010 0022     		movs	r2, #0
 1421 0012 5A60     		str	r2, [r3, #4]
 425:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     ctc_dev->ctc_irq.ctc_err_handle    = NULL;
 1422              		.loc 1 425 40
 1423 0014 7B68     		ldr	r3, [r7, #4]
 1424 0016 0022     		movs	r2, #0
 1425 0018 9A60     		str	r2, [r3, #8]
 426:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     ctc_dev->ctc_irq.ctc_eref_handle   = NULL;
 1426              		.loc 1 426 40
 1427 001a 7B68     		ldr	r3, [r7, #4]
 1428 001c 0022     		movs	r2, #0
 1429 001e DA60     		str	r2, [r3, #12]
 427:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 1430              		.loc 1 427 1
 1431 0020 00BF     		nop
 1432 0022 0C37     		adds	r7, r7, #12
 1433              		.cfi_def_cfa_offset 4
 1434 0024 BD46     		mov	sp, r7
 1435              		.cfi_def_cfa_register 13
 1436              		@ sp needed
 1437 0026 80BC     		pop	{r7}
 1438              		.cfi_restore 7
 1439              		.cfi_def_cfa_offset 0
 1440 0028 7047     		bx	lr
 1441              		.cfi_endproc
 1442              	.LFE127:
 1444              		.section	.text.hal_ctc_start_interrupt,"ax",%progbits
 1445              		.align	1
 1446              		.global	hal_ctc_start_interrupt
 1447              		.syntax unified
 1448              		.thumb
 1449              		.thumb_func
 1450              		.fpu softvfp
 1452              	hal_ctc_start_interrupt:
 1453              	.LFB128:
 428:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 429:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 430:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      start CTC device with interrupt
 431:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  ctc_dev: CTC device information structure
 432:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 433:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                   the structure parameters altering is automatically configured by core
 434:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  p_irq: the callback handler of CTC interrupt
 435:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 436:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     HAL_ERR_ADDRESS, HAL_ERR_NONE, details refer to gd32f3x0_hal.h
 437:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 438:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** int32_t hal_ctc_start_interrupt(hal_ctc_dev_struct *ctc_dev, hal_ctc_irq_struct *p_irq)
 439:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 1454              		.loc 1 439 1
 1455              		.cfi_startproc
 1456              		@ args = 0, pretend = 0, frame = 8
 1457              		@ frame_needed = 1, uses_anonymous_args = 0
 1458 0000 80B5     		push	{r7, lr}
 1459              		.cfi_def_cfa_offset 8
 1460              		.cfi_offset 7, -8
 1461              		.cfi_offset 14, -4
 1462 0002 82B0     		sub	sp, sp, #8
 1463              		.cfi_def_cfa_offset 16
 1464 0004 00AF     		add	r7, sp, #0
 1465              		.cfi_def_cfa_register 7
 1466 0006 7860     		str	r0, [r7, #4]
 1467 0008 3960     		str	r1, [r7]
 440:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #if (1 == HAL_PARAMETER_CHECK)
 441:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* check the parameters */
 442:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(NULL == ctc_dev) {
 443:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         HAL_DEBUGE("pointer [ctc_dev] or pointer [p_irq] address is invalid");
 444:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         return HAL_ERR_ADDRESS;
 445:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 446:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 447:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* lock CTC */
 448:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     HAL_LOCK(ctc_dev);
 1468              		.loc 1 448 5
 1469 000a 7B68     		ldr	r3, [r7, #4]
 1470 000c 9B7C     		ldrb	r3, [r3, #18]	@ zero_extendqisi2
 1471 000e 012B     		cmp	r3, #1
 1472 0010 02D1     		bne	.L53
 1473              		.loc 1 448 5 is_stmt 0 discriminator 1
 1474 0012 6FF00103 		mvn	r3, #1
 1475 0016 5CE0     		b	.L54
 1476              	.L53:
 1477              		.loc 1 448 5 discriminator 2
 1478 0018 7B68     		ldr	r3, [r7, #4]
 1479 001a 0122     		movs	r2, #1
 1480 001c 9A74     		strb	r2, [r3, #18]
 449:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 450:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(NULL != p_irq->ctc_ckok_handle) {
 1481              		.loc 1 450 21 is_stmt 1 discriminator 2
 1482 001e 3B68     		ldr	r3, [r7]
 1483 0020 1B68     		ldr	r3, [r3]
 1484              		.loc 1 450 7 discriminator 2
 1485 0022 002B     		cmp	r3, #0
 1486 0024 0AD0     		beq	.L55
 451:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ctc_dev->ctc_irq.ctc_ckok_handle = p_irq->ctc_ckok_handle;
 1487              		.loc 1 451 49
 1488 0026 3B68     		ldr	r3, [r7]
 1489 0028 1A68     		ldr	r2, [r3]
 1490              		.loc 1 451 42
 1491 002a 7B68     		ldr	r3, [r7, #4]
 1492 002c 1A60     		str	r2, [r3]
 452:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_interrupt_flag_clear(CTC_INT_CKOK);
 1493              		.loc 1 452 9
 1494 002e 0120     		movs	r0, #1
 1495 0030 FFF7FEFF 		bl	hals_ctc_interrupt_flag_clear
 453:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_interrupt_enable(CTC_INT_CKOK);
 1496              		.loc 1 453 9
 1497 0034 0120     		movs	r0, #1
 1498 0036 FFF7FEFF 		bl	hals_ctc_interrupt_enable
 1499 003a 05E0     		b	.L56
 1500              	.L55:
 454:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     } else{
 455:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_interrupt_disable(CTC_INT_CKOK);
 1501              		.loc 1 455 9
 1502 003c 0120     		movs	r0, #1
 1503 003e FFF7FEFF 		bl	hals_ctc_interrupt_disable
 456:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_interrupt_flag_clear(CTC_INT_CKOK);
 1504              		.loc 1 456 9
 1505 0042 0120     		movs	r0, #1
 1506 0044 FFF7FEFF 		bl	hals_ctc_interrupt_flag_clear
 1507              	.L56:
 457:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 458:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(NULL != p_irq->ctc_ckwarn_handle) {
 1508              		.loc 1 458 21
 1509 0048 3B68     		ldr	r3, [r7]
 1510 004a 5B68     		ldr	r3, [r3, #4]
 1511              		.loc 1 458 7
 1512 004c 002B     		cmp	r3, #0
 1513 004e 0AD0     		beq	.L57
 459:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ctc_dev->ctc_irq.ctc_ckwarn_handle = p_irq->ctc_ckwarn_handle;
 1514              		.loc 1 459 51
 1515 0050 3B68     		ldr	r3, [r7]
 1516 0052 5A68     		ldr	r2, [r3, #4]
 1517              		.loc 1 459 44
 1518 0054 7B68     		ldr	r3, [r7, #4]
 1519 0056 5A60     		str	r2, [r3, #4]
 460:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_interrupt_flag_clear(CTC_INT_CKWARN);
 1520              		.loc 1 460 9
 1521 0058 0220     		movs	r0, #2
 1522 005a FFF7FEFF 		bl	hals_ctc_interrupt_flag_clear
 461:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_interrupt_enable(CTC_INT_CKWARN);
 1523              		.loc 1 461 9
 1524 005e 0220     		movs	r0, #2
 1525 0060 FFF7FEFF 		bl	hals_ctc_interrupt_enable
 1526 0064 05E0     		b	.L58
 1527              	.L57:
 462:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }else{
 463:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_interrupt_disable(CTC_INT_CKWARN);
 1528              		.loc 1 463 9
 1529 0066 0220     		movs	r0, #2
 1530 0068 FFF7FEFF 		bl	hals_ctc_interrupt_disable
 464:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_interrupt_flag_clear(CTC_INT_CKWARN);
 1531              		.loc 1 464 9
 1532 006c 0220     		movs	r0, #2
 1533 006e FFF7FEFF 		bl	hals_ctc_interrupt_flag_clear
 1534              	.L58:
 465:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 466:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(NULL != p_irq->ctc_err_handle) {
 1535              		.loc 1 466 21
 1536 0072 3B68     		ldr	r3, [r7]
 1537 0074 9B68     		ldr	r3, [r3, #8]
 1538              		.loc 1 466 7
 1539 0076 002B     		cmp	r3, #0
 1540 0078 0AD0     		beq	.L59
 467:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ctc_dev->ctc_irq.ctc_err_handle = p_irq->ctc_err_handle;
 1541              		.loc 1 467 48
 1542 007a 3B68     		ldr	r3, [r7]
 1543 007c 9A68     		ldr	r2, [r3, #8]
 1544              		.loc 1 467 41
 1545 007e 7B68     		ldr	r3, [r7, #4]
 1546 0080 9A60     		str	r2, [r3, #8]
 468:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_interrupt_flag_clear(CTC_INT_ERR);
 1547              		.loc 1 468 9
 1548 0082 0420     		movs	r0, #4
 1549 0084 FFF7FEFF 		bl	hals_ctc_interrupt_flag_clear
 469:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_interrupt_enable(CTC_INT_ERR);
 1550              		.loc 1 469 9
 1551 0088 0420     		movs	r0, #4
 1552 008a FFF7FEFF 		bl	hals_ctc_interrupt_enable
 1553 008e 05E0     		b	.L60
 1554              	.L59:
 470:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }else{
 471:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_interrupt_disable(CTC_INT_ERR);
 1555              		.loc 1 471 9
 1556 0090 0420     		movs	r0, #4
 1557 0092 FFF7FEFF 		bl	hals_ctc_interrupt_disable
 472:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_interrupt_flag_clear(CTC_INT_ERR);
 1558              		.loc 1 472 9
 1559 0096 0420     		movs	r0, #4
 1560 0098 FFF7FEFF 		bl	hals_ctc_interrupt_flag_clear
 1561              	.L60:
 473:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 474:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(NULL != p_irq->ctc_eref_handle) {
 1562              		.loc 1 474 21
 1563 009c 3B68     		ldr	r3, [r7]
 1564 009e DB68     		ldr	r3, [r3, #12]
 1565              		.loc 1 474 7
 1566 00a0 002B     		cmp	r3, #0
 1567 00a2 0AD0     		beq	.L61
 475:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ctc_dev->ctc_irq.ctc_eref_handle = p_irq->ctc_eref_handle;
 1568              		.loc 1 475 49
 1569 00a4 3B68     		ldr	r3, [r7]
 1570 00a6 DA68     		ldr	r2, [r3, #12]
 1571              		.loc 1 475 42
 1572 00a8 7B68     		ldr	r3, [r7, #4]
 1573 00aa DA60     		str	r2, [r3, #12]
 476:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_interrupt_flag_clear(CTC_INT_EREF);
 1574              		.loc 1 476 9
 1575 00ac 0820     		movs	r0, #8
 1576 00ae FFF7FEFF 		bl	hals_ctc_interrupt_flag_clear
 477:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_interrupt_enable(CTC_INT_EREF);
 1577              		.loc 1 477 9
 1578 00b2 0820     		movs	r0, #8
 1579 00b4 FFF7FEFF 		bl	hals_ctc_interrupt_enable
 1580 00b8 05E0     		b	.L62
 1581              	.L61:
 478:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }else{
 479:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_interrupt_disable(CTC_INT_EREF);
 1582              		.loc 1 479 9
 1583 00ba 0820     		movs	r0, #8
 1584 00bc FFF7FEFF 		bl	hals_ctc_interrupt_disable
 480:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         hals_ctc_interrupt_flag_clear(CTC_INT_EREF);
 1585              		.loc 1 480 9
 1586 00c0 0820     		movs	r0, #8
 1587 00c2 FFF7FEFF 		bl	hals_ctc_interrupt_flag_clear
 1588              	.L62:
 481:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 482:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* enable CTC trim counter */
 483:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     hals_ctc_counter_enable();
 1589              		.loc 1 483 5
 1590 00c6 FFF7FEFF 		bl	hals_ctc_counter_enable
 484:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* unlock CTC */
 485:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     HAL_UNLOCK(ctc_dev);
 1591              		.loc 1 485 5
 1592 00ca 7B68     		ldr	r3, [r7, #4]
 1593 00cc 0022     		movs	r2, #0
 1594 00ce 9A74     		strb	r2, [r3, #18]
 486:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 487:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* return function state */
 488:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     return HAL_ERR_NONE;
 1595              		.loc 1 488 12
 1596 00d0 0023     		movs	r3, #0
 1597              	.L54:
 489:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 1598              		.loc 1 489 1
 1599 00d2 1846     		mov	r0, r3
 1600 00d4 0837     		adds	r7, r7, #8
 1601              		.cfi_def_cfa_offset 8
 1602 00d6 BD46     		mov	sp, r7
 1603              		.cfi_def_cfa_register 13
 1604              		@ sp needed
 1605 00d8 80BD     		pop	{r7, pc}
 1606              		.cfi_endproc
 1607              	.LFE128:
 1609              		.section	.text.hal_ctc_stop_interrupt,"ax",%progbits
 1610              		.align	1
 1611              		.global	hal_ctc_stop_interrupt
 1612              		.syntax unified
 1613              		.thumb
 1614              		.thumb_func
 1615              		.fpu softvfp
 1617              	hal_ctc_stop_interrupt:
 1618              	.LFB129:
 490:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 491:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 492:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      stop CTC with interrupt
 493:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  ctc_dev: CTC device information structure
 494:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 495:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                   the structure parameters altering is automatically configured by core
 496:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 497:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     HAL_ERR_ADDRESS, HAL_ERR_NONE, details refer to gd32f3x0_hal.h
 498:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 499:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** int32_t hal_ctc_stop_interrupt(hal_ctc_dev_struct *ctc_dev)
 500:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 1619              		.loc 1 500 1
 1620              		.cfi_startproc
 1621              		@ args = 0, pretend = 0, frame = 8
 1622              		@ frame_needed = 1, uses_anonymous_args = 0
 1623 0000 80B5     		push	{r7, lr}
 1624              		.cfi_def_cfa_offset 8
 1625              		.cfi_offset 7, -8
 1626              		.cfi_offset 14, -4
 1627 0002 82B0     		sub	sp, sp, #8
 1628              		.cfi_def_cfa_offset 16
 1629 0004 00AF     		add	r7, sp, #0
 1630              		.cfi_def_cfa_register 7
 1631 0006 7860     		str	r0, [r7, #4]
 501:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #if (1 == HAL_PARAMETER_CHECK)
 502:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* check the parameters */
 503:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(NULL == ctc_dev) {
 504:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         HAL_DEBUGE("pointer [ctc_dev] address is invalid");
 505:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         return HAL_ERR_ADDRESS;
 506:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 507:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 508:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* configure interrupt callback function to NULL */
 509:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     ctc_dev->ctc_irq.ctc_ckok_handle   = NULL;
 1632              		.loc 1 509 40
 1633 0008 7B68     		ldr	r3, [r7, #4]
 1634 000a 0022     		movs	r2, #0
 1635 000c 1A60     		str	r2, [r3]
 510:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     ctc_dev->ctc_irq.ctc_ckwarn_handle = NULL;
 1636              		.loc 1 510 40
 1637 000e 7B68     		ldr	r3, [r7, #4]
 1638 0010 0022     		movs	r2, #0
 1639 0012 5A60     		str	r2, [r3, #4]
 511:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     ctc_dev->ctc_irq.ctc_err_handle    = NULL;
 1640              		.loc 1 511 40
 1641 0014 7B68     		ldr	r3, [r7, #4]
 1642 0016 0022     		movs	r2, #0
 1643 0018 9A60     		str	r2, [r3, #8]
 512:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     ctc_dev->ctc_irq.ctc_eref_handle   = NULL;
 1644              		.loc 1 512 40
 1645 001a 7B68     		ldr	r3, [r7, #4]
 1646 001c 0022     		movs	r2, #0
 1647 001e DA60     		str	r2, [r3, #12]
 513:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 514:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* disable the CTC interrupt*/
 515:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     hals_ctc_interrupt_disable(CTC_INT_CKOK);
 1648              		.loc 1 515 5
 1649 0020 0120     		movs	r0, #1
 1650 0022 FFF7FEFF 		bl	hals_ctc_interrupt_disable
 516:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     hals_ctc_interrupt_flag_clear(CTC_INT_CKOK);
 1651              		.loc 1 516 5
 1652 0026 0120     		movs	r0, #1
 1653 0028 FFF7FEFF 		bl	hals_ctc_interrupt_flag_clear
 517:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     hals_ctc_interrupt_disable(CTC_INT_CKWARN);
 1654              		.loc 1 517 5
 1655 002c 0220     		movs	r0, #2
 1656 002e FFF7FEFF 		bl	hals_ctc_interrupt_disable
 518:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     hals_ctc_interrupt_flag_clear(CTC_INT_CKWARN);
 1657              		.loc 1 518 5
 1658 0032 0220     		movs	r0, #2
 1659 0034 FFF7FEFF 		bl	hals_ctc_interrupt_flag_clear
 519:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     hals_ctc_interrupt_disable(CTC_INT_ERR);
 1660              		.loc 1 519 5
 1661 0038 0420     		movs	r0, #4
 1662 003a FFF7FEFF 		bl	hals_ctc_interrupt_disable
 520:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     hals_ctc_interrupt_flag_clear(CTC_INT_ERR);
 1663              		.loc 1 520 5
 1664 003e 0420     		movs	r0, #4
 1665 0040 FFF7FEFF 		bl	hals_ctc_interrupt_flag_clear
 521:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     hals_ctc_interrupt_disable(CTC_INT_EREF);
 1666              		.loc 1 521 5
 1667 0044 0820     		movs	r0, #8
 1668 0046 FFF7FEFF 		bl	hals_ctc_interrupt_disable
 522:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     hals_ctc_interrupt_flag_clear(CTC_INT_EREF);
 1669              		.loc 1 522 5
 1670 004a 0820     		movs	r0, #8
 1671 004c FFF7FEFF 		bl	hals_ctc_interrupt_flag_clear
 523:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 524:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* disable CTC trim counter */
 525:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     hals_ctc_counter_disable();
 1672              		.loc 1 525 5
 1673 0050 FFF7FEFF 		bl	hals_ctc_counter_disable
 526:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* return function state */
 527:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     return HAL_ERR_NONE;
 1674              		.loc 1 527 12
 1675 0054 0023     		movs	r3, #0
 528:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 1676              		.loc 1 528 1
 1677 0056 1846     		mov	r0, r3
 1678 0058 0837     		adds	r7, r7, #8
 1679              		.cfi_def_cfa_offset 8
 1680 005a BD46     		mov	sp, r7
 1681              		.cfi_def_cfa_register 13
 1682              		@ sp needed
 1683 005c 80BD     		pop	{r7, pc}
 1684              		.cfi_endproc
 1685              	.LFE129:
 1687              		.section	.text.hals_ctc_counter_enable,"ax",%progbits
 1688              		.align	1
 1689              		.global	hals_ctc_counter_enable
 1690              		.syntax unified
 1691              		.thumb
 1692              		.thumb_func
 1693              		.fpu softvfp
 1695              	hals_ctc_counter_enable:
 1696              	.LFB130:
 529:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 530:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 531:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      enable CTC trim counter
 532:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  none
 533:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 534:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     none
 535:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 536:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** void hals_ctc_counter_enable(void)
 537:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 1697              		.loc 1 537 1
 1698              		.cfi_startproc
 1699              		@ args = 0, pretend = 0, frame = 0
 1700              		@ frame_needed = 1, uses_anonymous_args = 0
 1701              		@ link register save eliminated.
 1702 0000 80B4     		push	{r7}
 1703              		.cfi_def_cfa_offset 4
 1704              		.cfi_offset 7, -4
 1705 0002 00AF     		add	r7, sp, #0
 1706              		.cfi_def_cfa_register 7
 538:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     CTC_CTL0 |= (uint32_t)CTC_CTL0_CNTEN;
 1707              		.loc 1 538 14
 1708 0004 044B     		ldr	r3, .L66
 1709 0006 1B68     		ldr	r3, [r3]
 1710 0008 034A     		ldr	r2, .L66
 1711 000a 43F02003 		orr	r3, r3, #32
 1712 000e 1360     		str	r3, [r2]
 539:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 1713              		.loc 1 539 1
 1714 0010 00BF     		nop
 1715 0012 BD46     		mov	sp, r7
 1716              		.cfi_def_cfa_register 13
 1717              		@ sp needed
 1718 0014 80BC     		pop	{r7}
 1719              		.cfi_restore 7
 1720              		.cfi_def_cfa_offset 0
 1721 0016 7047     		bx	lr
 1722              	.L67:
 1723              		.align	2
 1724              	.L66:
 1725 0018 00C80040 		.word	1073793024
 1726              		.cfi_endproc
 1727              	.LFE130:
 1729              		.section	.text.hals_ctc_counter_disable,"ax",%progbits
 1730              		.align	1
 1731              		.global	hals_ctc_counter_disable
 1732              		.syntax unified
 1733              		.thumb
 1734              		.thumb_func
 1735              		.fpu softvfp
 1737              	hals_ctc_counter_disable:
 1738              	.LFB131:
 540:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 541:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 542:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      disable CTC trim counter
 543:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  none
 544:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 545:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     none
 546:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 547:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** void hals_ctc_counter_disable(void)
 548:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 1739              		.loc 1 548 1
 1740              		.cfi_startproc
 1741              		@ args = 0, pretend = 0, frame = 0
 1742              		@ frame_needed = 1, uses_anonymous_args = 0
 1743              		@ link register save eliminated.
 1744 0000 80B4     		push	{r7}
 1745              		.cfi_def_cfa_offset 4
 1746              		.cfi_offset 7, -4
 1747 0002 00AF     		add	r7, sp, #0
 1748              		.cfi_def_cfa_register 7
 549:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     CTC_CTL0 &= (uint32_t)(~CTC_CTL0_CNTEN);
 1749              		.loc 1 549 14
 1750 0004 044B     		ldr	r3, .L69
 1751 0006 1B68     		ldr	r3, [r3]
 1752 0008 034A     		ldr	r2, .L69
 1753 000a 23F02003 		bic	r3, r3, #32
 1754 000e 1360     		str	r3, [r2]
 550:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 1755              		.loc 1 550 1
 1756 0010 00BF     		nop
 1757 0012 BD46     		mov	sp, r7
 1758              		.cfi_def_cfa_register 13
 1759              		@ sp needed
 1760 0014 80BC     		pop	{r7}
 1761              		.cfi_restore 7
 1762              		.cfi_def_cfa_offset 0
 1763 0016 7047     		bx	lr
 1764              	.L70:
 1765              		.align	2
 1766              	.L69:
 1767 0018 00C80040 		.word	1073793024
 1768              		.cfi_endproc
 1769              	.LFE131:
 1771              		.section	.text.hals_ctc_refsource_prescaler_config,"ax",%progbits
 1772              		.align	1
 1773              		.global	hals_ctc_refsource_prescaler_config
 1774              		.syntax unified
 1775              		.thumb
 1776              		.thumb_func
 1777              		.fpu softvfp
 1779              	hals_ctc_refsource_prescaler_config:
 1780              	.LFB132:
 551:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 552:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 553:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      configure reference signal source prescaler
 554:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  prescaler:
 555:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                 only one parameter can be selected which is shown as below:
 556:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_REFSOURCE_PSC_OFF: reference signal not divided
 557:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV2: reference signal divided by 2
 558:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV4: reference signal divided by 4
 559:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV8: reference signal divided by 8
 560:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV16: reference signal divided by 16
 561:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV32: reference signal divided by 32
 562:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV64: reference signal divided by 64
 563:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV128: reference signal divided by 128
 564:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 565:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     none
 566:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 567:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** void hals_ctc_refsource_prescaler_config(uint32_t prescaler)
 568:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 1781              		.loc 1 568 1
 1782              		.cfi_startproc
 1783              		@ args = 0, pretend = 0, frame = 8
 1784              		@ frame_needed = 1, uses_anonymous_args = 0
 1785              		@ link register save eliminated.
 1786 0000 80B4     		push	{r7}
 1787              		.cfi_def_cfa_offset 4
 1788              		.cfi_offset 7, -4
 1789 0002 83B0     		sub	sp, sp, #12
 1790              		.cfi_def_cfa_offset 16
 1791 0004 00AF     		add	r7, sp, #0
 1792              		.cfi_def_cfa_register 7
 1793 0006 7860     		str	r0, [r7, #4]
 569:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     CTC_CTL1 &= (uint32_t)(~CTC_CTL1_REFPSC);
 1794              		.loc 1 569 14
 1795 0008 084B     		ldr	r3, .L72
 1796 000a 1B68     		ldr	r3, [r3]
 1797 000c 074A     		ldr	r2, .L72
 1798 000e 23F0E063 		bic	r3, r3, #117440512
 1799 0012 1360     		str	r3, [r2]
 570:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     CTC_CTL1 |= (uint32_t)prescaler;
 1800              		.loc 1 570 14
 1801 0014 054B     		ldr	r3, .L72
 1802 0016 1A68     		ldr	r2, [r3]
 1803 0018 0449     		ldr	r1, .L72
 1804 001a 7B68     		ldr	r3, [r7, #4]
 1805 001c 1343     		orrs	r3, r3, r2
 1806 001e 0B60     		str	r3, [r1]
 571:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 1807              		.loc 1 571 1
 1808 0020 00BF     		nop
 1809 0022 0C37     		adds	r7, r7, #12
 1810              		.cfi_def_cfa_offset 4
 1811 0024 BD46     		mov	sp, r7
 1812              		.cfi_def_cfa_register 13
 1813              		@ sp needed
 1814 0026 80BC     		pop	{r7}
 1815              		.cfi_restore 7
 1816              		.cfi_def_cfa_offset 0
 1817 0028 7047     		bx	lr
 1818              	.L73:
 1819 002a 00BF     		.align	2
 1820              	.L72:
 1821 002c 04C80040 		.word	1073793028
 1822              		.cfi_endproc
 1823              	.LFE132:
 1825              		.section	.text.hals_ctc_refsource_signal_select,"ax",%progbits
 1826              		.align	1
 1827              		.global	hals_ctc_refsource_signal_select
 1828              		.syntax unified
 1829              		.thumb
 1830              		.thumb_func
 1831              		.fpu softvfp
 1833              	hals_ctc_refsource_signal_select:
 1834              	.LFB133:
 572:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 573:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 574:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      select reference signal source
 575:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  refs:
 576:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                 only one parameter can be selected which is shown as below:
 577:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_REFSOURCE_GPIO: GPIO is selected
 578:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_REFSOURCE_LXTAL: LXTAL is selected
 579:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 580:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     none
 581:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 582:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** void hals_ctc_refsource_signal_select(uint32_t refs)
 583:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 1835              		.loc 1 583 1
 1836              		.cfi_startproc
 1837              		@ args = 0, pretend = 0, frame = 8
 1838              		@ frame_needed = 1, uses_anonymous_args = 0
 1839              		@ link register save eliminated.
 1840 0000 80B4     		push	{r7}
 1841              		.cfi_def_cfa_offset 4
 1842              		.cfi_offset 7, -4
 1843 0002 83B0     		sub	sp, sp, #12
 1844              		.cfi_def_cfa_offset 16
 1845 0004 00AF     		add	r7, sp, #0
 1846              		.cfi_def_cfa_register 7
 1847 0006 7860     		str	r0, [r7, #4]
 584:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     CTC_CTL1 &= (uint32_t)(~CTC_CTL1_REFSEL);
 1848              		.loc 1 584 14
 1849 0008 084B     		ldr	r3, .L75
 1850 000a 1B68     		ldr	r3, [r3]
 1851 000c 074A     		ldr	r2, .L75
 1852 000e 23F04053 		bic	r3, r3, #805306368
 1853 0012 1360     		str	r3, [r2]
 585:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     CTC_CTL1 |= (uint32_t)refs;
 1854              		.loc 1 585 14
 1855 0014 054B     		ldr	r3, .L75
 1856 0016 1A68     		ldr	r2, [r3]
 1857 0018 0449     		ldr	r1, .L75
 1858 001a 7B68     		ldr	r3, [r7, #4]
 1859 001c 1343     		orrs	r3, r3, r2
 1860 001e 0B60     		str	r3, [r1]
 586:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 1861              		.loc 1 586 1
 1862 0020 00BF     		nop
 1863 0022 0C37     		adds	r7, r7, #12
 1864              		.cfi_def_cfa_offset 4
 1865 0024 BD46     		mov	sp, r7
 1866              		.cfi_def_cfa_register 13
 1867              		@ sp needed
 1868 0026 80BC     		pop	{r7}
 1869              		.cfi_restore 7
 1870              		.cfi_def_cfa_offset 0
 1871 0028 7047     		bx	lr
 1872              	.L76:
 1873 002a 00BF     		.align	2
 1874              	.L75:
 1875 002c 04C80040 		.word	1073793028
 1876              		.cfi_endproc
 1877              	.LFE133:
 1879              		.section	.text.hals_ctc_refsource_polarity_config,"ax",%progbits
 1880              		.align	1
 1881              		.global	hals_ctc_refsource_polarity_config
 1882              		.syntax unified
 1883              		.thumb
 1884              		.thumb_func
 1885              		.fpu softvfp
 1887              	hals_ctc_refsource_polarity_config:
 1888              	.LFB134:
 587:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 588:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 589:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 590:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      configure reference signal source polarity
 591:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  polarity:
 592:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                 only one parameter can be selected which is shown as below:
 593:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_REFSOURCE_POLARITY_FALLING: reference signal source polarity is falling edge
 594:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_REFSOURCE_POLARITY_RISING: reference signal source polarity is rising edge
 595:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 596:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     none
 597:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 598:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** void hals_ctc_refsource_polarity_config(uint32_t polarity)
 599:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 1889              		.loc 1 599 1
 1890              		.cfi_startproc
 1891              		@ args = 0, pretend = 0, frame = 8
 1892              		@ frame_needed = 1, uses_anonymous_args = 0
 1893              		@ link register save eliminated.
 1894 0000 80B4     		push	{r7}
 1895              		.cfi_def_cfa_offset 4
 1896              		.cfi_offset 7, -4
 1897 0002 83B0     		sub	sp, sp, #12
 1898              		.cfi_def_cfa_offset 16
 1899 0004 00AF     		add	r7, sp, #0
 1900              		.cfi_def_cfa_register 7
 1901 0006 7860     		str	r0, [r7, #4]
 600:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     CTC_CTL1 &= (uint32_t)(~CTC_CTL1_REFPOL);
 1902              		.loc 1 600 14
 1903 0008 084B     		ldr	r3, .L78
 1904 000a 1B68     		ldr	r3, [r3]
 1905 000c 074A     		ldr	r2, .L78
 1906 000e 23F00043 		bic	r3, r3, #-2147483648
 1907 0012 1360     		str	r3, [r2]
 601:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     CTC_CTL1 |= (uint32_t)polarity;
 1908              		.loc 1 601 14
 1909 0014 054B     		ldr	r3, .L78
 1910 0016 1A68     		ldr	r2, [r3]
 1911 0018 0449     		ldr	r1, .L78
 1912 001a 7B68     		ldr	r3, [r7, #4]
 1913 001c 1343     		orrs	r3, r3, r2
 1914 001e 0B60     		str	r3, [r1]
 602:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 1915              		.loc 1 602 1
 1916 0020 00BF     		nop
 1917 0022 0C37     		adds	r7, r7, #12
 1918              		.cfi_def_cfa_offset 4
 1919 0024 BD46     		mov	sp, r7
 1920              		.cfi_def_cfa_register 13
 1921              		@ sp needed
 1922 0026 80BC     		pop	{r7}
 1923              		.cfi_restore 7
 1924              		.cfi_def_cfa_offset 0
 1925 0028 7047     		bx	lr
 1926              	.L79:
 1927 002a 00BF     		.align	2
 1928              	.L78:
 1929 002c 04C80040 		.word	1073793028
 1930              		.cfi_endproc
 1931              	.LFE134:
 1933              		.section	.text.hals_ctc_clock_limit_value_config,"ax",%progbits
 1934              		.align	1
 1935              		.global	hals_ctc_clock_limit_value_config
 1936              		.syntax unified
 1937              		.thumb
 1938              		.thumb_func
 1939              		.fpu softvfp
 1941              	hals_ctc_clock_limit_value_config:
 1942              	.LFB135:
 603:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 604:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 605:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      configure clock trim base limit value
 606:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  limit_value: 8-bit clock trim base limit value
 607:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        0x00 - 0xFF
 608:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 609:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     none
 610:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 611:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** void hals_ctc_clock_limit_value_config(uint8_t limit_value)
 612:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 1943              		.loc 1 612 1
 1944              		.cfi_startproc
 1945              		@ args = 0, pretend = 0, frame = 8
 1946              		@ frame_needed = 1, uses_anonymous_args = 0
 1947              		@ link register save eliminated.
 1948 0000 80B4     		push	{r7}
 1949              		.cfi_def_cfa_offset 4
 1950              		.cfi_offset 7, -4
 1951 0002 83B0     		sub	sp, sp, #12
 1952              		.cfi_def_cfa_offset 16
 1953 0004 00AF     		add	r7, sp, #0
 1954              		.cfi_def_cfa_register 7
 1955 0006 0346     		mov	r3, r0
 1956 0008 FB71     		strb	r3, [r7, #7]
 613:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     CTC_CTL1 &= (uint32_t)(~CTC_CTL1_CKLIM);
 1957              		.loc 1 613 14
 1958 000a 0A4B     		ldr	r3, .L81
 1959 000c 1B68     		ldr	r3, [r3]
 1960 000e 094A     		ldr	r2, .L81
 1961 0010 23F47F03 		bic	r3, r3, #16711680
 1962 0014 1360     		str	r3, [r2]
 614:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     CTC_CTL1 |= CTL1_CKLIM(limit_value);
 1963              		.loc 1 614 14
 1964 0016 074B     		ldr	r3, .L81
 1965 0018 1A68     		ldr	r2, [r3]
 1966              		.loc 1 614 17
 1967 001a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1968 001c 1B04     		lsls	r3, r3, #16
 1969 001e 03F47F03 		and	r3, r3, #16711680
 1970              		.loc 1 614 14
 1971 0022 0449     		ldr	r1, .L81
 1972 0024 1343     		orrs	r3, r3, r2
 1973 0026 0B60     		str	r3, [r1]
 615:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 1974              		.loc 1 615 1
 1975 0028 00BF     		nop
 1976 002a 0C37     		adds	r7, r7, #12
 1977              		.cfi_def_cfa_offset 4
 1978 002c BD46     		mov	sp, r7
 1979              		.cfi_def_cfa_register 13
 1980              		@ sp needed
 1981 002e 80BC     		pop	{r7}
 1982              		.cfi_restore 7
 1983              		.cfi_def_cfa_offset 0
 1984 0030 7047     		bx	lr
 1985              	.L82:
 1986 0032 00BF     		.align	2
 1987              	.L81:
 1988 0034 04C80040 		.word	1073793028
 1989              		.cfi_endproc
 1990              	.LFE135:
 1992              		.section	.text.hals_ctc_counter_reload_value_config,"ax",%progbits
 1993              		.align	1
 1994              		.global	hals_ctc_counter_reload_value_config
 1995              		.syntax unified
 1996              		.thumb
 1997              		.thumb_func
 1998              		.fpu softvfp
 2000              	hals_ctc_counter_reload_value_config:
 2001              	.LFB136:
 616:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 617:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 618:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      configure CTC counter reload value
 619:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  reload_value: 16-bit CTC counter reload value
 620:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        0x0000-0xFFFF
 621:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 622:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     none
 623:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 624:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** void hals_ctc_counter_reload_value_config(uint16_t reload_value)
 625:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 2002              		.loc 1 625 1
 2003              		.cfi_startproc
 2004              		@ args = 0, pretend = 0, frame = 8
 2005              		@ frame_needed = 1, uses_anonymous_args = 0
 2006              		@ link register save eliminated.
 2007 0000 80B4     		push	{r7}
 2008              		.cfi_def_cfa_offset 4
 2009              		.cfi_offset 7, -4
 2010 0002 83B0     		sub	sp, sp, #12
 2011              		.cfi_def_cfa_offset 16
 2012 0004 00AF     		add	r7, sp, #0
 2013              		.cfi_def_cfa_register 7
 2014 0006 0346     		mov	r3, r0
 2015 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 626:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     CTC_CTL1 &= (uint32_t)(~CTC_CTL1_RLVALUE);
 2016              		.loc 1 626 14
 2017 000a 084B     		ldr	r3, .L84
 2018 000c 1B68     		ldr	r3, [r3]
 2019 000e 074A     		ldr	r2, .L84
 2020 0010 1B0C     		lsrs	r3, r3, #16
 2021 0012 1B04     		lsls	r3, r3, #16
 2022 0014 1360     		str	r3, [r2]
 627:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     CTC_CTL1 |= (uint32_t)reload_value;
 2023              		.loc 1 627 14
 2024 0016 054B     		ldr	r3, .L84
 2025 0018 1A68     		ldr	r2, [r3]
 2026              		.loc 1 627 17
 2027 001a FB88     		ldrh	r3, [r7, #6]
 2028              		.loc 1 627 14
 2029 001c 0349     		ldr	r1, .L84
 2030 001e 1343     		orrs	r3, r3, r2
 2031 0020 0B60     		str	r3, [r1]
 628:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 2032              		.loc 1 628 1
 2033 0022 00BF     		nop
 2034 0024 0C37     		adds	r7, r7, #12
 2035              		.cfi_def_cfa_offset 4
 2036 0026 BD46     		mov	sp, r7
 2037              		.cfi_def_cfa_register 13
 2038              		@ sp needed
 2039 0028 80BC     		pop	{r7}
 2040              		.cfi_restore 7
 2041              		.cfi_def_cfa_offset 0
 2042 002a 7047     		bx	lr
 2043              	.L85:
 2044              		.align	2
 2045              	.L84:
 2046 002c 04C80040 		.word	1073793028
 2047              		.cfi_endproc
 2048              	.LFE136:
 2050              		.section	.text.hals_ctc_hardware_trim_mode_config,"ax",%progbits
 2051              		.align	1
 2052              		.global	hals_ctc_hardware_trim_mode_config
 2053              		.syntax unified
 2054              		.thumb
 2055              		.thumb_func
 2056              		.fpu softvfp
 2058              	hals_ctc_hardware_trim_mode_config:
 2059              	.LFB137:
 629:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 630:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 631:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      configure hardware automatically trim mode
 632:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  hardmode:
 633:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                 only one parameter can be selected which is shown as below:
 634:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_HARDWARE_TRIM_MODE_ENABLE: hardware automatically trim mode enable
 635:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_HARDWARE_TRIM_MODE_DISABLE: hardware automatically trim mode disable
 636:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 637:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     none
 638:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 639:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** void hals_ctc_hardware_trim_mode_config(uint32_t hardmode)
 640:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 2060              		.loc 1 640 1
 2061              		.cfi_startproc
 2062              		@ args = 0, pretend = 0, frame = 8
 2063              		@ frame_needed = 1, uses_anonymous_args = 0
 2064              		@ link register save eliminated.
 2065 0000 80B4     		push	{r7}
 2066              		.cfi_def_cfa_offset 4
 2067              		.cfi_offset 7, -4
 2068 0002 83B0     		sub	sp, sp, #12
 2069              		.cfi_def_cfa_offset 16
 2070 0004 00AF     		add	r7, sp, #0
 2071              		.cfi_def_cfa_register 7
 2072 0006 7860     		str	r0, [r7, #4]
 641:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     CTC_CTL0 &= (uint32_t)(~CTC_CTL0_AUTOTRIM);
 2073              		.loc 1 641 14
 2074 0008 084B     		ldr	r3, .L87
 2075 000a 1B68     		ldr	r3, [r3]
 2076 000c 074A     		ldr	r2, .L87
 2077 000e 23F04003 		bic	r3, r3, #64
 2078 0012 1360     		str	r3, [r2]
 642:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     CTC_CTL0 |= (uint32_t)hardmode;
 2079              		.loc 1 642 14
 2080 0014 054B     		ldr	r3, .L87
 2081 0016 1A68     		ldr	r2, [r3]
 2082 0018 0449     		ldr	r1, .L87
 2083 001a 7B68     		ldr	r3, [r7, #4]
 2084 001c 1343     		orrs	r3, r3, r2
 2085 001e 0B60     		str	r3, [r1]
 643:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 2086              		.loc 1 643 1
 2087 0020 00BF     		nop
 2088 0022 0C37     		adds	r7, r7, #12
 2089              		.cfi_def_cfa_offset 4
 2090 0024 BD46     		mov	sp, r7
 2091              		.cfi_def_cfa_register 13
 2092              		@ sp needed
 2093 0026 80BC     		pop	{r7}
 2094              		.cfi_restore 7
 2095              		.cfi_def_cfa_offset 0
 2096 0028 7047     		bx	lr
 2097              	.L88:
 2098 002a 00BF     		.align	2
 2099              	.L87:
 2100 002c 00C80040 		.word	1073793024
 2101              		.cfi_endproc
 2102              	.LFE137:
 2104              		.section	.text.hals_ctc_software_refsource_pulse_generate,"ax",%progbits
 2105              		.align	1
 2106              		.global	hals_ctc_software_refsource_pulse_generate
 2107              		.syntax unified
 2108              		.thumb
 2109              		.thumb_func
 2110              		.fpu softvfp
 2112              	hals_ctc_software_refsource_pulse_generate:
 2113              	.LFB138:
 644:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 645:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 646:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      generate software reference source sync pulse
 647:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  none
 648:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 649:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     none
 650:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 651:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** void hals_ctc_software_refsource_pulse_generate(void)
 652:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 2114              		.loc 1 652 1
 2115              		.cfi_startproc
 2116              		@ args = 0, pretend = 0, frame = 0
 2117              		@ frame_needed = 1, uses_anonymous_args = 0
 2118              		@ link register save eliminated.
 2119 0000 80B4     		push	{r7}
 2120              		.cfi_def_cfa_offset 4
 2121              		.cfi_offset 7, -4
 2122 0002 00AF     		add	r7, sp, #0
 2123              		.cfi_def_cfa_register 7
 653:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     CTC_CTL0 |= (uint32_t)CTC_CTL0_SWREFPUL;
 2124              		.loc 1 653 14
 2125 0004 044B     		ldr	r3, .L90
 2126 0006 1B68     		ldr	r3, [r3]
 2127 0008 034A     		ldr	r2, .L90
 2128 000a 43F08003 		orr	r3, r3, #128
 2129 000e 1360     		str	r3, [r2]
 654:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 2130              		.loc 1 654 1
 2131 0010 00BF     		nop
 2132 0012 BD46     		mov	sp, r7
 2133              		.cfi_def_cfa_register 13
 2134              		@ sp needed
 2135 0014 80BC     		pop	{r7}
 2136              		.cfi_restore 7
 2137              		.cfi_def_cfa_offset 0
 2138 0016 7047     		bx	lr
 2139              	.L91:
 2140              		.align	2
 2141              	.L90:
 2142 0018 00C80040 		.word	1073793024
 2143              		.cfi_endproc
 2144              	.LFE138:
 2146              		.section	.text.hals_ctc_irc48m_trim_value_config,"ax",%progbits
 2147              		.align	1
 2148              		.global	hals_ctc_irc48m_trim_value_config
 2149              		.syntax unified
 2150              		.thumb
 2151              		.thumb_func
 2152              		.fpu softvfp
 2154              	hals_ctc_irc48m_trim_value_config:
 2155              	.LFB139:
 655:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 656:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 657:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      configure the IRC48M trim value
 658:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  trim_value: 6-bit IRC48M trim value
 659:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        0x00-0x3F
 660:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 661:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     none
 662:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 663:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** void hals_ctc_irc48m_trim_value_config(uint8_t trim_value)
 664:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 2156              		.loc 1 664 1
 2157              		.cfi_startproc
 2158              		@ args = 0, pretend = 0, frame = 8
 2159              		@ frame_needed = 1, uses_anonymous_args = 0
 2160              		@ link register save eliminated.
 2161 0000 80B4     		push	{r7}
 2162              		.cfi_def_cfa_offset 4
 2163              		.cfi_offset 7, -4
 2164 0002 83B0     		sub	sp, sp, #12
 2165              		.cfi_def_cfa_offset 16
 2166 0004 00AF     		add	r7, sp, #0
 2167              		.cfi_def_cfa_register 7
 2168 0006 0346     		mov	r3, r0
 2169 0008 FB71     		strb	r3, [r7, #7]
 665:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* clear TRIMVALUE bits */
 666:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     CTC_CTL0 &= (~(uint32_t)CTC_CTL0_TRIMVALUE);
 2170              		.loc 1 666 14
 2171 000a 0A4B     		ldr	r3, .L93
 2172 000c 1B68     		ldr	r3, [r3]
 2173 000e 094A     		ldr	r2, .L93
 2174 0010 23F47C53 		bic	r3, r3, #16128
 2175 0014 1360     		str	r3, [r2]
 667:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* set TRIMVALUE bits */
 668:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     CTC_CTL0 |= CTL0_TRIMVALUE(trim_value);
 2176              		.loc 1 668 14
 2177 0016 074B     		ldr	r3, .L93
 2178 0018 1A68     		ldr	r2, [r3]
 2179              		.loc 1 668 17
 2180 001a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2181 001c 1B02     		lsls	r3, r3, #8
 2182 001e 03F47C53 		and	r3, r3, #16128
 2183              		.loc 1 668 14
 2184 0022 0449     		ldr	r1, .L93
 2185 0024 1343     		orrs	r3, r3, r2
 2186 0026 0B60     		str	r3, [r1]
 669:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 2187              		.loc 1 669 1
 2188 0028 00BF     		nop
 2189 002a 0C37     		adds	r7, r7, #12
 2190              		.cfi_def_cfa_offset 4
 2191 002c BD46     		mov	sp, r7
 2192              		.cfi_def_cfa_register 13
 2193              		@ sp needed
 2194 002e 80BC     		pop	{r7}
 2195              		.cfi_restore 7
 2196              		.cfi_def_cfa_offset 0
 2197 0030 7047     		bx	lr
 2198              	.L94:
 2199 0032 00BF     		.align	2
 2200              	.L93:
 2201 0034 00C80040 		.word	1073793024
 2202              		.cfi_endproc
 2203              	.LFE139:
 2205              		.section	.text.hals_ctc_counter_capture_value_read,"ax",%progbits
 2206              		.align	1
 2207              		.global	hals_ctc_counter_capture_value_read
 2208              		.syntax unified
 2209              		.thumb
 2210              		.thumb_func
 2211              		.fpu softvfp
 2213              	hals_ctc_counter_capture_value_read:
 2214              	.LFB140:
 670:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 671:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 672:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      read CTC counter capture value when reference sync pulse occurred
 673:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  none
 674:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 675:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     the 16-bit CTC counter capture value
 676:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 677:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** uint16_t hals_ctc_counter_capture_value_read(void)
 678:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 2215              		.loc 1 678 1
 2216              		.cfi_startproc
 2217              		@ args = 0, pretend = 0, frame = 8
 2218              		@ frame_needed = 1, uses_anonymous_args = 0
 2219              		@ link register save eliminated.
 2220 0000 80B4     		push	{r7}
 2221              		.cfi_def_cfa_offset 4
 2222              		.cfi_offset 7, -4
 2223 0002 83B0     		sub	sp, sp, #12
 2224              		.cfi_def_cfa_offset 16
 2225 0004 00AF     		add	r7, sp, #0
 2226              		.cfi_def_cfa_register 7
 679:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     uint16_t capture_value = 0U;
 2227              		.loc 1 679 14
 2228 0006 0023     		movs	r3, #0
 2229 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 680:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     capture_value = (uint16_t)GET_STAT_REFCAP(CTC_STAT);
 2230              		.loc 1 680 31
 2231 000a 054B     		ldr	r3, .L97
 2232 000c 1B68     		ldr	r3, [r3]
 2233 000e 1B0C     		lsrs	r3, r3, #16
 2234              		.loc 1 680 19
 2235 0010 FB80     		strh	r3, [r7, #6]	@ movhi
 681:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     return (capture_value);
 2236              		.loc 1 681 12
 2237 0012 FB88     		ldrh	r3, [r7, #6]
 682:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 2238              		.loc 1 682 1
 2239 0014 1846     		mov	r0, r3
 2240 0016 0C37     		adds	r7, r7, #12
 2241              		.cfi_def_cfa_offset 4
 2242 0018 BD46     		mov	sp, r7
 2243              		.cfi_def_cfa_register 13
 2244              		@ sp needed
 2245 001a 80BC     		pop	{r7}
 2246              		.cfi_restore 7
 2247              		.cfi_def_cfa_offset 0
 2248 001c 7047     		bx	lr
 2249              	.L98:
 2250 001e 00BF     		.align	2
 2251              	.L97:
 2252 0020 08C80040 		.word	1073793032
 2253              		.cfi_endproc
 2254              	.LFE140:
 2256              		.section	.text.hals_ctc_counter_direction_read,"ax",%progbits
 2257              		.align	1
 2258              		.global	hals_ctc_counter_direction_read
 2259              		.syntax unified
 2260              		.thumb
 2261              		.thumb_func
 2262              		.fpu softvfp
 2264              	hals_ctc_counter_direction_read:
 2265              	.LFB141:
 683:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 684:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 685:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      read CTC trim counter direction when reference sync pulse occurred
 686:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  none
 687:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 688:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     FlagStatus: SET or RESET
 689:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        SET: CTC trim counter direction is down-counting
 690:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        RESET: CTC trim counter direction is up-counting
 691:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 692:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** FlagStatus hals_ctc_counter_direction_read(void)
 693:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 2266              		.loc 1 693 1
 2267              		.cfi_startproc
 2268              		@ args = 0, pretend = 0, frame = 8
 2269              		@ frame_needed = 1, uses_anonymous_args = 0
 2270              		@ link register save eliminated.
 2271 0000 80B4     		push	{r7}
 2272              		.cfi_def_cfa_offset 4
 2273              		.cfi_offset 7, -4
 2274 0002 83B0     		sub	sp, sp, #12
 2275              		.cfi_def_cfa_offset 16
 2276 0004 00AF     		add	r7, sp, #0
 2277              		.cfi_def_cfa_register 7
 694:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     FlagStatus ret_status = RESET;
 2278              		.loc 1 694 16
 2279 0006 0023     		movs	r3, #0
 2280 0008 FB71     		strb	r3, [r7, #7]
 695:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(RESET != (CTC_STAT & CTC_STAT_REFDIR)) {
 2281              		.loc 1 695 18
 2282 000a 074B     		ldr	r3, .L102
 2283 000c 1B68     		ldr	r3, [r3]
 2284              		.loc 1 695 27
 2285 000e 03F40043 		and	r3, r3, #32768
 2286              		.loc 1 695 7
 2287 0012 002B     		cmp	r3, #0
 2288 0014 01D0     		beq	.L100
 696:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ret_status = SET;
 2289              		.loc 1 696 20
 2290 0016 0123     		movs	r3, #1
 2291 0018 FB71     		strb	r3, [r7, #7]
 2292              	.L100:
 697:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 698:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     return ret_status;
 2293              		.loc 1 698 12
 2294 001a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 699:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 2295              		.loc 1 699 1
 2296 001c 1846     		mov	r0, r3
 2297 001e 0C37     		adds	r7, r7, #12
 2298              		.cfi_def_cfa_offset 4
 2299 0020 BD46     		mov	sp, r7
 2300              		.cfi_def_cfa_register 13
 2301              		@ sp needed
 2302 0022 80BC     		pop	{r7}
 2303              		.cfi_restore 7
 2304              		.cfi_def_cfa_offset 0
 2305 0024 7047     		bx	lr
 2306              	.L103:
 2307 0026 00BF     		.align	2
 2308              	.L102:
 2309 0028 08C80040 		.word	1073793032
 2310              		.cfi_endproc
 2311              	.LFE141:
 2313              		.section	.text.hals_ctc_counter_reload_value_read,"ax",%progbits
 2314              		.align	1
 2315              		.global	hals_ctc_counter_reload_value_read
 2316              		.syntax unified
 2317              		.thumb
 2318              		.thumb_func
 2319              		.fpu softvfp
 2321              	hals_ctc_counter_reload_value_read:
 2322              	.LFB142:
 700:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 701:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 702:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      read CTC counter reload value
 703:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  none
 704:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 705:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     the 16-bit CTC counter reload value
 706:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 707:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** uint16_t hals_ctc_counter_reload_value_read(void)
 708:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 2323              		.loc 1 708 1
 2324              		.cfi_startproc
 2325              		@ args = 0, pretend = 0, frame = 8
 2326              		@ frame_needed = 1, uses_anonymous_args = 0
 2327              		@ link register save eliminated.
 2328 0000 80B4     		push	{r7}
 2329              		.cfi_def_cfa_offset 4
 2330              		.cfi_offset 7, -4
 2331 0002 83B0     		sub	sp, sp, #12
 2332              		.cfi_def_cfa_offset 16
 2333 0004 00AF     		add	r7, sp, #0
 2334              		.cfi_def_cfa_register 7
 709:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     uint16_t reload_value = 0U;
 2335              		.loc 1 709 14
 2336 0006 0023     		movs	r3, #0
 2337 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 710:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     reload_value = (uint16_t)(CTC_CTL1 & CTC_CTL1_RLVALUE);
 2338              		.loc 1 710 31
 2339 000a 044B     		ldr	r3, .L106
 2340 000c 1B68     		ldr	r3, [r3]
 2341              		.loc 1 710 18
 2342 000e FB80     		strh	r3, [r7, #6]	@ movhi
 711:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     return (reload_value);
 2343              		.loc 1 711 12
 2344 0010 FB88     		ldrh	r3, [r7, #6]
 712:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 2345              		.loc 1 712 1
 2346 0012 1846     		mov	r0, r3
 2347 0014 0C37     		adds	r7, r7, #12
 2348              		.cfi_def_cfa_offset 4
 2349 0016 BD46     		mov	sp, r7
 2350              		.cfi_def_cfa_register 13
 2351              		@ sp needed
 2352 0018 80BC     		pop	{r7}
 2353              		.cfi_restore 7
 2354              		.cfi_def_cfa_offset 0
 2355 001a 7047     		bx	lr
 2356              	.L107:
 2357              		.align	2
 2358              	.L106:
 2359 001c 04C80040 		.word	1073793028
 2360              		.cfi_endproc
 2361              	.LFE142:
 2363              		.section	.text.hals_ctc_irc48m_trim_value_read,"ax",%progbits
 2364              		.align	1
 2365              		.global	hals_ctc_irc48m_trim_value_read
 2366              		.syntax unified
 2367              		.thumb
 2368              		.thumb_func
 2369              		.fpu softvfp
 2371              	hals_ctc_irc48m_trim_value_read:
 2372              	.LFB143:
 713:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 714:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 715:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      read the IRC48M trim value
 716:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  none
 717:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 718:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     the 6-bit IRC48M trim value
 719:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 720:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** uint8_t hals_ctc_irc48m_trim_value_read(void)
 721:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 2373              		.loc 1 721 1
 2374              		.cfi_startproc
 2375              		@ args = 0, pretend = 0, frame = 8
 2376              		@ frame_needed = 1, uses_anonymous_args = 0
 2377              		@ link register save eliminated.
 2378 0000 80B4     		push	{r7}
 2379              		.cfi_def_cfa_offset 4
 2380              		.cfi_offset 7, -4
 2381 0002 83B0     		sub	sp, sp, #12
 2382              		.cfi_def_cfa_offset 16
 2383 0004 00AF     		add	r7, sp, #0
 2384              		.cfi_def_cfa_register 7
 722:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     uint8_t trim_value = 0U;
 2385              		.loc 1 722 13
 2386 0006 0023     		movs	r3, #0
 2387 0008 FB71     		strb	r3, [r7, #7]
 723:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     trim_value = (uint8_t)GET_CTL0_TRIMVALUE(CTC_CTL0);
 2388              		.loc 1 723 27
 2389 000a 064B     		ldr	r3, .L110
 2390 000c 1B68     		ldr	r3, [r3]
 2391 000e 1B0A     		lsrs	r3, r3, #8
 2392              		.loc 1 723 18
 2393 0010 DBB2     		uxtb	r3, r3
 2394              		.loc 1 723 16
 2395 0012 03F03F03 		and	r3, r3, #63
 2396 0016 FB71     		strb	r3, [r7, #7]
 724:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     return (trim_value);
 2397              		.loc 1 724 12
 2398 0018 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 725:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 2399              		.loc 1 725 1
 2400 001a 1846     		mov	r0, r3
 2401 001c 0C37     		adds	r7, r7, #12
 2402              		.cfi_def_cfa_offset 4
 2403 001e BD46     		mov	sp, r7
 2404              		.cfi_def_cfa_register 13
 2405              		@ sp needed
 2406 0020 80BC     		pop	{r7}
 2407              		.cfi_restore 7
 2408              		.cfi_def_cfa_offset 0
 2409 0022 7047     		bx	lr
 2410              	.L111:
 2411              		.align	2
 2412              	.L110:
 2413 0024 00C80040 		.word	1073793024
 2414              		.cfi_endproc
 2415              	.LFE143:
 2417              		.section	.text.hals_ctc_flag_get,"ax",%progbits
 2418              		.align	1
 2419              		.global	hals_ctc_flag_get
 2420              		.syntax unified
 2421              		.thumb
 2422              		.thumb_func
 2423              		.fpu softvfp
 2425              	hals_ctc_flag_get:
 2426              	.LFB144:
 726:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 727:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 728:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      get CTC flag
 729:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  flag: the CTC flag
 730:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                 only one parameter can be selected which is shown as below:
 731:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_FLAG_CKOK: clock trim OK flag
 732:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_FLAG_CKWARN: clock trim warning flag
 733:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_FLAG_ERR: error flag
 734:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_FLAG_EREF: expect reference flag
 735:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_FLAG_CKERR: clock trim error bit
 736:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_FLAG_REFMISS: reference sync pulse miss
 737:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_FLAG_TRIMERR: trim value error bit
 738:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 739:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     FlagStatus: SET or RESET
 740:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 741:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** FlagStatus hals_ctc_flag_get(uint32_t flag)
 742:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 2427              		.loc 1 742 1
 2428              		.cfi_startproc
 2429              		@ args = 0, pretend = 0, frame = 16
 2430              		@ frame_needed = 1, uses_anonymous_args = 0
 2431              		@ link register save eliminated.
 2432 0000 80B4     		push	{r7}
 2433              		.cfi_def_cfa_offset 4
 2434              		.cfi_offset 7, -4
 2435 0002 85B0     		sub	sp, sp, #20
 2436              		.cfi_def_cfa_offset 24
 2437 0004 00AF     		add	r7, sp, #0
 2438              		.cfi_def_cfa_register 7
 2439 0006 7860     		str	r0, [r7, #4]
 743:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     FlagStatus ret_status = RESET;
 2440              		.loc 1 743 16
 2441 0008 0023     		movs	r3, #0
 2442 000a FB73     		strb	r3, [r7, #15]
 744:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 745:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(RESET != (CTC_STAT & flag)) {
 2443              		.loc 1 745 18
 2444 000c 064B     		ldr	r3, .L115
 2445 000e 1A68     		ldr	r2, [r3]
 2446              		.loc 1 745 27
 2447 0010 7B68     		ldr	r3, [r7, #4]
 2448 0012 1340     		ands	r3, r3, r2
 2449              		.loc 1 745 7
 2450 0014 002B     		cmp	r3, #0
 2451 0016 01D0     		beq	.L113
 746:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ret_status = SET;
 2452              		.loc 1 746 20
 2453 0018 0123     		movs	r3, #1
 2454 001a FB73     		strb	r3, [r7, #15]
 2455              	.L113:
 747:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 748:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     return ret_status;
 2456              		.loc 1 748 12
 2457 001c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 749:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 2458              		.loc 1 749 1
 2459 001e 1846     		mov	r0, r3
 2460 0020 1437     		adds	r7, r7, #20
 2461              		.cfi_def_cfa_offset 4
 2462 0022 BD46     		mov	sp, r7
 2463              		.cfi_def_cfa_register 13
 2464              		@ sp needed
 2465 0024 80BC     		pop	{r7}
 2466              		.cfi_restore 7
 2467              		.cfi_def_cfa_offset 0
 2468 0026 7047     		bx	lr
 2469              	.L116:
 2470              		.align	2
 2471              	.L115:
 2472 0028 08C80040 		.word	1073793032
 2473              		.cfi_endproc
 2474              	.LFE144:
 2476              		.section	.text.hals_ctc_flag_clear,"ax",%progbits
 2477              		.align	1
 2478              		.global	hals_ctc_flag_clear
 2479              		.syntax unified
 2480              		.thumb
 2481              		.thumb_func
 2482              		.fpu softvfp
 2484              	hals_ctc_flag_clear:
 2485              	.LFB145:
 750:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 751:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 752:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      clear CTC flag
 753:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  flag: the CTC flag
 754:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                 only one parameter can be selected which is shown as below:
 755:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_FLAG_CKOK: clock trim OK flag
 756:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_FLAG_CKWARN: clock trim warning flag
 757:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_FLAG_ERR: error flag
 758:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_FLAG_EREF: expect reference flag
 759:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_FLAG_CKERR: clock trim error bit
 760:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_FLAG_REFMISS: reference sync pulse miss
 761:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_FLAG_TRIMERR: trim value error bit
 762:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 763:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     none
 764:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 765:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** void hals_ctc_flag_clear(uint32_t flag)
 766:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 2486              		.loc 1 766 1
 2487              		.cfi_startproc
 2488              		@ args = 0, pretend = 0, frame = 8
 2489              		@ frame_needed = 1, uses_anonymous_args = 0
 2490              		@ link register save eliminated.
 2491 0000 80B4     		push	{r7}
 2492              		.cfi_def_cfa_offset 4
 2493              		.cfi_offset 7, -4
 2494 0002 83B0     		sub	sp, sp, #12
 2495              		.cfi_def_cfa_offset 16
 2496 0004 00AF     		add	r7, sp, #0
 2497              		.cfi_def_cfa_register 7
 2498 0006 7860     		str	r0, [r7, #4]
 767:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(RESET != (flag & CTC_FLAG_MASK)) {
 2499              		.loc 1 767 23
 2500 0008 7B68     		ldr	r3, [r7, #4]
 2501 000a 03F4E063 		and	r3, r3, #1792
 2502              		.loc 1 767 7
 2503 000e 002B     		cmp	r3, #0
 2504 0010 06D0     		beq	.L118
 768:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         CTC_INTC |= CTC_INTC_ERRIC;
 2505              		.loc 1 768 18
 2506 0012 094B     		ldr	r3, .L121
 2507 0014 1B68     		ldr	r3, [r3]
 2508 0016 084A     		ldr	r2, .L121
 2509 0018 43F00403 		orr	r3, r3, #4
 2510 001c 1360     		str	r3, [r2]
 769:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     } else {
 770:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         CTC_INTC |= flag;
 771:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 772:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 2511              		.loc 1 772 1
 2512 001e 05E0     		b	.L120
 2513              	.L118:
 770:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 2514              		.loc 1 770 18
 2515 0020 054B     		ldr	r3, .L121
 2516 0022 1A68     		ldr	r2, [r3]
 2517 0024 0449     		ldr	r1, .L121
 2518 0026 7B68     		ldr	r3, [r7, #4]
 2519 0028 1343     		orrs	r3, r3, r2
 2520 002a 0B60     		str	r3, [r1]
 2521              	.L120:
 2522              		.loc 1 772 1
 2523 002c 00BF     		nop
 2524 002e 0C37     		adds	r7, r7, #12
 2525              		.cfi_def_cfa_offset 4
 2526 0030 BD46     		mov	sp, r7
 2527              		.cfi_def_cfa_register 13
 2528              		@ sp needed
 2529 0032 80BC     		pop	{r7}
 2530              		.cfi_restore 7
 2531              		.cfi_def_cfa_offset 0
 2532 0034 7047     		bx	lr
 2533              	.L122:
 2534 0036 00BF     		.align	2
 2535              	.L121:
 2536 0038 0CC80040 		.word	1073793036
 2537              		.cfi_endproc
 2538              	.LFE145:
 2540              		.section	.text.hals_ctc_interrupt_enable,"ax",%progbits
 2541              		.align	1
 2542              		.global	hals_ctc_interrupt_enable
 2543              		.syntax unified
 2544              		.thumb
 2545              		.thumb_func
 2546              		.fpu softvfp
 2548              	hals_ctc_interrupt_enable:
 2549              	.LFB146:
 773:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 774:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 775:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      enable the CTC interrupt
 776:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  interrupt: CTC interrupt enable
 777:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                 one or more parameters can be selected which are shown as below:
 778:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_INT_CKOK: clock trim OK interrupt enable
 779:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_INT_CKWARN: clock trim warning interrupt enable
 780:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_INT_ERR: error interrupt enable
 781:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_INT_EREF: expect reference interrupt enable
 782:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 783:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     none
 784:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 785:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** void hals_ctc_interrupt_enable(uint32_t interrupt)
 786:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 2550              		.loc 1 786 1
 2551              		.cfi_startproc
 2552              		@ args = 0, pretend = 0, frame = 8
 2553              		@ frame_needed = 1, uses_anonymous_args = 0
 2554              		@ link register save eliminated.
 2555 0000 80B4     		push	{r7}
 2556              		.cfi_def_cfa_offset 4
 2557              		.cfi_offset 7, -4
 2558 0002 83B0     		sub	sp, sp, #12
 2559              		.cfi_def_cfa_offset 16
 2560 0004 00AF     		add	r7, sp, #0
 2561              		.cfi_def_cfa_register 7
 2562 0006 7860     		str	r0, [r7, #4]
 787:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     CTC_CTL0 |= (uint32_t)interrupt;
 2563              		.loc 1 787 14
 2564 0008 054B     		ldr	r3, .L124
 2565 000a 1A68     		ldr	r2, [r3]
 2566 000c 0449     		ldr	r1, .L124
 2567 000e 7B68     		ldr	r3, [r7, #4]
 2568 0010 1343     		orrs	r3, r3, r2
 2569 0012 0B60     		str	r3, [r1]
 788:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 2570              		.loc 1 788 1
 2571 0014 00BF     		nop
 2572 0016 0C37     		adds	r7, r7, #12
 2573              		.cfi_def_cfa_offset 4
 2574 0018 BD46     		mov	sp, r7
 2575              		.cfi_def_cfa_register 13
 2576              		@ sp needed
 2577 001a 80BC     		pop	{r7}
 2578              		.cfi_restore 7
 2579              		.cfi_def_cfa_offset 0
 2580 001c 7047     		bx	lr
 2581              	.L125:
 2582 001e 00BF     		.align	2
 2583              	.L124:
 2584 0020 00C80040 		.word	1073793024
 2585              		.cfi_endproc
 2586              	.LFE146:
 2588              		.section	.text.hals_ctc_interrupt_disable,"ax",%progbits
 2589              		.align	1
 2590              		.global	hals_ctc_interrupt_disable
 2591              		.syntax unified
 2592              		.thumb
 2593              		.thumb_func
 2594              		.fpu softvfp
 2596              	hals_ctc_interrupt_disable:
 2597              	.LFB147:
 789:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 790:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 791:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      disable the CTC interrupt
 792:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  interrupt: CTC interrupt enable source
 793:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                 one or more parameters can be selected which are shown as below:
 794:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_INT_CKOK: clock trim OK interrupt enable
 795:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_INT_CKWARN: clock trim warning interrupt enable
 796:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_INT_ERR: error interrupt enable
 797:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_INT_EREF: expect reference interrupt enable
 798:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 799:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     none
 800:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 801:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** void hals_ctc_interrupt_disable(uint32_t interrupt)
 802:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 2598              		.loc 1 802 1
 2599              		.cfi_startproc
 2600              		@ args = 0, pretend = 0, frame = 8
 2601              		@ frame_needed = 1, uses_anonymous_args = 0
 2602              		@ link register save eliminated.
 2603 0000 80B4     		push	{r7}
 2604              		.cfi_def_cfa_offset 4
 2605              		.cfi_offset 7, -4
 2606 0002 83B0     		sub	sp, sp, #12
 2607              		.cfi_def_cfa_offset 16
 2608 0004 00AF     		add	r7, sp, #0
 2609              		.cfi_def_cfa_register 7
 2610 0006 7860     		str	r0, [r7, #4]
 803:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     CTC_CTL0 &= (uint32_t)(~interrupt);
 2611              		.loc 1 803 14
 2612 0008 054B     		ldr	r3, .L127
 2613 000a 1A68     		ldr	r2, [r3]
 2614              		.loc 1 803 28
 2615 000c 7B68     		ldr	r3, [r7, #4]
 2616 000e DB43     		mvns	r3, r3
 2617              		.loc 1 803 14
 2618 0010 0349     		ldr	r1, .L127
 2619 0012 1340     		ands	r3, r3, r2
 2620 0014 0B60     		str	r3, [r1]
 804:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 2621              		.loc 1 804 1
 2622 0016 00BF     		nop
 2623 0018 0C37     		adds	r7, r7, #12
 2624              		.cfi_def_cfa_offset 4
 2625 001a BD46     		mov	sp, r7
 2626              		.cfi_def_cfa_register 13
 2627              		@ sp needed
 2628 001c 80BC     		pop	{r7}
 2629              		.cfi_restore 7
 2630              		.cfi_def_cfa_offset 0
 2631 001e 7047     		bx	lr
 2632              	.L128:
 2633              		.align	2
 2634              	.L127:
 2635 0020 00C80040 		.word	1073793024
 2636              		.cfi_endproc
 2637              	.LFE147:
 2639              		.section	.text.hals_ctc_interrupt_flag_get,"ax",%progbits
 2640              		.align	1
 2641              		.global	hals_ctc_interrupt_flag_get
 2642              		.syntax unified
 2643              		.thumb
 2644              		.thumb_func
 2645              		.fpu softvfp
 2647              	hals_ctc_interrupt_flag_get:
 2648              	.LFB148:
 805:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 806:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 807:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      get CTC interrupt flag
 808:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  int_flag: the CTC interrupt flag
 809:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                 only one parameter can be selected which is shown as below:
 810:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_INT_FLAG_CKOK: clock trim OK interrupt
 811:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_INT_FLAG_CKWARN: clock trim warning interrupt
 812:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_INT_FLAG_ERR: error interrupt
 813:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_INT_FLAG_EREF: expect reference interrupt
 814:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_FLAG_CKERR: clock trim error bit
 815:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_FLAG_REFMISS: reference sync pulse miss
 816:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_FLAG_TRIMERR: trim value error
 817:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 818:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     FlagStatus: SET or RESET
 819:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 820:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** FlagStatus hals_ctc_interrupt_flag_get(uint32_t int_flag)
 821:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 2649              		.loc 1 821 1
 2650              		.cfi_startproc
 2651              		@ args = 0, pretend = 0, frame = 24
 2652              		@ frame_needed = 1, uses_anonymous_args = 0
 2653              		@ link register save eliminated.
 2654 0000 80B4     		push	{r7}
 2655              		.cfi_def_cfa_offset 4
 2656              		.cfi_offset 7, -4
 2657 0002 87B0     		sub	sp, sp, #28
 2658              		.cfi_def_cfa_offset 32
 2659 0004 00AF     		add	r7, sp, #0
 2660              		.cfi_def_cfa_register 7
 2661 0006 7860     		str	r0, [r7, #4]
 822:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     uint32_t interrupt_flag = 0U, intenable = 0U;
 2662              		.loc 1 822 14
 2663 0008 0023     		movs	r3, #0
 2664 000a FB60     		str	r3, [r7, #12]
 2665              		.loc 1 822 35
 2666 000c 0023     		movs	r3, #0
 2667 000e 7B61     		str	r3, [r7, #20]
 823:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     FlagStatus ret_status = RESET;
 2668              		.loc 1 823 16
 2669 0010 0023     		movs	r3, #0
 2670 0012 FB74     		strb	r3, [r7, #19]
 824:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 825:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     /* check whether the interrupt is enabled */
 826:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(RESET != (int_flag & CTC_FLAG_MASK)) {
 2671              		.loc 1 826 27
 2672 0014 7B68     		ldr	r3, [r7, #4]
 2673 0016 03F4E063 		and	r3, r3, #1792
 2674              		.loc 1 826 7
 2675 001a 002B     		cmp	r3, #0
 2676 001c 05D0     		beq	.L130
 827:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         intenable = CTC_CTL0 & CTC_INT_ERR;
 2677              		.loc 1 827 21
 2678 001e 0F4B     		ldr	r3, .L134
 2679 0020 1B68     		ldr	r3, [r3]
 2680              		.loc 1 827 19
 2681 0022 03F00403 		and	r3, r3, #4
 2682 0026 7B61     		str	r3, [r7, #20]
 2683 0028 04E0     		b	.L131
 2684              	.L130:
 828:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     } else {
 829:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         intenable = CTC_CTL0 & int_flag;
 2685              		.loc 1 829 21
 2686 002a 0C4B     		ldr	r3, .L134
 2687 002c 1B68     		ldr	r3, [r3]
 2688              		.loc 1 829 19
 2689 002e 7A68     		ldr	r2, [r7, #4]
 2690 0030 1340     		ands	r3, r3, r2
 2691 0032 7B61     		str	r3, [r7, #20]
 2692              	.L131:
 830:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 831:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     interrupt_flag = CTC_STAT & int_flag;
 2693              		.loc 1 831 22
 2694 0034 0A4B     		ldr	r3, .L134+4
 2695 0036 1B68     		ldr	r3, [r3]
 2696              		.loc 1 831 20
 2697 0038 7A68     		ldr	r2, [r7, #4]
 2698 003a 1340     		ands	r3, r3, r2
 2699 003c FB60     		str	r3, [r7, #12]
 832:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 833:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(interrupt_flag && intenable) {
 2700              		.loc 1 833 7
 2701 003e FB68     		ldr	r3, [r7, #12]
 2702 0040 002B     		cmp	r3, #0
 2703 0042 04D0     		beq	.L132
 2704              		.loc 1 833 23 discriminator 1
 2705 0044 7B69     		ldr	r3, [r7, #20]
 2706 0046 002B     		cmp	r3, #0
 2707 0048 01D0     		beq	.L132
 834:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         ret_status = SET;
 2708              		.loc 1 834 20
 2709 004a 0123     		movs	r3, #1
 2710 004c FB74     		strb	r3, [r7, #19]
 2711              	.L132:
 835:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 836:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     return ret_status;
 2712              		.loc 1 836 12
 2713 004e FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 837:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 2714              		.loc 1 837 1
 2715 0050 1846     		mov	r0, r3
 2716 0052 1C37     		adds	r7, r7, #28
 2717              		.cfi_def_cfa_offset 4
 2718 0054 BD46     		mov	sp, r7
 2719              		.cfi_def_cfa_register 13
 2720              		@ sp needed
 2721 0056 80BC     		pop	{r7}
 2722              		.cfi_restore 7
 2723              		.cfi_def_cfa_offset 0
 2724 0058 7047     		bx	lr
 2725              	.L135:
 2726 005a 00BF     		.align	2
 2727              	.L134:
 2728 005c 00C80040 		.word	1073793024
 2729 0060 08C80040 		.word	1073793032
 2730              		.cfi_endproc
 2731              	.LFE148:
 2733              		.section	.text.hals_ctc_interrupt_flag_clear,"ax",%progbits
 2734              		.align	1
 2735              		.global	hals_ctc_interrupt_flag_clear
 2736              		.syntax unified
 2737              		.thumb
 2738              		.thumb_func
 2739              		.fpu softvfp
 2741              	hals_ctc_interrupt_flag_clear:
 2742              	.LFB149:
 838:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** 
 839:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** /*!
 840:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \brief      clear CTC interrupt flag
 841:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[in]  int_flag: the CTC interrupt flag
 842:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****                 only one parameter can be selected which is shown as below:
 843:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_INT_FLAG_CKOK: clock trim OK interrupt
 844:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_INT_FLAG_CKWARN: clock trim warning interrupt
 845:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_INT_FLAG_ERR: error interrupt
 846:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_INT_FLAG_EREF: expect reference interrupt
 847:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_FLAG_CKERR: clock trim error bit interrupt
 848:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_FLAG_REFMISS: reference sync pulse miss interrupt
 849:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****       \arg        CTC_FLAG_TRIMERR: trim value error interrupt
 850:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \param[out] none
 851:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     \retval     none
 852:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** */
 853:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** void hals_ctc_interrupt_flag_clear(uint32_t int_flag)
 854:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** {
 2743              		.loc 1 854 1
 2744              		.cfi_startproc
 2745              		@ args = 0, pretend = 0, frame = 8
 2746              		@ frame_needed = 1, uses_anonymous_args = 0
 2747              		@ link register save eliminated.
 2748 0000 80B4     		push	{r7}
 2749              		.cfi_def_cfa_offset 4
 2750              		.cfi_offset 7, -4
 2751 0002 83B0     		sub	sp, sp, #12
 2752              		.cfi_def_cfa_offset 16
 2753 0004 00AF     		add	r7, sp, #0
 2754              		.cfi_def_cfa_register 7
 2755 0006 7860     		str	r0, [r7, #4]
 855:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     if(RESET != (int_flag & CTC_FLAG_MASK)) {
 2756              		.loc 1 855 27
 2757 0008 7B68     		ldr	r3, [r7, #4]
 2758 000a 03F4E063 		and	r3, r3, #1792
 2759              		.loc 1 855 7
 2760 000e 002B     		cmp	r3, #0
 2761 0010 06D0     		beq	.L137
 856:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         CTC_INTC |= CTC_INTC_ERRIC;
 2762              		.loc 1 856 18
 2763 0012 094B     		ldr	r3, .L140
 2764 0014 1B68     		ldr	r3, [r3]
 2765 0016 084A     		ldr	r2, .L140
 2766 0018 43F00403 		orr	r3, r3, #4
 2767 001c 1360     		str	r3, [r2]
 857:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     } else {
 858:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****         CTC_INTC |= int_flag;
 859:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 860:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c **** }
 2768              		.loc 1 860 1
 2769 001e 05E0     		b	.L139
 2770              	.L137:
 858:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_ctc.c ****     }
 2771              		.loc 1 858 18
 2772 0020 054B     		ldr	r3, .L140
 2773 0022 1A68     		ldr	r2, [r3]
 2774 0024 0449     		ldr	r1, .L140
 2775 0026 7B68     		ldr	r3, [r7, #4]
 2776 0028 1343     		orrs	r3, r3, r2
 2777 002a 0B60     		str	r3, [r1]
 2778              	.L139:
 2779              		.loc 1 860 1
 2780 002c 00BF     		nop
 2781 002e 0C37     		adds	r7, r7, #12
 2782              		.cfi_def_cfa_offset 4
 2783 0030 BD46     		mov	sp, r7
 2784              		.cfi_def_cfa_register 13
 2785              		@ sp needed
 2786 0032 80BC     		pop	{r7}
 2787              		.cfi_restore 7
 2788              		.cfi_def_cfa_offset 0
 2789 0034 7047     		bx	lr
 2790              	.L141:
 2791 0036 00BF     		.align	2
 2792              	.L140:
 2793 0038 0CC80040 		.word	1073793036
 2794              		.cfi_endproc
 2795              	.LFE149:
 2797              		.text
 2798              	.Letext0:
 2799              		.file 2 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 2800              		.file 3 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 2801              		.file 4 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 2802              		.file 5 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 2803              		.file 6 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 2804              		.file 7 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 2805              		.file 8 "../firmware/GD32f3x0_hal_peripheral/Include/gd32f3x0_hal.h"
 2806              		.file 9 "../firmware/cmsis/inc/core_cm4.h"
 2807              		.file 10 "../firmware/cmsis/inc/system_gd32f3x0.h"
 2808              		.file 11 "../firmware/cmsis/inc/gd32f3x0.h"
 2809              		.file 12 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-ar
 2810              		.file 13 "../firmware/GD32f3x0_hal_peripheral/Include/gd32f3x0_hal_rcu.h"
 2811              		.file 14 "../firmware/GD32f3x0_hal_peripheral/Include/gd32f3x0_hal_ctc.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f3x0_hal_ctc.c
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:16     .text.hal_ctc_deinit:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:24     .text.hal_ctc_deinit:00000000 hal_ctc_deinit
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:78     .text.hal_ctc_init:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:85     .text.hal_ctc_init:00000000 hal_ctc_init
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:553    .text.hal_ctc_init:000003a8 $d
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:562    .text.hal_ctc_init:000003c4 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1941   .text.hals_ctc_clock_limit_value_config:00000000 hals_ctc_clock_limit_value_config
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2000   .text.hals_ctc_counter_reload_value_config:00000000 hals_ctc_counter_reload_value_config
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1833   .text.hals_ctc_refsource_signal_select:00000000 hals_ctc_refsource_signal_select
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1887   .text.hals_ctc_refsource_polarity_config:00000000 hals_ctc_refsource_polarity_config
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1779   .text.hals_ctc_refsource_prescaler_config:00000000 hals_ctc_refsource_prescaler_config
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2058   .text.hals_ctc_hardware_trim_mode_config:00000000 hals_ctc_hardware_trim_mode_config
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:864    .text.hal_ctc_init:00000600 $d
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:875    .text.hal_ctc_struct_init:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:882    .text.hal_ctc_struct_init:00000000 hal_ctc_struct_init
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1015   .text.hal_ctc_start:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1022   .text.hal_ctc_start:00000000 hal_ctc_start
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1695   .text.hals_ctc_counter_enable:00000000 hals_ctc_counter_enable
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1061   .text.hal_ctc_stop:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1068   .text.hal_ctc_stop:00000000 hal_ctc_stop
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1737   .text.hals_ctc_counter_disable:00000000 hals_ctc_counter_disable
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1107   .text.hal_ctc_irc48m_trim_value_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1114   .text.hal_ctc_irc48m_trim_value_config:00000000 hal_ctc_irc48m_trim_value_config
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2154   .text.hals_ctc_irc48m_trim_value_config:00000000 hals_ctc_irc48m_trim_value_config
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1147   .text.hal_ctc_irq:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1154   .text.hal_ctc_irq:00000000 hal_ctc_irq
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2647   .text.hals_ctc_interrupt_flag_get:00000000 hals_ctc_interrupt_flag_get
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2741   .text.hals_ctc_interrupt_flag_clear:00000000 hals_ctc_interrupt_flag_clear
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1277   .text.hal_ctc_irq_handle_set:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1284   .text.hal_ctc_irq_handle_set:00000000 hal_ctc_irq_handle_set
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1392   .text.hal_ctc_irq_handle_all_reset:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1399   .text.hal_ctc_irq_handle_all_reset:00000000 hal_ctc_irq_handle_all_reset
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1445   .text.hal_ctc_start_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1452   .text.hal_ctc_start_interrupt:00000000 hal_ctc_start_interrupt
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2548   .text.hals_ctc_interrupt_enable:00000000 hals_ctc_interrupt_enable
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2596   .text.hals_ctc_interrupt_disable:00000000 hals_ctc_interrupt_disable
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1610   .text.hal_ctc_stop_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1617   .text.hal_ctc_stop_interrupt:00000000 hal_ctc_stop_interrupt
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1688   .text.hals_ctc_counter_enable:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1725   .text.hals_ctc_counter_enable:00000018 $d
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1730   .text.hals_ctc_counter_disable:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1767   .text.hals_ctc_counter_disable:00000018 $d
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1772   .text.hals_ctc_refsource_prescaler_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1821   .text.hals_ctc_refsource_prescaler_config:0000002c $d
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1826   .text.hals_ctc_refsource_signal_select:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1875   .text.hals_ctc_refsource_signal_select:0000002c $d
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1880   .text.hals_ctc_refsource_polarity_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1929   .text.hals_ctc_refsource_polarity_config:0000002c $d
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1934   .text.hals_ctc_clock_limit_value_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1988   .text.hals_ctc_clock_limit_value_config:00000034 $d
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:1993   .text.hals_ctc_counter_reload_value_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2046   .text.hals_ctc_counter_reload_value_config:0000002c $d
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2051   .text.hals_ctc_hardware_trim_mode_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2100   .text.hals_ctc_hardware_trim_mode_config:0000002c $d
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2105   .text.hals_ctc_software_refsource_pulse_generate:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2112   .text.hals_ctc_software_refsource_pulse_generate:00000000 hals_ctc_software_refsource_pulse_generate
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2142   .text.hals_ctc_software_refsource_pulse_generate:00000018 $d
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2147   .text.hals_ctc_irc48m_trim_value_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2201   .text.hals_ctc_irc48m_trim_value_config:00000034 $d
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2206   .text.hals_ctc_counter_capture_value_read:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2213   .text.hals_ctc_counter_capture_value_read:00000000 hals_ctc_counter_capture_value_read
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2252   .text.hals_ctc_counter_capture_value_read:00000020 $d
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2257   .text.hals_ctc_counter_direction_read:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2264   .text.hals_ctc_counter_direction_read:00000000 hals_ctc_counter_direction_read
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2309   .text.hals_ctc_counter_direction_read:00000028 $d
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2314   .text.hals_ctc_counter_reload_value_read:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2321   .text.hals_ctc_counter_reload_value_read:00000000 hals_ctc_counter_reload_value_read
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2359   .text.hals_ctc_counter_reload_value_read:0000001c $d
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2364   .text.hals_ctc_irc48m_trim_value_read:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2371   .text.hals_ctc_irc48m_trim_value_read:00000000 hals_ctc_irc48m_trim_value_read
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2413   .text.hals_ctc_irc48m_trim_value_read:00000024 $d
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2418   .text.hals_ctc_flag_get:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2425   .text.hals_ctc_flag_get:00000000 hals_ctc_flag_get
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2472   .text.hals_ctc_flag_get:00000028 $d
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2477   .text.hals_ctc_flag_clear:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2484   .text.hals_ctc_flag_clear:00000000 hals_ctc_flag_clear
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2536   .text.hals_ctc_flag_clear:00000038 $d
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2541   .text.hals_ctc_interrupt_enable:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2584   .text.hals_ctc_interrupt_enable:00000020 $d
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2589   .text.hals_ctc_interrupt_disable:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2635   .text.hals_ctc_interrupt_disable:00000020 $d
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2640   .text.hals_ctc_interrupt_flag_get:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2728   .text.hals_ctc_interrupt_flag_get:0000005c $d
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2734   .text.hals_ctc_interrupt_flag_clear:00000000 $t
C:\Users\peter\AppData\Local\Temp\cc6O51i5.s:2793   .text.hals_ctc_interrupt_flag_clear:00000038 $d
                           .group:00000000 wm4.0.b316ac8f61e0e6e0285f1e03e5bd3513
                           .group:00000000 wm4.stdarg.h.31.b55da1089056868966f25de5dbfc7d3c
                           .group:00000000 wm4._newlib_version.h.4.9ba035841e762c3308916a0ce96032e7
                           .group:00000000 wm4.newlib.h.18.ac66930cc5dc086504ebba5cc05ab7f1
                           .group:00000000 wm4.ieeefp.h.77.d5685ba212d3ed6e914898d045f873e3
                           .group:00000000 wm4.features.h.22.fad1cec3bc7ff06488171438dbdcfd02
                           .group:00000000 wm4.config.h.220.6cac6a9685cfce5e83c17784171638d9
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4.stddef.h.181.c3f52a3b0f4c288bddb5dda1562858e2
                           .group:00000000 wm4.cdefs.h.49.6260d97adb8d27534cbdc0f868b8ea87
                           .group:00000000 wm4.stddef.h.39.b727a6c3269d9d6ef9fc646b721a8287
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:00000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:00000000 wm4._types.h.184.03611d4f6b5bec9997bcf4279eceba07
                           .group:00000000 wm4.reent.h.17.90c2574d4acdcfce933db5cb09ff35fe
                           .group:00000000 wm4.types.h.40.e8c16e7ec36ba55f133d0616070e25fc
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.30.0e8bfd94e85db17dda3286ee81496fe6
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.19.97ca6fd0c752a0f3b6719fd314d361e6
                           .group:00000000 wm4.types.h.69.ed3eae3cf73030a737515151ebcab7a1
                           .group:00000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:00000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.932d0c162786b883f622b8d05c120c78
                           .group:00000000 wm4.gd32f3x0_hal.h.52.43337a488df56bad1a66550eb74593ea
                           .group:00000000 wm4.gd32f3x0.h.36.5dfcb46b6e5e152feffb6039fee007e2
                           .group:00000000 wm4.core_cm4.h.47.434d5634a5df7142236685d6945e71d7
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.43.bf657009d9c246d6ac6e7b120cdd899a
                           .group:00000000 wm4.core_cm4.h.196.7d82f39a4c9e2de723b837137e6ae289
                           .group:00000000 wm4.gd32f3x0.h.180.82f67477079136206c5871e7542ee564
                           .group:00000000 wm4.gd32f3x0_libopt.h.36.45b869ab1209cc1a50f3dfc76a311cb9
                           .group:00000000 wm4.gd32f3x0_hal_dma.h.41.ca879783be1737b965b3ae4e7f93f872
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.d4493cd3736e51e9d56335045f26df45
                           .group:00000000 wm4.gd32f3x0_hal_fmc.h.43.2987de260e370bf3f5b8a24cb7cf3bf8
                           .group:00000000 wm4.gd32f3x0_hal_pmu.h.36.5635520c461bb7aaf91bffd9cbfc72ad
                           .group:00000000 wm4.gd32f3x0_hal_gpio.h.36.a12be1408d39f193128846456cde3d37
                           .group:00000000 wm4.gd32f3x0_hal_rcu.h.38.87d0c22ec8715f857cfeeefdccb19c2d
                           .group:00000000 wm4.gd32f3x0_hal_exti.h.36.1ea5944bb2717abba6eb4f5f2b24bf84
                           .group:00000000 wm4.gd32f3x0_hal_sys.h.35.2ceb07a2f85f308445b52768bbccb36f
                           .group:00000000 wm4.gd32f3x0_hal_syscfg.h.36.72a727ef72a22345530b3ff53cbe3ce3
                           .group:00000000 wm4.gd32f3x0_hal_nvic.h.36.4aa8cd20672a0a2c198d8567b1de409e
                           .group:00000000 wm4.gd32f3x0_hal_cmp.h.36.f85d9d5e9ce0d5ec5a6c328e83b87368
                           .group:00000000 wm4.gd32f3x0_hal_crc.h.36.1900d76e2c07c18b1ef1c9b856f287b8
                           .group:00000000 wm4.gd32f3x0_hal_adc.h.36.8c3322d47f1ee3cab423f686efb96e34
                           .group:00000000 wm4.gd32f3x0_hal_ctc.h.36.847bc0cba62101d5ce7e8bf46a1d8bff
                           .group:00000000 wm4.gd32f3x0_hal_fwdgt.h.37.9a77d48f0ebb1bea9efac8306d3abfa3
                           .group:00000000 wm4.gd32f3x0_hal_wwdgt.h.36.19843a8487f7f073536e58bdf0d3f2d3
                           .group:00000000 wm4.gd32f3x0_hal_spi_com.h.36.6baebef46bf9bda5babad635e2a47342
                           .group:00000000 wm4.gd32f3x0_hal_spi.h.36.c5af6148e40a30fadbbdd1f06ceea13d
                           .group:00000000 wm4.gd32f3x0_hal_i2s.h.36.e903082eeeee8f5fb4aff85df922f163
                           .group:00000000 wm4.gd32f3x0_hal_usart_com.h.36.69752e97184d87492213ad2f277017fc
                           .group:00000000 wm4.gd32f3x0_hal_uart.h.36.cbee0c6c192eff6011d6338977fcd04b
                           .group:00000000 wm4.gd32f3x0_hal_usrt.h.36.ffd63cfab4e0501d677bc717158e43a6
                           .group:00000000 wm4.gd32f3x0_hal_irda.h.36.3910de0ccf8d5623643304fed3f81eb2
                           .group:00000000 wm4.gd32f3x0_hal_smartcard.h.36.ab9bc113f17ef2e0fb1ebed69f0678d8
                           .group:00000000 wm4.gd32f3x0_hal_rtc.h.36.5e01e9f7c643662797b76c8fb127db6a
                           .group:00000000 wm4.gd32f3x0_hal_i2c_com.h.36.93c032b15c0ba33e15ba767e036a725b
                           .group:00000000 wm4.gd32f3x0_hal_i2c.h.36.5070b63e35481aadf06d643445a9b538
                           .group:00000000 wm4.gd32f3x0_hal_smbus.h.36.ff84c1a5256828a88dd698d2f412ded9
                           .group:00000000 wm4.gd32f3x0_hal_timer.h.36.1cc370b1b382cdb697c16ab5f59079f9
                           .group:00000000 wm4.gd32f3x0_hal.h.138.6420920baed40fecd6e3a38f9485824a

UNDEFINED SYMBOLS
hal_rcu_periph_reset_enable
hal_rcu_periph_reset_disable
__aeabi_i2d
__aeabi_dadd
__aeabi_d2uiz
__aeabi_dmul
__aeabi_ddiv
__aeabi_d2iz
