

================================================================
== Vivado HLS Report for 'rej_uniform'
================================================================
* Date:           Sun Apr  9 17:55:46 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 us | 6.316 ns |   1.25 us  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         3|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     262|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      60|    -|
|Register         |        -|      -|     176|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     176|     322|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln345_1_fu_160_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln345_3_fu_266_p2   |     +    |      0|  0|  21|          14|          14|
    |add_ln345_fu_257_p2     |     +    |      0|  0|  16|           9|           9|
    |ctr_fu_249_p2           |     +    |      0|  0|  39|           1|          32|
    |pos_1_fu_213_p2         |     +    |      0|  0|  39|           2|          32|
    |pos_2_fu_191_p2         |     +    |      0|  0|  39|          32|           2|
    |pos_fu_207_p2           |     +    |      0|  0|  39|           1|          32|
    |icmp_ln338_1_fu_197_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln338_fu_186_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln344_fu_243_p2    |   icmp   |      0|  0|  18|          23|          14|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 262|         152|         205|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  27|          5|    1|          5|
    |buf_r_address0  |  15|          3|   10|         30|
    |ctr_1_fu_44     |   9|          2|   32|         64|
    |pos_0_reg_124   |   9|          2|   32|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           |  60|         12|   75|        163|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   4|   0|    4|          0|
    |buf_load_reg_330     |   8|   0|    8|          0|
    |buflen_cast_reg_288  |  11|   0|   32|         21|
    |ctr_1_fu_44          |  32|   0|   32|          0|
    |ctr_1_load_reg_308   |  32|   0|   32|          0|
    |len_cast_reg_293     |  10|   0|   32|         22|
    |pos_0_reg_124        |  32|   0|   32|          0|
    |pos_2_reg_317        |  32|   0|   32|          0|
    |tmp_7_cast_reg_298   |   6|   0|   14|          8|
    |trunc_ln345_reg_303  |   9|   0|    9|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 176|   0|  227|         51|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  rej_uniform | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  rej_uniform | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  rej_uniform | return value |
|ap_done         | out |    1| ap_ctrl_hs |  rej_uniform | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  rej_uniform | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  rej_uniform | return value |
|ap_return       | out |   32| ap_ctrl_hs |  rej_uniform | return value |
|a_address0      | out |   12|  ap_memory |       a      |     array    |
|a_ce0           | out |    1|  ap_memory |       a      |     array    |
|a_we0           | out |    1|  ap_memory |       a      |     array    |
|a_d0            | out |   23|  ap_memory |       a      |     array    |
|a_offset        |  in |    3|   ap_none  |   a_offset   |    scalar    |
|a_offset1       |  in |    3|   ap_none  |   a_offset1  |    scalar    |
|a_offset2       |  in |   32|   ap_none  |   a_offset2  |    scalar    |
|len             |  in |   10|   ap_none  |      len     |    scalar    |
|buf_r_address0  | out |   10|  ap_memory |     buf_r    |     array    |
|buf_r_ce0       | out |    1|  ap_memory |     buf_r    |     array    |
|buf_r_q0        |  in |    8|  ap_memory |     buf_r    |     array    |
|buf_r_address1  | out |   10|  ap_memory |     buf_r    |     array    |
|buf_r_ce1       | out |    1|  ap_memory |     buf_r    |     array    |
|buf_r_q1        |  in |    8|  ap_memory |     buf_r    |     array    |
|buflen          |  in |   11|   ap_none  |    buflen    |    scalar    |
+----------------+-----+-----+------------+--------------+--------------+

