Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Apr 20 12:16:30 2019
| Host         : DESKTOP-DR3C0JT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fsm_global_timing_summary_routed.rpt -rpx fsm_global_timing_summary_routed.rpx -warn_on_violation
| Design       : fsm_global
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: CONT/SAMP/sc_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 459 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.859        0.000                      0                 1013        0.032        0.000                      0                 1013        3.000        0.000                       0                   467  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
clk_fpga                      {0.000 5.000}      10.000          100.000         
  clk_100MHz_clk_generator    {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk_generator     {0.000 5.000}      10.000          100.000         
  clkfbout_clk_generator      {0.000 5.000}      10.000          100.000         
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
  clk_100MHz_clk_generator_1  {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk_generator_1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_generator_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_100MHz_clk_generator          4.859        0.000                      0                  995        0.106        0.000                      0                  995        4.500        0.000                       0                   444  
  clk_50MHz_clk_generator           7.485        0.000                      0                   16        0.189        0.000                      0                   16        4.500        0.000                       0                    19  
  clkfbout_clk_generator                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100MHz_clk_generator_1        4.860        0.000                      0                  995        0.106        0.000                      0                  995        4.500        0.000                       0                   444  
  clk_50MHz_clk_generator_1         7.486        0.000                      0                   16        0.189        0.000                      0                   16        4.500        0.000                       0                    19  
  clkfbout_clk_generator_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50MHz_clk_generator     clk_100MHz_clk_generator          5.405        0.000                      0                    9        0.153        0.000                      0                    9  
clk_100MHz_clk_generator_1  clk_100MHz_clk_generator          4.859        0.000                      0                  995        0.032        0.000                      0                  995  
clk_50MHz_clk_generator_1   clk_100MHz_clk_generator          5.405        0.000                      0                    9        0.153        0.000                      0                    9  
clk_100MHz_clk_generator    clk_50MHz_clk_generator           7.605        0.000                      0                    1        0.189        0.000                      0                    1  
clk_100MHz_clk_generator_1  clk_50MHz_clk_generator           7.605        0.000                      0                    1        0.189        0.000                      0                    1  
clk_50MHz_clk_generator_1   clk_50MHz_clk_generator           7.485        0.000                      0                   16        0.115        0.000                      0                   16  
clk_100MHz_clk_generator    clk_100MHz_clk_generator_1        4.859        0.000                      0                  995        0.032        0.000                      0                  995  
clk_50MHz_clk_generator     clk_100MHz_clk_generator_1        5.405        0.000                      0                    9        0.153        0.000                      0                    9  
clk_50MHz_clk_generator_1   clk_100MHz_clk_generator_1        5.406        0.000                      0                    9        0.154        0.000                      0                    9  
clk_100MHz_clk_generator    clk_50MHz_clk_generator_1         7.605        0.000                      0                    1        0.189        0.000                      0                    1  
clk_50MHz_clk_generator     clk_50MHz_clk_generator_1         7.485        0.000                      0                   16        0.115        0.000                      0                   16  
clk_100MHz_clk_generator_1  clk_50MHz_clk_generator_1         7.605        0.000                      0                    1        0.190        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga
  To Clock:  clk_fpga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        4.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.518ns (34.512%)  route 0.983ns (65.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X2Y104         FDCE                                         r  CONT/multiplicand_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518    -0.313 r  CONT/multiplicand_reg[2]/Q
                         net (fo=1, routed)           0.983     0.670    CONT/WIN1/Q[2]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.670    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.518ns (34.803%)  route 0.970ns (65.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.708    -0.832    CONT/clk_100MHz
    SLICE_X6Y103         FDCE                                         r  CONT/multiplicand_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDCE (Prop_fdce_C_Q)         0.518    -0.314 r  CONT/multiplicand_reg[4]/Q
                         net (fo=1, routed)           0.970     0.656    CONT/WIN1/Q[4]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.456ns (30.820%)  route 1.024ns (69.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.710    -0.830    CONT/clk_100MHz
    SLICE_X3Y102         FDCE                                         r  CONT/multiplicand_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.374 r  CONT/multiplicand_reg[10]/Q
                         net (fo=1, routed)           1.024     0.649    CONT/WIN1/Q[10]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.518ns (35.175%)  route 0.955ns (64.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X2Y104         FDCE                                         r  CONT/multiplicand_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518    -0.313 r  CONT/multiplicand_reg[8]/Q
                         net (fo=1, routed)           0.955     0.642    CONT/WIN1/Q[8]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.456ns (31.459%)  route 0.994ns (68.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X3Y104         FDCE                                         r  CONT/multiplicand_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/multiplicand_reg[15]/Q
                         net (fo=3, routed)           0.994     0.618    CONT/WIN1/Q[15]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.456ns (31.459%)  route 0.994ns (68.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X3Y104         FDCE                                         r  CONT/multiplicand_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/multiplicand_reg[15]/Q
                         net (fo=3, routed)           0.994     0.618    CONT/WIN1/Q[15]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.456ns (32.018%)  route 0.968ns (67.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X3Y105         FDCE                                         r  CONT/multiplicand_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/multiplicand_reg[7]/Q
                         net (fo=1, routed)           0.968     0.593    CONT/WIN1/Q[7]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.456ns (32.096%)  route 0.965ns (67.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X3Y105         FDCE                                         r  CONT/multiplicand_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/multiplicand_reg[12]/Q
                         net (fo=1, routed)           0.965     0.590    CONT/WIN1/Q[12]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.456ns (32.416%)  route 0.951ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X4Y102         FDCE                                         r  CONT/multiplicand_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/multiplicand_reg[1]/Q
                         net (fo=1, routed)           0.951     0.576    CONT/WIN1/Q[1]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.456ns (32.607%)  route 0.942ns (67.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.708    -0.832    CONT/clk_100MHz
    SLICE_X5Y105         FDCE                                         r  CONT/multiplicand_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/multiplicand_reg[14]/Q
                         net (fo=1, routed)           0.942     0.566    CONT/WIN1/Q[14]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  4.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CONT/winbuf1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sample_in_inmemo_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X11Y107        FDCE                                         r  CONT/winbuf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  CONT/winbuf1_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.401    CONT/INPUT_MEMO/winbuf1_reg[15][2]
    SLICE_X10Y107        LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  CONT/INPUT_MEMO/sample_in_inmemo[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    CONT/sample_in_inmemo_next[2]
    SLICE_X10Y107        FDCE                                         r  CONT/sample_in_inmemo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.839    -0.834    CONT/clk_100MHz
    SLICE_X10Y107        FDCE                                         r  CONT/sample_in_inmemo_reg[2]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X10Y107        FDCE (Hold_fdce_C_D)         0.121    -0.462    CONT/sample_in_inmemo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[5]/Q
                         net (fo=2, routed)           0.210    -0.237    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.889    -0.784    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.530    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.347    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[5]/Q
                         net (fo=2, routed)           0.210    -0.237    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.888    -0.785    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.531    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.348    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.961%)  route 0.212ns (60.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[2]/Q
                         net (fo=2, routed)           0.212    -0.235    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.888    -0.785    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.531    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.348    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.832%)  route 0.213ns (60.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[4]/Q
                         net (fo=2, routed)           0.213    -0.234    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.889    -0.784    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.530    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.347    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.785%)  route 0.213ns (60.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[2]/Q
                         net (fo=2, routed)           0.213    -0.234    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.889    -0.784    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.530    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.347    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.691%)  route 0.214ns (60.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[3]/Q
                         net (fo=2, routed)           0.214    -0.233    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.889    -0.784    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.530    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.347    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.204%)  route 0.216ns (56.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.570    -0.594    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X10Y102        FDCE                                         r  CONT/INPUT_MEMO/add0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  CONT/INPUT_MEMO/add0_reg[0]/Q
                         net (fo=2, routed)           0.216    -0.215    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.883    -0.790    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.515    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.332    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.978%)  route 0.218ns (57.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.570    -0.594    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X10Y102        FDCE                                         r  CONT/INPUT_MEMO/add0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  CONT/INPUT_MEMO/add0_reg[3]/Q
                         net (fo=2, routed)           0.218    -0.213    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.883    -0.790    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.515    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.332    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.027%)  route 0.217ns (56.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.570    -0.594    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X10Y102        FDCE                                         r  CONT/INPUT_MEMO/add0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  CONT/INPUT_MEMO/add0_reg[0]/Q
                         net (fo=2, routed)           0.217    -0.213    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.882    -0.791    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.333    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40     CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40     CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42     CONT/INPUT_MEMO/MEMO1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42     CONT/INPUT_MEMO/MEMO1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y41     CONT/INPUT_MEMO/MEMO2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y41     CONT/INPUT_MEMO/MEMO2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y39     CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y39     CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y42      CONT/WIN1/result_next0/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y107     CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y107     CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y107     CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y107     CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107     CONT/FSM/input_fsm_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107     CONT/FSM/input_fsm_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107     CONT/FSM/input_fsm_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107     CONT/FSM/input_fsm_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y104    CONT/address_buf1r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y104    CONT/address_buf1r_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y106     CONT/DATA_OUTr_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y104    CONT/address_buf1r_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y104    CONT/address_buf1r_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y104    CONT/address_buf1r_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y104    CONT/address_buf1r_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y104    CONT/address_buf1r_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y104    CONT/address_buf1r_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y104    CONT/address_buf1r_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y104    CONT/address_buf1r_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y104    CONT/address_buf1r_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.485ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.936ns (38.206%)  route 1.514ns (61.794%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.911     0.533    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.153     0.686 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.603     1.289    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y111         LUT3 (Prop_lut3_I1_O)        0.327     1.616 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.616    CONT/SAMP/plusOp[6]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.579     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.031     9.100    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                  7.485    

Slack (MET) :             7.557ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.936ns (39.363%)  route 1.442ns (60.637%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.911     0.533    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.153     0.686 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.531     1.217    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I3_O)        0.327     1.544 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.544    CONT/SAMP/plusOp[9]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.579     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.031     9.100    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  7.557    

Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.936ns (39.446%)  route 1.437ns (60.554%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.911     0.533    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.153     0.686 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.526     1.212    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I2_O)        0.327     1.539 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.539    CONT/SAMP/plusOp[7]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.579     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.029     9.098    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -1.539    
  -------------------------------------------------------------------
                         slack                                  7.560    

Slack (MET) :             7.580ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.962ns (40.102%)  route 1.437ns (59.898%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.911     0.533    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.153     0.686 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.526     1.212    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y111         LUT5 (Prop_lut5_I2_O)        0.353     1.565 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.565    CONT/SAMP/plusOp[8]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.579     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.075     9.144    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -1.565    
  -------------------------------------------------------------------
                         slack                                  7.580    

Slack (MET) :             8.313ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.718ns (43.743%)  route 0.923ns (56.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.923     0.508    CONT/SAMP/mc_reg_0
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.299     0.807 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.807    CONT/SAMP/plusOp[1]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.601     9.166    
                         clock uncertainty           -0.074     9.091    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.029     9.120    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                  8.313    

Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/mc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.746ns (44.687%)  route 0.923ns (55.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.419    -0.415 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.923     0.508    CONT/SAMP/mc_reg_0
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.327     0.835 r  CONT/SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000     0.835    CONT/SAMP/mc_i_1_n_0
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/mc_reg/C
                         clock pessimism              0.601     9.166    
                         clock uncertainty           -0.074     9.091    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.075     9.166    CONT/SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          9.166    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  8.331    

Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.419ns (32.656%)  route 0.864ns (67.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.864     0.449    CONT/SAMP/sc_next
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)       -0.215     8.853    CONT/SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.853    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  8.405    

Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.580ns (40.627%)  route 0.848ns (59.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.455     0.077    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     0.201 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.393     0.594    CONT/SAMP/lr_i_1_n_0
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)       -0.058     9.010    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  8.417    

Slack (MET) :             8.466ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.580ns (38.902%)  route 0.911ns (61.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.911     0.533    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT5 (Prop_lut5_I1_O)        0.124     0.657 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.657    CONT/SAMP/plusOp[4]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.601     9.166    
                         clock uncertainty           -0.074     9.091    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.031     9.122    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  8.466    

Slack (MET) :             8.493ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.580ns (39.596%)  route 0.885ns (60.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.885     0.507    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y111         LUT6 (Prop_lut6_I1_O)        0.124     0.631 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.631    CONT/SAMP/plusOp[5]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.601     9.166    
                         clock uncertainty           -0.074     9.091    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.032     9.123    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  8.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.229%)  route 0.108ns (36.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=5, routed)           0.108    -0.319    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X1Y111         LUT3 (Prop_lut3_I2_O)        0.045    -0.274 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    CONT/SAMP/plusOp[6]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.092    -0.463    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.128    -0.440 r  CONT/SAMP/count_reg[8]/Q
                         net (fo=2, routed)           0.068    -0.373    CONT/SAMP/count_reg_n_0_[8]
    SLICE_X1Y111         LUT6 (Prop_lut6_I5_O)        0.099    -0.274 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    CONT/SAMP/plusOp[9]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.092    -0.476    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.319%)  route 0.172ns (47.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=5, routed)           0.172    -0.255    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X1Y111         LUT5 (Prop_lut5_I3_O)        0.048    -0.207 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    CONT/SAMP/plusOp[8]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.107    -0.448    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.277%)  route 0.157ns (45.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.157    -0.270    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT6 (Prop_lut6_I2_O)        0.045    -0.225 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    CONT/SAMP/plusOp[5]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.092    -0.476    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.920%)  route 0.172ns (48.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=5, routed)           0.172    -0.255    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X1Y111         LUT4 (Prop_lut4_I1_O)        0.045    -0.210 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    CONT/SAMP/plusOp[7]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.091    -0.464    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.439%)  route 0.183ns (49.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.183    -0.244    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.045    -0.199 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.000    -0.199    CONT/SAMP/lr_i_1_n_0
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    -0.459    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.243    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT4 (Prop_lut4_I2_O)        0.043    -0.200 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[3]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.107    -0.461    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.243    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT3 (Prop_lut3_I1_O)        0.045    -0.198 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    CONT/SAMP/plusOp[2]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.092    -0.476    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.842%)  route 0.152ns (40.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.128    -0.440 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.152    -0.289    CONT/SAMP/sc_next
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.098    -0.191 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    CONT/SAMP/plusOp[4]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.092    -0.476    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.870%)  route 0.195ns (51.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.195    -0.233    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT2 (Prop_lut2_I0_O)        0.045    -0.188 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    CONT/SAMP/plusOp[1]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.091    -0.477    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y111     CONT/SAMP/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y111     CONT/SAMP/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y111     CONT/SAMP/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y111     CONT/SAMP/count_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y111     CONT/SAMP/count_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y111     CONT/SAMP/count_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y111     CONT/SAMP/count_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y111     CONT/SAMP/count_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y111     CONT/SAMP/count_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y111     CONT/SAMP/count_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y111     CONT/SAMP/count_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y111     CONT/SAMP/count_reg[9]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/init_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        4.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.518ns (34.512%)  route 0.983ns (65.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X2Y104         FDCE                                         r  CONT/multiplicand_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518    -0.313 r  CONT/multiplicand_reg[2]/Q
                         net (fo=1, routed)           0.983     0.670    CONT/WIN1/Q[2]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.066    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.536     5.530    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -0.670    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.874ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.518ns (34.803%)  route 0.970ns (65.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.708    -0.832    CONT/clk_100MHz
    SLICE_X6Y103         FDCE                                         r  CONT/multiplicand_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDCE (Prop_fdce_C_Q)         0.518    -0.314 r  CONT/multiplicand_reg[4]/Q
                         net (fo=1, routed)           0.970     0.656    CONT/WIN1/Q[4]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.066    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -3.536     5.530    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  4.874    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.456ns (30.820%)  route 1.024ns (69.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.710    -0.830    CONT/clk_100MHz
    SLICE_X3Y102         FDCE                                         r  CONT/multiplicand_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.374 r  CONT/multiplicand_reg[10]/Q
                         net (fo=1, routed)           1.024     0.649    CONT/WIN1/Q[10]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.066    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -3.536     5.530    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.518ns (35.175%)  route 0.955ns (64.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X2Y104         FDCE                                         r  CONT/multiplicand_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518    -0.313 r  CONT/multiplicand_reg[8]/Q
                         net (fo=1, routed)           0.955     0.642    CONT/WIN1/Q[8]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.066    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -3.536     5.530    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.456ns (31.459%)  route 0.994ns (68.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X3Y104         FDCE                                         r  CONT/multiplicand_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/multiplicand_reg[15]/Q
                         net (fo=3, routed)           0.994     0.618    CONT/WIN1/Q[15]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.066    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.536     5.530    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.456ns (31.459%)  route 0.994ns (68.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X3Y104         FDCE                                         r  CONT/multiplicand_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/multiplicand_reg[15]/Q
                         net (fo=3, routed)           0.994     0.618    CONT/WIN1/Q[15]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.066    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -3.536     5.530    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.456ns (32.018%)  route 0.968ns (67.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X3Y105         FDCE                                         r  CONT/multiplicand_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/multiplicand_reg[7]/Q
                         net (fo=1, routed)           0.968     0.593    CONT/WIN1/Q[7]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.066    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -3.536     5.530    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.456ns (32.096%)  route 0.965ns (67.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X3Y105         FDCE                                         r  CONT/multiplicand_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/multiplicand_reg[12]/Q
                         net (fo=1, routed)           0.965     0.590    CONT/WIN1/Q[12]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.066    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -3.536     5.530    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.456ns (32.416%)  route 0.951ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X4Y102         FDCE                                         r  CONT/multiplicand_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/multiplicand_reg[1]/Q
                         net (fo=1, routed)           0.951     0.576    CONT/WIN1/Q[1]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.066    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -3.536     5.530    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.456ns (32.607%)  route 0.942ns (67.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.708    -0.832    CONT/clk_100MHz
    SLICE_X5Y105         FDCE                                         r  CONT/multiplicand_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/multiplicand_reg[14]/Q
                         net (fo=1, routed)           0.942     0.566    CONT/WIN1/Q[14]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.066    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -3.536     5.530    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  4.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CONT/winbuf1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sample_in_inmemo_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X11Y107        FDCE                                         r  CONT/winbuf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  CONT/winbuf1_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.401    CONT/INPUT_MEMO/winbuf1_reg[15][2]
    SLICE_X10Y107        LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  CONT/INPUT_MEMO/sample_in_inmemo[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    CONT/sample_in_inmemo_next[2]
    SLICE_X10Y107        FDCE                                         r  CONT/sample_in_inmemo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.839    -0.834    CONT/clk_100MHz
    SLICE_X10Y107        FDCE                                         r  CONT/sample_in_inmemo_reg[2]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X10Y107        FDCE (Hold_fdce_C_D)         0.121    -0.462    CONT/sample_in_inmemo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[5]/Q
                         net (fo=2, routed)           0.210    -0.237    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.889    -0.784    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.530    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.347    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[5]/Q
                         net (fo=2, routed)           0.210    -0.237    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.888    -0.785    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.531    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.348    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.961%)  route 0.212ns (60.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[2]/Q
                         net (fo=2, routed)           0.212    -0.235    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.888    -0.785    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.531    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.348    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.832%)  route 0.213ns (60.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[4]/Q
                         net (fo=2, routed)           0.213    -0.234    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.889    -0.784    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.530    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.347    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.785%)  route 0.213ns (60.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[2]/Q
                         net (fo=2, routed)           0.213    -0.234    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.889    -0.784    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.530    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.347    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.691%)  route 0.214ns (60.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[3]/Q
                         net (fo=2, routed)           0.214    -0.233    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.889    -0.784    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.530    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.347    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.204%)  route 0.216ns (56.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.570    -0.594    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X10Y102        FDCE                                         r  CONT/INPUT_MEMO/add0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  CONT/INPUT_MEMO/add0_reg[0]/Q
                         net (fo=2, routed)           0.216    -0.215    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.883    -0.790    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.515    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.332    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.978%)  route 0.218ns (57.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.570    -0.594    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X10Y102        FDCE                                         r  CONT/INPUT_MEMO/add0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  CONT/INPUT_MEMO/add0_reg[3]/Q
                         net (fo=2, routed)           0.218    -0.213    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.883    -0.790    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.515    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.332    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.027%)  route 0.217ns (56.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.570    -0.594    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X10Y102        FDCE                                         r  CONT/INPUT_MEMO/add0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  CONT/INPUT_MEMO/add0_reg[0]/Q
                         net (fo=2, routed)           0.217    -0.213    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.882    -0.791    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.333    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40     CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40     CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42     CONT/INPUT_MEMO/MEMO1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42     CONT/INPUT_MEMO/MEMO1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y41     CONT/INPUT_MEMO/MEMO2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y41     CONT/INPUT_MEMO/MEMO2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y39     CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y39     CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y42      CONT/WIN1/result_next0/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y107     CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y107     CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y107     CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y107     CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107     CONT/FSM/input_fsm_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107     CONT/FSM/input_fsm_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107     CONT/FSM/input_fsm_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107     CONT/FSM/input_fsm_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y104    CONT/address_buf1r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y104    CONT/address_buf1r_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y106     CONT/DATA_OUTr_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y104    CONT/address_buf1r_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y104    CONT/address_buf1r_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y104    CONT/address_buf1r_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y104    CONT/address_buf1r_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y104    CONT/address_buf1r_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y104    CONT/address_buf1r_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y104    CONT/address_buf1r_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y104    CONT/address_buf1r_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y104    CONT/address_buf1r_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.936ns (38.206%)  route 1.514ns (61.794%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.911     0.533    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.153     0.686 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.603     1.289    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y111         LUT3 (Prop_lut3_I1_O)        0.327     1.616 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.616    CONT/SAMP/plusOp[6]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.579     9.144    
                         clock uncertainty           -0.074     9.070    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.031     9.101    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.558ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.936ns (39.363%)  route 1.442ns (60.637%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.911     0.533    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.153     0.686 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.531     1.217    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I3_O)        0.327     1.544 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.544    CONT/SAMP/plusOp[9]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.579     9.144    
                         clock uncertainty           -0.074     9.070    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.031     9.101    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  7.558    

Slack (MET) :             7.561ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.936ns (39.446%)  route 1.437ns (60.554%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.911     0.533    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.153     0.686 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.526     1.212    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I2_O)        0.327     1.539 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.539    CONT/SAMP/plusOp[7]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.579     9.144    
                         clock uncertainty           -0.074     9.070    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.029     9.099    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -1.539    
  -------------------------------------------------------------------
                         slack                                  7.561    

Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.962ns (40.102%)  route 1.437ns (59.898%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.911     0.533    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.153     0.686 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.526     1.212    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y111         LUT5 (Prop_lut5_I2_O)        0.353     1.565 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.565    CONT/SAMP/plusOp[8]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.579     9.144    
                         clock uncertainty           -0.074     9.070    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.075     9.145    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -1.565    
  -------------------------------------------------------------------
                         slack                                  7.581    

Slack (MET) :             8.314ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.718ns (43.743%)  route 0.923ns (56.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.923     0.508    CONT/SAMP/mc_reg_0
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.299     0.807 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.807    CONT/SAMP/plusOp[1]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.601     9.166    
                         clock uncertainty           -0.074     9.092    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.029     9.121    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                  8.314    

Slack (MET) :             8.332ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/mc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.746ns (44.687%)  route 0.923ns (55.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.419    -0.415 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.923     0.508    CONT/SAMP/mc_reg_0
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.327     0.835 r  CONT/SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000     0.835    CONT/SAMP/mc_i_1_n_0
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/mc_reg/C
                         clock pessimism              0.601     9.166    
                         clock uncertainty           -0.074     9.092    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.075     9.167    CONT/SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  8.332    

Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.419ns (32.656%)  route 0.864ns (67.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.864     0.449    CONT/SAMP/sc_next
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)       -0.215     8.854    CONT/SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  8.405    

Slack (MET) :             8.418ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.580ns (40.627%)  route 0.848ns (59.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.455     0.077    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     0.201 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.393     0.594    CONT/SAMP/lr_i_1_n_0
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)       -0.058     9.011    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  8.418    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.580ns (38.902%)  route 0.911ns (61.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.911     0.533    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT5 (Prop_lut5_I1_O)        0.124     0.657 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.657    CONT/SAMP/plusOp[4]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.601     9.166    
                         clock uncertainty           -0.074     9.092    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.031     9.123    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.494ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.580ns (39.596%)  route 0.885ns (60.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.885     0.507    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y111         LUT6 (Prop_lut6_I1_O)        0.124     0.631 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.631    CONT/SAMP/plusOp[5]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.601     9.166    
                         clock uncertainty           -0.074     9.092    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.032     9.124    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  8.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.229%)  route 0.108ns (36.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=5, routed)           0.108    -0.319    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X1Y111         LUT3 (Prop_lut3_I2_O)        0.045    -0.274 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    CONT/SAMP/plusOp[6]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.092    -0.463    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.128    -0.440 r  CONT/SAMP/count_reg[8]/Q
                         net (fo=2, routed)           0.068    -0.373    CONT/SAMP/count_reg_n_0_[8]
    SLICE_X1Y111         LUT6 (Prop_lut6_I5_O)        0.099    -0.274 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    CONT/SAMP/plusOp[9]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.092    -0.476    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.319%)  route 0.172ns (47.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=5, routed)           0.172    -0.255    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X1Y111         LUT5 (Prop_lut5_I3_O)        0.048    -0.207 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    CONT/SAMP/plusOp[8]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.107    -0.448    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.277%)  route 0.157ns (45.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.157    -0.270    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT6 (Prop_lut6_I2_O)        0.045    -0.225 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    CONT/SAMP/plusOp[5]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.092    -0.476    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.920%)  route 0.172ns (48.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=5, routed)           0.172    -0.255    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X1Y111         LUT4 (Prop_lut4_I1_O)        0.045    -0.210 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    CONT/SAMP/plusOp[7]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.091    -0.464    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.439%)  route 0.183ns (49.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.183    -0.244    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.045    -0.199 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.000    -0.199    CONT/SAMP/lr_i_1_n_0
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    -0.459    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.243    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT4 (Prop_lut4_I2_O)        0.043    -0.200 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[3]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.107    -0.461    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.243    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT3 (Prop_lut3_I1_O)        0.045    -0.198 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    CONT/SAMP/plusOp[2]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.092    -0.476    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.842%)  route 0.152ns (40.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.128    -0.440 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.152    -0.289    CONT/SAMP/sc_next
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.098    -0.191 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    CONT/SAMP/plusOp[4]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.092    -0.476    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.870%)  route 0.195ns (51.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.195    -0.233    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT2 (Prop_lut2_I0_O)        0.045    -0.188 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    CONT/SAMP/plusOp[1]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.091    -0.477    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y111     CONT/SAMP/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y111     CONT/SAMP/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y111     CONT/SAMP/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y111     CONT/SAMP/count_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y111     CONT/SAMP/count_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y111     CONT/SAMP/count_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y111     CONT/SAMP/count_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y111     CONT/SAMP/count_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y111     CONT/SAMP/count_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y111     CONT/SAMP/count_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y111     CONT/SAMP/count_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y111     CONT/SAMP/count_reg[9]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     CONT/SAMP/init_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     CONT/SAMP/count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator_1
  To Clock:  clkfbout_clk_generator_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        5.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.704ns (17.386%)  route 3.345ns (82.614%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           2.005     1.629    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I4_O)        0.124     1.753 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=1, routed)           0.593     2.346    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.124     2.470 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.747     3.217    CONT/SAMP/control_next[2]
    SLICE_X11Y109        FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.509     8.488    CONT/SAMP/clk_100MHz
    SLICE_X11Y109        FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.883    
                         clock uncertainty           -0.194     8.689    
    SLICE_X11Y109        FDCE (Setup_fdce_C_D)       -0.067     8.622    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.622    
                         arrival time                          -3.217    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.704ns (17.930%)  route 3.222ns (82.070%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.936     1.560    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.294     1.978    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     2.102 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.993     3.094    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/FSM/clk_100MHz
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X2Y107         FDCE (Setup_fdce_C_CE)      -0.169     8.599    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.704ns (17.930%)  route 3.222ns (82.070%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.936     1.560    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.294     1.978    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     2.102 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.993     3.094    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/FSM/clk_100MHz
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X2Y107         FDCE (Setup_fdce_C_CE)      -0.169     8.599    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/input_fsm_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.704ns (18.838%)  route 3.033ns (81.162%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.936     1.560    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.294     1.978    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     2.102 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.803     2.905    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/FSM/clk_100MHz
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X3Y107         FDCE (Setup_fdce_C_CE)      -0.205     8.563    CONT/FSM/input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/input_fsm_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.704ns (18.838%)  route 3.033ns (81.162%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.936     1.560    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.294     1.978    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     2.102 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.803     2.905    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/FSM/clk_100MHz
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X3Y107         FDCE (Setup_fdce_C_CE)      -0.205     8.563    CONT/FSM/input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.842ns (25.355%)  route 2.479ns (74.645%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/sc_reg/Q
                         net (fo=26, routed)          2.010     1.597    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I4_O)        0.299     1.896 r  CONT/SAMP/control[0]_i_3/O
                         net (fo=1, routed)           0.469     2.365    CONT/SAMP/control[0]_i_3_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I1_O)        0.124     2.489 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     2.489    CONT/SAMP/control_next[0]
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/SAMP/clk_100MHz
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.029     8.797    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -2.489    
  -------------------------------------------------------------------
                         slack                                  6.308    

Slack (MET) :             6.549ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.580ns (18.513%)  route 2.553ns (81.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           2.553     2.177    CONT/SAMP/control_reg[1]_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I5_O)        0.124     2.301 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     2.301    CONT/enable_shift_next
    SLICE_X2Y106         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.589     8.568    CONT/clk_100MHz
    SLICE_X2Y106         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.963    
                         clock uncertainty           -0.194     8.769    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)        0.081     8.850    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.850    
                         arrival time                          -2.301    
  -------------------------------------------------------------------
                         slack                                  6.549    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.580ns (19.400%)  route 2.410ns (80.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           2.410     2.034    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I1_O)        0.124     2.158 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     2.158    CONT/SAMP/control_next[1]
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/SAMP/clk_100MHz
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.031     8.799    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.799    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.580ns (25.418%)  route 1.702ns (74.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.702     1.326    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y108         LUT3 (Prop_lut3_I2_O)        0.124     1.450 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.450    CONT/SAMP/init_next_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/SAMP/clk_100MHz
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.029     8.797    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                  7.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.511%)  route 0.573ns (75.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.573     0.147    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I4_O)        0.045     0.192 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.192    CONT/SAMP/control_next[0]
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/SAMP/clk_100MHz
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X3Y108         FDCE (Hold_fdce_C_D)         0.091     0.039    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.310%)  route 0.730ns (79.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.730     0.304    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y108         LUT3 (Prop_lut3_I2_O)        0.045     0.349 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.349    CONT/SAMP/init_next_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/SAMP/clk_100MHz
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.091     0.039    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.227ns (21.606%)  route 0.824ns (78.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.128    -0.439 f  CONT/SAMP/sc_reg/Q
                         net (fo=26, routed)          0.824     0.384    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.099     0.483 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.483    CONT/SAMP/control_next[1]
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/SAMP/clk_100MHz
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X3Y108         FDCE (Hold_fdce_C_D)         0.092     0.040    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.186ns (14.952%)  route 1.058ns (85.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.058     0.632    CONT/SAMP/control_reg[1]_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I5_O)        0.045     0.677 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.677    CONT/enable_shift_next
    SLICE_X2Y106         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.871    -0.802    CONT/clk_100MHz
    SLICE_X2Y106         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.194    -0.051    
    SLICE_X2Y106         FDCE (Hold_fdce_C_D)         0.121     0.070    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.272ns (22.168%)  route 0.955ns (77.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.128    -0.439 f  CONT/SAMP/sc_reg/Q
                         net (fo=26, routed)          0.444     0.004    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I5_O)        0.099     0.103 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=1, routed)           0.194     0.297    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.045     0.342 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.317     0.660    CONT/SAMP/control_next[2]
    SLICE_X11Y109        FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.839    -0.834    CONT/SAMP/clk_100MHz
    SLICE_X11Y109        FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.194    -0.083    
    SLICE_X11Y109        FDCE (Hold_fdce_C_D)         0.070    -0.013    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/input_fsm_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.231ns (15.207%)  route 1.288ns (84.793%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.806     0.380    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.425 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.099     0.524    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.569 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.383     0.952    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X3Y107         FDCE (Hold_fdce_C_CE)       -0.039    -0.091    CONT/FSM/input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/input_fsm_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.231ns (15.207%)  route 1.288ns (84.793%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.806     0.380    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.425 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.099     0.524    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.569 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.383     0.952    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X3Y107         FDCE (Hold_fdce_C_CE)       -0.039    -0.091    CONT/FSM/input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.231ns (14.626%)  route 1.348ns (85.374%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.806     0.380    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.425 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.099     0.524    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.569 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.444     1.012    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X2Y107         FDCE (Hold_fdce_C_CE)       -0.016    -0.068    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.231ns (14.626%)  route 1.348ns (85.374%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.806     0.380    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.425 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.099     0.524    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.569 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.444     1.012    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X2Y107         FDCE (Hold_fdce_C_CE)       -0.016    -0.068    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        4.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.518ns (34.512%)  route 0.983ns (65.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X2Y104         FDCE                                         r  CONT/multiplicand_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518    -0.313 r  CONT/multiplicand_reg[2]/Q
                         net (fo=1, routed)           0.983     0.670    CONT/WIN1/Q[2]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.670    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.518ns (34.803%)  route 0.970ns (65.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.708    -0.832    CONT/clk_100MHz
    SLICE_X6Y103         FDCE                                         r  CONT/multiplicand_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDCE (Prop_fdce_C_Q)         0.518    -0.314 r  CONT/multiplicand_reg[4]/Q
                         net (fo=1, routed)           0.970     0.656    CONT/WIN1/Q[4]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.456ns (30.820%)  route 1.024ns (69.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.710    -0.830    CONT/clk_100MHz
    SLICE_X3Y102         FDCE                                         r  CONT/multiplicand_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.374 r  CONT/multiplicand_reg[10]/Q
                         net (fo=1, routed)           1.024     0.649    CONT/WIN1/Q[10]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.518ns (35.175%)  route 0.955ns (64.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X2Y104         FDCE                                         r  CONT/multiplicand_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518    -0.313 r  CONT/multiplicand_reg[8]/Q
                         net (fo=1, routed)           0.955     0.642    CONT/WIN1/Q[8]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.456ns (31.459%)  route 0.994ns (68.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X3Y104         FDCE                                         r  CONT/multiplicand_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/multiplicand_reg[15]/Q
                         net (fo=3, routed)           0.994     0.618    CONT/WIN1/Q[15]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.456ns (31.459%)  route 0.994ns (68.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X3Y104         FDCE                                         r  CONT/multiplicand_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/multiplicand_reg[15]/Q
                         net (fo=3, routed)           0.994     0.618    CONT/WIN1/Q[15]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.456ns (32.018%)  route 0.968ns (67.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X3Y105         FDCE                                         r  CONT/multiplicand_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/multiplicand_reg[7]/Q
                         net (fo=1, routed)           0.968     0.593    CONT/WIN1/Q[7]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.456ns (32.096%)  route 0.965ns (67.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X3Y105         FDCE                                         r  CONT/multiplicand_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/multiplicand_reg[12]/Q
                         net (fo=1, routed)           0.965     0.590    CONT/WIN1/Q[12]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.456ns (32.416%)  route 0.951ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X4Y102         FDCE                                         r  CONT/multiplicand_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/multiplicand_reg[1]/Q
                         net (fo=1, routed)           0.951     0.576    CONT/WIN1/Q[1]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.456ns (32.607%)  route 0.942ns (67.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.708    -0.832    CONT/clk_100MHz
    SLICE_X5Y105         FDCE                                         r  CONT/multiplicand_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/multiplicand_reg[14]/Q
                         net (fo=1, routed)           0.942     0.566    CONT/WIN1/Q[14]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  4.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 CONT/winbuf1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sample_in_inmemo_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X11Y107        FDCE                                         r  CONT/winbuf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  CONT/winbuf1_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.401    CONT/INPUT_MEMO/winbuf1_reg[15][2]
    SLICE_X10Y107        LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  CONT/INPUT_MEMO/sample_in_inmemo[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    CONT/sample_in_inmemo_next[2]
    SLICE_X10Y107        FDCE                                         r  CONT/sample_in_inmemo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.839    -0.834    CONT/clk_100MHz
    SLICE_X10Y107        FDCE                                         r  CONT/sample_in_inmemo_reg[2]/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X10Y107        FDCE (Hold_fdce_C_D)         0.121    -0.388    CONT/sample_in_inmemo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[5]/Q
                         net (fo=2, routed)           0.210    -0.237    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.889    -0.784    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.530    
                         clock uncertainty            0.074    -0.455    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.272    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[5]/Q
                         net (fo=2, routed)           0.210    -0.237    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.888    -0.785    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.531    
                         clock uncertainty            0.074    -0.456    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.273    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.961%)  route 0.212ns (60.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[2]/Q
                         net (fo=2, routed)           0.212    -0.235    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.888    -0.785    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.531    
                         clock uncertainty            0.074    -0.456    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.273    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.832%)  route 0.213ns (60.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[4]/Q
                         net (fo=2, routed)           0.213    -0.234    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.889    -0.784    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.530    
                         clock uncertainty            0.074    -0.455    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.272    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.785%)  route 0.213ns (60.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[2]/Q
                         net (fo=2, routed)           0.213    -0.234    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.889    -0.784    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.530    
                         clock uncertainty            0.074    -0.455    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.272    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.691%)  route 0.214ns (60.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[3]/Q
                         net (fo=2, routed)           0.214    -0.233    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.889    -0.784    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.530    
                         clock uncertainty            0.074    -0.455    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.272    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.204%)  route 0.216ns (56.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.570    -0.594    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X10Y102        FDCE                                         r  CONT/INPUT_MEMO/add0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  CONT/INPUT_MEMO/add0_reg[0]/Q
                         net (fo=2, routed)           0.216    -0.215    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.883    -0.790    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.515    
                         clock uncertainty            0.074    -0.440    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.257    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.978%)  route 0.218ns (57.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.570    -0.594    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X10Y102        FDCE                                         r  CONT/INPUT_MEMO/add0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  CONT/INPUT_MEMO/add0_reg[3]/Q
                         net (fo=2, routed)           0.218    -0.213    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.883    -0.790    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.515    
                         clock uncertainty            0.074    -0.440    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.257    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.027%)  route 0.217ns (56.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.570    -0.594    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X10Y102        FDCE                                         r  CONT/INPUT_MEMO/add0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  CONT/INPUT_MEMO/add0_reg[0]/Q
                         net (fo=2, routed)           0.217    -0.213    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.882    -0.791    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
                         clock uncertainty            0.074    -0.441    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.258    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        5.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.704ns (17.386%)  route 3.345ns (82.614%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           2.005     1.629    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I4_O)        0.124     1.753 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=1, routed)           0.593     2.346    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.124     2.470 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.747     3.217    CONT/SAMP/control_next[2]
    SLICE_X11Y109        FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.509     8.488    CONT/SAMP/clk_100MHz
    SLICE_X11Y109        FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.883    
                         clock uncertainty           -0.194     8.689    
    SLICE_X11Y109        FDCE (Setup_fdce_C_D)       -0.067     8.622    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.622    
                         arrival time                          -3.217    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.704ns (17.930%)  route 3.222ns (82.070%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.936     1.560    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.294     1.978    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     2.102 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.993     3.094    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/FSM/clk_100MHz
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X2Y107         FDCE (Setup_fdce_C_CE)      -0.169     8.599    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.704ns (17.930%)  route 3.222ns (82.070%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.936     1.560    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.294     1.978    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     2.102 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.993     3.094    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/FSM/clk_100MHz
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X2Y107         FDCE (Setup_fdce_C_CE)      -0.169     8.599    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/input_fsm_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.704ns (18.838%)  route 3.033ns (81.162%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.936     1.560    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.294     1.978    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     2.102 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.803     2.905    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/FSM/clk_100MHz
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X3Y107         FDCE (Setup_fdce_C_CE)      -0.205     8.563    CONT/FSM/input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/input_fsm_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.704ns (18.838%)  route 3.033ns (81.162%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.936     1.560    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.294     1.978    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     2.102 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.803     2.905    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/FSM/clk_100MHz
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X3Y107         FDCE (Setup_fdce_C_CE)      -0.205     8.563    CONT/FSM/input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.842ns (25.355%)  route 2.479ns (74.645%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/sc_reg/Q
                         net (fo=26, routed)          2.010     1.597    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I4_O)        0.299     1.896 r  CONT/SAMP/control[0]_i_3/O
                         net (fo=1, routed)           0.469     2.365    CONT/SAMP/control[0]_i_3_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I1_O)        0.124     2.489 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     2.489    CONT/SAMP/control_next[0]
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/SAMP/clk_100MHz
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.029     8.797    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -2.489    
  -------------------------------------------------------------------
                         slack                                  6.308    

Slack (MET) :             6.549ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.580ns (18.513%)  route 2.553ns (81.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           2.553     2.177    CONT/SAMP/control_reg[1]_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I5_O)        0.124     2.301 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     2.301    CONT/enable_shift_next
    SLICE_X2Y106         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.589     8.568    CONT/clk_100MHz
    SLICE_X2Y106         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.963    
                         clock uncertainty           -0.194     8.769    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)        0.081     8.850    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.850    
                         arrival time                          -2.301    
  -------------------------------------------------------------------
                         slack                                  6.549    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.580ns (19.400%)  route 2.410ns (80.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           2.410     2.034    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I1_O)        0.124     2.158 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     2.158    CONT/SAMP/control_next[1]
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/SAMP/clk_100MHz
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.031     8.799    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.799    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.580ns (25.418%)  route 1.702ns (74.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.702     1.326    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y108         LUT3 (Prop_lut3_I2_O)        0.124     1.450 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.450    CONT/SAMP/init_next_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/SAMP/clk_100MHz
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.029     8.797    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                  7.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.511%)  route 0.573ns (75.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.573     0.147    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I4_O)        0.045     0.192 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.192    CONT/SAMP/control_next[0]
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/SAMP/clk_100MHz
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X3Y108         FDCE (Hold_fdce_C_D)         0.091     0.039    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.310%)  route 0.730ns (79.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.730     0.304    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y108         LUT3 (Prop_lut3_I2_O)        0.045     0.349 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.349    CONT/SAMP/init_next_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/SAMP/clk_100MHz
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.091     0.039    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.227ns (21.606%)  route 0.824ns (78.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.128    -0.439 f  CONT/SAMP/sc_reg/Q
                         net (fo=26, routed)          0.824     0.384    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.099     0.483 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.483    CONT/SAMP/control_next[1]
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/SAMP/clk_100MHz
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X3Y108         FDCE (Hold_fdce_C_D)         0.092     0.040    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.186ns (14.952%)  route 1.058ns (85.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.058     0.632    CONT/SAMP/control_reg[1]_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I5_O)        0.045     0.677 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.677    CONT/enable_shift_next
    SLICE_X2Y106         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.871    -0.802    CONT/clk_100MHz
    SLICE_X2Y106         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.194    -0.051    
    SLICE_X2Y106         FDCE (Hold_fdce_C_D)         0.121     0.070    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.272ns (22.168%)  route 0.955ns (77.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.128    -0.439 f  CONT/SAMP/sc_reg/Q
                         net (fo=26, routed)          0.444     0.004    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I5_O)        0.099     0.103 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=1, routed)           0.194     0.297    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.045     0.342 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.317     0.660    CONT/SAMP/control_next[2]
    SLICE_X11Y109        FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.839    -0.834    CONT/SAMP/clk_100MHz
    SLICE_X11Y109        FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.194    -0.083    
    SLICE_X11Y109        FDCE (Hold_fdce_C_D)         0.070    -0.013    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/input_fsm_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.231ns (15.207%)  route 1.288ns (84.793%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.806     0.380    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.425 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.099     0.524    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.569 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.383     0.952    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X3Y107         FDCE (Hold_fdce_C_CE)       -0.039    -0.091    CONT/FSM/input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/input_fsm_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.231ns (15.207%)  route 1.288ns (84.793%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.806     0.380    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.425 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.099     0.524    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.569 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.383     0.952    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X3Y107         FDCE (Hold_fdce_C_CE)       -0.039    -0.091    CONT/FSM/input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.231ns (14.626%)  route 1.348ns (85.374%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.806     0.380    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.425 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.099     0.524    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.569 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.444     1.012    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X2Y107         FDCE (Hold_fdce_C_CE)       -0.016    -0.068    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.231ns (14.626%)  route 1.348ns (85.374%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.806     0.380    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.425 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.099     0.524    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.569 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.444     1.012    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X2Y107         FDCE (Hold_fdce_C_CE)       -0.016    -0.068    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.605ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.456ns (24.122%)  route 1.434ns (75.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.708    -0.832    CONT/SAMP/clk_100MHz
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.434     1.058    CONT/SAMP/init_next
    SLICE_X0Y108         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X0Y108         FDPE (Setup_fdpe_C_D)       -0.105     8.663    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  7.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.422%)  route 0.624ns (81.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.597    -0.567    CONT/SAMP/clk_100MHz
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.624     0.198    CONT/SAMP/init_next
    SLICE_X0Y108         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X0Y108         FDPE (Hold_fdpe_C_D)         0.061     0.009    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.605ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.456ns (24.122%)  route 1.434ns (75.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.708    -0.832    CONT/SAMP/clk_100MHz
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.434     1.058    CONT/SAMP/init_next
    SLICE_X0Y108         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X0Y108         FDPE (Setup_fdpe_C_D)       -0.105     8.663    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  7.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.422%)  route 0.624ns (81.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.597    -0.567    CONT/SAMP/clk_100MHz
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.624     0.198    CONT/SAMP/init_next
    SLICE_X0Y108         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X0Y108         FDPE (Hold_fdpe_C_D)         0.061     0.009    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.485ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.936ns (38.206%)  route 1.514ns (61.794%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.911     0.533    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.153     0.686 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.603     1.289    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y111         LUT3 (Prop_lut3_I1_O)        0.327     1.616 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.616    CONT/SAMP/plusOp[6]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.579     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.031     9.100    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                  7.485    

Slack (MET) :             7.557ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.936ns (39.363%)  route 1.442ns (60.637%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.911     0.533    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.153     0.686 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.531     1.217    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I3_O)        0.327     1.544 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.544    CONT/SAMP/plusOp[9]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.579     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.031     9.100    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  7.557    

Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.936ns (39.446%)  route 1.437ns (60.554%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.911     0.533    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.153     0.686 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.526     1.212    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I2_O)        0.327     1.539 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.539    CONT/SAMP/plusOp[7]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.579     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.029     9.098    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -1.539    
  -------------------------------------------------------------------
                         slack                                  7.560    

Slack (MET) :             7.580ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.962ns (40.102%)  route 1.437ns (59.898%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.911     0.533    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.153     0.686 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.526     1.212    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y111         LUT5 (Prop_lut5_I2_O)        0.353     1.565 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.565    CONT/SAMP/plusOp[8]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.579     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.075     9.144    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -1.565    
  -------------------------------------------------------------------
                         slack                                  7.580    

Slack (MET) :             8.313ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.718ns (43.743%)  route 0.923ns (56.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.923     0.508    CONT/SAMP/mc_reg_0
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.299     0.807 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.807    CONT/SAMP/plusOp[1]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.601     9.166    
                         clock uncertainty           -0.074     9.091    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.029     9.120    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                  8.313    

Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/mc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.746ns (44.687%)  route 0.923ns (55.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.419    -0.415 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.923     0.508    CONT/SAMP/mc_reg_0
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.327     0.835 r  CONT/SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000     0.835    CONT/SAMP/mc_i_1_n_0
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/mc_reg/C
                         clock pessimism              0.601     9.166    
                         clock uncertainty           -0.074     9.091    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.075     9.166    CONT/SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          9.166    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  8.331    

Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.419ns (32.656%)  route 0.864ns (67.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.864     0.449    CONT/SAMP/sc_next
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)       -0.215     8.853    CONT/SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.853    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  8.405    

Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.580ns (40.627%)  route 0.848ns (59.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.455     0.077    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     0.201 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.393     0.594    CONT/SAMP/lr_i_1_n_0
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)       -0.058     9.010    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  8.417    

Slack (MET) :             8.466ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.580ns (38.902%)  route 0.911ns (61.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.911     0.533    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT5 (Prop_lut5_I1_O)        0.124     0.657 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.657    CONT/SAMP/plusOp[4]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.601     9.166    
                         clock uncertainty           -0.074     9.091    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.031     9.122    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  8.466    

Slack (MET) :             8.493ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.580ns (39.596%)  route 0.885ns (60.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.885     0.507    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y111         LUT6 (Prop_lut6_I1_O)        0.124     0.631 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.631    CONT/SAMP/plusOp[5]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.601     9.166    
                         clock uncertainty           -0.074     9.091    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.032     9.123    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  8.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.229%)  route 0.108ns (36.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=5, routed)           0.108    -0.319    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X1Y111         LUT3 (Prop_lut3_I2_O)        0.045    -0.274 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    CONT/SAMP/plusOp[6]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.092    -0.389    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.128    -0.440 r  CONT/SAMP/count_reg[8]/Q
                         net (fo=2, routed)           0.068    -0.373    CONT/SAMP/count_reg_n_0_[8]
    SLICE_X1Y111         LUT6 (Prop_lut6_I5_O)        0.099    -0.274 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    CONT/SAMP/plusOp[9]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.092    -0.402    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.319%)  route 0.172ns (47.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=5, routed)           0.172    -0.255    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X1Y111         LUT5 (Prop_lut5_I3_O)        0.048    -0.207 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    CONT/SAMP/plusOp[8]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.107    -0.374    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.277%)  route 0.157ns (45.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.157    -0.270    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT6 (Prop_lut6_I2_O)        0.045    -0.225 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    CONT/SAMP/plusOp[5]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.092    -0.402    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.920%)  route 0.172ns (48.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=5, routed)           0.172    -0.255    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X1Y111         LUT4 (Prop_lut4_I1_O)        0.045    -0.210 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    CONT/SAMP/plusOp[7]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.091    -0.390    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.439%)  route 0.183ns (49.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.183    -0.244    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.045    -0.199 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.000    -0.199    CONT/SAMP/lr_i_1_n_0
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    -0.385    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.243    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT4 (Prop_lut4_I2_O)        0.043    -0.200 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[3]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.107    -0.387    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.243    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT3 (Prop_lut3_I1_O)        0.045    -0.198 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    CONT/SAMP/plusOp[2]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.092    -0.402    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.842%)  route 0.152ns (40.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.128    -0.440 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.152    -0.289    CONT/SAMP/sc_next
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.098    -0.191 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    CONT/SAMP/plusOp[4]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.092    -0.402    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.870%)  route 0.195ns (51.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.195    -0.233    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT2 (Prop_lut2_I0_O)        0.045    -0.188 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    CONT/SAMP/plusOp[1]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.091    -0.403    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.215    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        4.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.518ns (34.512%)  route 0.983ns (65.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X2Y104         FDCE                                         r  CONT/multiplicand_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518    -0.313 r  CONT/multiplicand_reg[2]/Q
                         net (fo=1, routed)           0.983     0.670    CONT/WIN1/Q[2]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.670    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.518ns (34.803%)  route 0.970ns (65.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.708    -0.832    CONT/clk_100MHz
    SLICE_X6Y103         FDCE                                         r  CONT/multiplicand_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDCE (Prop_fdce_C_Q)         0.518    -0.314 r  CONT/multiplicand_reg[4]/Q
                         net (fo=1, routed)           0.970     0.656    CONT/WIN1/Q[4]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.456ns (30.820%)  route 1.024ns (69.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.710    -0.830    CONT/clk_100MHz
    SLICE_X3Y102         FDCE                                         r  CONT/multiplicand_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.374 r  CONT/multiplicand_reg[10]/Q
                         net (fo=1, routed)           1.024     0.649    CONT/WIN1/Q[10]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.518ns (35.175%)  route 0.955ns (64.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X2Y104         FDCE                                         r  CONT/multiplicand_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518    -0.313 r  CONT/multiplicand_reg[8]/Q
                         net (fo=1, routed)           0.955     0.642    CONT/WIN1/Q[8]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.456ns (31.459%)  route 0.994ns (68.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X3Y104         FDCE                                         r  CONT/multiplicand_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/multiplicand_reg[15]/Q
                         net (fo=3, routed)           0.994     0.618    CONT/WIN1/Q[15]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.456ns (31.459%)  route 0.994ns (68.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X3Y104         FDCE                                         r  CONT/multiplicand_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/multiplicand_reg[15]/Q
                         net (fo=3, routed)           0.994     0.618    CONT/WIN1/Q[15]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.456ns (32.018%)  route 0.968ns (67.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X3Y105         FDCE                                         r  CONT/multiplicand_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/multiplicand_reg[7]/Q
                         net (fo=1, routed)           0.968     0.593    CONT/WIN1/Q[7]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.456ns (32.096%)  route 0.965ns (67.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X3Y105         FDCE                                         r  CONT/multiplicand_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/multiplicand_reg[12]/Q
                         net (fo=1, routed)           0.965     0.590    CONT/WIN1/Q[12]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.456ns (32.416%)  route 0.951ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.709    -0.831    CONT/clk_100MHz
    SLICE_X4Y102         FDCE                                         r  CONT/multiplicand_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 r  CONT/multiplicand_reg[1]/Q
                         net (fo=1, routed)           0.951     0.576    CONT/WIN1/Q[1]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 CONT/multiplicand_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_next0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.456ns (32.607%)  route 0.942ns (67.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.708    -0.832    CONT/clk_100MHz
    SLICE_X5Y105         FDCE                                         r  CONT/multiplicand_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/multiplicand_reg[14]/Q
                         net (fo=1, routed)           0.942     0.566    CONT/WIN1/Q[14]
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.600     8.580    CONT/WIN1/clk_100MHz
    DSP48_X0Y42          DSP48E1                                      r  CONT/WIN1/result_next0/CLK
                         clock pessimism              0.560     9.139    
                         clock uncertainty           -0.074     9.065    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -3.536     5.529    CONT/WIN1/result_next0
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  4.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 CONT/winbuf1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sample_in_inmemo_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X11Y107        FDCE                                         r  CONT/winbuf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  CONT/winbuf1_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.401    CONT/INPUT_MEMO/winbuf1_reg[15][2]
    SLICE_X10Y107        LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  CONT/INPUT_MEMO/sample_in_inmemo[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    CONT/sample_in_inmemo_next[2]
    SLICE_X10Y107        FDCE                                         r  CONT/sample_in_inmemo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.839    -0.834    CONT/clk_100MHz
    SLICE_X10Y107        FDCE                                         r  CONT/sample_in_inmemo_reg[2]/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X10Y107        FDCE (Hold_fdce_C_D)         0.121    -0.388    CONT/sample_in_inmemo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[5]/Q
                         net (fo=2, routed)           0.210    -0.237    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.889    -0.784    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.530    
                         clock uncertainty            0.074    -0.455    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.272    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[5]/Q
                         net (fo=2, routed)           0.210    -0.237    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.888    -0.785    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.531    
                         clock uncertainty            0.074    -0.456    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.273    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.961%)  route 0.212ns (60.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[2]/Q
                         net (fo=2, routed)           0.212    -0.235    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.888    -0.785    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.531    
                         clock uncertainty            0.074    -0.456    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.273    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.832%)  route 0.213ns (60.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[4]/Q
                         net (fo=2, routed)           0.213    -0.234    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.889    -0.784    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.530    
                         clock uncertainty            0.074    -0.455    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.272    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.785%)  route 0.213ns (60.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[2]/Q
                         net (fo=2, routed)           0.213    -0.234    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.889    -0.784    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.530    
                         clock uncertainty            0.074    -0.455    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.272    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.691%)  route 0.214ns (60.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.576    -0.588    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X9Y98          FDCE                                         r  CONT/INPUT_MEMO/add3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  CONT/INPUT_MEMO/add3_reg[3]/Q
                         net (fo=2, routed)           0.214    -0.233    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.889    -0.784    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.530    
                         clock uncertainty            0.074    -0.455    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.272    CONT/INPUT_MEMO/MEMO3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.204%)  route 0.216ns (56.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.570    -0.594    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X10Y102        FDCE                                         r  CONT/INPUT_MEMO/add0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  CONT/INPUT_MEMO/add0_reg[0]/Q
                         net (fo=2, routed)           0.216    -0.215    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.883    -0.790    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.515    
                         clock uncertainty            0.074    -0.440    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.257    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.978%)  route 0.218ns (57.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.570    -0.594    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X10Y102        FDCE                                         r  CONT/INPUT_MEMO/add0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  CONT/INPUT_MEMO/add0_reg[3]/Q
                         net (fo=2, routed)           0.218    -0.213    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.883    -0.790    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.515    
                         clock uncertainty            0.074    -0.440    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.257    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 CONT/INPUT_MEMO/add0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.027%)  route 0.217ns (56.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.570    -0.594    CONT/INPUT_MEMO/clk_100MHz
    SLICE_X10Y102        FDCE                                         r  CONT/INPUT_MEMO/add0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  CONT/INPUT_MEMO/add0_reg[0]/Q
                         net (fo=2, routed)           0.217    -0.213    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.882    -0.791    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
                         clock uncertainty            0.074    -0.441    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.258    CONT/INPUT_MEMO/MEMO0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        5.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.704ns (17.386%)  route 3.345ns (82.614%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           2.005     1.629    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I4_O)        0.124     1.753 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=1, routed)           0.593     2.346    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.124     2.470 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.747     3.217    CONT/SAMP/control_next[2]
    SLICE_X11Y109        FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.509     8.488    CONT/SAMP/clk_100MHz
    SLICE_X11Y109        FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.883    
                         clock uncertainty           -0.194     8.689    
    SLICE_X11Y109        FDCE (Setup_fdce_C_D)       -0.067     8.622    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.622    
                         arrival time                          -3.217    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.704ns (17.930%)  route 3.222ns (82.070%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.936     1.560    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.294     1.978    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     2.102 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.993     3.094    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/FSM/clk_100MHz
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X2Y107         FDCE (Setup_fdce_C_CE)      -0.169     8.599    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.704ns (17.930%)  route 3.222ns (82.070%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.936     1.560    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.294     1.978    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     2.102 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.993     3.094    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/FSM/clk_100MHz
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X2Y107         FDCE (Setup_fdce_C_CE)      -0.169     8.599    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/input_fsm_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.704ns (18.838%)  route 3.033ns (81.162%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.936     1.560    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.294     1.978    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     2.102 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.803     2.905    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/FSM/clk_100MHz
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X3Y107         FDCE (Setup_fdce_C_CE)      -0.205     8.563    CONT/FSM/input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/input_fsm_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.704ns (18.838%)  route 3.033ns (81.162%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.936     1.560    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.294     1.978    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     2.102 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.803     2.905    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/FSM/clk_100MHz
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X3Y107         FDCE (Setup_fdce_C_CE)      -0.205     8.563    CONT/FSM/input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.842ns (25.355%)  route 2.479ns (74.645%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/sc_reg/Q
                         net (fo=26, routed)          2.010     1.597    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I4_O)        0.299     1.896 r  CONT/SAMP/control[0]_i_3/O
                         net (fo=1, routed)           0.469     2.365    CONT/SAMP/control[0]_i_3_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I1_O)        0.124     2.489 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     2.489    CONT/SAMP/control_next[0]
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/SAMP/clk_100MHz
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.029     8.797    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -2.489    
  -------------------------------------------------------------------
                         slack                                  6.308    

Slack (MET) :             6.549ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.580ns (18.513%)  route 2.553ns (81.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           2.553     2.177    CONT/SAMP/control_reg[1]_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I5_O)        0.124     2.301 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     2.301    CONT/enable_shift_next
    SLICE_X2Y106         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.589     8.568    CONT/clk_100MHz
    SLICE_X2Y106         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.963    
                         clock uncertainty           -0.194     8.769    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)        0.081     8.850    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.850    
                         arrival time                          -2.301    
  -------------------------------------------------------------------
                         slack                                  6.549    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.580ns (19.400%)  route 2.410ns (80.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           2.410     2.034    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I1_O)        0.124     2.158 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     2.158    CONT/SAMP/control_next[1]
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/SAMP/clk_100MHz
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.031     8.799    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.799    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.580ns (25.418%)  route 1.702ns (74.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.702     1.326    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y108         LUT3 (Prop_lut3_I2_O)        0.124     1.450 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.450    CONT/SAMP/init_next_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/SAMP/clk_100MHz
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.029     8.797    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                  7.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.511%)  route 0.573ns (75.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.573     0.147    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I4_O)        0.045     0.192 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.192    CONT/SAMP/control_next[0]
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/SAMP/clk_100MHz
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X3Y108         FDCE (Hold_fdce_C_D)         0.091     0.039    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.310%)  route 0.730ns (79.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.730     0.304    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y108         LUT3 (Prop_lut3_I2_O)        0.045     0.349 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.349    CONT/SAMP/init_next_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/SAMP/clk_100MHz
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.091     0.039    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.227ns (21.606%)  route 0.824ns (78.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.128    -0.439 f  CONT/SAMP/sc_reg/Q
                         net (fo=26, routed)          0.824     0.384    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.099     0.483 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.483    CONT/SAMP/control_next[1]
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/SAMP/clk_100MHz
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X3Y108         FDCE (Hold_fdce_C_D)         0.092     0.040    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.186ns (14.952%)  route 1.058ns (85.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.058     0.632    CONT/SAMP/control_reg[1]_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I5_O)        0.045     0.677 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.677    CONT/enable_shift_next
    SLICE_X2Y106         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.871    -0.802    CONT/clk_100MHz
    SLICE_X2Y106         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.194    -0.051    
    SLICE_X2Y106         FDCE (Hold_fdce_C_D)         0.121     0.070    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.272ns (22.168%)  route 0.955ns (77.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.128    -0.439 f  CONT/SAMP/sc_reg/Q
                         net (fo=26, routed)          0.444     0.004    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I5_O)        0.099     0.103 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=1, routed)           0.194     0.297    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.045     0.342 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.317     0.660    CONT/SAMP/control_next[2]
    SLICE_X11Y109        FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.839    -0.834    CONT/SAMP/clk_100MHz
    SLICE_X11Y109        FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.194    -0.083    
    SLICE_X11Y109        FDCE (Hold_fdce_C_D)         0.070    -0.013    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/input_fsm_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.231ns (15.207%)  route 1.288ns (84.793%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.806     0.380    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.425 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.099     0.524    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.569 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.383     0.952    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X3Y107         FDCE (Hold_fdce_C_CE)       -0.039    -0.091    CONT/FSM/input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/input_fsm_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.231ns (15.207%)  route 1.288ns (84.793%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.806     0.380    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.425 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.099     0.524    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.569 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.383     0.952    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X3Y107         FDCE (Hold_fdce_C_CE)       -0.039    -0.091    CONT/FSM/input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.231ns (14.626%)  route 1.348ns (85.374%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.806     0.380    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.425 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.099     0.524    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.569 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.444     1.012    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X2Y107         FDCE (Hold_fdce_C_CE)       -0.016    -0.068    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.231ns (14.626%)  route 1.348ns (85.374%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.806     0.380    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.425 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.099     0.524    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.569 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.444     1.012    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X2Y107         FDCE (Hold_fdce_C_CE)       -0.016    -0.068    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        5.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.704ns (17.386%)  route 3.345ns (82.614%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           2.005     1.629    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I4_O)        0.124     1.753 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=1, routed)           0.593     2.346    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.124     2.470 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.747     3.217    CONT/SAMP/control_next[2]
    SLICE_X11Y109        FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.509     8.488    CONT/SAMP/clk_100MHz
    SLICE_X11Y109        FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.883    
                         clock uncertainty           -0.194     8.690    
    SLICE_X11Y109        FDCE (Setup_fdce_C_D)       -0.067     8.623    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -3.217    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.704ns (17.930%)  route 3.222ns (82.070%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.936     1.560    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.294     1.978    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     2.102 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.993     3.094    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/FSM/clk_100MHz
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.769    
    SLICE_X2Y107         FDCE (Setup_fdce_C_CE)      -0.169     8.600    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.600    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.704ns (17.930%)  route 3.222ns (82.070%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.936     1.560    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.294     1.978    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     2.102 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.993     3.094    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/FSM/clk_100MHz
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.769    
    SLICE_X2Y107         FDCE (Setup_fdce_C_CE)      -0.169     8.600    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.600    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/input_fsm_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.704ns (18.838%)  route 3.033ns (81.162%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.936     1.560    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.294     1.978    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     2.102 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.803     2.905    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/FSM/clk_100MHz
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.769    
    SLICE_X3Y107         FDCE (Setup_fdce_C_CE)      -0.205     8.564    CONT/FSM/input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/input_fsm_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.704ns (18.838%)  route 3.033ns (81.162%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.936     1.560    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.294     1.978    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     2.102 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.803     2.905    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/FSM/clk_100MHz
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.769    
    SLICE_X3Y107         FDCE (Setup_fdce_C_CE)      -0.205     8.564    CONT/FSM/input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.842ns (25.355%)  route 2.479ns (74.645%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/sc_reg/Q
                         net (fo=26, routed)          2.010     1.597    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I4_O)        0.299     1.896 r  CONT/SAMP/control[0]_i_3/O
                         net (fo=1, routed)           0.469     2.365    CONT/SAMP/control[0]_i_3_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I1_O)        0.124     2.489 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     2.489    CONT/SAMP/control_next[0]
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/SAMP/clk_100MHz
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.769    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.029     8.798    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -2.489    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.580ns (18.513%)  route 2.553ns (81.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           2.553     2.177    CONT/SAMP/control_reg[1]_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I5_O)        0.124     2.301 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     2.301    CONT/enable_shift_next
    SLICE_X2Y106         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.589     8.568    CONT/clk_100MHz
    SLICE_X2Y106         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.963    
                         clock uncertainty           -0.194     8.770    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)        0.081     8.851    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.851    
                         arrival time                          -2.301    
  -------------------------------------------------------------------
                         slack                                  6.550    

Slack (MET) :             6.642ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.580ns (19.400%)  route 2.410ns (80.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           2.410     2.034    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I1_O)        0.124     2.158 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     2.158    CONT/SAMP/control_next[1]
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/SAMP/clk_100MHz
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.769    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.031     8.800    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.800    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                  6.642    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.580ns (25.418%)  route 1.702ns (74.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.702     1.326    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y108         LUT3 (Prop_lut3_I2_O)        0.124     1.450 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.450    CONT/SAMP/init_next_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.588     8.567    CONT/SAMP/clk_100MHz
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.769    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.029     8.798    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                  7.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.511%)  route 0.573ns (75.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.573     0.147    CONT/SAMP/control_reg[1]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I4_O)        0.045     0.192 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.192    CONT/SAMP/control_next[0]
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/SAMP/clk_100MHz
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.053    
    SLICE_X3Y108         FDCE (Hold_fdce_C_D)         0.091     0.038    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.310%)  route 0.730ns (79.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.730     0.304    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y108         LUT3 (Prop_lut3_I2_O)        0.045     0.349 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.349    CONT/SAMP/init_next_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/SAMP/clk_100MHz
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.053    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.091     0.038    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.227ns (21.606%)  route 0.824ns (78.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.128    -0.439 f  CONT/SAMP/sc_reg/Q
                         net (fo=26, routed)          0.824     0.384    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.099     0.483 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.483    CONT/SAMP/control_next[1]
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/SAMP/clk_100MHz
    SLICE_X3Y108         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.053    
    SLICE_X3Y108         FDCE (Hold_fdce_C_D)         0.092     0.039    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.186ns (14.952%)  route 1.058ns (85.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           1.058     0.632    CONT/SAMP/control_reg[1]_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I5_O)        0.045     0.677 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.677    CONT/enable_shift_next
    SLICE_X2Y106         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.871    -0.802    CONT/clk_100MHz
    SLICE_X2Y106         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.194    -0.052    
    SLICE_X2Y106         FDCE (Hold_fdce_C_D)         0.121     0.069    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.272ns (22.168%)  route 0.955ns (77.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.128    -0.439 f  CONT/SAMP/sc_reg/Q
                         net (fo=26, routed)          0.444     0.004    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I5_O)        0.099     0.103 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=1, routed)           0.194     0.297    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.045     0.342 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.317     0.660    CONT/SAMP/control_next[2]
    SLICE_X11Y109        FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.839    -0.834    CONT/SAMP/clk_100MHz
    SLICE_X11Y109        FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.194    -0.084    
    SLICE_X11Y109        FDCE (Hold_fdce_C_D)         0.070    -0.014    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/input_fsm_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.231ns (15.207%)  route 1.288ns (84.793%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.806     0.380    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.425 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.099     0.524    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.569 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.383     0.952    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.053    
    SLICE_X3Y107         FDCE (Hold_fdce_C_CE)       -0.039    -0.092    CONT/FSM/input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/input_fsm_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.231ns (15.207%)  route 1.288ns (84.793%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.806     0.380    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.425 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.099     0.524    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.569 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.383     0.952    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X3Y107         FDCE                                         r  CONT/FSM/input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.053    
    SLICE_X3Y107         FDCE (Hold_fdce_C_CE)       -0.039    -0.092    CONT/FSM/input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.231ns (14.626%)  route 1.348ns (85.374%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.806     0.380    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.425 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.099     0.524    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.569 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.444     1.012    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.053    
    SLICE_X2Y107         FDCE (Hold_fdce_C_CE)       -0.016    -0.069    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.231ns (14.626%)  route 1.348ns (85.374%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  CONT/SAMP/lr_reg/Q
                         net (fo=7, routed)           0.806     0.380    CONT/SAMP/control_reg[1]_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.425 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4/O
                         net (fo=1, routed)           0.099     0.524    CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_4_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.569 r  CONT/SAMP/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=4, routed)           0.444     1.012    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]_0[0]
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X2Y107         FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.053    
    SLICE_X2Y107         FDCE (Hold_fdce_C_CE)       -0.016    -0.069    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.605ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.456ns (24.122%)  route 1.434ns (75.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.708    -0.832    CONT/SAMP/clk_100MHz
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.434     1.058    CONT/SAMP/init_next
    SLICE_X0Y108         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.768    
    SLICE_X0Y108         FDPE (Setup_fdpe_C_D)       -0.105     8.663    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  7.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.422%)  route 0.624ns (81.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.597    -0.567    CONT/SAMP/clk_100MHz
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.624     0.198    CONT/SAMP/init_next
    SLICE_X0Y108         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X0Y108         FDPE (Hold_fdpe_C_D)         0.061     0.009    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.485ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.936ns (38.206%)  route 1.514ns (61.794%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.911     0.533    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.153     0.686 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.603     1.289    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y111         LUT3 (Prop_lut3_I1_O)        0.327     1.616 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.616    CONT/SAMP/plusOp[6]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.579     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.031     9.100    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                  7.485    

Slack (MET) :             7.557ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.936ns (39.363%)  route 1.442ns (60.637%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.911     0.533    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.153     0.686 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.531     1.217    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I3_O)        0.327     1.544 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.544    CONT/SAMP/plusOp[9]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.579     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.031     9.100    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  7.557    

Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.936ns (39.446%)  route 1.437ns (60.554%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.911     0.533    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.153     0.686 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.526     1.212    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I2_O)        0.327     1.539 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.539    CONT/SAMP/plusOp[7]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.579     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.029     9.098    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -1.539    
  -------------------------------------------------------------------
                         slack                                  7.560    

Slack (MET) :             7.580ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.962ns (40.102%)  route 1.437ns (59.898%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.911     0.533    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.153     0.686 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.526     1.212    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y111         LUT5 (Prop_lut5_I2_O)        0.353     1.565 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.565    CONT/SAMP/plusOp[8]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.579     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.075     9.144    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -1.565    
  -------------------------------------------------------------------
                         slack                                  7.580    

Slack (MET) :             8.313ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.718ns (43.743%)  route 0.923ns (56.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.923     0.508    CONT/SAMP/mc_reg_0
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.299     0.807 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.807    CONT/SAMP/plusOp[1]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.601     9.166    
                         clock uncertainty           -0.074     9.091    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.029     9.120    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                  8.313    

Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/mc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.746ns (44.687%)  route 0.923ns (55.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.419    -0.415 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.923     0.508    CONT/SAMP/mc_reg_0
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.327     0.835 r  CONT/SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000     0.835    CONT/SAMP/mc_i_1_n_0
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/mc_reg/C
                         clock pessimism              0.601     9.166    
                         clock uncertainty           -0.074     9.091    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.075     9.166    CONT/SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          9.166    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  8.331    

Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.419ns (32.656%)  route 0.864ns (67.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.864     0.449    CONT/SAMP/sc_next
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)       -0.215     8.853    CONT/SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.853    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  8.405    

Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.580ns (40.627%)  route 0.848ns (59.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.455     0.077    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     0.201 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.393     0.594    CONT/SAMP/lr_i_1_n_0
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)       -0.058     9.010    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  8.417    

Slack (MET) :             8.466ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.580ns (38.902%)  route 0.911ns (61.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.911     0.533    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT5 (Prop_lut5_I1_O)        0.124     0.657 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.657    CONT/SAMP/plusOp[4]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.601     9.166    
                         clock uncertainty           -0.074     9.091    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.031     9.122    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  8.466    

Slack (MET) :             8.493ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.580ns (39.596%)  route 0.885ns (60.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456    -0.378 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.885     0.507    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X0Y111         LUT6 (Prop_lut6_I1_O)        0.124     0.631 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.631    CONT/SAMP/plusOp[5]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586     8.565    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.601     9.166    
                         clock uncertainty           -0.074     9.091    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.032     9.123    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  8.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.229%)  route 0.108ns (36.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=5, routed)           0.108    -0.319    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X1Y111         LUT3 (Prop_lut3_I2_O)        0.045    -0.274 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    CONT/SAMP/plusOp[6]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.092    -0.389    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.128    -0.440 r  CONT/SAMP/count_reg[8]/Q
                         net (fo=2, routed)           0.068    -0.373    CONT/SAMP/count_reg_n_0_[8]
    SLICE_X1Y111         LUT6 (Prop_lut6_I5_O)        0.099    -0.274 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    CONT/SAMP/plusOp[9]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.092    -0.402    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.319%)  route 0.172ns (47.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=5, routed)           0.172    -0.255    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X1Y111         LUT5 (Prop_lut5_I3_O)        0.048    -0.207 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    CONT/SAMP/plusOp[8]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.107    -0.374    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.277%)  route 0.157ns (45.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.157    -0.270    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT6 (Prop_lut6_I2_O)        0.045    -0.225 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    CONT/SAMP/plusOp[5]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.092    -0.402    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.920%)  route 0.172ns (48.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=5, routed)           0.172    -0.255    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X1Y111         LUT4 (Prop_lut4_I1_O)        0.045    -0.210 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    CONT/SAMP/plusOp[7]
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.091    -0.390    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.439%)  route 0.183ns (49.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X1Y111         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.183    -0.244    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.045    -0.199 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.000    -0.199    CONT/SAMP/lr_i_1_n_0
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    -0.385    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.243    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT4 (Prop_lut4_I2_O)        0.043    -0.200 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[3]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.107    -0.387    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.243    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT3 (Prop_lut3_I1_O)        0.045    -0.198 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    CONT/SAMP/plusOp[2]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.092    -0.402    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.842%)  route 0.152ns (40.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.128    -0.440 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.152    -0.289    CONT/SAMP/sc_next
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.098    -0.191 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    CONT/SAMP/plusOp[4]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.092    -0.402    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.870%)  route 0.195ns (51.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.195    -0.233    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y111         LUT2 (Prop_lut2_I0_O)        0.045    -0.188 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    CONT/SAMP/plusOp[1]
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    CONT/SAMP/CLK
    SLICE_X0Y111         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.091    -0.403    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.215    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.605ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.456ns (24.122%)  route 1.434ns (75.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         1.708    -0.832    CONT/SAMP/clk_100MHz
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.434     1.058    CONT/SAMP/init_next
    SLICE_X0Y108         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y108         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.194     8.769    
    SLICE_X0Y108         FDPE (Setup_fdpe_C_D)       -0.105     8.664    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  7.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.422%)  route 0.624ns (81.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=442, routed)         0.597    -0.567    CONT/SAMP/clk_100MHz
    SLICE_X1Y108         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.624     0.198    CONT/SAMP/init_next
    SLICE_X0Y108         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/CLK
    SLICE_X0Y108         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.053    
    SLICE_X0Y108         FDPE (Hold_fdpe_C_D)         0.061     0.008    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.190    





