INFO: [VRFC 10-2263] Analyzing Verilog file "/home/2018csb1111/cs203FinalProject/project_1/project_1.srcs/sources_1/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/2018csb1111/cs203FinalProject/project_1/project_1.srcs/sources_1/new/BCDcheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/2018csb1111/cs203FinalProject/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/2018csb1111/cs203FinalProject/project_1/project_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
