
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALU.Out=>ALUOut_MEM.In                                  Premise(F6)
	S9= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F7)
	S10= FU.OutID1=>A_EX.In                                     Premise(F8)
	S11= LIMMEXT.Out=>B_EX.In                                   Premise(F9)
	S12= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F10)
	S13= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F11)
	S14= FU.Bub_ID=>CU_ID.Bub                                   Premise(F12)
	S15= FU.Halt_ID=>CU_ID.Halt                                 Premise(F13)
	S16= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S17= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F15)
	S18= FU.Bub_IF=>CU_IF.Bub                                   Premise(F16)
	S19= FU.Halt_IF=>CU_IF.Halt                                 Premise(F17)
	S20= ICache.Hit=>CU_IF.ICacheHit                            Premise(F18)
	S21= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F19)
	S22= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F20)
	S23= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F21)
	S24= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F22)
	S25= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F23)
	S26= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F24)
	S27= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F25)
	S28= ICache.Hit=>FU.ICacheHit                               Premise(F26)
	S29= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F27)
	S30= IR_EX.Out=>FU.IR_EX                                    Premise(F28)
	S31= IR_ID.Out=>FU.IR_ID                                    Premise(F29)
	S32= IR_WB.Out=>FU.IR_WB                                    Premise(F30)
	S33= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F31)
	S34= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F32)
	S35= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F33)
	S36= ALU.Out=>FU.InEX                                       Premise(F34)
	S37= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F35)
	S38= GPR.Rdata1=>FU.InID1                                   Premise(F36)
	S39= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F37)
	S40= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F38)
	S41= ALUOut_WB.Out=>FU.InWB                                 Premise(F39)
	S42= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F40)
	S43= IR_ID.Out25_21=>GPR.RReg1                              Premise(F41)
	S44= ALUOut_WB.Out=>GPR.WData                               Premise(F42)
	S45= IR_WB.Out20_16=>GPR.WReg                               Premise(F43)
	S46= IMMU.Addr=>IAddrReg.In                                 Premise(F44)
	S47= PC.Out=>ICache.IEA                                     Premise(F45)
	S48= ICache.IEA=addr                                        Path(S5,S47)
	S49= ICache.Hit=ICacheHit(addr)                             ICache-Search(S48)
	S50= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S48,S3)
	S51= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S49,S20)
	S52= FU.ICacheHit=ICacheHit(addr)                           Path(S49,S28)
	S53= ICache.Out=>ICacheReg.In                               Premise(F46)
	S54= ICacheReg.In={12,rS,rD,UIMM}                           Path(S50,S53)
	S55= PC.Out=>IMMU.IEA                                       Premise(F47)
	S56= IMMU.IEA=addr                                          Path(S5,S55)
	S57= CP0.ASID=>IMMU.PID                                     Premise(F48)
	S58= IMMU.PID=pid                                           Path(S4,S57)
	S59= IMMU.Addr={pid,addr}                                   IMMU-Search(S58,S56)
	S60= IAddrReg.In={pid,addr}                                 Path(S59,S46)
	S61= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S58,S56)
	S62= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S61,S21)
	S63= IR_ID.Out=>IR_EX.In                                    Premise(F49)
	S64= ICache.Out=>IR_ID.In                                   Premise(F50)
	S65= IR_ID.In={12,rS,rD,UIMM}                               Path(S50,S64)
	S66= ICache.Out=>IR_IMMU.In                                 Premise(F51)
	S67= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S50,S66)
	S68= IR_EX.Out=>IR_MEM.In                                   Premise(F52)
	S69= IR_DMMU2.Out=>IR_WB.In                                 Premise(F53)
	S70= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F54)
	S71= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F55)
	S72= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F56)
	S73= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F57)
	S74= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F58)
	S75= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F59)
	S76= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F60)
	S77= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F61)
	S78= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F62)
	S79= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F63)
	S80= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F64)
	S81= IR_EX.Out31_26=>CU_EX.Op                               Premise(F65)
	S82= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F66)
	S83= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F67)
	S84= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F68)
	S85= IR_ID.Out31_26=>CU_ID.Op                               Premise(F69)
	S86= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F70)
	S87= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F71)
	S88= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F72)
	S89= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F73)
	S90= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F74)
	S91= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F75)
	S92= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F76)
	S93= IR_WB.Out31_26=>CU_WB.Op                               Premise(F77)
	S94= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F78)
	S95= CtrlA_EX=0                                             Premise(F79)
	S96= CtrlB_EX=0                                             Premise(F80)
	S97= CtrlALUOut_MEM=0                                       Premise(F81)
	S98= CtrlALUOut_DMMU1=0                                     Premise(F82)
	S99= CtrlALUOut_DMMU2=0                                     Premise(F83)
	S100= CtrlALUOut_WB=0                                       Premise(F84)
	S101= CtrlA_MEM=0                                           Premise(F85)
	S102= CtrlA_WB=0                                            Premise(F86)
	S103= CtrlB_MEM=0                                           Premise(F87)
	S104= CtrlB_WB=0                                            Premise(F88)
	S105= CtrlICache=0                                          Premise(F89)
	S106= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S3,S105)
	S107= CtrlIMMU=0                                            Premise(F90)
	S108= CtrlIR_DMMU1=0                                        Premise(F91)
	S109= CtrlIR_DMMU2=0                                        Premise(F92)
	S110= CtrlIR_EX=0                                           Premise(F93)
	S111= CtrlIR_ID=1                                           Premise(F94)
	S112= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S65,S111)
	S113= CtrlIR_IMMU=0                                         Premise(F95)
	S114= CtrlIR_MEM=0                                          Premise(F96)
	S115= CtrlIR_WB=0                                           Premise(F97)
	S116= CtrlGPR=0                                             Premise(F98)
	S117= CtrlIAddrReg=0                                        Premise(F99)
	S118= CtrlPC=0                                              Premise(F100)
	S119= CtrlPCInc=1                                           Premise(F101)
	S120= PC[Out]=addr+4                                        PC-Inc(S1,S118,S119)
	S121= PC[CIA]=addr                                          PC-Inc(S1,S118,S119)
	S122= CtrlIMem=0                                            Premise(F102)
	S123= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S122)
	S124= CtrlICacheReg=0                                       Premise(F103)
	S125= CtrlASIDIn=0                                          Premise(F104)
	S126= CtrlCP0=0                                             Premise(F105)
	S127= CP0[ASID]=pid                                         CP0-Hold(S0,S126)
	S128= CtrlEPCIn=0                                           Premise(F106)
	S129= CtrlExCodeIn=0                                        Premise(F107)
	S130= CtrlIRMux=0                                           Premise(F108)
	S131= GPR[rS]=a                                             Premise(F109)

ID	S132= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S112)
	S133= IR_ID.Out31_26=12                                     IR-Out(S112)
	S134= IR_ID.Out25_21=rS                                     IR-Out(S112)
	S135= IR_ID.Out20_16=rD                                     IR-Out(S112)
	S136= IR_ID.Out15_0=UIMM                                    IR-Out(S112)
	S137= PC.Out=addr+4                                         PC-Out(S120)
	S138= PC.CIA=addr                                           PC-Out(S121)
	S139= PC.CIA31_28=addr[31:28]                               PC-Out(S121)
	S140= CP0.ASID=pid                                          CP0-Read-ASID(S127)
	S141= A_EX.Out=>ALU.A                                       Premise(F215)
	S142= B_EX.Out=>ALU.B                                       Premise(F216)
	S143= ALU.Out=>ALUOut_MEM.In                                Premise(F217)
	S144= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F218)
	S145= FU.OutID1=>A_EX.In                                    Premise(F219)
	S146= LIMMEXT.Out=>B_EX.In                                  Premise(F220)
	S147= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F221)
	S148= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F222)
	S149= FU.Bub_ID=>CU_ID.Bub                                  Premise(F223)
	S150= FU.Halt_ID=>CU_ID.Halt                                Premise(F224)
	S151= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F225)
	S152= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F226)
	S153= FU.Bub_IF=>CU_IF.Bub                                  Premise(F227)
	S154= FU.Halt_IF=>CU_IF.Halt                                Premise(F228)
	S155= ICache.Hit=>CU_IF.ICacheHit                           Premise(F229)
	S156= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F230)
	S157= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F231)
	S158= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F232)
	S159= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F233)
	S160= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F234)
	S161= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F235)
	S162= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F236)
	S163= ICache.Hit=>FU.ICacheHit                              Premise(F237)
	S164= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F238)
	S165= IR_EX.Out=>FU.IR_EX                                   Premise(F239)
	S166= IR_ID.Out=>FU.IR_ID                                   Premise(F240)
	S167= FU.IR_ID={12,rS,rD,UIMM}                              Path(S132,S166)
	S168= IR_WB.Out=>FU.IR_WB                                   Premise(F241)
	S169= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F242)
	S170= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F243)
	S171= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F244)
	S172= ALU.Out=>FU.InEX                                      Premise(F245)
	S173= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F246)
	S174= GPR.Rdata1=>FU.InID1                                  Premise(F247)
	S175= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F248)
	S176= FU.InID1_RReg=rS                                      Path(S134,S175)
	S177= FU.InID2_RReg=5'b00000                                Premise(F249)
	S178= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F250)
	S179= ALUOut_WB.Out=>FU.InWB                                Premise(F251)
	S180= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F252)
	S181= IR_ID.Out25_21=>GPR.RReg1                             Premise(F253)
	S182= GPR.RReg1=rS                                          Path(S134,S181)
	S183= GPR.Rdata1=a                                          GPR-Read(S182,S131)
	S184= FU.InID1=a                                            Path(S183,S174)
	S185= FU.OutID1=FU(a)                                       FU-Forward(S184)
	S186= A_EX.In=FU(a)                                         Path(S185,S145)
	S187= ALUOut_WB.Out=>GPR.WData                              Premise(F254)
	S188= IR_WB.Out20_16=>GPR.WReg                              Premise(F255)
	S189= IMMU.Addr=>IAddrReg.In                                Premise(F256)
	S190= PC.Out=>ICache.IEA                                    Premise(F257)
	S191= ICache.IEA=addr+4                                     Path(S137,S190)
	S192= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S191)
	S193= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S192,S155)
	S194= FU.ICacheHit=ICacheHit(addr+4)                        Path(S192,S163)
	S195= ICache.Out=>ICacheReg.In                              Premise(F258)
	S196= PC.Out=>IMMU.IEA                                      Premise(F259)
	S197= IMMU.IEA=addr+4                                       Path(S137,S196)
	S198= CP0.ASID=>IMMU.PID                                    Premise(F260)
	S199= IMMU.PID=pid                                          Path(S140,S198)
	S200= IMMU.Addr={pid,addr+4}                                IMMU-Search(S199,S197)
	S201= IAddrReg.In={pid,addr+4}                              Path(S200,S189)
	S202= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S199,S197)
	S203= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S202,S156)
	S204= IR_ID.Out=>IR_EX.In                                   Premise(F261)
	S205= IR_EX.In={12,rS,rD,UIMM}                              Path(S132,S204)
	S206= ICache.Out=>IR_ID.In                                  Premise(F262)
	S207= ICache.Out=>IR_IMMU.In                                Premise(F263)
	S208= IR_EX.Out=>IR_MEM.In                                  Premise(F264)
	S209= IR_DMMU2.Out=>IR_WB.In                                Premise(F265)
	S210= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F266)
	S211= LIMMEXT.In=UIMM                                       Path(S136,S210)
	S212= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S211)
	S213= B_EX.In={16{0},UIMM}                                  Path(S212,S146)
	S214= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F267)
	S215= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F268)
	S216= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F269)
	S217= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F270)
	S218= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F271)
	S219= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F272)
	S220= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F273)
	S221= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F274)
	S222= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F275)
	S223= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F276)
	S224= IR_EX.Out31_26=>CU_EX.Op                              Premise(F277)
	S225= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F278)
	S226= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F279)
	S227= CU_ID.IRFunc1=rD                                      Path(S135,S226)
	S228= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F280)
	S229= CU_ID.IRFunc2=rS                                      Path(S134,S228)
	S230= IR_ID.Out31_26=>CU_ID.Op                              Premise(F281)
	S231= CU_ID.Op=12                                           Path(S133,S230)
	S232= CU_ID.Func=alu_add                                    CU_ID(S231)
	S233= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F282)
	S234= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F283)
	S235= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F284)
	S236= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F285)
	S237= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F286)
	S238= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F287)
	S239= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F288)
	S240= IR_WB.Out31_26=>CU_WB.Op                              Premise(F289)
	S241= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F290)
	S242= CtrlA_EX=1                                            Premise(F291)
	S243= [A_EX]=FU(a)                                          A_EX-Write(S186,S242)
	S244= CtrlB_EX=1                                            Premise(F292)
	S245= [B_EX]={16{0},UIMM}                                   B_EX-Write(S213,S244)
	S246= CtrlALUOut_MEM=0                                      Premise(F293)
	S247= CtrlALUOut_DMMU1=0                                    Premise(F294)
	S248= CtrlALUOut_DMMU2=0                                    Premise(F295)
	S249= CtrlALUOut_WB=0                                       Premise(F296)
	S250= CtrlA_MEM=0                                           Premise(F297)
	S251= CtrlA_WB=0                                            Premise(F298)
	S252= CtrlB_MEM=0                                           Premise(F299)
	S253= CtrlB_WB=0                                            Premise(F300)
	S254= CtrlICache=0                                          Premise(F301)
	S255= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S106,S254)
	S256= CtrlIMMU=0                                            Premise(F302)
	S257= CtrlIR_DMMU1=0                                        Premise(F303)
	S258= CtrlIR_DMMU2=0                                        Premise(F304)
	S259= CtrlIR_EX=1                                           Premise(F305)
	S260= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S205,S259)
	S261= CtrlIR_ID=0                                           Premise(F306)
	S262= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S112,S261)
	S263= CtrlIR_IMMU=0                                         Premise(F307)
	S264= CtrlIR_MEM=0                                          Premise(F308)
	S265= CtrlIR_WB=0                                           Premise(F309)
	S266= CtrlGPR=0                                             Premise(F310)
	S267= GPR[rS]=a                                             GPR-Hold(S131,S266)
	S268= CtrlIAddrReg=0                                        Premise(F311)
	S269= CtrlPC=0                                              Premise(F312)
	S270= CtrlPCInc=0                                           Premise(F313)
	S271= PC[CIA]=addr                                          PC-Hold(S121,S270)
	S272= PC[Out]=addr+4                                        PC-Hold(S120,S269,S270)
	S273= CtrlIMem=0                                            Premise(F314)
	S274= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S123,S273)
	S275= CtrlICacheReg=0                                       Premise(F315)
	S276= CtrlASIDIn=0                                          Premise(F316)
	S277= CtrlCP0=0                                             Premise(F317)
	S278= CP0[ASID]=pid                                         CP0-Hold(S127,S277)
	S279= CtrlEPCIn=0                                           Premise(F318)
	S280= CtrlExCodeIn=0                                        Premise(F319)
	S281= CtrlIRMux=0                                           Premise(F320)

EX	S282= A_EX.Out=FU(a)                                        A_EX-Out(S243)
	S283= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S243)
	S284= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S243)
	S285= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S245)
	S286= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S245)
	S287= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S245)
	S288= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S260)
	S289= IR_EX.Out31_26=12                                     IR_EX-Out(S260)
	S290= IR_EX.Out25_21=rS                                     IR_EX-Out(S260)
	S291= IR_EX.Out20_16=rD                                     IR_EX-Out(S260)
	S292= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S260)
	S293= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S262)
	S294= IR_ID.Out31_26=12                                     IR-Out(S262)
	S295= IR_ID.Out25_21=rS                                     IR-Out(S262)
	S296= IR_ID.Out20_16=rD                                     IR-Out(S262)
	S297= IR_ID.Out15_0=UIMM                                    IR-Out(S262)
	S298= PC.CIA=addr                                           PC-Out(S271)
	S299= PC.CIA31_28=addr[31:28]                               PC-Out(S271)
	S300= PC.Out=addr+4                                         PC-Out(S272)
	S301= CP0.ASID=pid                                          CP0-Read-ASID(S278)
	S302= A_EX.Out=>ALU.A                                       Premise(F321)
	S303= ALU.A=FU(a)                                           Path(S282,S302)
	S304= B_EX.Out=>ALU.B                                       Premise(F322)
	S305= ALU.B={16{0},UIMM}                                    Path(S285,S304)
	S306= ALU.Func=6'b000000                                    Premise(F323)
	S307= ALU.Out=FU(a)&{16{0},UIMM}                            ALU(S303,S305)
	S308= ALU.Out1_0={FU(a)&{16{0},UIMM}}[1:0]                  ALU(S303,S305)
	S309= ALU.CMP=Compare0(FU(a)&{16{0},UIMM})                  ALU(S303,S305)
	S310= ALU.OV=OverFlow(FU(a)&{16{0},UIMM})                   ALU(S303,S305)
	S311= ALU.CA=Carry(FU(a)&{16{0},UIMM})                      ALU(S303,S305)
	S312= ALU.Out=>ALUOut_MEM.In                                Premise(F324)
	S313= ALUOut_MEM.In=FU(a)&{16{0},UIMM}                      Path(S307,S312)
	S314= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F325)
	S315= FU.OutID1=>A_EX.In                                    Premise(F326)
	S316= LIMMEXT.Out=>B_EX.In                                  Premise(F327)
	S317= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F328)
	S318= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F329)
	S319= FU.Bub_ID=>CU_ID.Bub                                  Premise(F330)
	S320= FU.Halt_ID=>CU_ID.Halt                                Premise(F331)
	S321= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F332)
	S322= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F333)
	S323= FU.Bub_IF=>CU_IF.Bub                                  Premise(F334)
	S324= FU.Halt_IF=>CU_IF.Halt                                Premise(F335)
	S325= ICache.Hit=>CU_IF.ICacheHit                           Premise(F336)
	S326= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F337)
	S327= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F338)
	S328= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F339)
	S329= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F340)
	S330= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F341)
	S331= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F342)
	S332= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F343)
	S333= ICache.Hit=>FU.ICacheHit                              Premise(F344)
	S334= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F345)
	S335= IR_EX.Out=>FU.IR_EX                                   Premise(F346)
	S336= FU.IR_EX={12,rS,rD,UIMM}                              Path(S288,S335)
	S337= IR_ID.Out=>FU.IR_ID                                   Premise(F347)
	S338= FU.IR_ID={12,rS,rD,UIMM}                              Path(S293,S337)
	S339= IR_WB.Out=>FU.IR_WB                                   Premise(F348)
	S340= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F349)
	S341= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F350)
	S342= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F351)
	S343= ALU.Out=>FU.InEX                                      Premise(F352)
	S344= FU.InEX=FU(a)&{16{0},UIMM}                            Path(S307,S343)
	S345= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F353)
	S346= FU.InEX_WReg=rD                                       Path(S291,S345)
	S347= GPR.Rdata1=>FU.InID1                                  Premise(F354)
	S348= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F355)
	S349= FU.InID1_RReg=rS                                      Path(S295,S348)
	S350= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F356)
	S351= ALUOut_WB.Out=>FU.InWB                                Premise(F357)
	S352= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F358)
	S353= IR_ID.Out25_21=>GPR.RReg1                             Premise(F359)
	S354= GPR.RReg1=rS                                          Path(S295,S353)
	S355= GPR.Rdata1=a                                          GPR-Read(S354,S267)
	S356= FU.InID1=a                                            Path(S355,S347)
	S357= FU.OutID1=FU(a)                                       FU-Forward(S356)
	S358= A_EX.In=FU(a)                                         Path(S357,S315)
	S359= ALUOut_WB.Out=>GPR.WData                              Premise(F360)
	S360= IR_WB.Out20_16=>GPR.WReg                              Premise(F361)
	S361= IMMU.Addr=>IAddrReg.In                                Premise(F362)
	S362= PC.Out=>ICache.IEA                                    Premise(F363)
	S363= ICache.IEA=addr+4                                     Path(S300,S362)
	S364= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S363)
	S365= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S364,S325)
	S366= FU.ICacheHit=ICacheHit(addr+4)                        Path(S364,S333)
	S367= ICache.Out=>ICacheReg.In                              Premise(F364)
	S368= PC.Out=>IMMU.IEA                                      Premise(F365)
	S369= IMMU.IEA=addr+4                                       Path(S300,S368)
	S370= CP0.ASID=>IMMU.PID                                    Premise(F366)
	S371= IMMU.PID=pid                                          Path(S301,S370)
	S372= IMMU.Addr={pid,addr+4}                                IMMU-Search(S371,S369)
	S373= IAddrReg.In={pid,addr+4}                              Path(S372,S361)
	S374= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S371,S369)
	S375= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S374,S326)
	S376= IR_ID.Out=>IR_EX.In                                   Premise(F367)
	S377= IR_EX.In={12,rS,rD,UIMM}                              Path(S293,S376)
	S378= ICache.Out=>IR_ID.In                                  Premise(F368)
	S379= ICache.Out=>IR_IMMU.In                                Premise(F369)
	S380= IR_EX.Out=>IR_MEM.In                                  Premise(F370)
	S381= IR_MEM.In={12,rS,rD,UIMM}                             Path(S288,S380)
	S382= IR_DMMU2.Out=>IR_WB.In                                Premise(F371)
	S383= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F372)
	S384= LIMMEXT.In=UIMM                                       Path(S297,S383)
	S385= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S384)
	S386= B_EX.In={16{0},UIMM}                                  Path(S385,S316)
	S387= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F373)
	S388= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F374)
	S389= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F375)
	S390= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F376)
	S391= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F377)
	S392= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F378)
	S393= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F379)
	S394= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F380)
	S395= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F381)
	S396= CU_EX.IRFunc1=rD                                      Path(S291,S395)
	S397= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F382)
	S398= CU_EX.IRFunc2=rS                                      Path(S290,S397)
	S399= IR_EX.Out31_26=>CU_EX.Op                              Premise(F383)
	S400= CU_EX.Op=12                                           Path(S289,S399)
	S401= CU_EX.Func=alu_add                                    CU_EX(S400)
	S402= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F384)
	S403= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F385)
	S404= CU_ID.IRFunc1=rD                                      Path(S296,S403)
	S405= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F386)
	S406= CU_ID.IRFunc2=rS                                      Path(S295,S405)
	S407= IR_ID.Out31_26=>CU_ID.Op                              Premise(F387)
	S408= CU_ID.Op=12                                           Path(S294,S407)
	S409= CU_ID.Func=alu_add                                    CU_ID(S408)
	S410= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F388)
	S411= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F389)
	S412= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F390)
	S413= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F391)
	S414= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F392)
	S415= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F393)
	S416= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F394)
	S417= IR_WB.Out31_26=>CU_WB.Op                              Premise(F395)
	S418= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F396)
	S419= CtrlA_EX=0                                            Premise(F397)
	S420= [A_EX]=FU(a)                                          A_EX-Hold(S243,S419)
	S421= CtrlB_EX=0                                            Premise(F398)
	S422= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S245,S421)
	S423= CtrlALUOut_MEM=1                                      Premise(F399)
	S424= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Write(S313,S423)
	S425= CtrlALUOut_DMMU1=0                                    Premise(F400)
	S426= CtrlALUOut_DMMU2=0                                    Premise(F401)
	S427= CtrlALUOut_WB=0                                       Premise(F402)
	S428= CtrlA_MEM=0                                           Premise(F403)
	S429= CtrlA_WB=0                                            Premise(F404)
	S430= CtrlB_MEM=0                                           Premise(F405)
	S431= CtrlB_WB=0                                            Premise(F406)
	S432= CtrlICache=0                                          Premise(F407)
	S433= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S255,S432)
	S434= CtrlIMMU=0                                            Premise(F408)
	S435= CtrlIR_DMMU1=0                                        Premise(F409)
	S436= CtrlIR_DMMU2=0                                        Premise(F410)
	S437= CtrlIR_EX=0                                           Premise(F411)
	S438= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S260,S437)
	S439= CtrlIR_ID=0                                           Premise(F412)
	S440= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S262,S439)
	S441= CtrlIR_IMMU=0                                         Premise(F413)
	S442= CtrlIR_MEM=1                                          Premise(F414)
	S443= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Write(S381,S442)
	S444= CtrlIR_WB=0                                           Premise(F415)
	S445= CtrlGPR=0                                             Premise(F416)
	S446= GPR[rS]=a                                             GPR-Hold(S267,S445)
	S447= CtrlIAddrReg=0                                        Premise(F417)
	S448= CtrlPC=0                                              Premise(F418)
	S449= CtrlPCInc=0                                           Premise(F419)
	S450= PC[CIA]=addr                                          PC-Hold(S271,S449)
	S451= PC[Out]=addr+4                                        PC-Hold(S272,S448,S449)
	S452= CtrlIMem=0                                            Premise(F420)
	S453= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S274,S452)
	S454= CtrlICacheReg=0                                       Premise(F421)
	S455= CtrlASIDIn=0                                          Premise(F422)
	S456= CtrlCP0=0                                             Premise(F423)
	S457= CP0[ASID]=pid                                         CP0-Hold(S278,S456)
	S458= CtrlEPCIn=0                                           Premise(F424)
	S459= CtrlExCodeIn=0                                        Premise(F425)
	S460= CtrlIRMux=0                                           Premise(F426)

MEM	S461= A_EX.Out=FU(a)                                        A_EX-Out(S420)
	S462= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S420)
	S463= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S420)
	S464= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S422)
	S465= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S422)
	S466= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S422)
	S467= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S424)
	S468= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S424)
	S469= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S424)
	S470= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S438)
	S471= IR_EX.Out31_26=12                                     IR_EX-Out(S438)
	S472= IR_EX.Out25_21=rS                                     IR_EX-Out(S438)
	S473= IR_EX.Out20_16=rD                                     IR_EX-Out(S438)
	S474= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S438)
	S475= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S440)
	S476= IR_ID.Out31_26=12                                     IR-Out(S440)
	S477= IR_ID.Out25_21=rS                                     IR-Out(S440)
	S478= IR_ID.Out20_16=rD                                     IR-Out(S440)
	S479= IR_ID.Out15_0=UIMM                                    IR-Out(S440)
	S480= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S443)
	S481= IR_MEM.Out31_26=12                                    IR_MEM-Out(S443)
	S482= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S443)
	S483= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S443)
	S484= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S443)
	S485= PC.CIA=addr                                           PC-Out(S450)
	S486= PC.CIA31_28=addr[31:28]                               PC-Out(S450)
	S487= PC.Out=addr+4                                         PC-Out(S451)
	S488= CP0.ASID=pid                                          CP0-Read-ASID(S457)
	S489= A_EX.Out=>ALU.A                                       Premise(F427)
	S490= ALU.A=FU(a)                                           Path(S461,S489)
	S491= B_EX.Out=>ALU.B                                       Premise(F428)
	S492= ALU.B={16{0},UIMM}                                    Path(S464,S491)
	S493= ALU.Out=>ALUOut_MEM.In                                Premise(F429)
	S494= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F430)
	S495= FU.OutID1=>A_EX.In                                    Premise(F431)
	S496= LIMMEXT.Out=>B_EX.In                                  Premise(F432)
	S497= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F433)
	S498= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F434)
	S499= FU.Bub_ID=>CU_ID.Bub                                  Premise(F435)
	S500= FU.Halt_ID=>CU_ID.Halt                                Premise(F436)
	S501= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F437)
	S502= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F438)
	S503= FU.Bub_IF=>CU_IF.Bub                                  Premise(F439)
	S504= FU.Halt_IF=>CU_IF.Halt                                Premise(F440)
	S505= ICache.Hit=>CU_IF.ICacheHit                           Premise(F441)
	S506= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F442)
	S507= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F443)
	S508= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F444)
	S509= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F445)
	S510= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F446)
	S511= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F447)
	S512= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F448)
	S513= ICache.Hit=>FU.ICacheHit                              Premise(F449)
	S514= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F450)
	S515= IR_EX.Out=>FU.IR_EX                                   Premise(F451)
	S516= FU.IR_EX={12,rS,rD,UIMM}                              Path(S470,S515)
	S517= IR_ID.Out=>FU.IR_ID                                   Premise(F452)
	S518= FU.IR_ID={12,rS,rD,UIMM}                              Path(S475,S517)
	S519= IR_WB.Out=>FU.IR_WB                                   Premise(F453)
	S520= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F454)
	S521= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F455)
	S522= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F456)
	S523= ALU.Out=>FU.InEX                                      Premise(F457)
	S524= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F458)
	S525= FU.InEX_WReg=rD                                       Path(S473,S524)
	S526= GPR.Rdata1=>FU.InID1                                  Premise(F459)
	S527= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F460)
	S528= FU.InID1_RReg=rS                                      Path(S477,S527)
	S529= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F461)
	S530= FU.InMEM_WReg=rD                                      Path(S483,S529)
	S531= ALUOut_WB.Out=>FU.InWB                                Premise(F462)
	S532= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F463)
	S533= IR_ID.Out25_21=>GPR.RReg1                             Premise(F464)
	S534= GPR.RReg1=rS                                          Path(S477,S533)
	S535= GPR.Rdata1=a                                          GPR-Read(S534,S446)
	S536= FU.InID1=a                                            Path(S535,S526)
	S537= FU.OutID1=FU(a)                                       FU-Forward(S536)
	S538= A_EX.In=FU(a)                                         Path(S537,S495)
	S539= ALUOut_WB.Out=>GPR.WData                              Premise(F465)
	S540= IR_WB.Out20_16=>GPR.WReg                              Premise(F466)
	S541= IMMU.Addr=>IAddrReg.In                                Premise(F467)
	S542= PC.Out=>ICache.IEA                                    Premise(F468)
	S543= ICache.IEA=addr+4                                     Path(S487,S542)
	S544= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S543)
	S545= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S544,S505)
	S546= FU.ICacheHit=ICacheHit(addr+4)                        Path(S544,S513)
	S547= ICache.Out=>ICacheReg.In                              Premise(F469)
	S548= PC.Out=>IMMU.IEA                                      Premise(F470)
	S549= IMMU.IEA=addr+4                                       Path(S487,S548)
	S550= CP0.ASID=>IMMU.PID                                    Premise(F471)
	S551= IMMU.PID=pid                                          Path(S488,S550)
	S552= IMMU.Addr={pid,addr+4}                                IMMU-Search(S551,S549)
	S553= IAddrReg.In={pid,addr+4}                              Path(S552,S541)
	S554= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S551,S549)
	S555= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S554,S506)
	S556= IR_ID.Out=>IR_EX.In                                   Premise(F472)
	S557= IR_EX.In={12,rS,rD,UIMM}                              Path(S475,S556)
	S558= ICache.Out=>IR_ID.In                                  Premise(F473)
	S559= ICache.Out=>IR_IMMU.In                                Premise(F474)
	S560= IR_EX.Out=>IR_MEM.In                                  Premise(F475)
	S561= IR_MEM.In={12,rS,rD,UIMM}                             Path(S470,S560)
	S562= IR_DMMU2.Out=>IR_WB.In                                Premise(F476)
	S563= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F477)
	S564= LIMMEXT.In=UIMM                                       Path(S479,S563)
	S565= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S564)
	S566= B_EX.In={16{0},UIMM}                                  Path(S565,S496)
	S567= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F478)
	S568= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F479)
	S569= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F480)
	S570= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F481)
	S571= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F482)
	S572= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F483)
	S573= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F484)
	S574= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F485)
	S575= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F486)
	S576= CU_EX.IRFunc1=rD                                      Path(S473,S575)
	S577= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F487)
	S578= CU_EX.IRFunc2=rS                                      Path(S472,S577)
	S579= IR_EX.Out31_26=>CU_EX.Op                              Premise(F488)
	S580= CU_EX.Op=12                                           Path(S471,S579)
	S581= CU_EX.Func=alu_add                                    CU_EX(S580)
	S582= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F489)
	S583= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F490)
	S584= CU_ID.IRFunc1=rD                                      Path(S478,S583)
	S585= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F491)
	S586= CU_ID.IRFunc2=rS                                      Path(S477,S585)
	S587= IR_ID.Out31_26=>CU_ID.Op                              Premise(F492)
	S588= CU_ID.Op=12                                           Path(S476,S587)
	S589= CU_ID.Func=alu_add                                    CU_ID(S588)
	S590= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F493)
	S591= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F494)
	S592= CU_MEM.IRFunc1=rD                                     Path(S483,S591)
	S593= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F495)
	S594= CU_MEM.IRFunc2=rS                                     Path(S482,S593)
	S595= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F496)
	S596= CU_MEM.Op=12                                          Path(S481,S595)
	S597= CU_MEM.Func=alu_add                                   CU_MEM(S596)
	S598= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F497)
	S599= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F498)
	S600= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F499)
	S601= IR_WB.Out31_26=>CU_WB.Op                              Premise(F500)
	S602= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F501)
	S603= CtrlA_EX=0                                            Premise(F502)
	S604= [A_EX]=FU(a)                                          A_EX-Hold(S420,S603)
	S605= CtrlB_EX=0                                            Premise(F503)
	S606= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S422,S605)
	S607= CtrlALUOut_MEM=0                                      Premise(F504)
	S608= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S424,S607)
	S609= CtrlALUOut_DMMU1=1                                    Premise(F505)
	S610= CtrlALUOut_DMMU2=0                                    Premise(F506)
	S611= CtrlALUOut_WB=1                                       Premise(F507)
	S612= CtrlA_MEM=0                                           Premise(F508)
	S613= CtrlA_WB=1                                            Premise(F509)
	S614= CtrlB_MEM=0                                           Premise(F510)
	S615= CtrlB_WB=1                                            Premise(F511)
	S616= CtrlICache=0                                          Premise(F512)
	S617= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S433,S616)
	S618= CtrlIMMU=0                                            Premise(F513)
	S619= CtrlIR_DMMU1=1                                        Premise(F514)
	S620= CtrlIR_DMMU2=0                                        Premise(F515)
	S621= CtrlIR_EX=0                                           Premise(F516)
	S622= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S438,S621)
	S623= CtrlIR_ID=0                                           Premise(F517)
	S624= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S440,S623)
	S625= CtrlIR_IMMU=0                                         Premise(F518)
	S626= CtrlIR_MEM=0                                          Premise(F519)
	S627= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S443,S626)
	S628= CtrlIR_WB=1                                           Premise(F520)
	S629= CtrlGPR=0                                             Premise(F521)
	S630= GPR[rS]=a                                             GPR-Hold(S446,S629)
	S631= CtrlIAddrReg=0                                        Premise(F522)
	S632= CtrlPC=0                                              Premise(F523)
	S633= CtrlPCInc=0                                           Premise(F524)
	S634= PC[CIA]=addr                                          PC-Hold(S450,S633)
	S635= PC[Out]=addr+4                                        PC-Hold(S451,S632,S633)
	S636= CtrlIMem=0                                            Premise(F525)
	S637= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S453,S636)
	S638= CtrlICacheReg=0                                       Premise(F526)
	S639= CtrlASIDIn=0                                          Premise(F527)
	S640= CtrlCP0=0                                             Premise(F528)
	S641= CP0[ASID]=pid                                         CP0-Hold(S457,S640)
	S642= CtrlEPCIn=0                                           Premise(F529)
	S643= CtrlExCodeIn=0                                        Premise(F530)
	S644= CtrlIRMux=0                                           Premise(F531)

WB	S645= A_EX.Out=FU(a)                                        A_EX-Out(S604)
	S646= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S604)
	S647= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S604)
	S648= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S606)
	S649= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S606)
	S650= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S606)
	S651= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S608)
	S652= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S608)
	S653= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S608)
	S654= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S622)
	S655= IR_EX.Out31_26=12                                     IR_EX-Out(S622)
	S656= IR_EX.Out25_21=rS                                     IR_EX-Out(S622)
	S657= IR_EX.Out20_16=rD                                     IR_EX-Out(S622)
	S658= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S622)
	S659= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S624)
	S660= IR_ID.Out31_26=12                                     IR-Out(S624)
	S661= IR_ID.Out25_21=rS                                     IR-Out(S624)
	S662= IR_ID.Out20_16=rD                                     IR-Out(S624)
	S663= IR_ID.Out15_0=UIMM                                    IR-Out(S624)
	S664= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S627)
	S665= IR_MEM.Out31_26=12                                    IR_MEM-Out(S627)
	S666= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S627)
	S667= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S627)
	S668= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S627)
	S669= PC.CIA=addr                                           PC-Out(S634)
	S670= PC.CIA31_28=addr[31:28]                               PC-Out(S634)
	S671= PC.Out=addr+4                                         PC-Out(S635)
	S672= CP0.ASID=pid                                          CP0-Read-ASID(S641)
	S673= A_EX.Out=>ALU.A                                       Premise(F742)
	S674= ALU.A=FU(a)                                           Path(S645,S673)
	S675= B_EX.Out=>ALU.B                                       Premise(F743)
	S676= ALU.B={16{0},UIMM}                                    Path(S648,S675)
	S677= ALU.Out=>ALUOut_MEM.In                                Premise(F744)
	S678= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F745)
	S679= FU.OutID1=>A_EX.In                                    Premise(F746)
	S680= LIMMEXT.Out=>B_EX.In                                  Premise(F747)
	S681= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F748)
	S682= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F749)
	S683= FU.Bub_ID=>CU_ID.Bub                                  Premise(F750)
	S684= FU.Halt_ID=>CU_ID.Halt                                Premise(F751)
	S685= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F752)
	S686= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F753)
	S687= FU.Bub_IF=>CU_IF.Bub                                  Premise(F754)
	S688= FU.Halt_IF=>CU_IF.Halt                                Premise(F755)
	S689= ICache.Hit=>CU_IF.ICacheHit                           Premise(F756)
	S690= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F757)
	S691= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F758)
	S692= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F759)
	S693= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F760)
	S694= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F761)
	S695= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F762)
	S696= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F763)
	S697= ICache.Hit=>FU.ICacheHit                              Premise(F764)
	S698= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F765)
	S699= IR_EX.Out=>FU.IR_EX                                   Premise(F766)
	S700= FU.IR_EX={12,rS,rD,UIMM}                              Path(S654,S699)
	S701= IR_ID.Out=>FU.IR_ID                                   Premise(F767)
	S702= FU.IR_ID={12,rS,rD,UIMM}                              Path(S659,S701)
	S703= IR_WB.Out=>FU.IR_WB                                   Premise(F768)
	S704= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F769)
	S705= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F770)
	S706= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F771)
	S707= ALU.Out=>FU.InEX                                      Premise(F772)
	S708= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F773)
	S709= FU.InEX_WReg=rD                                       Path(S657,S708)
	S710= GPR.Rdata1=>FU.InID1                                  Premise(F774)
	S711= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F775)
	S712= FU.InID1_RReg=rS                                      Path(S661,S711)
	S713= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F776)
	S714= FU.InMEM_WReg=rD                                      Path(S667,S713)
	S715= ALUOut_WB.Out=>FU.InWB                                Premise(F777)
	S716= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F778)
	S717= IR_ID.Out25_21=>GPR.RReg1                             Premise(F779)
	S718= GPR.RReg1=rS                                          Path(S661,S717)
	S719= GPR.Rdata1=a                                          GPR-Read(S718,S630)
	S720= FU.InID1=a                                            Path(S719,S710)
	S721= FU.OutID1=FU(a)                                       FU-Forward(S720)
	S722= A_EX.In=FU(a)                                         Path(S721,S679)
	S723= ALUOut_WB.Out=>GPR.WData                              Premise(F780)
	S724= IR_WB.Out20_16=>GPR.WReg                              Premise(F781)
	S725= IMMU.Addr=>IAddrReg.In                                Premise(F782)
	S726= PC.Out=>ICache.IEA                                    Premise(F783)
	S727= ICache.IEA=addr+4                                     Path(S671,S726)
	S728= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S727)
	S729= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S728,S689)
	S730= FU.ICacheHit=ICacheHit(addr+4)                        Path(S728,S697)
	S731= ICache.Out=>ICacheReg.In                              Premise(F784)
	S732= PC.Out=>IMMU.IEA                                      Premise(F785)
	S733= IMMU.IEA=addr+4                                       Path(S671,S732)
	S734= CP0.ASID=>IMMU.PID                                    Premise(F786)
	S735= IMMU.PID=pid                                          Path(S672,S734)
	S736= IMMU.Addr={pid,addr+4}                                IMMU-Search(S735,S733)
	S737= IAddrReg.In={pid,addr+4}                              Path(S736,S725)
	S738= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S735,S733)
	S739= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S738,S690)
	S740= IR_ID.Out=>IR_EX.In                                   Premise(F787)
	S741= IR_EX.In={12,rS,rD,UIMM}                              Path(S659,S740)
	S742= ICache.Out=>IR_ID.In                                  Premise(F788)
	S743= ICache.Out=>IR_IMMU.In                                Premise(F789)
	S744= IR_EX.Out=>IR_MEM.In                                  Premise(F790)
	S745= IR_MEM.In={12,rS,rD,UIMM}                             Path(S654,S744)
	S746= IR_DMMU2.Out=>IR_WB.In                                Premise(F791)
	S747= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F792)
	S748= LIMMEXT.In=UIMM                                       Path(S663,S747)
	S749= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S748)
	S750= B_EX.In={16{0},UIMM}                                  Path(S749,S680)
	S751= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F793)
	S752= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F794)
	S753= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F795)
	S754= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F796)
	S755= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F797)
	S756= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F798)
	S757= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F799)
	S758= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F800)
	S759= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F801)
	S760= CU_EX.IRFunc1=rD                                      Path(S657,S759)
	S761= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F802)
	S762= CU_EX.IRFunc2=rS                                      Path(S656,S761)
	S763= IR_EX.Out31_26=>CU_EX.Op                              Premise(F803)
	S764= CU_EX.Op=12                                           Path(S655,S763)
	S765= CU_EX.Func=alu_add                                    CU_EX(S764)
	S766= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F804)
	S767= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F805)
	S768= CU_ID.IRFunc1=rD                                      Path(S662,S767)
	S769= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F806)
	S770= CU_ID.IRFunc2=rS                                      Path(S661,S769)
	S771= IR_ID.Out31_26=>CU_ID.Op                              Premise(F807)
	S772= CU_ID.Op=12                                           Path(S660,S771)
	S773= CU_ID.Func=alu_add                                    CU_ID(S772)
	S774= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F808)
	S775= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F809)
	S776= CU_MEM.IRFunc1=rD                                     Path(S667,S775)
	S777= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F810)
	S778= CU_MEM.IRFunc2=rS                                     Path(S666,S777)
	S779= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F811)
	S780= CU_MEM.Op=12                                          Path(S665,S779)
	S781= CU_MEM.Func=alu_add                                   CU_MEM(S780)
	S782= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F812)
	S783= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F813)
	S784= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F814)
	S785= IR_WB.Out31_26=>CU_WB.Op                              Premise(F815)
	S786= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F816)
	S787= CtrlA_EX=0                                            Premise(F817)
	S788= [A_EX]=FU(a)                                          A_EX-Hold(S604,S787)
	S789= CtrlB_EX=0                                            Premise(F818)
	S790= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S606,S789)
	S791= CtrlALUOut_MEM=0                                      Premise(F819)
	S792= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S608,S791)
	S793= CtrlALUOut_DMMU1=0                                    Premise(F820)
	S794= CtrlALUOut_DMMU2=0                                    Premise(F821)
	S795= CtrlALUOut_WB=0                                       Premise(F822)
	S796= CtrlA_MEM=0                                           Premise(F823)
	S797= CtrlA_WB=0                                            Premise(F824)
	S798= CtrlB_MEM=0                                           Premise(F825)
	S799= CtrlB_WB=0                                            Premise(F826)
	S800= CtrlICache=0                                          Premise(F827)
	S801= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S617,S800)
	S802= CtrlIMMU=0                                            Premise(F828)
	S803= CtrlIR_DMMU1=0                                        Premise(F829)
	S804= CtrlIR_DMMU2=0                                        Premise(F830)
	S805= CtrlIR_EX=0                                           Premise(F831)
	S806= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S622,S805)
	S807= CtrlIR_ID=0                                           Premise(F832)
	S808= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S624,S807)
	S809= CtrlIR_IMMU=0                                         Premise(F833)
	S810= CtrlIR_MEM=0                                          Premise(F834)
	S811= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S627,S810)
	S812= CtrlIR_WB=0                                           Premise(F835)
	S813= CtrlGPR=1                                             Premise(F836)
	S814= CtrlIAddrReg=0                                        Premise(F837)
	S815= CtrlPC=0                                              Premise(F838)
	S816= CtrlPCInc=0                                           Premise(F839)
	S817= PC[CIA]=addr                                          PC-Hold(S634,S816)
	S818= PC[Out]=addr+4                                        PC-Hold(S635,S815,S816)
	S819= CtrlIMem=0                                            Premise(F840)
	S820= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S637,S819)
	S821= CtrlICacheReg=0                                       Premise(F841)
	S822= CtrlASIDIn=0                                          Premise(F842)
	S823= CtrlCP0=0                                             Premise(F843)
	S824= CP0[ASID]=pid                                         CP0-Hold(S641,S823)
	S825= CtrlEPCIn=0                                           Premise(F844)
	S826= CtrlExCodeIn=0                                        Premise(F845)
	S827= CtrlIRMux=0                                           Premise(F846)

POST	S788= [A_EX]=FU(a)                                          A_EX-Hold(S604,S787)
	S790= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S606,S789)
	S792= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S608,S791)
	S801= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S617,S800)
	S806= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S622,S805)
	S808= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S624,S807)
	S811= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S627,S810)
	S817= PC[CIA]=addr                                          PC-Hold(S634,S816)
	S818= PC[Out]=addr+4                                        PC-Hold(S635,S815,S816)
	S820= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S637,S819)
	S824= CP0[ASID]=pid                                         CP0-Hold(S641,S823)

