Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Sep 16 10:25:05 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fetch_gnns_1_wrapper_timing_summary_routed.rpt -pb fetch_gnns_1_wrapper_timing_summary_routed.pb -rpx fetch_gnns_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fetch_gnns_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     72.819        0.000                      0                 7003        0.033        0.000                      0                 7003       41.160        0.000                       0                  2399  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        72.819        0.000                      0                 6252        0.033        0.000                      0                 6252       41.160        0.000                       0                  2399  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             73.544        0.000                      0                  751        1.352        0.000                      0                  751  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       72.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.819ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.523ns  (logic 3.163ns (30.059%)  route 7.360ns (69.941%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.537     5.081    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X13Y74         FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.848     6.347    fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.159 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.159    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.482 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10/O[1]
                         net (fo=143, routed)         2.793    10.275    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10_n_6
    SLICE_X3Y64          LUT6 (Prop_lut6_I2_O)        0.306    10.581 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_376/O
                         net (fo=1, routed)           0.000    10.581    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_376_n_0
    SLICE_X3Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    10.798 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_181/O
                         net (fo=2, routed)           1.102    11.901    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_181_n_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I4_O)        0.299    12.200 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_74/O
                         net (fo=2, routed)           0.887    13.086    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_74_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124    13.210 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_13/O
                         net (fo=4, routed)           1.273    14.484    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_13_n_0
    SLICE_X12Y72         LUT6 (Prop_lut6_I1_O)        0.124    14.608 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_6/O
                         net (fo=1, routed)           0.000    14.608    fetch_gnns_1_i/TM_packet_sender_0/U0/p_0_out[5]
    SLICE_X12Y72         MUXF7 (Prop_muxf7_I0_O)      0.241    14.849 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]_i_3/O
                         net (fo=1, routed)           0.457    15.305    fetch_gnns_1_i/TM_packet_sender_0/U0/in15[5]
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.298    15.603 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1/O
                         net (fo=1, routed)           0.000    15.603    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1_n_0
    SLICE_X10Y72         FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.427    88.121    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X10Y72         FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/C
                         clock pessimism              0.257    88.379    
                         clock uncertainty           -0.035    88.343    
    SLICE_X10Y72         FDRE (Setup_fdre_C_D)        0.079    88.422    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         88.422    
                         arrival time                         -15.603    
  -------------------------------------------------------------------
                         slack                                 72.819    

Slack (MET) :             73.045ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.248ns  (logic 3.135ns (30.591%)  route 7.113ns (69.409%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.537     5.081    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X13Y74         FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.848     6.347    fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.159 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.159    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.482 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10/O[1]
                         net (fo=143, routed)         2.793    10.275    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10_n_6
    SLICE_X3Y64          LUT6 (Prop_lut6_I2_O)        0.306    10.581 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_376/O
                         net (fo=1, routed)           0.000    10.581    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_376_n_0
    SLICE_X3Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    10.798 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_181/O
                         net (fo=2, routed)           1.102    11.901    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_181_n_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I4_O)        0.299    12.200 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_74/O
                         net (fo=2, routed)           0.887    13.086    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_74_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124    13.210 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_13/O
                         net (fo=4, routed)           1.050    14.260    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_13_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124    14.384 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_6/O
                         net (fo=1, routed)           0.000    14.384    fetch_gnns_1_i/TM_packet_sender_0/U0/p_0_out[3]
    SLICE_X11Y73         MUXF7 (Prop_muxf7_I0_O)      0.212    14.596 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]_i_3/O
                         net (fo=1, routed)           0.433    15.030    fetch_gnns_1_i/TM_packet_sender_0/U0/in15[3]
    SLICE_X11Y73         LUT4 (Prop_lut4_I3_O)        0.299    15.329 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1/O
                         net (fo=1, routed)           0.000    15.329    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.426    88.120    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X11Y73         FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/C
                         clock pessimism              0.257    88.378    
                         clock uncertainty           -0.035    88.342    
    SLICE_X11Y73         FDRE (Setup_fdre_C_D)        0.031    88.373    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         88.373    
                         arrival time                         -15.329    
  -------------------------------------------------------------------
                         slack                                 73.045    

Slack (MET) :             73.062ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[222]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.567ns  (logic 0.667ns (6.972%)  route 8.900ns (93.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 88.194 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.620     5.164    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.682 f  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          2.107     7.789    fetch_gnns_1_i/HK_formatter_0/U0/rst
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.149     7.938 r  fetch_gnns_1_i/HK_formatter_0/U0/RTC_request_i_1/O
                         net (fo=899, routed)         6.793    14.731    fetch_gnns_1_i/HK_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[222]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.500    88.194    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X4Y83          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[222]/C
                         clock pessimism              0.270    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X4Y83          FDRE (Setup_fdre_C_R)       -0.637    87.792    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[222]
  -------------------------------------------------------------------
                         required time                         87.792    
                         arrival time                         -14.731    
  -------------------------------------------------------------------
                         slack                                 73.062    

Slack (MET) :             73.062ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[223]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.567ns  (logic 0.667ns (6.972%)  route 8.900ns (93.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 88.194 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.620     5.164    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.682 f  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          2.107     7.789    fetch_gnns_1_i/HK_formatter_0/U0/rst
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.149     7.938 r  fetch_gnns_1_i/HK_formatter_0/U0/RTC_request_i_1/O
                         net (fo=899, routed)         6.793    14.731    fetch_gnns_1_i/HK_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[223]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.500    88.194    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X4Y83          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[223]/C
                         clock pessimism              0.270    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X4Y83          FDRE (Setup_fdre_C_R)       -0.637    87.792    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[223]
  -------------------------------------------------------------------
                         required time                         87.792    
                         arrival time                         -14.731    
  -------------------------------------------------------------------
                         slack                                 73.062    

Slack (MET) :             73.062ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[366]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.567ns  (logic 0.667ns (6.972%)  route 8.900ns (93.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 88.194 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.620     5.164    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.682 f  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          2.107     7.789    fetch_gnns_1_i/HK_formatter_0/U0/rst
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.149     7.938 r  fetch_gnns_1_i/HK_formatter_0/U0/RTC_request_i_1/O
                         net (fo=899, routed)         6.793    14.731    fetch_gnns_1_i/HK_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[366]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.500    88.194    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X4Y83          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[366]/C
                         clock pessimism              0.270    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X4Y83          FDRE (Setup_fdre_C_R)       -0.637    87.792    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[366]
  -------------------------------------------------------------------
                         required time                         87.792    
                         arrival time                         -14.731    
  -------------------------------------------------------------------
                         slack                                 73.062    

Slack (MET) :             73.062ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.567ns  (logic 0.667ns (6.972%)  route 8.900ns (93.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 88.194 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.620     5.164    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.682 f  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          2.107     7.789    fetch_gnns_1_i/HK_formatter_0/U0/rst
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.149     7.938 r  fetch_gnns_1_i/HK_formatter_0/U0/RTC_request_i_1/O
                         net (fo=899, routed)         6.793    14.731    fetch_gnns_1_i/HK_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.500    88.194    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X4Y83          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[62]/C
                         clock pessimism              0.270    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X4Y83          FDRE (Setup_fdre_C_R)       -0.637    87.792    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[62]
  -------------------------------------------------------------------
                         required time                         87.792    
                         arrival time                         -14.731    
  -------------------------------------------------------------------
                         slack                                 73.062    

Slack (MET) :             73.062ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.567ns  (logic 0.667ns (6.972%)  route 8.900ns (93.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 88.194 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.620     5.164    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.682 f  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          2.107     7.789    fetch_gnns_1_i/HK_formatter_0/U0/rst
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.149     7.938 r  fetch_gnns_1_i/HK_formatter_0/U0/RTC_request_i_1/O
                         net (fo=899, routed)         6.793    14.731    fetch_gnns_1_i/HK_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.500    88.194    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X4Y83          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[63]/C
                         clock pessimism              0.270    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X4Y83          FDRE (Setup_fdre_C_R)       -0.637    87.792    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[63]
  -------------------------------------------------------------------
                         required time                         87.792    
                         arrival time                         -14.731    
  -------------------------------------------------------------------
                         slack                                 73.062    

Slack (MET) :             73.194ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[230]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 0.667ns (7.071%)  route 8.766ns (92.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.620     5.164    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.682 f  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          2.107     7.789    fetch_gnns_1_i/HK_formatter_0/U0/rst
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.149     7.938 r  fetch_gnns_1_i/HK_formatter_0/U0/RTC_request_i_1/O
                         net (fo=899, routed)         6.659    14.597    fetch_gnns_1_i/HK_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[230]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.499    88.193    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X4Y82          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[230]/C
                         clock pessimism              0.270    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X4Y82          FDRE (Setup_fdre_C_R)       -0.637    87.791    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[230]
  -------------------------------------------------------------------
                         required time                         87.791    
                         arrival time                         -14.597    
  -------------------------------------------------------------------
                         slack                                 73.194    

Slack (MET) :             73.194ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[231]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 0.667ns (7.071%)  route 8.766ns (92.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.620     5.164    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.682 f  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          2.107     7.789    fetch_gnns_1_i/HK_formatter_0/U0/rst
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.149     7.938 r  fetch_gnns_1_i/HK_formatter_0/U0/RTC_request_i_1/O
                         net (fo=899, routed)         6.659    14.597    fetch_gnns_1_i/HK_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[231]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.499    88.193    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X4Y82          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[231]/C
                         clock pessimism              0.270    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X4Y82          FDRE (Setup_fdre_C_R)       -0.637    87.791    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[231]
  -------------------------------------------------------------------
                         required time                         87.791    
                         arrival time                         -14.597    
  -------------------------------------------------------------------
                         slack                                 73.194    

Slack (MET) :             73.194ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[302]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 0.667ns (7.071%)  route 8.766ns (92.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.620     5.164    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.682 f  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          2.107     7.789    fetch_gnns_1_i/HK_formatter_0/U0/rst
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.149     7.938 r  fetch_gnns_1_i/HK_formatter_0/U0/RTC_request_i_1/O
                         net (fo=899, routed)         6.659    14.597    fetch_gnns_1_i/HK_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[302]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.499    88.193    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X4Y82          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[302]/C
                         clock pessimism              0.270    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X4Y82          FDRE (Setup_fdre_C_R)       -0.637    87.791    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[302]
  -------------------------------------------------------------------
                         required time                         87.791    
                         arrival time                         -14.597    
  -------------------------------------------------------------------
                         slack                                 73.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[185]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[185]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.590%)  route 0.224ns (61.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.548     1.452    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X35Y73         FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[185]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[185]/Q
                         net (fo=1, routed)           0.224     1.817    fetch_gnns_1_i/GNSS_Sender_0/U0/i_gnss_data[185]
    SLICE_X40Y73         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[185]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.816     1.965    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X40Y73         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[185]/C
                         clock pessimism             -0.250     1.715    
    SLICE_X40Y73         FDCE (Hold_fdce_C_D)         0.070     1.785    fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[185]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[108]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[108]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.419%)  route 0.208ns (59.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.549     1.453    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X36Y76         FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDCE (Prop_fdce_C_Q)         0.141     1.594 r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[108]/Q
                         net (fo=1, routed)           0.208     1.802    fetch_gnns_1_i/GNSS_Sender_0/U0/i_gnss_data[108]
    SLICE_X35Y78         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.817     1.966    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X35Y78         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[108]/C
                         clock pessimism             -0.250     1.716    
    SLICE_X35Y78         FDCE (Hold_fdce_C_D)         0.046     1.762    fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[180]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[180]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.934%)  route 0.210ns (50.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.551     1.455    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X38Y78         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[180]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDCE (Prop_fdce_C_Q)         0.164     1.619 r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[180]/Q
                         net (fo=1, routed)           0.210     1.828    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data[180]
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.045     1.873 r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i[180]_i_1/O
                         net (fo=1, routed)           0.000     1.873    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i[180]_i_1_n_0
    SLICE_X33Y78         FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[180]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.817     1.967    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X33Y78         FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[180]/C
                         clock pessimism             -0.250     1.717    
    SLICE_X33Y78         FDRE (Hold_fdre_C_D)         0.092     1.809    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[180]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.232ns (51.584%)  route 0.218ns (48.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.551     1.455    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X32Y78         FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.128     1.583 r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[29]/Q
                         net (fo=1, routed)           0.218     1.800    fetch_gnns_1_i/HK_formatter_0/U0/in10[91]
    SLICE_X36Y77         LUT2 (Prop_lut2_I1_O)        0.104     1.904 r  fetch_gnns_1_i/HK_formatter_0/U0/HK_packet[91]_i_1/O
                         net (fo=1, routed)           0.000     1.904    fetch_gnns_1_i/HK_formatter_0/U0/HK_packet1_in[91]
    SLICE_X36Y77         FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.816     1.966    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X36Y77         FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[91]/C
                         clock pessimism             -0.250     1.716    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.107     1.823    fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[238]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[238]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.464%)  route 0.263ns (58.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.554     1.458    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X36Y68         FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[238]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[238]/Q
                         net (fo=1, routed)           0.263     1.861    fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data[238]
    SLICE_X35Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.906 r  fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i[238]_i_1/O
                         net (fo=1, routed)           0.000     1.906    fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i[238]_i_1_n_0
    SLICE_X35Y68         FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[238]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.819     1.969    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X35Y68         FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[238]/C
                         clock pessimism             -0.250     1.719    
    SLICE_X35Y68         FDRE (Hold_fdre_C_D)         0.092     1.811    fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[238]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.179%)  route 0.277ns (59.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.551     1.455    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X32Y78         FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[28]/Q
                         net (fo=1, routed)           0.277     1.873    fetch_gnns_1_i/HK_formatter_0/U0/in10[90]
    SLICE_X36Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.918 r  fetch_gnns_1_i/HK_formatter_0/U0/HK_packet[90]_i_1/O
                         net (fo=1, routed)           0.000     1.918    fetch_gnns_1_i/HK_formatter_0/U0/HK_packet1_in[90]
    SLICE_X36Y77         FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.816     1.966    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X36Y77         FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[90]/C
                         clock pessimism             -0.250     1.716    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.092     1.808    fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[90]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[84]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.226ns (45.386%)  route 0.272ns (54.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.548     1.452    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X35Y76         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDCE (Prop_fdce_C_Q)         0.128     1.580 r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[84]/Q
                         net (fo=1, routed)           0.272     1.852    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data[84]
    SLICE_X38Y75         LUT2 (Prop_lut2_I1_O)        0.098     1.950 r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i[84]_i_1/O
                         net (fo=1, routed)           0.000     1.950    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i[84]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.813     1.963    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X38Y75         FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[84]/C
                         clock pessimism             -0.250     1.713    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.121     1.834    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[84]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[336]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[336]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.904%)  route 0.288ns (67.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.553     1.457    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X32Y69         FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[336]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDCE (Prop_fdce_C_Q)         0.141     1.598 r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[336]/Q
                         net (fo=1, routed)           0.288     1.885    fetch_gnns_1_i/GNSS_Sender_0/U0/i_gnss_data[336]
    SLICE_X43Y68         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[336]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.822     1.971    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X43Y68         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[336]/C
                         clock pessimism             -0.250     1.721    
    SLICE_X43Y68         FDCE (Hold_fdce_C_D)         0.047     1.768    fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[336]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.223ns (45.443%)  route 0.268ns (54.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.551     1.455    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X39Y71         FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.128     1.583 r  fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[79]/Q
                         net (fo=1, routed)           0.268     1.850    fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data[79]
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.095     1.945 r  fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i[79]_i_1/O
                         net (fo=1, routed)           0.000     1.945    fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i[79]_i_1_n_0
    SLICE_X35Y71         FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.817     1.966    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X35Y71         FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[79]/C
                         clock pessimism             -0.250     1.716    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.107     1.823    fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[79]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[85]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.228ns (44.519%)  route 0.284ns (55.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.552     1.456    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X33Y79         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDCE (Prop_fdce_C_Q)         0.128     1.584 r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[85]/Q
                         net (fo=1, routed)           0.284     1.868    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data[85]
    SLICE_X38Y75         LUT2 (Prop_lut2_I1_O)        0.100     1.968 r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i[85]_i_1/O
                         net (fo=1, routed)           0.000     1.968    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i[85]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.813     1.963    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X38Y75         FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[85]/C
                         clock pessimism             -0.250     1.713    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.131     1.844    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[85]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         83.330      82.330     SLICE_X11Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X11Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X11Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X14Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X14Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X12Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X12Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X12Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X14Y80   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[5]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X11Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X11Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X11Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X11Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X11Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X11Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X14Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X14Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X14Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X14Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X11Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X11Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X11Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X11Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X11Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X11Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X14Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X14Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X14Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X14Y82   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       73.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.544ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[278]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.193ns  (logic 0.672ns (7.310%)  route 8.521ns (92.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.620     5.164    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.682 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          2.102     7.784    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.154     7.938 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         6.419    14.357    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X6Y77          FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[278]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.493    88.187    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X6Y77          FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[278]/C
                         clock pessimism              0.270    88.458    
                         clock uncertainty           -0.035    88.422    
    SLICE_X6Y77          FDCE (Recov_fdce_C_CLR)     -0.522    87.900    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[278]
  -------------------------------------------------------------------
                         required time                         87.900    
                         arrival time                         -14.357    
  -------------------------------------------------------------------
                         slack                                 73.544    

Slack (MET) :             73.544ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[279]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.193ns  (logic 0.672ns (7.310%)  route 8.521ns (92.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.620     5.164    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.682 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          2.102     7.784    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.154     7.938 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         6.419    14.357    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X6Y77          FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[279]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.493    88.187    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X6Y77          FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[279]/C
                         clock pessimism              0.270    88.458    
                         clock uncertainty           -0.035    88.422    
    SLICE_X6Y77          FDCE (Recov_fdce_C_CLR)     -0.522    87.900    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[279]
  -------------------------------------------------------------------
                         required time                         87.900    
                         arrival time                         -14.357    
  -------------------------------------------------------------------
                         slack                                 73.544    

Slack (MET) :             73.597ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[54]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.052ns  (logic 0.672ns (7.424%)  route 8.380ns (92.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 88.186 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.620     5.164    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.682 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          2.102     7.784    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.154     7.938 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         6.278    14.216    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X7Y76          FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.492    88.186    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X7Y76          FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[54]/C
                         clock pessimism              0.270    88.457    
                         clock uncertainty           -0.035    88.421    
    SLICE_X7Y76          FDCE (Recov_fdce_C_CLR)     -0.608    87.813    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[54]
  -------------------------------------------------------------------
                         required time                         87.813    
                         arrival time                         -14.216    
  -------------------------------------------------------------------
                         slack                                 73.597    

Slack (MET) :             73.597ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[55]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.052ns  (logic 0.672ns (7.424%)  route 8.380ns (92.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 88.186 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.620     5.164    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.682 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          2.102     7.784    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.154     7.938 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         6.278    14.216    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X7Y76          FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.492    88.186    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X7Y76          FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[55]/C
                         clock pessimism              0.270    88.457    
                         clock uncertainty           -0.035    88.421    
    SLICE_X7Y76          FDCE (Recov_fdce_C_CLR)     -0.608    87.813    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[55]
  -------------------------------------------------------------------
                         required time                         87.813    
                         arrival time                         -14.216    
  -------------------------------------------------------------------
                         slack                                 73.597    

Slack (MET) :             73.792ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[86]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 0.672ns (7.588%)  route 8.184ns (92.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.184 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.620     5.164    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.682 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          2.102     7.784    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.154     7.938 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         6.082    14.019    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X4Y75          FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[86]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.490    88.184    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X4Y75          FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[86]/C
                         clock pessimism              0.270    88.455    
                         clock uncertainty           -0.035    88.419    
    SLICE_X4Y75          FDCE (Recov_fdce_C_CLR)     -0.608    87.811    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[86]
  -------------------------------------------------------------------
                         required time                         87.811    
                         arrival time                         -14.019    
  -------------------------------------------------------------------
                         slack                                 73.792    

Slack (MET) :             73.792ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[87]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 0.672ns (7.588%)  route 8.184ns (92.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.184 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.620     5.164    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.682 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          2.102     7.784    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.154     7.938 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         6.082    14.019    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X4Y75          FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[87]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.490    88.184    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X4Y75          FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[87]/C
                         clock pessimism              0.270    88.455    
                         clock uncertainty           -0.035    88.419    
    SLICE_X4Y75          FDCE (Recov_fdce_C_CLR)     -0.608    87.811    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[87]
  -------------------------------------------------------------------
                         required time                         87.811    
                         arrival time                         -14.019    
  -------------------------------------------------------------------
                         slack                                 73.792    

Slack (MET) :             73.949ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[238]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 0.642ns (7.213%)  route 8.259ns (92.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.620     5.164    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.682 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          2.107     7.789    fetch_gnns_1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.913 f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=366, routed)         6.151    14.064    fetch_gnns_1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X3Y83          FDCE                                         f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[238]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.502    88.196    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X3Y83          FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[238]/C
                         clock pessimism              0.257    88.454    
                         clock uncertainty           -0.035    88.418    
    SLICE_X3Y83          FDCE (Recov_fdce_C_CLR)     -0.405    88.013    fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[238]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                 73.949    

Slack (MET) :             73.949ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[239]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 0.642ns (7.213%)  route 8.259ns (92.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.620     5.164    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.682 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          2.107     7.789    fetch_gnns_1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.913 f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=366, routed)         6.151    14.064    fetch_gnns_1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X3Y83          FDCE                                         f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[239]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.502    88.196    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X3Y83          FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[239]/C
                         clock pessimism              0.257    88.454    
                         clock uncertainty           -0.035    88.418    
    SLICE_X3Y83          FDCE (Recov_fdce_C_CLR)     -0.405    88.013    fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[239]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                 73.949    

Slack (MET) :             73.949ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[302]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 0.642ns (7.213%)  route 8.259ns (92.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.620     5.164    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.682 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          2.107     7.789    fetch_gnns_1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.913 f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=366, routed)         6.151    14.064    fetch_gnns_1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X3Y83          FDCE                                         f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[302]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.502    88.196    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X3Y83          FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[302]/C
                         clock pessimism              0.257    88.454    
                         clock uncertainty           -0.035    88.418    
    SLICE_X3Y83          FDCE (Recov_fdce_C_CLR)     -0.405    88.013    fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[302]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                 73.949    

Slack (MET) :             73.949ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[303]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 0.642ns (7.213%)  route 8.259ns (92.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.620     5.164    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.682 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          2.107     7.789    fetch_gnns_1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.913 f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=366, routed)         6.151    14.064    fetch_gnns_1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X3Y83          FDCE                                         f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[303]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.502    88.196    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X3Y83          FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[303]/C
                         clock pessimism              0.257    88.454    
                         clock uncertainty           -0.035    88.418    
    SLICE_X3Y83          FDCE (Recov_fdce_C_CLR)     -0.405    88.013    fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[303]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                 73.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[140]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.209ns (14.053%)  route 1.278ns (85.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.589     1.493    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          0.917     2.574    fetch_gnns_1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.619 f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=366, routed)         0.361     2.980    fetch_gnns_1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X37Y81         FDCE                                         f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[140]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.820     1.970    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X37Y81         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[140]/C
                         clock pessimism             -0.250     1.720    
    SLICE_X37Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.628    fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[140]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[252]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.209ns (14.053%)  route 1.278ns (85.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.589     1.493    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          0.917     2.574    fetch_gnns_1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.619 f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=366, routed)         0.361     2.980    fetch_gnns_1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X37Y81         FDCE                                         f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[252]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.820     1.970    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X37Y81         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[252]/C
                         clock pessimism             -0.250     1.720    
    SLICE_X37Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.628    fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[252]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[253]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.209ns (14.053%)  route 1.278ns (85.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.589     1.493    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          0.917     2.574    fetch_gnns_1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.619 f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=366, routed)         0.361     2.980    fetch_gnns_1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X37Y81         FDCE                                         f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.820     1.970    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X37Y81         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[253]/C
                         clock pessimism             -0.250     1.720    
    SLICE_X37Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.628    fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[253]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[268]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.209ns (14.053%)  route 1.278ns (85.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.589     1.493    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          0.917     2.574    fetch_gnns_1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.619 f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=366, routed)         0.361     2.980    fetch_gnns_1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X37Y81         FDCE                                         f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[268]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.820     1.970    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X37Y81         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[268]/C
                         clock pessimism             -0.250     1.720    
    SLICE_X37Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.628    fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[268]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[269]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.209ns (14.053%)  route 1.278ns (85.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.589     1.493    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          0.917     2.574    fetch_gnns_1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.619 f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=366, routed)         0.361     2.980    fetch_gnns_1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X37Y81         FDCE                                         f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[269]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.820     1.970    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X37Y81         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[269]/C
                         clock pessimism             -0.250     1.720    
    SLICE_X37Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.628    fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[269]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[276]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.209ns (14.053%)  route 1.278ns (85.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.589     1.493    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          0.917     2.574    fetch_gnns_1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.619 f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=366, routed)         0.361     2.980    fetch_gnns_1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X37Y81         FDCE                                         f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[276]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.820     1.970    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X37Y81         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[276]/C
                         clock pessimism             -0.250     1.720    
    SLICE_X37Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.628    fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[276]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[277]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.209ns (14.053%)  route 1.278ns (85.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.589     1.493    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          0.917     2.574    fetch_gnns_1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.619 f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=366, routed)         0.361     2.980    fetch_gnns_1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X37Y81         FDCE                                         f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[277]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.820     1.970    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X37Y81         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[277]/C
                         clock pessimism             -0.250     1.720    
    SLICE_X37Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.628    fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[277]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[348]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.209ns (14.053%)  route 1.278ns (85.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.589     1.493    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          0.917     2.574    fetch_gnns_1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.619 f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=366, routed)         0.361     2.980    fetch_gnns_1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X37Y81         FDCE                                         f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[348]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.820     1.970    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X37Y81         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[348]/C
                         clock pessimism             -0.250     1.720    
    SLICE_X37Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.628    fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[348]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.417ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[349]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.209ns (13.461%)  route 1.344ns (86.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.589     1.493    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          0.917     2.574    fetch_gnns_1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.619 f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=366, routed)         0.426     3.045    fetch_gnns_1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X40Y81         FDCE                                         f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[349]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.822     1.971    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X40Y81         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[349]/C
                         clock pessimism             -0.250     1.721    
    SLICE_X40Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.629    fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[349]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.451ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.209ns (15.395%)  route 1.149ns (84.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.589     1.493    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          0.917     2.574    fetch_gnns_1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.619 f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=366, routed)         0.231     2.850    fetch_gnns_1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X33Y82         FDCE                                         f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.821     1.971    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X33Y82         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[13]/C
                         clock pessimism             -0.479     1.492    
    SLICE_X33Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.400    fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  1.451    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fetch_gnns_1_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.825ns  (logic 4.169ns (42.434%)  route 5.656ns (57.566%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.557     5.101    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y54          FDCE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.518     5.619 r  fetch_gnns_1_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/Q
                         net (fo=4, routed)           1.164     6.783    fetch_gnns_1_i/I2Cmod_0/U0/FSM_onehot_state_reg_n_0_[8]
    SLICE_X10Y53         LUT4 (Prop_lut4_I1_O)        0.124     6.907 f  fetch_gnns_1_i/I2Cmod_0/U0/sda_t_INST_0/O
                         net (fo=1, routed)           4.491    11.398    SDA_iobuf/T
    A16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.527    14.925 r  SDA_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    14.925    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/I2Cmod_0/U0/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.996ns  (logic 4.168ns (46.329%)  route 4.828ns (53.671%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.570     5.114    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y49         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.518     5.632 f  fetch_gnns_1_i/I2Cmod_0/U0/scl_clk_reg/Q
                         net (fo=2, routed)           0.986     6.618    fetch_gnns_1_i/I2Cmod_0/U0/scl_clk
    SLICE_X10Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.742 f  fetch_gnns_1_i/I2Cmod_0/U0/scl_t_INST_0/O
                         net (fo=1, routed)           3.842    10.584    SCL_iobuf/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.526    14.110 r  SCL_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    14.110    SCL
    K3                                                                r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/UART_TXmod_1/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.546ns  (logic 4.043ns (53.571%)  route 3.504ns (46.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.616     5.160    fetch_gnns_1_i/UART_TXmod_1/U0/sysclk
    SLICE_X6Y84          FDRE                                         r  fetch_gnns_1_i/UART_TXmod_1/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     5.678 r  fetch_gnns_1_i/UART_TXmod_1/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           3.504     9.181    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.706 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.706    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.219ns  (logic 4.141ns (57.366%)  route 3.078ns (42.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.618     5.162    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X6Y85          FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.478     5.640 r  fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/Q
                         net (fo=2, routed)           3.078     8.717    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.663    12.380 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    12.380    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.122ns  (logic 4.023ns (56.484%)  route 3.099ns (43.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.620     5.164    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.682 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/Q
                         net (fo=1, routed)           3.099     8.781    lopt_1
    C15                  OBUF (Prop_obuf_I_O)         3.505    12.286 r  GNSS_EN_OBUF_inst/O
                         net (fo=0)                   0.000    12.286    GNSS_EN
    C15                                                               r  GNSS_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 4.026ns (56.647%)  route 3.081ns (43.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.620     5.164    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.682 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           3.081     8.763    lopt
    A17                  OBUF (Prop_obuf_I_O)         3.508    12.271 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    12.271    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.394ns (60.231%)  route 0.921ns (39.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.587     1.491    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X6Y85          FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.148     1.639 r  fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/Q
                         net (fo=2, routed)           0.921     2.559    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.246     3.806 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.806    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.373ns (59.254%)  route 0.944ns (40.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.589     1.493    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           0.944     2.601    lopt
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.810 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.810    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.370ns (58.942%)  route 0.954ns (41.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.589     1.493    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/Q
                         net (fo=1, routed)           0.954     2.611    lopt_1
    C15                  OBUF (Prop_obuf_I_O)         1.206     3.817 r  GNSS_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.817    GNSS_EN
    C15                                                               r  GNSS_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/UART_TXmod_1/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.500ns  (logic 1.390ns (55.578%)  route 1.111ns (44.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.587     1.491    fetch_gnns_1_i/UART_TXmod_1/U0/sysclk
    SLICE_X6Y84          FDRE                                         r  fetch_gnns_1_i/UART_TXmod_1/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  fetch_gnns_1_i/UART_TXmod_1/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           1.111     2.765    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.991 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.991    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/I2Cmod_0/U0/scl_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.835ns  (logic 1.033ns (36.435%)  route 1.802ns (63.565%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.564     1.468    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y53         FDCE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDCE (Prop_fdce_C_Q)         0.164     1.632 f  fetch_gnns_1_i/I2Cmod_0/U0/scl_ena_reg/Q
                         net (fo=2, routed)           0.124     1.756    fetch_gnns_1_i/I2Cmod_0/U0/scl_ena_reg_n_0
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.801 r  fetch_gnns_1_i/I2Cmod_0/U0/scl_t_INST_0/O
                         net (fo=1, routed)           1.678     3.479    SCL_iobuf/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.303 r  SCL_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.303    SCL
    K3                                                                r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/I2Cmod_0/U0/sda_int_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.126ns  (logic 1.033ns (33.046%)  route 2.093ns (66.954%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.564     1.468    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y53         FDPE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/sda_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.632 r  fetch_gnns_1_i/I2Cmod_0/U0/sda_int_reg/Q
                         net (fo=2, routed)           0.209     1.841    fetch_gnns_1_i/I2Cmod_0/U0/sda_int_reg_n_0
    SLICE_X10Y53         LUT4 (Prop_lut4_I0_O)        0.045     1.886 r  fetch_gnns_1_i/I2Cmod_0/U0/sda_t_INST_0/O
                         net (fo=1, routed)           1.883     3.770    SDA_iobuf/T
    A16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.594 r  SDA_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.594    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.056ns  (logic 1.581ns (26.105%)  route 4.475ns (73.895%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.475     5.932    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y56         LUT5 (Prop_lut5_I0_O)        0.124     6.056 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     6.056    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[7]_i_1_n_0
    SLICE_X11Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.441     4.805    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[7]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.847ns  (logic 1.581ns (27.038%)  route 4.266ns (72.962%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.266     5.723    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X10Y56         LUT5 (Prop_lut5_I0_O)        0.124     5.847 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[5]_i_1/O
                         net (fo=1, routed)           0.000     5.847    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[5]_i_1_n_0
    SLICE_X10Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.441     4.805    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[5]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.828ns  (logic 1.581ns (27.127%)  route 4.247ns (72.873%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.247     5.704    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y56         LUT5 (Prop_lut5_I0_O)        0.124     5.828 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     5.828    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[6]_i_1_n_0
    SLICE_X11Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.441     4.805    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[6]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.569ns  (logic 1.581ns (28.388%)  route 3.988ns (71.612%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.988     5.445    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X10Y56         LUT6 (Prop_lut6_I0_O)        0.124     5.569 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     5.569    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[4]_i_1_n_0
    SLICE_X10Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.441     4.805    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[4]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.560ns  (logic 1.581ns (28.434%)  route 3.979ns (71.566%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.979     5.436    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X10Y56         LUT5 (Prop_lut5_I0_O)        0.124     5.560 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     5.560    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[1]_i_1_n_0
    SLICE_X10Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.441     4.805    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[1]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.552ns  (logic 1.581ns (28.475%)  route 3.971ns (71.525%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.971     5.428    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y56         LUT5 (Prop_lut5_I0_O)        0.124     5.552 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[2]_i_1/O
                         net (fo=1, routed)           0.000     5.552    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[2]_i_1_n_0
    SLICE_X11Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.441     4.805    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[2]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.549ns  (logic 1.581ns (28.490%)  route 3.968ns (71.510%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.968     5.425    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y56         LUT5 (Prop_lut5_I0_O)        0.124     5.549 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     5.549    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[3]_i_1_n_0
    SLICE_X11Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.441     4.805    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[3]/C

Slack:                    inf
  Source:                 SCL
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.334ns  (logic 1.580ns (29.614%)  route 3.754ns (70.386%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    SCL_iobuf/IO
    K3                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  SCL_iobuf/IBUF/O
                         net (fo=1, routed)           3.754     5.210    fetch_gnns_1_i/I2Cmod_0/U0/scl_i
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.124     5.334 r  fetch_gnns_1_i/I2Cmod_0/U0/stretch_i_1/O
                         net (fo=1, routed)           0.000     5.334    fetch_gnns_1_i/I2Cmod_0/U0/stretch_i_1_n_0
    SLICE_X10Y50         FDCE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.442     4.806    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y50         FDCE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/stretch_reg/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.255ns  (logic 1.581ns (30.084%)  route 3.674ns (69.916%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.674     5.131    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.124     5.255 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     5.255    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[0]_i_1_n_0
    SLICE_X11Y55         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.441     4.805    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y55         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[0]/C

Slack:                    inf
  Source:                 GNSS_TX
                            (input port)
  Destination:            fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.506ns  (logic 1.457ns (32.345%)  route 3.048ns (67.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  GNSS_TX (IN)
                         net (fo=0)                   0.000     0.000    GNSS_TX
    M3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  GNSS_TX_IBUF_inst/O
                         net (fo=1, routed)           3.048     4.506    fetch_gnns_1_i/UART_RXmod_0/U0/i_RX_Serial
    SLICE_X9Y58          FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        1.439     4.803    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X9Y58          FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Data_R_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            fetch_gnns_1_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.231ns (25.475%)  route 0.676ns (74.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.676     0.907    fetch_gnns_1_i/Switchmod_0/U0/i_signal
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.860     2.009    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            fetch_gnns_1_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.276ns (23.949%)  route 0.876ns (76.051%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.820     1.051    fetch_gnns_1_i/Switchmod_0/U0/i_signal
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.045     1.096 r  fetch_gnns_1_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.056     1.152    fetch_gnns_1_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X7Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.860     2.009    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X7Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.228ns  (logic 0.277ns (22.561%)  route 0.951ns (77.439%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.820     1.051    fetch_gnns_1_i/Switchmod_0/U0/i_signal
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.046     1.097 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=3, routed)           0.131     1.228    fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.860     2.009    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.277ns (21.505%)  route 1.011ns (78.495%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.820     1.051    fetch_gnns_1_i/Switchmod_0/U0/i_signal
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.046     1.097 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=3, routed)           0.191     1.288    fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.860     2.009    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.277ns (21.505%)  route 1.011ns (78.495%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.820     1.051    fetch_gnns_1_i/Switchmod_0/U0/i_signal
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.046     1.097 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=3, routed)           0.191     1.288    fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.860     2.009    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y88          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/C

Slack:                    inf
  Source:                 GNSS_TX
                            (input port)
  Destination:            fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.225ns (13.988%)  route 1.386ns (86.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  GNSS_TX (IN)
                         net (fo=0)                   0.000     0.000    GNSS_TX
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  GNSS_TX_IBUF_inst/O
                         net (fo=1, routed)           1.386     1.612    fetch_gnns_1_i/UART_RXmod_0/U0/i_RX_Serial
    SLICE_X9Y58          FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.832     1.982    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X9Y58          FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Data_R_reg/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.888ns  (logic 0.270ns (14.300%)  route 1.618ns (85.700%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.618     1.843    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.045     1.888 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     1.888    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[0]_i_1_n_0
    SLICE_X11Y55         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.833     1.983    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y55         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[0]/C

Slack:                    inf
  Source:                 SCL
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.916ns  (logic 0.269ns (14.022%)  route 1.647ns (85.978%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    SCL_iobuf/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  SCL_iobuf/IBUF/O
                         net (fo=1, routed)           1.647     1.871    fetch_gnns_1_i/I2Cmod_0/U0/scl_i
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.916 r  fetch_gnns_1_i/I2Cmod_0/U0/stretch_i_1/O
                         net (fo=1, routed)           0.000     1.916    fetch_gnns_1_i/I2Cmod_0/U0/stretch_i_1_n_0
    SLICE_X10Y50         FDCE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.834     1.984    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y50         FDCE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/stretch_reg/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.024ns  (logic 0.270ns (13.340%)  route 1.754ns (86.660%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.754     1.979    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y56         LUT5 (Prop_lut5_I0_O)        0.045     2.024 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     2.024    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[3]_i_1_n_0
    SLICE_X11Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.833     1.983    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[3]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.025ns  (logic 0.270ns (13.333%)  route 1.755ns (86.667%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.755     1.980    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y56         LUT5 (Prop_lut5_I0_O)        0.045     2.025 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[2]_i_1/O
                         net (fo=1, routed)           0.000     2.025    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[2]_i_1_n_0
    SLICE_X11Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2398, routed)        0.833     1.983    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[2]/C





