# do run_core_batch.do
# /home/palo/Documents/fpga_ep4ce55f23
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# /home/palo/Documents/fpga_ep4ce55f23/common/src/cdc/cdc_reset_synchronizer.sv /home/palo/Documents/fpga_ep4ce55f23/common/src/cdc/cdc_two_flop_synchronizer.sv /home/palo/Documents/fpga_ep4ce55f23/common/src/cdc/cdc_async_fifo.sv /home/palo/Documents/fpga_ep4ce55f23/sim/sdram/generic_sdram.v
# /home/palo/Documents/fpga_ep4ce55f23/src/sdram/sdram_pkg.sv /home/palo/Documents/fpga_ep4ce55f23/src/sdram/sdram_arbiter.sv /home/palo/Documents/fpga_ep4ce55f23/src/sdram/sdram_ctrl.sv /home/palo/Documents/fpga_ep4ce55f23/src/sdram/sdram_driver.sv /home/palo/Documents/fpga_ep4ce55f23/src/sdram/simple_sdram_tester.sv
# /home/palo/Documents/fpga_ep4ce55f23/sim/sdram/tb_sdram_core.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 21:25:46 on Sep 29,2025
# vlog -work work -sv "+acc" /home/palo/Documents/fpga_ep4ce55f23/common/src/cdc/cdc_reset_synchronizer.sv 
# -- Compiling module cdc_reset_synchronizer
# 
# Top level modules:
# 	cdc_reset_synchronizer
# End time: 21:25:46 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 21:25:46 on Sep 29,2025
# vlog -work work -sv "+acc" /home/palo/Documents/fpga_ep4ce55f23/common/src/cdc/cdc_two_flop_synchronizer.sv 
# -- Compiling module cdc_two_flop_synchronizer
# 
# Top level modules:
# 	cdc_two_flop_synchronizer
# End time: 21:25:46 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 21:25:46 on Sep 29,2025
# vlog -work work -sv "+acc" /home/palo/Documents/fpga_ep4ce55f23/common/src/cdc/cdc_async_fifo.sv 
# -- Compiling module cdc_async_fifo
# 
# Top level modules:
# 	cdc_async_fifo
# End time: 21:25:46 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 21:25:46 on Sep 29,2025
# vlog -work work "+acc" /home/palo/Documents/fpga_ep4ce55f23/sim/sdram/generic_sdram.v 
# -- Compiling module generic_sdram
# 
# Top level modules:
# 	generic_sdram
# End time: 21:25:46 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 21:25:46 on Sep 29,2025
# vlog -work work -sv "+acc" /home/palo/Documents/fpga_ep4ce55f23/src/sdram/sdram_pkg.sv 
# -- Compiling package sdram_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:25:46 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 21:25:46 on Sep 29,2025
# vlog -work work -sv "+acc" /home/palo/Documents/fpga_ep4ce55f23/src/sdram/sdram_arbiter.sv 
# -- Compiling package sdram_pkg
# -- Compiling module SdramCmdArbiter
# -- Importing package sdram_pkg
# 
# Top level modules:
# 	SdramCmdArbiter
# End time: 21:25:46 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 21:25:46 on Sep 29,2025
# vlog -work work -sv "+acc" /home/palo/Documents/fpga_ep4ce55f23/src/sdram/sdram_ctrl.sv 
# -- Compiling package sdram_pkg
# -- Compiling module SdramController
# -- Importing package sdram_pkg
# ** Warning: /home/palo/Documents/fpga_ep4ce55f23/src/sdram/sdram_ctrl.sv(33): (vlog-13314) Defaulting port 'cmd_fifo_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	SdramController
# End time: 21:25:47 on Sep 29,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 21:25:47 on Sep 29,2025
# vlog -work work -sv "+acc" /home/palo/Documents/fpga_ep4ce55f23/src/sdram/sdram_driver.sv 
# -- Compiling package sdram_pkg
# -- Compiling module SdramDriver
# -- Importing package sdram_pkg
# 
# Top level modules:
# 	SdramDriver
# End time: 21:25:47 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 21:25:47 on Sep 29,2025
# vlog -work work -sv "+acc" /home/palo/Documents/fpga_ep4ce55f23/src/sdram/simple_sdram_tester.sv 
# -- Compiling module SimpleSdramTester
# 
# Top level modules:
# 	SimpleSdramTester
# End time: 21:25:47 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 21:25:47 on Sep 29,2025
# vlog -work work -sv "+acc" /home/palo/Documents/fpga_ep4ce55f23/sim/sdram/tb_sdram_core.sv 
# -- Compiling module tb_sdram_core
# 
# Top level modules:
# 	tb_sdram_core
# End time: 21:25:47 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -onfinish exit work.tb_sdram_core 
# Start time: 21:25:47 on Sep 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.tb_sdram_core(fast)
# Loading work.generic_sdram(fast)
# [0] INFO: Spúšťam test. Aplikujem reset...
# [195000] INFO: Reset uvoľnený. Čakám tINIT...
# [200195000] INFO: CKE aktivované.
# [200205000] TASK: PRECHARGE ALL
# [200255000] TASK: LOAD MODE REGISTER
# [200295000] TASK: ACTIVATE Bank 0, Row  123
# [200345000] TASK: WRITE BURST to Bank 0, Col  50
# [200455000] TASK: PRECHARGE ALL
# [200505000] TASK: ACTIVATE Bank 0, Row  123
# [200555000] TASK: READ BURST from Bank 0, Col  50
# [200595000] INFO: Dáta sú teraz platné. Začínam overovanie...
# --------------------------------------------------
# >>>>> [200595000] CHYBA DÁT! Slovo #0
# >>>>> Očakávané: 0000a500, Prečítané: zzzz
# --------------------------------------------------
# --------------------------------------------------
# >>>>> [200605000] CHYBA DÁT! Slovo #1
# >>>>> Očakávané: 0000a501, Prečítané: zzzz
# --------------------------------------------------
# --------------------------------------------------
# >>>>> [200615000] CHYBA DÁT! Slovo #2
# >>>>> Očakávané: 0000a502, Prečítané: a501
# --------------------------------------------------
# --------------------------------------------------
# >>>>> [200625000] CHYBA DÁT! Slovo #3
# >>>>> Očakávané: 0000a503, Prečítané: a502
# --------------------------------------------------
# --------------------------------------------------
# >>>>> [200635000] CHYBA DÁT! Slovo #4
# >>>>> Očakávané: 0000a504, Prečítané: a503
# --------------------------------------------------
# --------------------------------------------------
# >>>>> [200645000] CHYBA DÁT! Slovo #5
# >>>>> Očakávané: 0000a505, Prečítané: a504
# --------------------------------------------------
# --------------------------------------------------
# >>>>> [200655000] CHYBA DÁT! Slovo #6
# >>>>> Očakávané: 0000a506, Prečítané: a505
# --------------------------------------------------
# --------------------------------------------------
# >>>>> [200665000] CHYBA DÁT! Slovo #7
# >>>>> Očakávané: 0000a507, Prečítané: a506
# --------------------------------------------------
# 
# >>>>> TEST ZLYHAL! <<<<<
# ** Note: $finish    : /home/palo/Documents/fpga_ep4ce55f23/sim/sdram/tb_sdram_core.sv(109)
#    Time: 200675 ns  Iteration: 1  Instance: /tb_sdram_core
# End time: 21:25:50 on Sep 29,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
