
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.70000000000000000000;
1.70000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_0";
mvm_16_16_20_0
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_0' with
	the parameters "16,16,20,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g0 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g0' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g0' with
	the parameters "1,16,20,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g0 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g0' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g0' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g0' with
	the parameters "20,0". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g0 line 29 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 846 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k16_p16_b20_g0'
  Processing 'mvm_16_16_20_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g0_1_DW01_add_0'
  Processing 'mac_b20_g0_2_DW01_add_0'
  Processing 'mac_b20_g0_3_DW01_add_0'
  Processing 'mac_b20_g0_4_DW01_add_0'
  Processing 'mac_b20_g0_5_DW01_add_0'
  Processing 'mac_b20_g0_6_DW01_add_0'
  Processing 'mac_b20_g0_7_DW01_add_0'
  Processing 'mac_b20_g0_8_DW01_add_0'
  Processing 'mac_b20_g0_9_DW01_add_0'
  Processing 'mac_b20_g0_10_DW01_add_0'
  Processing 'mac_b20_g0_11_DW01_add_0'
  Processing 'mac_b20_g0_12_DW01_add_0'
  Processing 'mac_b20_g0_13_DW01_add_0'
  Processing 'mac_b20_g0_14_DW01_add_0'
  Processing 'mac_b20_g0_15_DW01_add_0'
  Processing 'mac_b20_g0_0_DW01_add_0'
  Mapping 'mac_b20_g0_1_DW_mult_tc_0'
  Mapping 'mac_b20_g0_2_DW_mult_tc_0'
  Mapping 'mac_b20_g0_3_DW_mult_tc_0'
  Mapping 'mac_b20_g0_4_DW_mult_tc_0'
  Mapping 'mac_b20_g0_5_DW_mult_tc_0'
  Mapping 'mac_b20_g0_6_DW_mult_tc_0'
  Mapping 'mac_b20_g0_7_DW_mult_tc_0'
  Mapping 'mac_b20_g0_8_DW_mult_tc_0'
  Mapping 'mac_b20_g0_9_DW_mult_tc_0'
  Mapping 'mac_b20_g0_10_DW_mult_tc_0'
  Mapping 'mac_b20_g0_11_DW_mult_tc_0'
  Mapping 'mac_b20_g0_12_DW_mult_tc_0'
  Mapping 'mac_b20_g0_13_DW_mult_tc_0'
  Mapping 'mac_b20_g0_14_DW_mult_tc_0'
  Mapping 'mac_b20_g0_15_DW_mult_tc_0'
  Mapping 'mac_b20_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:33  197053.9      1.70    2040.6   24273.7                          
    0:00:33  197053.9      1.70    2040.6   24273.7                          
    0:00:33  197098.6      1.70    2040.6   24273.7                          
    0:00:33  197143.2      1.70    2040.6   24273.7                          
    0:00:33  197187.9      1.70    2040.6   24273.7                          
    0:00:34  197232.6      1.70    2040.6   24273.7                          
    0:00:34  197269.6      1.70    2040.6   24271.3                          
    0:00:34  197780.3      1.70    1700.8   14336.8                          
    0:00:35  198289.4      1.70    1338.7    4304.2                          
    0:01:04  173353.0      0.36     307.3      16.0                          
    0:01:04  173270.5      0.36     307.3      16.0                          
    0:01:04  173270.5      0.36     307.3      16.0                          
    0:01:05  173268.4      0.36     307.3      16.0                          
    0:01:05  173268.4      0.36     307.3      16.0                          
    0:01:05  173268.4      0.36     307.3      16.0                          
    0:01:19  142012.6      0.36     158.8       0.0                          
    0:01:22  141782.8      0.34     159.1       0.0                          
    0:01:24  141819.8      0.34     149.8       0.0                          
    0:01:25  141813.1      0.34     149.1       0.0                          
    0:01:28  141816.6      0.34     149.1       0.0                          
    0:01:28  141821.9      0.33     149.8       0.0                          
    0:01:29  141823.2      0.33     147.1       0.0                          
    0:01:30  141824.3      0.32     146.8       0.0                          
    0:01:30  141828.0      0.34     146.2       0.0                          
    0:01:31  141829.3      0.32     145.7       0.0                          
    0:01:31  141831.7      0.31     145.2       0.0                          
    0:01:32  141833.3      0.31     145.0       0.0                          
    0:01:32  141838.4      0.30     144.6       0.0                          
    0:01:33  141846.4      0.30     143.5       0.0                          
    0:01:33  141852.7      0.30     143.2       0.0                          
    0:01:34  141855.9      0.30     143.0       0.0                          
    0:01:34  141859.4      0.30     142.9       0.0                          
    0:01:34  141861.8      0.30     142.8       0.0                          
    0:01:35  141864.2      0.29     142.5       0.0                          
    0:01:35  141693.7      0.29     142.5       0.0                          
    0:01:35  141693.7      0.29     142.5       0.0                          
    0:01:36  141693.7      0.29     142.5       0.0                          
    0:01:36  141693.7      0.29     142.5       0.0                          
    0:01:36  141693.7      0.29     142.5       0.0                          
    0:01:36  141711.5      0.28     137.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:36  141730.9      0.27     136.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:36  141736.8      0.27     135.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:36  141736.8      0.27     135.6       0.0                          
    0:01:36  141759.1      0.27     133.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:36  141766.6      0.26     132.5       0.0 path/genblk1[4].path/path/add_out_reg[39]/D
    0:01:37  141780.7      0.26     131.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:37  141784.4      0.26     131.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:37  141790.2      0.26     130.7       0.0 path/genblk1[8].path/path/add_out_reg[38]/D
    0:01:37  141795.8      0.26     130.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:37  141802.7      0.25     129.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:37  141804.1      0.25     129.3       0.0 path/genblk1[3].path/path/add_out_reg[36]/D
    0:01:37  141813.9      0.25     128.9       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:37  141822.7      0.25     128.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:38  141835.7      0.25     127.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  141838.4      0.25     126.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:38  141850.9      0.24     125.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  141856.5      0.24     125.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:38  141862.6      0.24     124.9       0.0 path/genblk1[14].path/path/add_out_reg[39]/D
    0:01:38  141865.5      0.24     124.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:38  141877.5      0.24     124.0      13.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:38  141880.1      0.24     124.0      13.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:38  141892.6      0.24     123.8      36.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:39  141897.7      0.24     123.5      36.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:39  141907.0      0.24     123.4      36.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:39  141908.3      0.24     123.0      36.8 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:39  141913.1      0.24     122.5      36.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:39  141925.1      0.24     122.5      36.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:39  141930.9      0.24     122.8      36.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:39  141938.4      0.24     122.4      36.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:39  141942.4      0.24     122.2      36.8 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:39  141954.4      0.23     122.0      36.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  141959.4      0.23     121.8      36.8 path/genblk1[3].path/path/add_out_reg[38]/D
    0:01:40  141963.1      0.23     121.7      36.8 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:40  141977.8      0.23     121.4      60.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:40  141983.9      0.23     121.3      60.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  141986.0      0.23     121.1      60.6 path/genblk1[12].path/path/add_out_reg[37]/D
    0:01:40  141988.4      0.23     120.8      60.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:40  141996.1      0.23     120.5      60.6 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:40  141996.9      0.23     120.4      60.6 path/genblk1[11].path/path/add_out_reg[34]/D
    0:01:40  142009.9      0.23     120.2      60.6 path/genblk1[11].path/path/add_out_reg[34]/D
    0:01:40  142012.6      0.23     120.0      60.6 path/genblk1[2].path/path/add_out_reg[38]/D
    0:01:40  142024.0      0.23     120.0      60.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  142028.0      0.23     119.9      60.6 path/genblk1[11].path/path/add_out_reg[34]/D
    0:01:41  142034.2      0.23     119.6      60.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:41  142040.3      0.23     118.9      60.6 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:41  142045.3      0.23     118.2      60.6 path/genblk1[7].path/path/add_out_reg[39]/D
    0:01:41  142057.6      0.23     118.0      76.5 path/genblk1[3].path/path/add_out_reg[34]/D
    0:01:41  142061.3      0.23     117.9      76.5 path/genblk1[12].path/path/add_out_reg[37]/D
    0:01:41  142063.1      0.23     117.7      76.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:41  142072.5      0.23     117.4      76.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:41  142076.4      0.23     117.1      76.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:41  142081.5      0.23     116.9      76.5 path/genblk1[8].path/path/add_out_reg[35]/D
    0:01:41  142087.4      0.23     116.7      76.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:42  142091.1      0.22     116.3      76.5 path/genblk1[3].path/path/add_out_reg[34]/D
    0:01:42  142092.1      0.22     116.2      76.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:42  142094.0      0.22     116.1      76.5 path/genblk1[14].path/path/add_out_reg[33]/D
    0:01:42  142095.1      0.22     116.0      76.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:42  142099.6      0.22     115.8      76.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:42  142107.3      0.22     115.2      76.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:42  142119.3      0.22     115.1     100.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:42  142123.8      0.22     115.0     100.2 path/genblk1[13].path/path/add_out_reg[39]/D
    0:01:42  142131.5      0.22     114.7     100.2 path/genblk1[6].path/path/add_out_reg[38]/D
    0:01:42  142135.0      0.22     114.4     100.2 path/genblk1[7].path/path/add_out_reg[39]/D
    0:01:42  142145.6      0.22     114.5     100.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:43  142149.1      0.22     114.3     100.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:43  142159.2      0.22     114.1     100.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:43  142163.2      0.22     114.0     100.2 path/genblk1[12].path/path/add_out_reg[37]/D
    0:01:43  142165.6      0.22     113.9     100.2 path/genblk1[12].path/path/add_out_reg[37]/D
    0:01:43  142169.3      0.22     113.8     100.2 path/genblk1[9].path/path/add_out_reg[35]/D
    0:01:43  142174.3      0.22     113.5     100.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:43  142181.3      0.22     113.4     100.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:43  142181.0      0.22     113.3     100.2 path/genblk1[6].path/path/add_out_reg[39]/D
    0:01:43  142183.9      0.22     113.1     100.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:43  142186.3      0.22     113.0     100.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:43  142187.6      0.22     113.0     100.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:44  142190.0      0.22     112.9     100.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:44  142191.9      0.22     112.6     100.2 path/genblk1[12].path/path/add_out_reg[37]/D
    0:01:44  142194.3      0.22     112.5     100.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:44  142196.1      0.22     112.4     100.2 path/genblk1[2].path/path/add_out_reg[38]/D
    0:01:44  142201.5      0.22     112.3     100.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:44  142208.1      0.22     112.2     100.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:44  142223.8      0.21     112.1     124.0 path/genblk1[4].path/path/add_out_reg[39]/D
    0:01:44  142226.2      0.21     112.0     124.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:44  142233.9      0.21     111.7     124.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:44  142237.4      0.21     111.6     124.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:44  142246.2      0.21     110.9     124.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:45  142249.1      0.21     110.5     124.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:45  142254.4      0.21     110.4     124.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:45  142260.0      0.21     110.3     124.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:45  142262.4      0.21     110.2     124.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:45  142265.0      0.21     110.0     124.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:45  142269.0      0.21     109.9     124.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:01:45  142272.2      0.21     109.4     124.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:45  142277.5      0.21     109.2     124.0 path/genblk1[7].path/path/add_out_reg[39]/D
    0:01:45  142279.1      0.21     109.2     124.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:45  142286.1      0.21     109.1     124.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:45  142289.5      0.21     108.9     124.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:46  142293.0      0.21     108.8     124.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:46  142299.9      0.21     108.6     124.0 path/path/path/add_out_reg[38]/D
    0:01:46  142301.8      0.21     108.3     124.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:01:46  142305.7      0.21     108.1     124.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:46  142312.7      0.21     108.0     124.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:46  142315.8      0.21     107.9     124.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:46  142309.5      0.21     107.8     110.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:46  142312.7      0.21     107.7     110.9 path/genblk1[9].path/path/add_out_reg[35]/D
    0:01:46  142318.5      0.21     107.6     110.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:46  142320.6      0.21     107.5     110.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:46  142323.8      0.21     107.4     110.9 path/genblk1[9].path/path/add_out_reg[33]/D
    0:01:47  142335.3      0.21     107.3     110.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:47  142336.6      0.21     107.2     110.9 path/genblk1[5].path/path/add_out_reg[36]/D
    0:01:47  142340.1      0.21     106.9     110.9 path/genblk1[9].path/path/add_out_reg[38]/D
    0:01:47  142342.7      0.21     106.4     110.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:47  142344.8      0.21     106.3     110.9 path/genblk1[4].path/path/add_out_reg[39]/D
    0:01:47  142347.2      0.21     106.0     110.9 path/path/path/add_out_reg[38]/D
    0:01:47  142352.3      0.21     105.7     110.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:47  142355.5      0.21     105.5     110.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:47  142356.0      0.21     105.4     110.9 path/genblk1[7].path/path/add_out_reg[37]/D
    0:01:47  142359.5      0.21     105.3     110.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:47  142378.6      0.20     105.1     150.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:47  142380.0      0.20     104.9     150.3 path/genblk1[8].path/path/add_out_reg[35]/D
    0:01:48  142379.2      0.20     104.9     150.3 path/path/path/add_out_reg[38]/D
    0:01:48  142383.1      0.20     104.8     150.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:48  142386.3      0.20     104.6     150.3 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:48  142392.5      0.20     104.5     150.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  142401.5      0.20     104.5     163.4 path/path/path/add_out_reg[39]/D
    0:01:48  142411.6      0.20     104.4     210.9 path/genblk1[10].path/path/add_out_reg[39]/D
    0:01:48  142412.7      0.20     104.3     210.9 path/genblk1[8].path/path/add_out_reg[35]/D
    0:01:48  142414.8      0.20     104.2     210.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:48  142418.3      0.20     104.1     210.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  142420.1      0.20     103.9     210.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:48  142423.8      0.20     103.7     210.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:48  142432.4      0.20     103.4     210.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:48  142440.3      0.20     103.3     224.0 path/genblk1[4].path/path/add_out_reg[39]/D
    0:01:49  142449.1      0.20     103.1     224.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:01:49  142450.2      0.20     103.0     224.0 path/genblk1[13].path/path/add_out_reg[38]/D
    0:01:49  142451.5      0.20     102.9     224.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  142454.2      0.20     102.9     224.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:49  142461.6      0.20     102.9     224.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:49  142464.5      0.20     102.7     224.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  142468.3      0.20     102.5     224.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:49  142469.3      0.20     102.5     224.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:49  142472.5      0.20     102.5     224.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:49  142475.7      0.20     102.5     224.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:49  142480.2      0.20     102.3     224.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:49  142490.9      0.20     102.4     271.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:49  142503.1      0.20     102.2     287.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:50  142505.0      0.20     102.0     287.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:50  142511.6      0.20     102.0     287.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:50  142511.1      0.20     101.8     287.2 path/genblk1[5].path/path/add_out_reg[33]/D
    0:01:50  142511.1      0.20     101.8     287.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:50  142518.0      0.19     101.7     287.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:50  142519.3      0.19     101.6     287.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:50  142528.4      0.19     101.5     287.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:50  142529.2      0.19     101.4     287.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:50  142531.0      0.19     101.2     287.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:50  142535.3      0.19     101.1     287.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  142536.6      0.19     101.1     287.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:51  142538.0      0.19     101.0     287.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:51  142544.6      0.19     100.8     287.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:51  142548.3      0.19     100.8     287.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:51  142552.3      0.19     100.6     287.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:51  142555.2      0.19     100.3     287.2 path/genblk1[12].path/path/add_out_reg[39]/D
    0:01:51  142558.7      0.19     100.2     287.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:51  142561.1      0.19     100.1     287.2 path/genblk1[1].path/path/add_out_reg[39]/D
    0:01:51  142563.8      0.19     100.0     287.2 path/genblk1[4].path/path/add_out_reg[39]/D
    0:01:51  142557.9      0.19      99.8     241.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:51  142561.1      0.19      99.8     241.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51  142564.8      0.19     100.0     241.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:52  142568.8      0.19     100.1     241.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:52  142570.1      0.19     100.0     241.6 path/genblk1[8].path/path/add_out_reg[37]/D
    0:01:52  142573.6      0.19      99.8     241.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:52  142574.4      0.19      99.7     241.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:52  142577.3      0.19      99.7     241.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:52  142580.3      0.19      99.6     241.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:52  142585.3      0.19      99.5     241.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:52  142587.4      0.19      99.3     241.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:52  142592.5      0.19      99.0     241.6 path/genblk1[14].path/path/add_out_reg[31]/D
    0:01:52  142595.1      0.19      98.8     241.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:52  142597.5      0.19      98.6     241.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:53  142600.7      0.19      98.5     241.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:53  142603.1      0.19      98.5     241.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  142609.5      0.19      98.4     241.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  142610.0      0.19      98.2     236.8 path/path/path/add_out_reg[33]/D
    0:01:53  142613.8      0.18      98.2     236.8 path/genblk1[7].path/path/add_out_reg[38]/D
    0:01:53  142614.6      0.18      98.1     236.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:53  142616.2      0.18      97.9     236.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:53  142622.3      0.18      97.9     236.8 path/genblk1[14].path/path/add_out_reg[37]/D
    0:01:53  142625.2      0.18      97.7     236.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  142628.9      0.18      97.6     236.8 path/genblk1[14].path/path/add_out_reg[37]/D
    0:01:53  142629.7      0.18      97.8     236.8 path/genblk1[4].path/path/add_out_reg[39]/D
    0:01:54  142632.1      0.18      97.7     236.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:54  142634.5      0.18      97.6     236.8 path/genblk1[14].path/path/add_out_reg[39]/D
    0:01:54  142638.0      0.18      97.3     236.8 path/path/path/add_out_reg[34]/D
    0:01:54  142644.1      0.18      97.2     236.8 path/genblk1[4].path/path/add_out_reg[39]/D
    0:01:54  142648.6      0.18      97.1     236.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:54  142651.3      0.18      96.9     236.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:54  142654.2      0.18      96.8     236.8 path/genblk1[7].path/path/add_out_reg[38]/D
    0:01:54  142660.1      0.18      96.8     236.8 path/genblk1[7].path/path/add_out_reg[38]/D
    0:01:54  142661.1      0.18      96.7     236.8 path/genblk1[7].path/path/add_out_reg[38]/D
    0:01:54  142665.9      0.18      96.6     236.8 path/genblk1[2].path/path/add_out_reg[39]/D
    0:01:54  142667.2      0.18      96.6     236.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:54  142673.1      0.18      96.5     236.8 path/genblk1[14].path/path/add_out_reg[39]/D
    0:01:55  142678.9      0.18      96.2     236.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:55  142681.1      0.18      96.2     236.8 path/genblk1[2].path/path/add_out_reg[39]/D
    0:01:55  142682.1      0.18      96.2     236.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:55  142688.8      0.18      96.0     236.8 path/genblk1[2].path/path/add_out_reg[39]/D
    0:01:55  142690.4      0.18      96.0     231.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:55  142693.8      0.17      95.9     231.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:55  142695.7      0.17      95.7     231.1 path/genblk1[14].path/path/add_out_reg[39]/D
    0:01:55  142697.0      0.17      95.5     228.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:55  142700.2      0.17      95.4     226.7 path/genblk1[10].path/path/add_out_reg[30]/D
    0:01:55  142701.3      0.17      95.2     226.7 path/genblk1[2].path/path/add_out_reg[39]/D
    0:01:55  142710.3      0.17      95.1     226.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:55  142715.6      0.17      95.1     226.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:55  142719.6      0.17      94.9     226.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:56  142725.0      0.17      94.7     226.7 path/genblk1[10].path/path/add_out_reg[31]/D
    0:01:56  142728.4      0.17      94.5     226.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:56  142730.5      0.17      94.4     226.7 path/genblk1[15].path/path/add_out_reg[38]/D
    0:01:56  142735.3      0.17      94.4     226.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:56  142745.2      0.17      94.2     274.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:56  142748.4      0.17      94.4     274.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:56  142761.7      0.17      94.2     317.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:56  142768.8      0.17      94.2     317.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:56  142772.6      0.17      93.9     317.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:56  142774.2      0.17      93.9     317.7 path/genblk1[5].path/path/add_out_reg[38]/D
    0:01:56  142774.2      0.17      93.9     317.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:56  142776.0      0.17      93.7     317.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:57  142776.8      0.17      93.6     317.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:57  142776.3      0.17      93.6     317.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:57  142779.8      0.17      93.5     317.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:57  142780.6      0.17      93.4     317.7 path/genblk1[4].path/path/add_out_reg[25]/D
    0:01:57  142785.6      0.17      93.4     317.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:57  142785.6      0.17      93.4     317.7 path/genblk1[4].path/path/add_out_reg[25]/D
    0:01:57  142785.9      0.17      93.3     317.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:57  142787.5      0.17      93.1     317.7 path/genblk1[15].path/path/add_out_reg[38]/D
    0:01:57  142791.5      0.17      93.0     317.7 path/genblk1[7].path/path/add_out_reg[38]/D
    0:01:57  142792.8      0.17      92.9     317.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:57  142792.8      0.17      92.9     317.7 path/genblk1[10].path/path/add_out_reg[35]/D
    0:01:58  142794.1      0.17      92.9     317.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:58  142795.4      0.17      92.8     317.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:58  142802.9      0.17      92.9     317.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:58  142805.6      0.17      92.8     317.7 path/genblk1[2].path/path/add_out_reg[39]/D
    0:01:58  142807.9      0.17      92.7     317.7 path/genblk1[2].path/path/add_out_reg[39]/D
    0:01:58  142810.6      0.17      92.6     317.7 path/genblk1[15].path/path/add_out_reg[38]/D
    0:01:58  142812.5      0.17      92.5     317.7 path/genblk1[14].path/path/add_out_reg[39]/D
    0:01:58  142815.9      0.16      92.5     317.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:58  142819.1      0.16      92.3     317.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:58  142819.9      0.16      92.2     317.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:58  142821.5      0.16      92.1     317.7 path/genblk1[15].path/path/add_out_reg[38]/D
    0:01:58  142827.6      0.16      92.1     317.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:59  142833.0      0.16      92.0     317.7 path/genblk1[7].path/path/add_out_reg[38]/D
    0:01:59  142837.2      0.16      91.9     317.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:59  142839.1      0.16      91.8     317.7 path/genblk1[2].path/path/add_out_reg[39]/D
    0:01:59  142840.1      0.16      91.8     317.7 path/genblk1[15].path/path/add_out_reg[38]/D
    0:01:59  142846.0      0.16      91.7     317.7 path/genblk1[14].path/path/add_out_reg[39]/D
    0:01:59  142855.8      0.16      92.1     341.5 path/genblk1[14].path/path/add_out_reg[39]/D
    0:01:59  142856.1      0.16      91.9     341.5 path/genblk1[5].path/path/add_out_reg[33]/D
    0:01:59  142857.2      0.16      91.9     341.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:59  142852.6      0.16      91.8     317.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:59  142856.4      0.16      91.7     317.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:59  142857.4      0.16      91.6     317.7 path/genblk1[8].path/path/add_out_reg[37]/D
    0:01:59  142859.8      0.16      91.5     317.7 path/genblk1[8].path/path/add_out_reg[37]/D
    0:01:59  142860.9      0.16      91.4     317.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:59  142862.5      0.16      91.4     317.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:00  142867.0      0.16      91.3     317.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:00  142871.8      0.16      91.1     317.7 path/genblk1[3].path/path/add_out_reg[37]/D
    0:02:00  142875.2      0.16      90.9     317.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:00  142877.9      0.16      91.0     317.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:00  142872.9      0.16      91.0     293.9 path/genblk1[14].path/path/add_out_reg[39]/D
    0:02:00  142877.6      0.16      90.9     293.9 path/genblk1[7].path/path/add_out_reg[38]/D
    0:02:00  142881.4      0.16      90.9     293.9 path/genblk1[5].path/path/add_out_reg[33]/D
    0:02:00  142894.4      0.16      90.8     341.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:00  142892.8      0.16      90.8     341.5 path/genblk1[9].path/path/add_out_reg[31]/D
    0:02:00  142895.5      0.16      90.7     341.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:00  142896.5      0.16      90.6     341.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:00  142900.3      0.16      90.6     341.5 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:00  142904.5      0.16      90.5     341.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  142908.2      0.16      90.4     341.5 path/genblk1[13].path/path/add_out_reg[37]/D
    0:02:01  142914.6      0.16      90.4     341.5 path/genblk1[4].path/path/add_out_reg[39]/D
    0:02:01  142921.0      0.16      90.3     341.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:01  142922.1      0.16      90.2     278.4 path/genblk1[14].path/path/add_out_reg[39]/D
    0:02:01  142923.9      0.16      90.0     278.4 path/genblk1[3].path/path/add_out_reg[37]/D
    0:02:01  142926.3      0.16      89.9     278.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  142927.1      0.16      89.8     278.4 path/genblk1[14].path/path/add_out_reg[39]/D
    0:02:01  142933.2      0.16      89.8     278.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  142938.8      0.16      89.7     278.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:01  142941.7      0.16      89.7     278.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:01  142945.5      0.16      89.6     278.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:01  142940.9      0.16      89.5     262.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:01  142942.8      0.16      89.5     262.6 path/genblk1[7].path/path/add_out_reg[38]/D
    0:02:01  142946.0      0.16      89.4     262.6 path/genblk1[14].path/path/add_out_reg[39]/D
    0:02:02  142952.7      0.16      89.2     262.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  142956.6      0.16      89.2     262.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:02  142960.9      0.16      88.9     262.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:02  142964.6      0.15      88.9     262.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:02  142967.3      0.15      88.9     262.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  142973.1      0.15      88.7     199.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:02  142976.1      0.15      88.7     199.1 path/genblk1[14].path/path/add_out_reg[39]/D
    0:02:02  142976.9      0.15      88.6     199.1 path/genblk1[5].path/path/add_out_reg[39]/D
    0:02:02  142976.9      0.15      88.6     199.1                          
    0:02:03  142969.4      0.15      88.6     199.1                          
    0:02:04  142898.7      0.15      88.5     196.8                          
    0:02:04  142900.3      0.15      88.5     196.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:04  142900.3      0.15      88.5     196.8                          
    0:02:04  142846.3      0.15      88.3       0.0 path/genblk1[2].path/path/add_out_reg[33]/D
    0:02:04  142845.7      0.15      88.3       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:02:04  142851.0      0.15      88.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:04  142851.6      0.15      88.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:04  142852.9      0.15      88.3       0.0 path/genblk1[14].path/path/add_out_reg[39]/D
    0:02:05  142855.8      0.15      88.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:05  142856.9      0.15      88.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:05  142858.2      0.15      88.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:05  142871.8      0.15      88.2      15.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:05  142880.6      0.15      88.2      31.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:05  142885.6      0.15      87.9      31.7 path/genblk1[3].path/path/add_out_reg[39]/D
    0:02:05  142893.3      0.15      87.8      31.7 path/genblk1[9].path/path/add_out_reg[37]/D
    0:02:05  142895.7      0.15      87.6      31.7 path/genblk1[14].path/path/add_out_reg[37]/D
    0:02:05  142899.5      0.15      87.5      31.7 path/genblk1[13].path/path/add_out_reg[37]/D
    0:02:05  142902.4      0.15      87.5      31.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:05  142903.7      0.15      87.5      31.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:05  142905.3      0.15      87.4      31.7 path/genblk1[2].path/path/add_out_reg[33]/D
    0:02:06  142905.6      0.15      87.3      31.7 path/genblk1[8].path/path/add_out_reg[37]/D
    0:02:06  142906.9      0.15      87.3      31.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:06  142912.2      0.15      87.2      31.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:06  142912.2      0.15      87.1      31.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:06  142917.0      0.15      87.1      31.7 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:06  142923.4      0.15      87.0      31.7 path/genblk1[1].path/path/add_out_reg[37]/D
    0:02:06  142924.2      0.15      86.9      31.7 path/genblk1[2].path/path/add_out_reg[33]/D
    0:02:06  142924.7      0.15      86.9      31.7 path/genblk1[15].path/path/add_out_reg[38]/D
    0:02:06  142928.2      0.15      86.9      31.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:06  142929.8      0.15      86.8      31.7 path/genblk1[15].path/path/add_out_reg[38]/D
    0:02:06  142930.8      0.15      86.7      31.7 path/genblk1[1].path/path/add_out_reg[37]/D
    0:02:06  142932.4      0.15      86.6      31.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:07  142937.8      0.15      86.5      31.7 path/genblk1[5].path/path/add_out_reg[39]/D
    0:02:07  142940.2      0.15      86.3      31.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:07  142955.0      0.15      86.2      55.5 path/genblk1[14].path/path/add_out_reg[37]/D
    0:02:07  142958.0      0.15      86.1      55.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:07  142960.9      0.15      86.1      55.5 path/genblk1[4].path/path/add_out_reg[35]/D
    0:02:07  142960.9      0.15      86.1      55.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:07  142966.8      0.15      86.1      55.5 path/genblk1[8].path/path/add_out_reg[37]/D
    0:02:07  142969.7      0.15      86.0      55.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:07  142993.4      0.15      85.9      71.1 path/genblk1[1].path/path/add_out_reg[37]/D
    0:02:07  142996.3      0.15      85.9      71.1 path/genblk1[14].path/path/add_out_reg[37]/D
    0:02:07  143000.5      0.15      85.9      71.1 path/genblk1[7].path/path/add_out_reg[38]/D
    0:02:07  143001.1      0.15      85.8      71.1 path/genblk1[14].path/path/add_out_reg[37]/D
    0:02:07  143002.7      0.15      85.8      71.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:07  143008.0      0.15      85.7      71.1 path/genblk1[1].path/path/add_out_reg[37]/D
    0:02:08  143010.9      0.15      85.7      71.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:08  143014.9      0.15      85.7      31.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/net97739
    0:02:08  143016.0      0.15      85.7       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:08  143016.0      0.15      85.7       0.0                          
    0:02:09  143016.0      0.15      85.7       0.0                          
    0:02:13  142433.4      0.15      84.9       0.0                          
    0:02:14  142280.7      0.15      84.8       0.0                          
    0:02:15  142213.4      0.15      84.8       0.0                          
    0:02:15  142186.8      0.15      84.8       0.0                          
    0:02:16  142163.4      0.15      84.8       0.0                          
    0:02:17  142140.0      0.15      84.8       0.0                          
    0:02:17  142117.7      0.15      84.8       0.0                          
    0:02:18  142095.9      0.15      84.8       0.0                          
    0:02:18  142084.7      0.15      84.8       0.0                          
    0:02:19  142066.1      0.15      84.8       0.0                          
    0:02:19  142055.4      0.15      84.8       0.0                          
    0:02:20  142044.8      0.15      84.8       0.0                          
    0:02:20  142034.2      0.15      84.8       0.0                          
    0:02:20  142023.5      0.15      84.8       0.0                          
    0:02:21  142012.9      0.15      84.8       0.0                          
    0:02:21  142002.2      0.15      84.8       0.0                          
    0:02:21  142002.2      0.15      84.8       0.0                          
    0:02:22  142003.0      0.15      84.7       0.0                          
    0:02:23  141833.3      0.17      86.6       0.0                          
    0:02:23  141828.5      0.17      86.6       0.0                          
    0:02:23  141828.5      0.17      86.6       0.0                          
    0:02:23  141828.5      0.17      86.6       0.0                          
    0:02:23  141828.5      0.17      86.6       0.0                          
    0:02:23  141828.5      0.17      86.6       0.0                          
    0:02:23  141828.5      0.17      86.6       0.0                          
    0:02:23  141830.9      0.15      85.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:23  141830.9      0.15      85.3       0.0 path/genblk1[1].path/path/add_out_reg[37]/D
    0:02:23  141830.7      0.15      85.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:24  141832.8      0.15      85.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:24  141837.3      0.15      84.8       0.0 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:24  141842.6      0.15      84.4       0.0 path/genblk1[9].path/path/add_out_reg[37]/D
    0:02:24  141845.3      0.15      84.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:24  141854.1      0.15      84.1       0.0 path/genblk1[15].path/path/add_out_reg[31]/D
    0:02:24  141857.5      0.15      84.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:24  141859.9      0.15      83.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:24  141865.0      0.15      83.8       0.0 path/genblk1[4].path/path/add_out_reg[35]/D
    0:02:24  141865.2      0.15      83.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:24  141869.8      0.15      83.7       0.0 path/genblk1[1].path/path/add_out_reg[35]/D
    0:02:24  141873.5      0.15      83.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:24  141876.4      0.15      83.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:24  141878.3      0.15      83.3       0.0 path/genblk1[9].path/path/add_out_reg[37]/D
    0:02:25  141880.7      0.15      83.3       0.0 path/genblk1[2].path/path/add_out_reg[36]/D
    0:02:25  141884.7      0.15      83.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:25  141889.2      0.15      83.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:25  141892.1      0.15      82.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:25  141894.2      0.15      82.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:25  141894.5      0.15      82.9       0.0 path/genblk1[14].path/path/add_out_reg[37]/D
    0:02:25  141897.4      0.15      82.8       0.0 path/genblk1[14].path/path/add_out_reg[34]/D
    0:02:25  141897.4      0.15      82.8       0.0 path/genblk1[14].path/path/add_out_reg[37]/D
    0:02:25  141896.9      0.15      82.8       0.0 path/genblk1[4].path/path/add_out_reg[35]/D
    0:02:25  141899.3      0.15      82.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:25  141900.9      0.15      82.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:25  141900.9      0.15      82.7       0.0 path/genblk1[1].path/path/add_out_reg[35]/D
    0:02:26  141902.5      0.15      82.6       0.0 path/genblk1[1].path/path/add_out_reg[35]/D
    0:02:26  141907.3      0.15      82.6       0.0 path/genblk1[4].path/path/add_out_reg[35]/D
    0:02:26  141911.8      0.15      82.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:26  141915.5      0.15      82.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:26  141919.5      0.15      82.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:26  141920.6      0.15      82.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:26  141924.6      0.15      82.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:26  141925.4      0.15      82.2       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:02:26  141926.2      0.15      82.2       0.0                          
    0:02:26  141923.0      0.15      82.2       0.0                          
    0:02:27  141915.8      0.15      82.2       0.0                          
    0:02:27  141910.5      0.15      82.2       0.0                          
    0:02:28  141888.9      0.15      82.2       0.0                          
    0:02:29  141821.9      0.15      82.2       0.0                          
    0:02:29  141817.1      0.15      82.2       0.0                          
    0:02:29  141808.6      0.15      82.2       0.0                          
    0:02:29  141782.0      0.15      82.1       0.0                          
    0:02:29  141678.5      0.15      82.1       0.0                          
    0:02:30  141554.0      0.15      82.1       0.0                          
    0:02:30  141455.9      0.15      82.1       0.0                          
    0:02:31  141331.4      0.15      82.1       0.0                          
    0:02:31  141206.9      0.15      82.1       0.0                          
    0:02:32  141077.6      0.15      82.1       0.0                          
    0:02:32  140947.5      0.15      82.1       0.0                          
    0:02:33  140845.1      0.15      82.1       0.0                          
    0:02:33  140833.4      0.15      82.0       0.0                          
    0:02:33  140821.7      0.15      82.0       0.0                          
    0:02:33  140810.0      0.15      81.8       0.0                          
    0:02:33  140801.8      0.15      81.8       0.0                          
    0:02:33  140782.1      0.15      81.8       0.0                          
    0:02:33  140773.0      0.15      81.8       0.0                          
    0:02:33  140771.7      0.15      81.8       0.0                          
    0:02:33  140759.0      0.15      81.8       0.0                          
    0:02:33  140753.4      0.15      81.8       0.0                          
    0:02:34  140708.7      0.15      81.8       0.0                          
    0:02:35  140653.6      0.15      81.8       0.0                          
    0:02:35  140623.8      0.15      81.8       0.0                          
    0:02:36  140620.9      0.15      81.8       0.0                          
    0:02:36  140619.0      0.15      81.8       0.0                          
    0:02:36  140614.8      0.15      81.7       0.0                          
    0:02:36  140607.1      0.15      81.7       0.0                          
    0:02:37  140603.6      0.15      81.7       0.0                          
    0:02:37  140601.5      0.15      81.7       0.0                          
    0:02:37  140598.3      0.15      81.7       0.0                          
    0:02:37  140596.7      0.15      81.7       0.0                          
    0:02:37  140591.9      0.15      81.7       0.0                          
    0:02:38  140589.0      0.15      81.7       0.0                          
    0:02:38  140587.9      0.15      81.7       0.0                          
    0:02:38  140584.2      0.15      81.2       0.0                          
    0:02:38  140583.4      0.15      81.2       0.0                          
    0:02:38  140581.5      0.15      81.2       0.0                          
    0:02:39  140580.5      0.15      81.2       0.0                          
    0:02:40  140580.5      0.15      81.2       0.0                          
    0:02:40  140559.7      0.15      82.2       0.0                          
    0:02:40  140559.7      0.15      82.2       0.0                          
    0:02:40  140559.7      0.15      82.2       0.0                          
    0:02:40  140559.7      0.15      82.2       0.0                          
    0:02:40  140559.7      0.15      82.2       0.0                          
    0:02:40  140559.7      0.15      82.2       0.0                          
    0:02:41  140565.3      0.15      81.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:41  140569.0      0.15      81.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:41  140570.4      0.15      81.4       0.0 path/genblk1[4].path/path/add_out_reg[36]/D
    0:02:41  140575.4      0.15      81.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:41  140580.5      0.15      81.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:41  140605.7      0.15      80.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:41  140607.9      0.15      80.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:41  140608.4      0.15      80.9       0.0 path/genblk1[2].path/path/add_out_reg[36]/D
    0:02:41  140612.7      0.14      80.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:41  140615.8      0.14      80.8       0.0 path/genblk1[9].path/path/add_out_reg[36]/D
    0:02:42  140618.8      0.14      80.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:42  140621.2      0.14      80.7       0.0 path/genblk1[4].path/path/add_out_reg[36]/D
    0:02:42  140624.1      0.14      80.4       0.0 path/genblk1[4].path/path/add_out_reg[36]/D
    0:02:42  140624.9      0.14      80.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:42  140624.9      0.14      80.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:42  140624.9      0.14      80.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:42  140627.0      0.14      80.4       0.0 path/genblk1[13].path/path/add_out_reg[36]/D
    0:02:42  140632.6      0.14      80.2       0.0 path/genblk1[13].path/path/add_out_reg[36]/D
    0:02:42  140635.8      0.14      80.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:42  140638.5      0.14      80.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:42  140649.4      0.14      79.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:42  140652.0      0.14      79.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:42  140655.2      0.14      79.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:43  140658.7      0.14      79.4       0.0 path/genblk1[4].path/path/add_out_reg[36]/D
    0:02:43  140661.3      0.14      79.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:43  140663.7      0.14      79.3       0.0 path/genblk1[2].path/path/add_out_reg[36]/D
    0:02:43  140667.4      0.14      79.1       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:02:43  140670.1      0.14      79.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:43  140673.8      0.14      79.0       0.0 path/genblk1[9].path/path/add_out_reg[36]/D
    0:02:43  140676.5      0.14      78.9       0.0 path/genblk1[6].path/path/add_out_reg[38]/D
    0:02:43  140681.3      0.14      78.8       0.0 path/genblk1[6].path/path/add_out_reg[38]/D
    0:02:43  140685.5      0.14      78.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:43  140689.3      0.14      78.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:43  140696.7      0.14      78.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:43  140697.8      0.14      78.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:43  140704.7      0.14      78.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:44  140706.5      0.14      78.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:44  140710.3      0.14      78.3       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:02:44  140711.6      0.14      78.3       0.0 path/genblk1[4].path/path/add_out_reg[34]/D
    0:02:44  140714.8      0.14      78.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:44  140718.5      0.14      78.2       0.0 path/genblk1[13].path/path/add_out_reg[36]/D
    0:02:44  140721.4      0.14      78.1       0.0 path/genblk1[2].path/path/add_out_reg[39]/D
    0:02:44  140721.7      0.14      78.1       0.0 path/genblk1[6].path/path/add_out_reg[38]/D
    0:02:44  140730.8      0.14      78.2       0.0 path/genblk1[3].path/path/add_out_reg[38]/D
    0:02:44  140733.4      0.14      78.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:44  140735.3      0.14      78.1       0.0 path/genblk1[3].path/path/add_out_reg[38]/D
    0:02:44  140736.3      0.14      78.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:44  140740.9      0.14      77.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:45  140746.4      0.14      77.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:45  140752.3      0.14      77.7       0.0                          
    0:02:45  140752.6      0.14      77.6       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:02:45  140755.2      0.14      77.6       0.0 path/genblk1[14].path/path/add_out_reg[29]/D
    0:02:45  140756.3      0.14      77.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:45  140757.9      0.14      77.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:45  140760.0      0.14      77.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:45  140765.3      0.14      77.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:45  140766.9      0.14      77.1       0.0 path/genblk1[3].path/path/add_out_reg[38]/D
    0:02:45  140766.4      0.14      77.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:45  140770.7      0.14      77.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:46  140770.7      0.14      77.0       0.0 path/genblk1[13].path/path/add_out_reg[36]/D
    0:02:46  140777.8      0.14      77.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:46  140784.5      0.14      76.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:46  140796.2      0.14      76.9       0.0 path/genblk1[15].path/path/add_out_reg[29]/D
    0:02:46  140799.1      0.14      76.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:46  140803.6      0.14      76.3       0.0 path/genblk1[2].path/path/add_out_reg[39]/D
    0:02:46  140808.4      0.14      76.3       0.0 path/genblk1[1].path/path/add_out_reg[37]/D
    0:02:46  140814.3      0.14      76.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:46  140819.9      0.14      76.1       0.0 path/genblk1[14].path/path/add_out_reg[29]/D
    0:02:46  140816.4      0.14      76.0       0.0 path/genblk1[2].path/path/add_out_reg[39]/D
    0:02:46  140817.5      0.14      75.9       0.0 path/genblk1[5].path/path/add_out_reg[36]/D
    0:02:46  140822.3      0.14      75.9       0.0 path/genblk1[2].path/path/add_out_reg[39]/D
    0:02:47  140822.3      0.14      75.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:47  140824.7      0.14      75.8       0.0 path/genblk1[7].path/path/add_out_reg[31]/D
    0:02:47  140830.0      0.14      75.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:47  140834.5      0.14      75.6       0.0 path/genblk1[3].path/path/add_out_reg[39]/D
    0:02:47  140836.1      0.14      75.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:47  140838.0      0.14      75.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:47  140841.4      0.14      75.4       0.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:02:47  140843.0      0.14      75.3       0.0 path/genblk1[14].path/path/add_out_reg[29]/D
    0:02:47  140849.7      0.14      75.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:47  140867.2      0.14      75.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:47  140870.1      0.14      75.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:47  140874.1      0.14      75.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:48  140879.7      0.14      75.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:48  140883.2      0.14      74.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:48  140886.4      0.14      74.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:48  140887.7      0.14      74.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:48  140891.4      0.14      74.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:48  140891.7      0.14      74.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:48  140894.3      0.14      74.7       0.0 path/genblk1[14].path/path/add_out_reg[29]/D
    0:02:48  140898.9      0.14      74.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:48  140903.7      0.13      74.3       0.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:02:48  140907.1      0.13      74.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:49  140913.8      0.13      74.1       0.0 path/genblk1[7].path/path/add_out_reg[34]/D
    0:02:49  140920.1      0.13      74.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:49  140921.5      0.13      74.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:49  140920.7      0.13      73.9       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:02:49  140921.5      0.13      73.9       0.0 path/genblk1[1].path/path/add_out_reg[37]/D
    0:02:49  140923.6      0.13      73.8       0.0 path/genblk1[3].path/path/add_out_reg[39]/D
    0:02:49  140928.9      0.13      73.7       0.0 path/genblk1[6].path/path/add_out_reg[38]/D
    0:02:49  140936.9      0.13      73.7       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:02:49  140946.7      0.13      73.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:49  140948.6      0.13      73.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:49  140949.4      0.13      73.3       0.0 path/genblk1[7].path/path/add_out_reg[34]/D
    0:02:49  140952.1      0.13      73.3       0.0 path/genblk1[7].path/path/add_out_reg[33]/D
    0:02:50  140954.5      0.13      73.3       0.0 path/genblk1[7].path/path/add_out_reg[34]/D
    0:02:50  140959.5      0.13      73.1       0.0 path/genblk1[3].path/path/add_out_reg[39]/D
    0:02:50  140959.2      0.13      73.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:50  140967.2      0.13      73.1       0.0 path/genblk1[4].path/path/add_out_reg[34]/D
    0:02:50  140966.4      0.13      73.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:50  140974.4      0.13      73.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:50  140976.8      0.13      73.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:50  140993.3      0.13      73.0       0.0 path/genblk1[2].path/path/add_out_reg[39]/D
    0:02:50  140992.2      0.13      73.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:50  141001.0      0.13      73.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:50  141008.2      0.13      72.9       0.0 path/genblk1[4].path/path/add_out_reg[37]/D
    0:02:50  141012.2      0.13      72.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:50  141014.3      0.13      72.8       0.0 path/genblk1[2].path/path/add_out_reg[39]/D
    0:02:51  141016.4      0.13      72.8       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:02:51  141017.2      0.13      72.8       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:02:51  141018.8      0.13      72.7       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:02:51  141020.2      0.13      72.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:51  141025.7      0.13      72.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:51  141035.6      0.13      72.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:51  141043.0      0.13      72.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:51  141049.2      0.13      72.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:51  141051.6      0.13      72.6       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:02:51  141053.1      0.13      72.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:51  141057.4      0.13      72.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:51  141057.9      0.13      72.4       0.0 path/genblk1[7].path/path/add_out_reg[34]/D
    0:02:51  141062.5      0.13      72.2       0.0 path/genblk1[3].path/path/add_out_reg[39]/D
    0:02:51  141063.3      0.13      72.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:52  141067.2      0.13      72.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:52  141072.3      0.13      72.1       0.0 path/genblk1[1].path/path/add_out_reg[39]/D
    0:02:52  141072.8      0.13      72.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:52  141073.4      0.13      72.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:52  141077.9      0.13      72.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:52  141080.3      0.13      72.0       0.0 path/genblk1[6].path/path/add_out_reg[38]/D
    0:02:52  141081.6      0.13      72.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:52  141082.1      0.13      71.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:52  141083.5      0.13      71.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:52  141087.5      0.13      71.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:52  141093.3      0.13      71.7       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:02:52  141095.7      0.13      71.7       0.0 path/genblk1[4].path/path/add_out_reg[37]/D
    0:02:53  141097.8      0.13      71.4       0.0 path/genblk1[4].path/path/add_out_reg[37]/D
    0:02:53  141102.9      0.13      71.3       0.0 path/genblk1[3].path/path/add_out_reg[39]/D
    0:02:53  141102.9      0.13      71.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:53  141104.8      0.13      71.3       0.0 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:53  141106.1      0.13      71.3       0.0 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:53  141109.5      0.13      71.2       0.0 path/genblk1[7].path/path/add_out_reg[34]/D
    0:02:53  141114.1      0.13      71.1       0.0 path/genblk1[1].path/path/add_out_reg[39]/D
    0:02:53  141116.7      0.13      71.0       0.0 path/genblk1[15].path/path/add_out_reg[35]/D
    0:02:53  141120.2      0.13      71.1       0.0 path/genblk1[1].path/path/add_out_reg[39]/D
    0:02:53  141120.2      0.13      71.1       0.0 path/genblk1[2].path/path/add_out_reg[39]/D
    0:02:53  141120.2      0.13      71.1       0.0 path/genblk1[4].path/path/add_out_reg[37]/D
    0:02:54  141120.2      0.13      71.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:54  141121.5      0.13      71.0       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:02:54  141123.6      0.13      70.9       0.0 path/genblk1[1].path/path/add_out_reg[38]/D
    0:02:54  141125.5      0.13      70.9       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:02:54  141126.8      0.13      70.9       0.0 path/genblk1[12].path/path/add_out_reg[34]/D
    0:02:54  141126.8      0.13      70.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:54  141126.8      0.13      70.9       0.0 path/genblk1[12].path/path/add_out_reg[34]/D
    0:02:54  141127.9      0.13      70.8       0.0 path/genblk1[6].path/path/add_out_reg[38]/D
    0:02:54  141132.7      0.13      70.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:54  141133.2      0.13      70.6       0.0 path/genblk1[1].path/path/add_out_reg[34]/D
    0:02:54  141135.9      0.13      70.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:54  141136.7      0.13      70.5       0.0 path/genblk1[4].path/path/add_out_reg[35]/D
    0:02:54  141144.9      0.13      70.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:55  141148.1      0.13      69.9       0.0 path/genblk1[12].path/path/add_out_reg[34]/D
    0:02:55  141148.9      0.13      69.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:55  141155.8      0.13      69.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:55  141158.0      0.13      69.7       0.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:02:55  141161.1      0.13      69.6       0.0 path/genblk1[1].path/path/add_out_reg[34]/D
    0:02:55  141167.5      0.13      69.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:55  141168.6      0.13      69.6       0.0 path/genblk1[2].path/path/add_out_reg[39]/D
    0:02:55  141169.9      0.13      69.5       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:02:55  141175.8      0.13      69.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:55  141181.1      0.13      69.5       0.0 path/genblk1[3].path/path/add_out_reg[39]/D
    0:02:55  141181.6      0.13      69.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:55  141183.8      0.13      69.4       0.0 path/genblk1[2].path/path/add_out_reg[39]/D
    0:02:55  141188.5      0.13      69.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:56  141191.7      0.13      69.1       0.0 path/genblk1[1].path/path/add_out_reg[34]/D
    0:02:56  141198.9      0.13      69.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][26]/D
    0:02:56  141201.3      0.13      68.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  141210.6      0.13      69.0       0.0 path/genblk1[9].path/path/add_out_reg[36]/D
    0:02:56  141215.1      0.13      68.9       0.0 path/genblk1[9].path/path/add_out_reg[36]/D
    0:02:56  141220.5      0.12      68.9       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:02:56  141227.1      0.12      68.8       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:02:56  141232.4      0.12      68.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:56  141235.9      0.12      68.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:56  141242.5      0.12      68.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  141244.9      0.12      68.6       0.0 path/genblk1[3].path/path/add_out_reg[39]/D
    0:02:56  141246.3      0.12      68.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:56  141248.1      0.12      68.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:57  141251.3      0.12      68.4       0.0 path/genblk1[7].path/path/add_out_reg[34]/D
    0:02:57  141255.0      0.12      68.2       0.0 path/genblk1[3].path/path/add_out_reg[39]/D
    0:02:57  141262.0      0.12      68.2       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:02:57  141265.9      0.12      68.1       0.0 path/genblk1[6].path/path/add_out_reg[38]/D
    0:02:57  141268.3      0.12      68.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:57  141270.5      0.12      68.1       0.0 path/genblk1[12].path/path/add_out_reg[36]/D
    0:02:57  141276.3      0.12      68.0       0.0 path/genblk1[1].path/path/add_out_reg[34]/D
    0:02:57  141281.4      0.12      68.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:57  141284.3      0.12      67.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:57  141288.6      0.12      67.8       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:02:57  141291.0      0.12      67.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:57  141292.5      0.12      67.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:57  141297.6      0.12      67.5       0.0 path/genblk1[12].path/path/add_out_reg[33]/D
    0:02:58  141305.8      0.12      67.3       0.0 path/genblk1[10].path/path/add_out_reg[29]/D
    0:02:58  141310.1      0.12      67.2       0.0 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:58  141311.4      0.12      67.1       0.0 path/genblk1[1].path/path/add_out_reg[39]/D
    0:02:58  141316.2      0.12      67.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:58  141321.8      0.12      67.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:58  141322.6      0.12      67.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:58  141327.7      0.12      67.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:58  141330.3      0.12      67.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:58  141336.2      0.12      67.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:58  141336.7      0.12      66.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:58  141339.6      0.12      67.0       0.0 path/genblk1[3].path/path/add_out_reg[39]/D
    0:02:58  141339.6      0.12      67.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:58  141341.8      0.12      67.1       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:02:59  141345.2      0.12      67.0       0.0 path/genblk1[4].path/path/add_out_reg[35]/D
    0:02:59  141346.0      0.12      67.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:59  141349.2      0.12      67.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:59  141349.7      0.12      66.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 14407 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_0
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 07:20:22 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              73679.074280
Buf/Inv area:                     5710.222011
Noncombinational area:           67670.663675
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                141349.737955
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_0
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 07:20:29 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  42.9223 mW   (87%)
  Net Switching Power  =   6.6619 mW   (13%)
                         ---------
Total Dynamic Power    =  49.5843 mW  (100%)

Cell Leakage Power     =   2.9756 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.9428e+04          724.9717        1.1367e+06        4.1290e+04  (  78.56%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  3.4944e+03        5.9369e+03        1.8389e+06        1.1270e+04  (  21.44%)
--------------------------------------------------------------------------------------------------
Total          4.2923e+04 uW     6.6619e+03 uW     2.9756e+06 nW     5.2560e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_0
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 07:20:29 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[5].path/Mat_a_Mem/Mem/U7/Z (TBUF_X2)       0.13       0.21 f
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out[10] (memory_b20_SIZE16_LOGSIZE4_22)
                                                          0.00       0.21 f
  path/genblk1[5].path/Mat_a_Mem/data_out[10] (seqMemory_b20_SIZE16_22)
                                                          0.00       0.21 f
  path/genblk1[5].path/path/in0[10] (mac_b20_g0_11)       0.00       0.21 f
  path/genblk1[5].path/path/mult_21/a[10] (mac_b20_g0_11_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[5].path/path/mult_21/U2216/Z (XOR2_X1)     0.07       0.29 f
  path/genblk1[5].path/path/mult_21/U2221/ZN (NAND2_X1)
                                                          0.04       0.33 r
  path/genblk1[5].path/path/mult_21/U1320/Z (BUF_X2)      0.05       0.38 r
  path/genblk1[5].path/path/mult_21/U1937/ZN (OAI22_X1)
                                                          0.04       0.42 f
  path/genblk1[5].path/path/mult_21/U575/CO (FA_X1)       0.11       0.52 f
  path/genblk1[5].path/path/mult_21/U563/S (FA_X1)        0.12       0.64 f
  path/genblk1[5].path/path/mult_21/U561/CO (FA_X1)       0.09       0.74 f
  path/genblk1[5].path/path/mult_21/U552/S (FA_X1)        0.13       0.87 r
  path/genblk1[5].path/path/mult_21/U551/S (FA_X1)        0.12       0.99 f
  path/genblk1[5].path/path/mult_21/U1377/ZN (NOR2_X1)
                                                          0.04       1.03 r
  path/genblk1[5].path/path/mult_21/U2030/ZN (OAI21_X1)
                                                          0.03       1.06 f
  path/genblk1[5].path/path/mult_21/U1904/ZN (AOI21_X1)
                                                          0.05       1.11 r
  path/genblk1[5].path/path/mult_21/U1876/ZN (OAI21_X1)
                                                          0.04       1.15 f
  path/genblk1[5].path/path/mult_21/U1401/Z (BUF_X2)      0.05       1.20 f
  path/genblk1[5].path/path/mult_21/U2207/ZN (AOI21_X1)
                                                          0.05       1.25 r
  path/genblk1[5].path/path/mult_21/U1403/ZN (XNOR2_X1)
                                                          0.07       1.32 r
  path/genblk1[5].path/path/mult_21/product[31] (mac_b20_g0_11_DW_mult_tc_1)
                                                          0.00       1.32 r
  path/genblk1[5].path/path/add_27/A[31] (mac_b20_g0_11_DW01_add_1)
                                                          0.00       1.32 r
  path/genblk1[5].path/path/add_27/U768/ZN (NOR2_X1)      0.03       1.35 f
  path/genblk1[5].path/path/add_27/U844/ZN (NOR2_X1)      0.04       1.39 r
  path/genblk1[5].path/path/add_27/U845/ZN (NAND2_X1)     0.03       1.43 f
  path/genblk1[5].path/path/add_27/U842/ZN (NOR2_X1)      0.05       1.48 r
  path/genblk1[5].path/path/add_27/U855/ZN (NAND2_X1)     0.03       1.51 f
  path/genblk1[5].path/path/add_27/U840/ZN (OAI21_X1)     0.05       1.57 r
  path/genblk1[5].path/path/add_27/U448/Z (CLKBUF_X1)     0.05       1.62 r
  path/genblk1[5].path/path/add_27/U852/ZN (AOI21_X1)     0.03       1.65 f
  path/genblk1[5].path/path/add_27/U477/ZN (XNOR2_X1)     0.06       1.70 f
  path/genblk1[5].path/path/add_27/SUM[35] (mac_b20_g0_11_DW01_add_1)
                                                          0.00       1.70 f
  path/genblk1[5].path/path/out[35] (mac_b20_g0_11)       0.00       1.70 f
  path/genblk1[5].path/genblk1.Vec_y_Mem/data_in[35] (seqMemory_b40_SIZE1_11)
                                                          0.00       1.70 f
  path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/data_in[35] (memory_b40_SIZE1_LOGSIZE1_11)
                                                          0.00       1.70 f
  path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/U6/Z (MUX2_X1)
                                                          0.07       1.77 f
  path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D (DFF_X1)
                                                          0.01       1.78 f
  data arrival time                                                  1.78

  clock clk (rise edge)                                   1.70       1.70
  clock network delay (ideal)                             0.00       1.70
  path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/CK (DFF_X1)
                                                          0.00       1.70 r
  library setup time                                     -0.04       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
