/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire [6:0] _03_;
  wire [28:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [20:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_14z;
  wire [15:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = !(celloutsig_1_1z[3] ? celloutsig_1_2z : celloutsig_1_2z);
  assign celloutsig_0_3z = celloutsig_0_2z[3] | _00_;
  assign celloutsig_1_18z = celloutsig_1_1z[0] | celloutsig_1_2z;
  assign celloutsig_1_14z = { celloutsig_1_5z[6:5], celloutsig_1_7z } + celloutsig_1_1z[4:2];
  reg [6:0] _08_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _08_ <= 7'h00;
    else _08_ <= in_data[44:38];
  assign { _03_[6], _00_, _03_[4:0] } = _08_;
  reg [4:0] _09_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _09_ <= 5'h00;
    else _09_ <= in_data[83:79];
  assign { _02_[4:3], _01_, _02_[1:0] } = _09_;
  reg [7:0] _10_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _10_ <= 8'h00;
    else _10_ <= celloutsig_1_16z[7:0];
  assign out_data[103:96] = _10_;
  assign celloutsig_1_0z = in_data[138:132] && in_data[142:136];
  assign celloutsig_1_3z = in_data[171:160] || in_data[126:115];
  assign celloutsig_1_9z = { celloutsig_1_1z[7], celloutsig_1_3z, celloutsig_1_6z } || { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_1z = { in_data[115:108], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[184:176] };
  assign celloutsig_1_2z = celloutsig_1_1z[6:3] != in_data[143:140];
  assign celloutsig_0_8z = - { celloutsig_0_2z[26:22], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_8z = - in_data[123:113];
  assign celloutsig_1_7z = | { in_data[116:107], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_7z = ~^ _03_[4:1];
  assign celloutsig_1_4z = ~^ { celloutsig_1_1z[2:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_5z = { in_data[168:163], celloutsig_1_0z } >> in_data[174:168];
  assign celloutsig_0_2z = in_data[40:12] ~^ { _03_[1:0], _02_[4:3], _01_, _02_[1:0], _02_[4:3], _01_, _02_[1:0], _03_[6], _00_, _03_[4:0], _02_[4:3], _01_, _02_[1:0], _02_[4:3], _01_, _02_[1:0] };
  assign celloutsig_1_16z[3] = ~ celloutsig_1_5z[0];
  assign celloutsig_1_16z[4] = ~ celloutsig_1_5z[1];
  assign celloutsig_1_16z[5] = ~ celloutsig_1_5z[2];
  assign celloutsig_1_16z[6] = ~ celloutsig_1_5z[3];
  assign celloutsig_1_16z[7] = ~ celloutsig_1_5z[4];
  assign celloutsig_1_16z[2] = ~ celloutsig_1_3z;
  assign { celloutsig_1_10z[2:1], celloutsig_1_10z[3], celloutsig_1_10z[11], celloutsig_1_10z[0], celloutsig_1_10z[20:12] } = { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z[9:1] } ~^ { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_8z[10:3], celloutsig_1_0z };
  assign { celloutsig_1_16z[1], celloutsig_1_16z[9], celloutsig_1_16z[15:10], celloutsig_1_16z[0] } = { celloutsig_1_10z[3], celloutsig_1_10z[11], celloutsig_1_10z[17:12], celloutsig_1_6z } ^ { celloutsig_1_4z, celloutsig_1_5z[6], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_7z };
  assign _02_[2] = _01_;
  assign _03_[5] = _00_;
  assign celloutsig_1_10z[10:4] = 7'h7f;
  assign { out_data[128], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
