// RUN: veir-interpret %s | filecheck %s --check-prefix=SRC
// RUN: veir-opt %s -p='canonicalize{fold=false},instcombine,canonicalize{fold=false},cse,dce,isel-br-riscv64,isel-sdag-riscv64,isel-riscv64,canonicalize{fold=false},riscv-combine,coerce-function-boundaries-to-riscv-reg,reconcile-cast,dce' > %t && veir-interpret %t | filecheck %s
// RUN: filecheck %s --check-prefix=ISEL --input-file=%t

// Register-form rotate: the shift amount is computed (5 + 3 = 8) rather than a
// literal, so the constant recognizer does not fire and isel selects the
// register-operand riscv.rol (not rori).
// fshl(0x123456789ABCDEF0, .., 8) = rotate-left by 8 = 0x3456789ABCDEF012.
"builtin.module"() ({
  "func.func"() <{sym_name = "main", function_type = () -> i64}> ({
    %a = "llvm.mlir.constant"() <{value = 1311768467463790320 : i64}> : () -> i64
    %x = "llvm.mlir.constant"() <{value = 5 : i64}> : () -> i64
    %y = "llvm.mlir.constant"() <{value = 3 : i64}> : () -> i64
    %s = "llvm.add"(%x, %y) : (i64, i64) -> i64
    %r = "llvm.intr.fshl"(%a, %a, %s) : (i64, i64, i64) -> i64
    "func.return"(%r) : (i64) -> ()
  }) : () -> ()
}) : () -> ()

// SRC:   Program output: #[0x3456789abcdef012#64]
// CHECK: Program output: #[0x3456789abcdef012#64]

// ISEL: "riscv.rol"
// ISEL-NOT: "riscv.rori"
