// Seed: 2884964396
module module_0;
  wire id_1;
  ;
  assign module_2.id_11 = 0;
  assign module_1.id_7  = 0;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  wire  id_3,
    input  wand  id_4,
    output uwire id_5,
    input  wire  id_6,
    input  tri1  id_7
);
  assign id_0 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_10 = 32'd73,
    parameter id_11 = 32'd64
) (
    output supply1 id_0,
    input uwire id_1,
    output wire id_2,
    output supply0 id_3,
    input supply1 id_4,
    output wire id_5,
    input tri0 id_6,
    output wor id_7,
    output supply1 id_8,
    input supply1 id_9,
    input supply0 _id_10,
    input supply0 _id_11,
    input uwire id_12
);
  localparam id_14 = 1;
  wire id_15;
  logic [id_10 : id_11] id_16;
  module_0 modCall_1 ();
  assign id_5 = -1;
  wire [1 : id_11] id_17;
  wire id_18;
  ;
endmodule
