// Seed: 4129618980
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = ~id_1 - 1;
endmodule
module module_1 (
    output tri1  id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  tri   id_3,
    input  wire  id_4,
    input  wire  id_5,
    output tri   id_6
);
  id_8(
      .id_0(id_1), .id_1(id_1), .id_2(id_1 ==? 1'b0), .id_3(1), .id_4(1)
  );
  wire id_9;
  module_0(
      id_9, id_9, id_9
  );
endmodule
