(librepcb_symbol f5c271aa-810f-4fda-aae2-beba9b41ea29
 (name "AND4")
 (description "And4 gate")
 (keywords "digital,logic,and")
 (author "ouabacheDesignWorks")
 (version "0.1")
 (created 2019-07-31T20:35:17Z)
 (deprecated false)
 (category 8e4af7b5-cbff-4409-9698-f2b545218075)
 (pin afb17912-4871-484f-ad1a-182b533f4da7 (name "A")
  (position -15.24 7.62) (rotation 0.0) (length 5.08)
 )
 (pin 664b4cf5-7718-4f85-acf3-0912d1c2c5f7 (name "B")
  (position -15.24 2.54) (rotation 0.0) (length 5.08)
 )
 (pin 677ce88e-7b35-42a5-af47-621ae290a84d (name "OUT")
  (position 15.24 0.0) (rotation 180.0) (length 5.08)
 )
 (pin 4ba20a04-7384-4190-ba32-d3a0274fdd04 (name "C")
  (position -15.24 -2.54) (rotation 0.0) (length 5.08)
 )
 (pin 6da595d4-6ae3-4072-88f2-67b064a6174f (name "D")
  (position -15.24 -7.62) (rotation 0.0) (length 5.08)
 )
 (polygon a36d2ec9-2fde-4855-bec9-f612712bf6dc (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true)
  (vertex (position -10.16 8.255) (angle 0.0))
  (vertex (position 1.905 8.255) (angle -180.0))
  (vertex (position 1.905 -8.255) (angle 0.0))
  (vertex (position -10.16 -8.255) (angle 0.0))
  (vertex (position -10.16 8.255) (angle 0.0))
 )
 (text 873aad6d-faea-47f6-ad85-6ff794c36973 (layer sym_values) (value "{{VALUE}}")
  (align left bottom) (height 2.54) (position -10.16 -12.7) (rotation 0.0)
 )
 (text 4bd74ec7-8a59-4a10-9582-33309e2b1c46 (layer sym_names) (value "{{NAME}}")
  (align left bottom) (height 2.54) (position -10.16 10.16) (rotation 0.0)
 )
)
