\doxysection{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def}} \\*D\+MA handle Structure definition }{\pageref{struct_____d_m_a___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____iar__u32}{\+\_\+\+\_\+iar\+\_\+u32}} }{\pageref{struct____iar__u32}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\+\_\+\+\_\+\+S\+P\+I\+\_\+\+Handle\+Type\+Def}} \\*S\+PI handle Structure definition }{\pageref{struct_____s_p_i___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{\+\_\+\+\_\+\+U\+A\+R\+T\+\_\+\+Handle\+Type\+Def}} \\*U\+A\+RT handle Structure definition }{\pageref{struct_____u_a_r_t___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___f_d_i_d}{\+\_\+\+F\+D\+ID}} }{\pageref{struct___f_d_i_d}}{}
\item\contentsline{section}{\mbox{\hyperlink{union___n_r_f24_l01___i_r_q__t}{\+\_\+\+N\+R\+F24\+L01\+\_\+\+I\+R\+Q\+\_\+t}} \\*Interrupt structure }{\pageref{union___n_r_f24_l01___i_r_q__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a___b_l_o_c_k___l_i_n_k}{A\+\_\+\+B\+L\+O\+C\+K\+\_\+\+L\+I\+NK}} }{\pageref{struct_a___b_l_o_c_k___l_i_n_k}}{}
\item\contentsline{section}{\mbox{\hyperlink{structactivity__msg}{activity\+\_\+msg}} }{\pageref{structactivity__msg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structactivity__s}{activity\+\_\+s}} }{\pageref{structactivity__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{A\+D\+C\+\_\+\+Analog\+W\+D\+G\+Conf\+Type\+Def}} \\*A\+DC Configuration multi-\/mode structure definition ~\newline
 }{\pageref{struct_a_d_c___analog_w_d_g_conf_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def}{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def}} \\*Structure definition of A\+DC channel for regular group ~\newline
 }{\pageref{struct_a_d_c___channel_conf_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___common___type_def}{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}} }{\pageref{struct_a_d_c___common___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} \\*A\+DC handle Structure definition }{\pageref{struct_a_d_c___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___init_type_def}{A\+D\+C\+\_\+\+Init\+Type\+Def}} \\*Structure definition of A\+DC and regular group initialization }{\pageref{struct_a_d_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___injection_conf_type_def}{A\+D\+C\+\_\+\+Injection\+Conf\+Type\+Def}} \\*A\+DC Configuration injected Channel structure definition }{\pageref{struct_a_d_c___injection_conf_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___multi_mode_type_def}{A\+D\+C\+\_\+\+Multi\+Mode\+Type\+Def}} \\*A\+DC Configuration multi-\/mode structure definition ~\newline
 }{\pageref{struct_a_d_c___multi_mode_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def}} \\*Analog to Digital Converter ~\newline
 }{\pageref{struct_a_d_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_analog_d_m_a_moisture_sensor}{Analog\+D\+M\+A\+Moisture\+Sensor}} }{\pageref{class_analog_d_m_a_moisture_sensor}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_p_s_r___type}{A\+P\+S\+R\+\_\+\+Type}} \\*Union type to access the Application Program Status Register (A\+P\+SR) }{\pageref{union_a_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_r_m___m_p_u___region__t}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+Region\+\_\+t}} }{\pageref{struct_a_r_m___m_p_u___region__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_battery}{Battery}} }{\pageref{class_battery}}{}
\item\contentsline{section}{\mbox{\hyperlink{structbatteryerror__t}{batteryerror\+\_\+t}} }{\pageref{structbatteryerror__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structbatterystatus__s}{batterystatus\+\_\+s}} }{\pageref{structbatterystatus__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_binary_pump}{Binary\+Pump}} }{\pageref{class_binary_pump}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}} \\*Controller Area Network F\+I\+F\+O\+Mail\+Box }{\pageref{struct_c_a_n___f_i_f_o_mail_box___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{C\+A\+N\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}} \\*Controller Area Network Filter\+Register }{\pageref{struct_c_a_n___filter_register___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{C\+A\+N\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}} \\*Controller Area Network Tx\+Mail\+Box }{\pageref{struct_c_a_n___tx_mail_box___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___type_def}{C\+A\+N\+\_\+\+Type\+Def}} \\*Controller Area Network }{\pageref{struct_c_a_n___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcmd__s}{cmd\+\_\+s}} }{\pageref{structcmd__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structconfirmation__s}{confirmation\+\_\+s}} }{\pageref{structconfirmation__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{C\+O\+N\+T\+R\+O\+L\+\_\+\+Type}} \\*Union type to access the Control Registers (C\+O\+N\+T\+R\+OL) }{\pageref{union_c_o_n_t_r_o_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcor_co_routine_control_block}{cor\+Co\+Routine\+Control\+Block}} }{\pageref{structcor_co_routine_control_block}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_core_debug___type}{Core\+Debug\+\_\+\+Type}} \\*Structure type to access the Core Debug Register (Core\+Debug) }{\pageref{struct_core_debug___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_r_c___type_def}{C\+R\+C\+\_\+\+Type\+Def}} \\*C\+RC calculation unit }{\pageref{struct_c_r_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_a_c___type_def}{D\+A\+C\+\_\+\+Type\+Def}} \\*Digital to Analog Converter }{\pageref{struct_d_a_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}} \\*Debug M\+CU }{\pageref{struct_d_b_g_m_c_u___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_c_m_i___type_def}{D\+C\+M\+I\+\_\+\+Type\+Def}} \\*D\+C\+MI }{\pageref{struct_d_c_m_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_i_r}{D\+IR}} }{\pageref{struct_d_i_r}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_disk__drv_type_def}{Disk\+\_\+drv\+Type\+Def}} \\*Global Disk IO Drivers structure definition }{\pageref{struct_disk__drv_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_diskio__drv_type_def}{Diskio\+\_\+drv\+Type\+Def}} \\*Disk IO Driver structure definition }{\pageref{struct_diskio__drv_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{uniondlframe32byte__u}{dlframe32byte\+\_\+u}} }{\pageref{uniondlframe32byte__u}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___init_type_def}{D\+M\+A\+\_\+\+Init\+Type\+Def}} \\*D\+MA Configuration Structure definition }{\pageref{struct_d_m_a___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} \\*D\+MA Controller }{\pageref{struct_d_m_a___stream___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___type_def}{D\+M\+A\+\_\+\+Type\+Def}} }{\pageref{struct_d_m_a___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_d_r_v8833_pump}{D\+R\+V8833\+Pump}} }{\pageref{class_d_r_v8833_pump}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_d_s18_b20}{D\+S18\+B20}} }{\pageref{class_d_s18_b20}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_w_t___type}{D\+W\+T\+\_\+\+Type}} \\*Structure type to access the Data Watchpoint and Trace Register (D\+WT) }{\pageref{struct_d_w_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_t_h___type_def}{E\+T\+H\+\_\+\+Type\+Def}} \\*Ethernet M\+AC }{\pageref{struct_e_t_h___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_event_group_def__t}{Event\+Group\+Def\+\_\+t}} }{\pageref{struct_event_group_def__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structexception__msg}{exception\+\_\+msg}} }{\pageref{structexception__msg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structexception__s}{exception\+\_\+s}} }{\pageref{structexception__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_x_t_i___config_type_def}{E\+X\+T\+I\+\_\+\+Config\+Type\+Def}} \\*E\+X\+TI Configuration structure definition }{\pageref{struct_e_x_t_i___config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_x_t_i___handle_type_def}{E\+X\+T\+I\+\_\+\+Handle\+Type\+Def}} \\*E\+X\+TI Handle structure definition }{\pageref{struct_e_x_t_i___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_x_t_i___type_def}{E\+X\+T\+I\+\_\+\+Type\+Def}} \\*External Interrupt/\+Event Controller }{\pageref{struct_e_x_t_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_a_t_f_s}{F\+A\+T\+FS}} }{\pageref{struct_f_a_t_f_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_i_l}{F\+IL}} }{\pageref{struct_f_i_l}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_i_l_i_n_f_o}{F\+I\+L\+I\+N\+FO}} }{\pageref{struct_f_i_l_i_n_f_o}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___erase_init_type_def}{F\+L\+A\+S\+H\+\_\+\+Erase\+Init\+Type\+Def}} \\*F\+L\+A\+SH Erase structure definition }{\pageref{struct_f_l_a_s_h___erase_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___o_b_program_init_type_def}{F\+L\+A\+S\+H\+\_\+\+O\+B\+Program\+Init\+Type\+Def}} \\*F\+L\+A\+SH Option Bytes Program structure definition }{\pageref{struct_f_l_a_s_h___o_b_program_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___process_type_def}{F\+L\+A\+S\+H\+\_\+\+Process\+Type\+Def}} \\*F\+L\+A\+SH handle Structure definition ~\newline
 }{\pageref{struct_f_l_a_s_h___process_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{F\+L\+A\+S\+H\+\_\+\+Type\+Def}} \\*F\+L\+A\+SH Registers }{\pageref{struct_f_l_a_s_h___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_p_u___type}{F\+P\+U\+\_\+\+Type}} \\*Structure type to access the Floating Point Unit (F\+PU) }{\pageref{struct_f_p_u___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}} \\*Flexible Static Memory Controller }{\pageref{struct_f_s_m_c___bank1___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \\*Flexible Static Memory Controller Bank1E }{\pageref{struct_f_s_m_c___bank1_e___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def}{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \\*Flexible Static Memory Controller Bank2 }{\pageref{struct_f_s_m_c___bank2__3___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}} \\*Flexible Static Memory Controller Bank4 }{\pageref{struct_f_s_m_c___bank4___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___init_type_def}{G\+P\+I\+O\+\_\+\+Init\+Type\+Def}} \\*G\+P\+IO Init structure definition ~\newline
 }{\pageref{struct_g_p_i_o___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structgpio__s}{gpio\+\_\+s}} }{\pageref{structgpio__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} \\*General Purpose I/O }{\pageref{struct_g_p_i_o___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_heap_region}{Heap\+Region}} }{\pageref{struct_heap_region}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \\*Inter-\/integrated Circuit Interface }{\pageref{struct_i2_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_i_p_s_r___type}{I\+P\+S\+R\+\_\+\+Type}} \\*Union type to access the Interrupt Program Status Register (I\+P\+SR) }{\pageref{union_i_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_irrigation_message}{Irrigation\+Message}} }{\pageref{class_irrigation_message}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_irrigation_sector}{Irrigation\+Sector}} }{\pageref{class_irrigation_sector}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_t_m___type}{I\+T\+M\+\_\+\+Type}} \\*Structure type to access the Instrumentation Trace Macrocell Register (I\+TM) }{\pageref{struct_i_t_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_w_d_g___handle_type_def}{I\+W\+D\+G\+\_\+\+Handle\+Type\+Def}} \\*I\+W\+DG Handle Structure definition }{\pageref{struct_i_w_d_g___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_w_d_g___init_type_def}{I\+W\+D\+G\+\_\+\+Init\+Type\+Def}} \\*I\+W\+DG Init structure definition }{\pageref{struct_i_w_d_g___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_w_d_g___type_def}{I\+W\+D\+G\+\_\+\+Type\+Def}} \\*Independent W\+A\+T\+C\+H\+D\+OG }{\pageref{struct_i_w_d_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlog__msg}{log\+\_\+msg}} }{\pageref{structlog__msg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlog__time}{log\+\_\+time}} }{\pageref{structlog__time}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_message}{Message}} }{\pageref{class_message}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_moisture_sensor}{Moisture\+Sensor}} }{\pageref{class_moisture_sensor}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_n_r_f24_l01}{N\+R\+F24\+L01}} }{\pageref{class_n_r_f24_l01}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_n_r_f24_l01__s}{N\+R\+F24\+L01\+\_\+s}} }{\pageref{struct_n_r_f24_l01__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_n_v_i_c___type}{N\+V\+I\+C\+\_\+\+Type}} \\*Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC) }{\pageref{struct_n_v_i_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_optical_water_level_sensor}{Optical\+Water\+Level\+Sensor}} }{\pageref{class_optical_water_level_sensor}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__mail_q__cb}{os\+\_\+mail\+Q\+\_\+cb}} }{\pageref{structos__mail_q__cb}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__mail_q__def}{os\+\_\+mail\+Q\+\_\+def}} }{\pageref{structos__mail_q__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__message_q__def}{os\+\_\+message\+Q\+\_\+def}} }{\pageref{structos__message_q__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__mutex__def}{os\+\_\+mutex\+\_\+def}} }{\pageref{structos__mutex__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__pool__cb}{os\+\_\+pool\+\_\+cb}} }{\pageref{structos__pool__cb}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__pool__def}{os\+\_\+pool\+\_\+def}} }{\pageref{structos__pool__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__semaphore__def}{os\+\_\+semaphore\+\_\+def}} }{\pageref{structos__semaphore__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__thread__def}{os\+\_\+thread\+\_\+def}} }{\pageref{structos__thread__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__timer__def}{os\+\_\+timer\+\_\+def}} }{\pageref{structos__timer__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos_event}{os\+Event}} }{\pageref{structos_event}}{}
\item\contentsline{section}{\mbox{\hyperlink{structperiod__s}{period\+\_\+s}} }{\pageref{structperiod__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_plant}{Plant}} }{\pageref{class_plant}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_plant_interface}{Plant\+Interface}} }{\pageref{class_plant_interface}}{}
\item\contentsline{section}{\mbox{\hyperlink{structplantstatus__s}{plantstatus\+\_\+s}} }{\pageref{structplantstatus__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_plant_with_d_m_a_moisture_sensor}{Plant\+With\+D\+M\+A\+Moisture\+Sensor}} }{\pageref{class_plant_with_d_m_a_moisture_sensor}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_plant_with_sensor}{Plant\+With\+Sensor}} }{\pageref{class_plant_with_sensor}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_pump}{Pump}} }{\pageref{class_pump}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_pump_controller}{Pump\+Controller}} }{\pageref{class_pump_controller}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpumpstatus__s}{pumpstatus\+\_\+s}} }{\pageref{structpumpstatus__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def}} \\*P\+WR P\+VD configuration structure definition }{\pageref{struct_p_w_r___p_v_d_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_w_r___type_def}{P\+W\+R\+\_\+\+Type\+Def}} \\*Power Control }{\pageref{struct_p_w_r___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_queue_definition}{Queue\+Definition}} }{\pageref{struct_queue_definition}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_queue_pointers}{Queue\+Pointers}} }{\pageref{struct_queue_pointers}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def}} \\*R\+CC System, A\+HB and A\+PB busses clock configuration structure definition }{\pageref{struct_r_c_c___clk_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{R\+C\+C\+\_\+\+Osc\+Init\+Type\+Def}} \\*R\+CC Internal/\+External Oscillator (H\+SE, H\+SI, L\+SE and L\+SI) configuration structure definition }{\pageref{struct_r_c_c___osc_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}} \\*R\+CC P\+LL configuration structure definition }{\pageref{struct_r_c_c___p_l_l_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___type_def}{R\+C\+C\+\_\+\+Type\+Def}} \\*Reset and Clock Control }{\pageref{struct_r_c_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_n_g___type_def}{R\+N\+G\+\_\+\+Type\+Def}} \\*R\+NG }{\pageref{struct_r_n_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___alarm_type_def}{R\+T\+C\+\_\+\+Alarm\+Type\+Def}} \\*R\+TC Alarm structure definition }{\pageref{struct_r_t_c___alarm_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___date_type_def}{R\+T\+C\+\_\+\+Date\+Type\+Def}} \\*R\+TC Date structure definition }{\pageref{struct_r_t_c___date_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___handle_type_def}{R\+T\+C\+\_\+\+Handle\+Type\+Def}} \\*R\+TC Handle Structure definition }{\pageref{struct_r_t_c___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___init_type_def}{R\+T\+C\+\_\+\+Init\+Type\+Def}} \\*R\+TC Configuration Structure definition }{\pageref{struct_r_t_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___tamper_type_def}{R\+T\+C\+\_\+\+Tamper\+Type\+Def}} \\*R\+TC Tamper structure definition ~\newline
 }{\pageref{struct_r_t_c___tamper_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___time_type_def}{R\+T\+C\+\_\+\+Time\+Type\+Def}} \\*R\+TC Time structure definition }{\pageref{struct_r_t_c___time_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___type_def}{R\+T\+C\+\_\+\+Type\+Def}} \\*Real-\/\+Time Clock }{\pageref{struct_r_t_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_c_b___type}{S\+C\+B\+\_\+\+Type}} \\*Structure type to access the System Control Block (S\+CB) }{\pageref{struct_s_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_scheduler}{Scheduler}} }{\pageref{class_scheduler}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_cn_s_c_b___type}{S\+Cn\+S\+C\+B\+\_\+\+Type}} \\*Structure type to access the System Control and ID Register not in the S\+CB }{\pageref{struct_s_cn_s_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_d_i_o___type_def}{S\+D\+I\+O\+\_\+\+Type\+Def}} \\*SD host Interface }{\pageref{struct_s_d_i_o___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsectorstatus__s}{sectorstatus\+\_\+s}} }{\pageref{structsectorstatus__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_semaphore_data}{Semaphore\+Data}} }{\pageref{struct_semaphore_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_sensor}{Sensor}} }{\pageref{class_sensor}}{}
\item\contentsline{section}{\mbox{\hyperlink{structservicecode__s}{servicecode\+\_\+s}} }{\pageref{structservicecode__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionservicecode__u}{servicecode\+\_\+u}} }{\pageref{unionservicecode__u}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsinglevalue__s}{singlevalue\+\_\+s}} }{\pageref{structsinglevalue__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_i___init_type_def}{S\+P\+I\+\_\+\+Init\+Type\+Def}} \\*S\+PI Configuration Structure definition }{\pageref{struct_s_p_i___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def}} \\*Serial Peripheral Interface }{\pageref{struct_s_p_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_stream_buffer_def__t}{Stream\+Buffer\+Def\+\_\+t}} }{\pageref{struct_stream_buffer_def__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}} \\*System configuration controller }{\pageref{struct_s_y_s_c_f_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type}} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{struct_sys_tick___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtankstatus__s}{tankstatus\+\_\+s}} }{\pageref{structtankstatus__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_temperature_sensor}{Temperature\+Sensor}} }{\pageref{class_temperature_sensor}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___base___init_type_def}{T\+I\+M\+\_\+\+Base\+\_\+\+Init\+Type\+Def}} \\*T\+IM Time base Configuration Structure definition }{\pageref{struct_t_i_m___base___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def}{T\+I\+M\+\_\+\+Break\+Dead\+Time\+Config\+Type\+Def}} \\*T\+IM Break input(s) and Dead time configuration Structure definition }{\pageref{struct_t_i_m___break_dead_time_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{T\+I\+M\+\_\+\+Clear\+Input\+Config\+Type\+Def}} \\*T\+IM Clear Input Configuration Handle Structure definition }{\pageref{struct_t_i_m___clear_input_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{T\+I\+M\+\_\+\+Clock\+Config\+Type\+Def}} \\*Clock Configuration Handle Structure definition }{\pageref{struct_t_i_m___clock_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{T\+I\+M\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}} \\*T\+IM Encoder Configuration Structure definition }{\pageref{struct_t_i_m___encoder___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def}{T\+I\+M\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def}} \\*T\+IM Hall sensor Configuration Structure definition }{\pageref{struct_t_i_m___hall_sensor___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} \\*T\+IM Time Base Handle Structure definition }{\pageref{struct_t_i_m___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{T\+I\+M\+\_\+\+I\+C\+\_\+\+Init\+Type\+Def}} \\*T\+IM Input Capture Configuration Structure definition }{\pageref{struct_t_i_m___i_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___master_config_type_def}{T\+I\+M\+\_\+\+Master\+Config\+Type\+Def}} \\*T\+IM Master configuration Structure definition }{\pageref{struct_t_i_m___master_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{T\+I\+M\+\_\+\+O\+C\+\_\+\+Init\+Type\+Def}} \\*T\+IM Output Compare Configuration Structure definition }{\pageref{struct_t_i_m___o_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}} \\*T\+IM One Pulse Mode Configuration Structure definition }{\pageref{struct_t_i_m___one_pulse___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{T\+I\+M\+\_\+\+Slave\+Config\+Type\+Def}} \\*T\+IM Slave configuration Structure definition }{\pageref{struct_t_i_m___slave_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} \\*T\+IM }{\pageref{struct_t_i_m___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtime__s}{time\+\_\+s}} }{\pageref{structtime__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_time_stamp__t}{Time\+Stamp\+\_\+t}} }{\pageref{struct_time_stamp__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_p_i___type}{T\+P\+I\+\_\+\+Type}} \\*Structure type to access the Trace Port Interface Register (T\+PI) }{\pageref{struct_t_p_i___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtsk_task_control_block}{tsk\+Task\+Control\+Block}} }{\pageref{structtsk_task_control_block}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_a_r_t___init_type_def}{U\+A\+R\+T\+\_\+\+Init\+Type\+Def}} \\*U\+A\+RT Init Structure definition }{\pageref{struct_u_a_r_t___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionulframe32byte__u}{ulframe32byte\+\_\+u}} }{\pageref{unionulframe32byte__u}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} \\*Universal Synchronous Asynchronous Receiver Transmitter }{\pageref{struct_u_s_a_r_t___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionusartbuffer32__u}{usartbuffer32\+\_\+u}} }{\pageref{unionusartbuffer32__u}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+device\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___device_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Core\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___global_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___host_channel_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures }{\pageref{struct_u_s_b___o_t_g___host_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+Endpoint\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register }{\pageref{struct_u_s_b___o_t_g___i_n_endpoint_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+Endpoint\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionval32__u}{val32\+\_\+u}} }{\pageref{unionval32__u}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_water_level_sensor}{Water\+Level\+Sensor}} }{\pageref{class_water_level_sensor}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_water_tank}{Water\+Tank}} }{\pageref{class_water_tank}}{}
\item\contentsline{section}{\mbox{\hyperlink{structwframe_dl__s}{wframe\+Dl\+\_\+s}} }{\pageref{structwframe_dl__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structwframe_ul__s}{wframe\+Ul\+\_\+s}} }{\pageref{structwframe_ul__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_wireless}{Wireless}} }{\pageref{class_wireless}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_w_w_d_g___type_def}{W\+W\+D\+G\+\_\+\+Type\+Def}} \\*Window W\+A\+T\+C\+H\+D\+OG }{\pageref{struct_w_w_d_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_l_i_s_t}{x\+L\+I\+ST}} }{\pageref{structx_l_i_s_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_l_i_s_t___i_t_e_m}{x\+L\+I\+S\+T\+\_\+\+I\+T\+EM}} }{\pageref{structx_l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_m_e_m_o_r_y___r_e_g_i_o_n}{x\+M\+E\+M\+O\+R\+Y\+\_\+\+R\+E\+G\+I\+ON}} }{\pageref{structx_m_e_m_o_r_y___r_e_g_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_m_i_n_i___l_i_s_t___i_t_e_m}{x\+M\+I\+N\+I\+\_\+\+L\+I\+S\+T\+\_\+\+I\+T\+EM}} }{\pageref{structx_m_i_n_i___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionx_p_s_r___type}{x\+P\+S\+R\+\_\+\+Type}} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+P\+SR) }{\pageref{unionx_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___e_v_e_n_t___g_r_o_u_p}{x\+S\+T\+A\+T\+I\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+G\+R\+O\+UP}} }{\pageref{structx_s_t_a_t_i_c___e_v_e_n_t___g_r_o_u_p}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___l_i_s_t}{x\+S\+T\+A\+T\+I\+C\+\_\+\+L\+I\+ST}} }{\pageref{structx_s_t_a_t_i_c___l_i_s_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___l_i_s_t___i_t_e_m}{x\+S\+T\+A\+T\+I\+C\+\_\+\+L\+I\+S\+T\+\_\+\+I\+T\+EM}} }{\pageref{structx_s_t_a_t_i_c___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___m_i_n_i___l_i_s_t___i_t_e_m}{x\+S\+T\+A\+T\+I\+C\+\_\+\+M\+I\+N\+I\+\_\+\+L\+I\+S\+T\+\_\+\+I\+T\+EM}} }{\pageref{structx_s_t_a_t_i_c___m_i_n_i___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___q_u_e_u_e}{x\+S\+T\+A\+T\+I\+C\+\_\+\+Q\+U\+E\+UE}} }{\pageref{structx_s_t_a_t_i_c___q_u_e_u_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___s_t_r_e_a_m___b_u_f_f_e_r}{x\+S\+T\+A\+T\+I\+C\+\_\+\+S\+T\+R\+E\+A\+M\+\_\+\+B\+U\+F\+F\+ER}} }{\pageref{structx_s_t_a_t_i_c___s_t_r_e_a_m___b_u_f_f_e_r}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___t_c_b}{x\+S\+T\+A\+T\+I\+C\+\_\+\+T\+CB}} }{\pageref{structx_s_t_a_t_i_c___t_c_b}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___t_i_m_e_r}{x\+S\+T\+A\+T\+I\+C\+\_\+\+T\+I\+M\+ER}} }{\pageref{structx_s_t_a_t_i_c___t_i_m_e_r}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s}{x\+T\+A\+S\+K\+\_\+\+P\+A\+R\+A\+M\+E\+T\+E\+RS}} }{\pageref{structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_t_a_s_k___s_t_a_t_u_s}{x\+T\+A\+S\+K\+\_\+\+S\+T\+A\+T\+US}} }{\pageref{structx_t_a_s_k___s_t_a_t_u_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_t_i_m_e___o_u_t}{x\+T\+I\+M\+E\+\_\+\+O\+UT}} }{\pageref{structx_t_i_m_e___o_u_t}}{}
\end{DoxyCompactList}
