library ieee ;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;

-----------------------------------------------------

entity lab2 is
port(	
	
	--inputs
	clock:		in std_logic;
	reset:		in std_logic;
	velocity:	in std_logic;
	
	--outputs

);
end lab2;

-----------------------------------------------------

architecture FSM of lab2 is

	signal clockTimer: integer:= 0; --2hz 
	signal count: integer := 0;

begin

-- this process verify the number of the count
process(clock) 
	
	begin
	

end process;						  

process(number) begin
 

end process;

end FSM;