// Seed: 3254101705
`timescale 1ps / 1ps
module module_0 (
    input  id_0
    , id_3,
    output id_1,
    input  id_2
);
  assign id_3 = 1;
  logic id_4 = id_3;
  logic id_5;
  pulldown (id_1, id_3, 1, id_1, id_2);
endmodule
