# Tiny Tapeout project information
project:
  title:        "jimbo-0"      # Project title
  author:       "Kellen Yu"      # Your name
  discord:      "frogger1219"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Simple 4 bit CPU, 12-bit address width"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     60000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_ringedSquid_top"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_ringedSquid_top.v"
    - "CPU.v"
    - "ALU.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "BUS_ADDR_4"
  uo[1]: "BUS_ADDR_5"
  uo[2]: "BUS_ADDR_6"
  uo[3]: "BUS_ADDR_7"
  uo[4]: "BUS_ADDR_8"
  uo[5]: "BUS_ADDR_9"
  uo[6]: "BUS_ADDR_10"
  uo[7]: "W_ENABLE"

  # Bidirectional pins
  uio[0]: "BUS_DATA_0"
  uio[1]: "BUS_DATA_1"
  uio[2]: "BUS_DATA_2"
  uio[3]: "BUS_DATA_3"
  uio[4]: "BUS_ADDR_0"
  uio[5]: "BUS_ADDR_1"
  uio[6]: "BUS_ADDR_2"
  uio[7]: "BUS_ADDR_3"

# Do not change!
yaml_version: 6
