;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP -7, @-20
	JMN @72, #201
	JMN @602, #259
	SUB <0, @2
	ADD 270, 0
	ADD 270, 0
	MOV -7, <-20
	SUB -7, <-420
	SUB @121, 103
	SUB 30, 201
	CMP @121, 103
	SLT 670, 30
	SUB #72, @201
	JMN <127, 100
	JMN <123, 106
	JMN <127, 100
	ADD -700, -0
	SUB @127, 100
	SLT 670, 30
	SLT 12, @10
	MOV -3, <-20
	MOV -3, <-20
	MOV <-1, -20
	MOV -7, <-20
	MOV @117, 106
	SPL 0, -202
	JMP -3, @-20
	SUB @121, 103
	JMN <121, 103
	JMN <3, 0
	SUB @121, 103
	CMP 670, 30
	ADD 910, -360
	MOV -1, <-20
	DAT #117, #106
	CMP -7, <-420
	MOV -3, <-20
	MOV <-1, -20
	CMP #72, @201
	MOV -7, <-20
	DJN -1, @-20
	MOV -3, <-20
	SPL 0, -202
	JMN 0, <2
	CMP -7, <-420
	SUB -7, <-420
	MOV -7, <-20
