float_to_q6_10.vhd,vhdl,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/float_to_q6_10/sim/float_to_q6_10.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
