designtop="SAR.test_sar8:schematic"
cell="voltage_gene" lib="SAR" view="verilogams" 
cell="vcvs" view="analogtext" 
cell="pe3" view="analogtext" 
cell="IN_3VX4" lib="D_CELLS_3V" view="verilogams" 
cell="switched_comparator" lib="SAR" view="verilogams" 
cell="digital_part" lib="SAR" view="a3" 
cell="switch" lib="SAR" view="schematic" 
cell="capacitor" view="analogtext" 
cell="sar8" lib="SAR" view="schematic" 
cell="ne3" view="analogtext" 
cell="vsource" view="analogtext" 
cell="save_es" lib="SAR" view="verilogams" 
cell="NA2_3VX1" lib="D_CELLS_3V" view="verilogams" 
cell="digital_gene" lib="SAR" view="a1" 
cell="switch2" lib="SAR" view="schematic" 
