OUTPUT_ARCH( "riscv" )
ENTRY( _entry )

MEMORY
{
  RAM   (rwx) : ORIGIN = 0x20000000, LENGTH = 64k
}

SECTIONS
{

}
