======================================================================

Annotating SDF timing data:
  Compiled SDF file:     /ibe/users/da220/Cadence/WORK_TSMC180FORTE/THESIS/TB_TOP_128_32_8/.CHARACTERIZATION/SIGNALS_VDDL_128_32_8_final.sdf.X
  Log file:              /ibe/users/da220/Cadence/WORK_TSMC180FORTE/THESIS/TB_TOP_128_32_8/.CHARACTERIZATION/SIGNALS_VDDL_128_32_8_final.sdf.X_sdf_annotation.log
  Backannotation scope:  TB_TOP_128_32_8.TOP.SIGNALS_VDDL
  Configuration file:    
  MTM control:           MAXIMUM
  Scale factors:         
  Scale type:            

Time units: 1ns


Annotating to instance FE_OFC6_WRITE_VDDH of module CKND4BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.085, 0.052)

Annotating to instance FE_OFC5_SA_EN_L of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.688, 0.423)

Annotating to instance FE_OFC4_PRE_L of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.612, 0.389)

Annotating to instance FE_OFC3_DVLP_L of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.61, 0.388)

Annotating to instance FE_OFC2_NOT_READ_VDDL_1 of module BUFFD6BWP7T
	ABSOLUTE (IOPATH I Z) = (0.602, 0.37)

Annotating to instance FE_OFC1_NOT_WRITE_VDDL of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.614, 0.391)

Annotating to instance FE_OFC0_WRITE_VDDL of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.616, 0.395)

Annotating to instance U7_g1__8780 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.158, 1.834)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.275, 3.218, 0.25, 1.796)

Annotating to instance U7_g4__4296 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.291, 2.007)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.275, 3.327, 0.251, 1.934)

Annotating to instance U7_g5__3772 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.274, 1.983)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.275, 3.314, 0.251, 1.916)

Annotating to instance U7_g6__1474 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.211, 1.901)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.275, 3.262, 0.251, 1.852)

Annotating to instance U7_g7__4547 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.16, 1.837)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.275, 3.22, 0.25, 1.798)

Annotating to instance U7_g8__9682 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.199, 1.885)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.275, 3.252, 0.251, 1.839)

Annotating to instance U7_g9__2683 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.189, 1.873)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.275, 3.244, 0.251, 1.829)

Annotating to instance U7_g10__1309 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.161, 1.838)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.275, 3.22, 0.251, 1.799)

Annotating to instance g11 of module INVD2P5BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.69, 0.378)

Annotating to instance g12 of module INVD2P5BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.684, 0.372)

Annotating to instance U1_out_reg of module LHQD2BWP7T
	ABSOLUTE (IOPATH D Q) = (0.144, 0.235)
	ABSOLUTE (IOPATH E Q) = (0.218, 0.217)
	TIMINGCHECK (WIDTH (posedge E) (0.166))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.019) (-0.002))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.185) (-0.128))

Annotating to instance U3_out_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.331, 0.213)
	ABSOLUTE (IOPATH D Q) = (0.115, 0.189)
	ABSOLUTE (IOPATH E QN) = (0.312, 0.287)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.005) (0.012))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.157) (-0.105))

Annotating to instance U4_out_reg of module LHQD2BWP7T
	ABSOLUTE (IOPATH D Q) = (0.15, 0.229)
	ABSOLUTE (IOPATH E Q) = (0.228, 0.228)
	TIMINGCHECK (WIDTH (posedge E) (0.166))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.015) (0.002))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.168) (-0.11))

Annotating to instance U6_out_reg of module LHQD1BWP7T
	ABSOLUTE (IOPATH D Q) = (0.161, 0.222)
	ABSOLUTE (IOPATH E Q) = (0.238, 0.22)
	TIMINGCHECK (WIDTH (posedge E) (0.122))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.002) (0.014))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.127) (-0.088))

Annotating to instance U5_out_reg of module LHQD2BWP7T
	ABSOLUTE (IOPATH D Q) = (0.153, 0.231)
	ABSOLUTE (IOPATH E Q) = (0.23, 0.23)
	TIMINGCHECK (WIDTH (posedge E) (0.166))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.015) (0.001))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.168) (-0.11))

Annotating to instance g17 of module INVD1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.125, 0.011)

Annotating to instance g21 of module INVD1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.132, 0.016)

Annotating to instance U1_mid_reg of module LHQD2BWP7T
	ABSOLUTE (IOPATH D Q) = (0.141, 0.225)
	ABSOLUTE (IOPATH E Q) = (0.217, 0.216)
	TIMINGCHECK (WIDTH (posedge E) (0.166))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.017) (-0.001))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.176) (-0.118))

Annotating to instance U3_mid_reg of module LHQD1BWP7T
	ABSOLUTE (IOPATH D Q) = (0.206, 0.267)
	ABSOLUTE (IOPATH E Q) = (0.278, 0.253)
	TIMINGCHECK (WIDTH (posedge E) (0.122))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.007) (0.01))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.14) (-0.101))

Annotating to instance U4_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.272, 0.184)
	ABSOLUTE (IOPATH D Q) = (0.118, 0.187)
	ABSOLUTE (IOPATH E QN) = (0.255, 0.254)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.008) (0.009))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.155) (-0.103))

Annotating to instance U6_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.274, 0.185)
	ABSOLUTE (IOPATH D Q) = (0.119, 0.188)
	ABSOLUTE (IOPATH E QN) = (0.256, 0.254)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.009) (0.009))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.156) (-0.104))

Annotating to instance U5_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.272, 0.184)
	ABSOLUTE (IOPATH D Q) = (0.117, 0.186)
	ABSOLUTE (IOPATH E QN) = (0.257, 0.255)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.008) (0.01))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.154) (-0.101))

Annotating to instance g31 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.122, 0.086)

Annotating to instance g29 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.134, 0.099)

Annotating to instance g32 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.144, 0.108)

Annotating to instance g30 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.152, 0.116)
   assign WRITE_2 = WRITE ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_5V/CONTROLLER_5V_128_32_8/functional/verilog.v,177|8): The interconnect source TB_TOP_128_32_8.TOP.CONTROLLER.controller1_N_ADDRESS_EN_reg.Q is separated by a unidirectional continuous assign from the destination TB_TOP_128_32_8.TOP.CONTROLLER.WRITE_2.  The port annotation will still occur.
   assign NOT_WRITE_2 = NOT_WRITE ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_5V/CONTROLLER_5V_128_32_8/functional/verilog.v,176|8): The interconnect source TB_TOP_128_32_8.TOP.CONTROLLER.g1760.ZN is separated by a unidirectional continuous assign from the destination TB_TOP_128_32_8.TOP.CONTROLLER.NOT_WRITE_2.  The port annotation will still occur.
   assign NOT_READ_VDDL_2 = NOT_READ_VDDL_1 ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_1_8V/SIGNALS_VDDL_128_32_8/functional/verilog.v,65|8): The interconnect source TB_TOP_128_32_8.TOP.SIGNALS_VDDL.FE_OFC2_NOT_READ_VDDL_1.Z is separated by a unidirectional continuous assign from the destination TB_TOP_128_32_8.TOP.SIGNALS_VDDL.NOT_READ_VDDL_2.  The port annotation will still occur.
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U6_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U6_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.FE_OFC5_SA_EN_L.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U5_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U5_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.FE_OFC4_PRE_L.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U4_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U4_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.FE_OFC3_DVLP_L.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U3_mid_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U3_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.FE_OFC2_NOT_READ_VDDL_1.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U1_mid_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U1_mid_reg.D = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.FE_OFC1_NOT_WRITE_VDDL.I = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U1_out_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U1_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.FE_OFC0_WRITE_VDDL.I = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.FE_OFC6_WRITE_VDDH.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.g31.I = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.g32.I = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.g29.I = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.g30.I = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U3_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U3_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U4_mid_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U4_mid_reg.D = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U6_mid_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U6_mid_reg.D = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U5_mid_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U5_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.WRITE_VDDL = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.g17.I = (0.009)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.NOT_WRITE_VDDL = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.g11.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.READ_VDDL_1 = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.g21.I = (0.008)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.NOT_READ_VDDL_1 = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.NOT_READ_VDDL_2 = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.g12.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.READ_VDDL_2 = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.DVLP_L = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.PRE_L = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U7_g1__8780.OE = (0.008, 0.009)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U7_g1__8780.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U7_g4__4296.OE = (0.02)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U7_g4__4296.I = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U7_g5__3772.OE = (0.02)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U7_g5__3772.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U7_g6__1474.OE = (0.028)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U7_g6__1474.I = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U7_g7__4547.OE = (0.009)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U7_g7__4547.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U7_g8__9682.OE = (0.028)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U7_g8__9682.I = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U7_g9__2683.OE = (0.023, 0.024)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U7_g9__2683.I = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U7_g10__1309.OE = (0.02)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.U7_g10__1309.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.SA_EN_L = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.Z_BUS[7] = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.Z_BUS[6] = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.Z_BUS[5] = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.Z_BUS[4] = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.Z_BUS[3] = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.Z_BUS[2] = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.Z_BUS[1] = (0)
ABSOLUTE PORT: TB_TOP_128_32_8.TOP.SIGNALS_VDDL.Z_BUS[0] = (0)
