<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>SUBS (immediate) -- A64</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">SUBS (immediate)</h2><p id="desc">
      <p class="aml">Subtract (immediate), setting flags, subtracts an optionally-shifted immediate value from a register value, and writes the result to the destination register. It updates the condition flags based on the result.</p>
    </p><p id="desc">This instruction is used by the alias <a href="cmp_subs_addsub_imm.html" title="Compare (immediate)">CMP (immediate)</a>.</p>
    <p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">1</td><td class="lr">1</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td colspan="2" class="lr">shift</td><td colspan="12" class="lr">imm12</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td></td><td class="droppedname">op</td><td class="droppedname">S</td><td colspan="5"></td><td colspan="2"></td><td colspan="12"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">32-bit<span class="bitdiff"> (sf == 0)</span></h4><p class="asm-code"><a name="SUBS_32S_addsub_imm" id="SUBS_32S_addsub_imm">SUBS  <a href="#wd" title="32-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Wd&gt;</a>, <a href="#wn_wsp" title="32-bit source general-purpose register or WSP (field &quot;Rn&quot;)">&lt;Wn|WSP&gt;</a>, #<a href="#imm" title="Unsigned immediate [0-4095] (field &quot;imm12&quot;)">&lt;imm&gt;</a>{, <a href="#shift" title="Optional left shift to apply to the immediate, default LSL #0 (field &quot;shift&quot;) [LSL #0,LSL #12]">&lt;shift&gt;</a>}</a></p></div><div class="encoding"><h4 class="encoding">64-bit<span class="bitdiff"> (sf == 1)</span></h4><p class="asm-code"><a name="SUBS_64S_addsub_imm" id="SUBS_64S_addsub_imm">SUBS  <a href="#xd" title="64-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Xd&gt;</a>, <a href="#xn_sp" title="64-bit source general-purpose register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>, #<a href="#imm" title="Unsigned immediate [0-4095] (field &quot;imm12&quot;)">&lt;imm&gt;</a>{, <a href="#shift" title="Optional left shift to apply to the immediate, default LSL #0 (field &quot;shift&quot;) [LSL #0,LSL #12]">&lt;shift&gt;</a>}</a></p></div><p class="pseudocode">integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer datasize = if sf == '1' then 64 else 32;
bits(datasize) imm;

case shift of
    when '00' imm = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm12, datasize);
    when '01' imm = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm12:<a href="shared_pseudocode.html#impl-shared.Zeros.1" title="function: bits(N) Zeros(integer N)">Zeros</a>(12), datasize);
    when '1x' <a href="shared_pseudocode.html#impl-shared.ReservedValue.0" title="function: ReservedValue()">ReservedValue</a>();</p>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Wd&gt;</td><td><a name="wd" id="wd">
        
          <p class="aml">Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Wn|WSP&gt;</td><td><a name="wn_wsp" id="wn_wsp">
        
          <p class="aml">Is the 32-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Xd&gt;</td><td><a name="xd" id="xd">
        
          <p class="aml">Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Xn|SP&gt;</td><td><a name="xn_sp" id="xn_sp">
        
          <p class="aml">Is the 64-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;imm&gt;</td><td><a name="imm" id="imm">
        
          <p class="aml">Is an unsigned immediate, in the range 0 to 4095, encoded in the "imm12" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;shift&gt;</td><td><a name="shift" id="shift">
        Is the optional left shift to apply to the immediate, defaulting to LSL #0 and 
    encoded in 
    <q>shift</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">shift</th>
                <th class="symbol">&lt;shift&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00</td>
                <td class="symbol">LSL #0</td>
              </tr>
              <tr>
                <td class="bitfield">01</td>
                <td class="symbol">LSL #12</td>
              </tr>
              <tr>
                <td class="bitfield">1x</td>
                <td class="symbol">RESERVED</td>
              </tr>
            </tbody>
          
        </table>
      </a></td></tr></table></div><p class="syntax-notes"></p><a name="aliasconditions" id="aliasconditions"></a><h3 class="aliastable">Alias Conditions</h3><table class="aliastable"><thead><tr><th>Alias</th><th>Is preferred when</th></tr></thead><tbody><tr><td><a href="cmp_subs_addsub_imm.html" title="Compare (immediate)">CMP (immediate)</a></td><td class="notfirst"><span class="pseudocode">Rd == '11111'</span></td></tr></tbody></table>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">bits(datasize) result;
bits(datasize) operand1 = if n == 31 then <a href="shared_pseudocode.html#impl-aarch64.SP.read.0" title="accessor: bits(width) SP[]">SP</a>[] else <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[n];
bits(datasize) operand2;
bits(4) nzcv;

operand2 = <a href="shared_pseudocode.html#impl-shared.NOT.1" title="function: bits(N) NOT(bits(N) x)">NOT</a>(imm);
(result, nzcv) = <a href="shared_pseudocode.html#impl-shared.AddWithCarry.3" title="function: (bits(N), bits(4)) AddWithCarry(bits(N) x, bits(N) y, bit carry_in)">AddWithCarry</a>(operand1, operand2, '1');

PSTATE.&lt;N,Z,C,V&gt; = nzcv;

<a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value">X</a>[d] = result;</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p></body></html>
