(pcb /home/showard/scimpy/scimpy/boards/volumebuffer/volumebuffer.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.5+dfsg1-4")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  28448 -51816  87630 -51816  87630 -15748  28448 -15748
            28448 -51816  28448 -51816)
    )
    (plane GND (polygon F.Cu 0  87122 -51308  28956 -51308  28956 -16256  87122 -16256))
    (plane GND (polygon B.Cu 0  87122 -51308  28956 -51308  28956 -16256  87122 -16256))
    (via "Via[0-1]_685.8:330.2_um")
    (rule
      (width 254)
      (clearance 254.1)
      (clearance 254.1 (type default_smd))
      (clearance 63.5 (type smd_smd))
    )
  )
  (placement
    (component scimpy_library:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (place R16 62230 -19050 front 270 (PN Rph))
      (place R15 62738 -41656 front 90 (PN Rph))
      (place R14 49276 -19050 front 270 (PN Rbs2))
      (place R13 67818 -41656 front 90 (PN 2K2))
      (place R3 75946 -36576 front 270 (PN 2K2))
      (place R2 73152 -19050 front 270 (PN 2K2))
      (place R1 75692 -24130 front 90 (PN 2K2))
      (place R12 65278 -36576 front 270 (PN 2K2))
      (place R11 64770 -19050 front 270 (PN 2K2))
      (place R10 67310 -24130 front 90 (PN 2K2))
      (place R9 46736 -24130 front 90 (PN Rbs1))
      (place R8 49784 -36576 front 270 (PN Rbs2))
      (place R7 47244 -41656 front 90 (PN Rbs1))
      (place R6 78486 -41656 front 90 (PN Rph))
      (place R5 78232 -19050 front 270 (PN Rph))
      (place R4 73457.9 -41664.7 front 90 (PN 2K2))
    )
    (component Mounting_Holes:MountingHole_3.2mm_M3
      (place mnt1 33782 -46990 front 0 (PN MountingHole_3.2mm_M3))
      (place REF** 33782 -19558 front 0 (PN MountingHole_3.2mm_M3))
      (place mnt3 83312 -19558 front 0 (PN MountingHole_3.2mm_M3))
      (place mnt2 83312 -46990 front 0 (PN MountingHole_3.2mm_M3))
    )
    (component Socket_Strips:Socket_Strip_Angled_1x07
      (place P1 61722 -47244 front 0 (PN CONN_01X07))
    )
    (component "Housings_DIP:DIP-8_W7.62mm"
      (place U2 45212 -34036 front 90 (PN TL072))
    )
    (component "Housings_DIP:DIP-14_W7.62mm"
      (place U1 63246 -34036 front 90 (PN TL074))
    )
    (component Capacitors_ThroughHole:C_Disc_D6_P5
      (place C10 57912 -31242 front 90 (PN 100n))
      (place C9 58674 -41656 front 90 (PN 100n))
      (place C5 43180 -36576 front 270 (PN 100n))
      (place C3 83820 -32004 front 90 (PN 100n))
      (place C2 82550 -41656 front 90 (PN 100n))
      (place C7 53340 -19050 front 270 (PN 100n))
    )
    (component Capacitors_ThroughHole:C_Disc_D3_P2.5
      (place C8 70155.9 -24098.7 front 90 (PN 100n))
      (place C4 70663.9 -39124.7 front 90 (PN 100n))
      (place C1 42926 -24130 front 90 (PN 100n))
      (place C6 53340 -36616 front 270 (PN 100n))
    )
    (component "Terminal_Blocks:TerminalBlock_Pheonix_MKDS1.5-3pol"
      (place P2 33782 -27940 front 270 (PN CONN_01X03))
    )
    (component "Connectors_Molex:Molex_KK-6410-06_06x2.54mm_Straight"
      (place RV1 56134 -46736 front 180 (PN DUAL_POT))
    )
  )
  (library
    (image scimpy_library:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (outline (path signal 100  740 800  740 -800))
      (outline (path signal 100  740 -800  4340 -800))
      (outline (path signal 100  4340 -800  4340 800))
      (outline (path signal 100  4340 800  740 800))
      (outline (path signal 100  0 0  740 0))
      (outline (path signal 100  5080 0  4340 0))
      (outline (path signal 120  680 860  4400 860))
      (outline (path signal 120  680 -860  4400 -860))
      (outline (path signal 50  -950 1150  -950 -1150))
      (outline (path signal 50  -950 -1150  6050 -1150))
      (outline (path signal 50  6050 -1150  6050 1150))
      (outline (path signal 50  6050 1150  -950 1150))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 5080 0)
    )
    (image Mounting_Holes:MountingHole_3.2mm_M3
      (outline (path signal 150  3200 0  3043.38 -988.854  2588.85 -1880.91  1880.91 -2588.85
            988.854 -3043.38  0 -3200  -988.854 -3043.38  -1880.91 -2588.85
            -2588.85 -1880.91  -3043.38 -988.854  -3200 0  -3043.38 988.854
            -2588.85 1880.91  -1880.91 2588.85  -988.854 3043.38  0 3200
            988.854 3043.38  1880.91 2588.85  2588.85 1880.91  3043.38 988.854))
      (outline (path signal 50  3450 0  3281.14 -1066.11  2791.11 -2027.86  2027.86 -2791.11
            1066.11 -3281.14  0 -3450  -1066.11 -3281.14  -2027.86 -2791.11
            -2791.11 -2027.86  -3281.14 -1066.11  -3450 0  -3281.14 1066.11
            -2791.11 2027.86  -2027.86 2791.11  -1066.11 3281.14  0 3450
            1066.11 3281.14  2027.86 2791.11  2791.11 2027.86  3281.14 1066.11))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image Socket_Strips:Socket_Strip_Angled_1x07
      (outline (path signal 50  -1750 1500  -1750 -10600))
      (outline (path signal 50  17000 1500  17000 -10600))
      (outline (path signal 50  -1750 1500  17000 1500))
      (outline (path signal 50  -1750 -10600  17000 -10600))
      (outline (path signal 150  13970 -1270  16510 -1270))
      (outline (path signal 150  13970 -10100  16510 -10100))
      (outline (path signal 150  16510 -10100  16510 -1270))
      (outline (path signal 150  13970 -10100  13970 -1270))
      (outline (path signal 150  11430 -10100  13970 -10100))
      (outline (path signal 150  11430 -1270  13970 -1270))
      (outline (path signal 150  8890 -1270  11430 -1270))
      (outline (path signal 150  8890 -10100  11430 -10100))
      (outline (path signal 150  11430 -10100  11430 -1270))
      (outline (path signal 150  8890 -10100  8890 -1270))
      (outline (path signal 150  6350 -10100  8890 -10100))
      (outline (path signal 150  6350 -1270  8890 -1270))
      (outline (path signal 150  3810 -1270  6350 -1270))
      (outline (path signal 150  3810 -10100  6350 -10100))
      (outline (path signal 150  6350 -10100  6350 -1270))
      (outline (path signal 150  3810 -10100  3810 -1270))
      (outline (path signal 150  1270 -10100  3810 -10100))
      (outline (path signal 150  1270 -1270  1270 -10100))
      (outline (path signal 150  1270 -1270  3810 -1270))
      (outline (path signal 150  -1270 -1270  1270 -1270))
      (outline (path signal 150  0 1400  -1550 1400))
      (outline (path signal 150  -1550 1400  -1550 0))
      (outline (path signal 150  -1270 -1270  -1270 -10100))
      (outline (path signal 150  -1270 -10100  1270 -10100))
      (outline (path signal 150  1270 -10100  1270 -1270))
      (pin Rect[A]Pad_1727.2x2032_um 1 0 0)
      (pin Oval[A]Pad_1727.2x2032_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x2032_um 3 5080 0)
      (pin Oval[A]Pad_1727.2x2032_um 4 7620 0)
      (pin Oval[A]Pad_1727.2x2032_um 5 10160 0)
      (pin Oval[A]Pad_1727.2x2032_um 6 12700 0)
      (pin Oval[A]Pad_1727.2x2032_um 7 15240 0)
    )
    (image "Housings_DIP:DIP-8_W7.62mm"
      (outline (path signal 50  -1050 2450  -1050 -10100))
      (outline (path signal 50  8650 2450  8650 -10100))
      (outline (path signal 50  -1050 2450  8650 2450))
      (outline (path signal 50  -1050 -10100  8650 -10100))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -9915  7485 -8645))
      (outline (path signal 150  135 -9915  135 -8645))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -9915  7485 -9915))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (image "Housings_DIP:DIP-14_W7.62mm"
      (outline (path signal 50  -1050 2450  -1050 -17700))
      (outline (path signal 50  8650 2450  8650 -17700))
      (outline (path signal 50  -1050 2450  8650 2450))
      (outline (path signal 50  -1050 -17700  8650 -17700))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -17535  7485 -16265))
      (outline (path signal 150  135 -17535  135 -16265))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -17535  7485 -17535))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image Capacitors_ThroughHole:C_Disc_D6_P5
      (outline (path signal 50  -950 2500  5950 2500))
      (outline (path signal 50  5950 2500  5950 -2500))
      (outline (path signal 50  5950 -2500  -950 -2500))
      (outline (path signal 50  -950 -2500  -950 2500))
      (outline (path signal 150  -500 2250  5500 2250))
      (outline (path signal 150  5500 -2250  -500 -2250))
      (pin Rect[A]Pad_1400x1400_um 1 0 0)
      (pin Round[A]Pad_1400_um 2 5000 0)
    )
    (image Capacitors_ThroughHole:C_Disc_D3_P2.5
      (outline (path signal 50  -900 1500  3400 1500))
      (outline (path signal 50  3400 1500  3400 -1500))
      (outline (path signal 50  3400 -1500  -900 -1500))
      (outline (path signal 50  -900 -1500  -900 1500))
      (outline (path signal 150  -250 1250  2750 1250))
      (outline (path signal 150  2750 -1250  -250 -1250))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 2500 0)
    )
    (image "Terminal_Blocks:TerminalBlock_Pheonix_MKDS1.5-3pol"
      (outline (path signal 50  -2700 -4800  -2700 5400))
      (outline (path signal 50  12700 -4800  -2700 -4800))
      (outline (path signal 50  12700 5400  12700 -4800))
      (outline (path signal 50  -2700 5400  12700 5400))
      (outline (path signal 150  12000 -100  11902.1 -718.034  11618 -1275.57  11175.6 -1718.03
            10618 -2002.11  10000 -2100  9381.97 -2002.11  8824.43 -1718.03
            8381.97 -1275.57  8097.89 -718.034  8000 -100  8097.89 518.034
            8381.97 1075.57  8824.43 1518.03  9381.97 1802.11  10000 1900
            10618 1802.11  11175.6 1518.03  11618 1075.57  11902.1 518.034))
      (outline (path signal 150  7500 -4100  7500 -4600))
      (outline (path signal 150  2500 -4100  2500 -4600))
      (outline (path signal 150  7000 -100  6902.11 -718.034  6618.03 -1275.57  6175.57 -1718.03
            5618.03 -2002.11  5000 -2100  4381.97 -2002.11  3824.43 -1718.03
            3381.97 -1275.57  3097.89 -718.034  3000 -100  3097.89 518.034
            3381.97 1075.57  3824.43 1518.03  4381.97 1802.11  5000 1900
            5618.03 1802.11  6175.57 1518.03  6618.03 1075.57  6902.11 518.034))
      (outline (path signal 150  2000 -100  1902.11 -718.034  1618.03 -1275.57  1175.57 -1718.03
            618.034 -2002.11  0 -2100  -618.034 -2002.11  -1175.57 -1718.03
            -1618.03 -1275.57  -1902.11 -718.034  -2000 -100  -1902.11 518.034
            -1618.03 1075.57  -1175.57 1518.03  -618.034 1802.11  0 1900
            618.034 1802.11  1175.57 1518.03  1618.03 1075.57  1902.11 518.034))
      (outline (path signal 150  -2500 -2600  12500 -2600))
      (outline (path signal 150  -2500 2300  12500 2300))
      (outline (path signal 150  -2500 -4100  12500 -4100))
      (outline (path signal 150  -2500 -4600  12500 -4600))
      (outline (path signal 150  12500 -4600  12500 5200))
      (outline (path signal 150  12500 5200  -2500 5200))
      (outline (path signal 150  -2500 5200  -2500 -4600))
      (pin Round[A]Pad_2500_um 3 10000 0)
      (pin Rect[A]Pad_2500x2500_um 1 0 0)
      (pin Round[A]Pad_2500_um 2 5000 0)
    )
    (image "Connectors_Molex:Molex_KK-6410-06_06x2.54mm_Straight"
      (outline (path signal 150  -1370 3020  -1370 -2980))
      (outline (path signal 150  -1370 -2980  14070 -2980))
      (outline (path signal 150  14070 -2980  14070 3020))
      (outline (path signal 150  14070 3020  -1370 3020))
      (outline (path signal 150  0 -2980  0 -1980))
      (outline (path signal 150  0 -1980  12700 -1980))
      (outline (path signal 150  12700 -1980  12700 -2980))
      (outline (path signal 150  0 -1980  250 -1550))
      (outline (path signal 150  250 -1550  12450 -1550))
      (outline (path signal 150  12450 -1550  12700 -1980))
      (outline (path signal 150  250 -2980  250 -1980))
      (outline (path signal 150  12450 -2980  12450 -1980))
      (outline (path signal 150  -800 3020  -800 2400))
      (outline (path signal 150  -800 2400  800 2400))
      (outline (path signal 150  800 2400  800 3020))
      (outline (path signal 150  1740 3020  1740 2400))
      (outline (path signal 150  1740 2400  3340 2400))
      (outline (path signal 150  3340 2400  3340 3020))
      (outline (path signal 150  4280 3020  4280 2400))
      (outline (path signal 150  4280 2400  5880 2400))
      (outline (path signal 150  5880 2400  5880 3020))
      (outline (path signal 150  6820 3020  6820 2400))
      (outline (path signal 150  6820 2400  8420 2400))
      (outline (path signal 150  8420 2400  8420 3020))
      (outline (path signal 150  9360 3020  9360 2400))
      (outline (path signal 150  9360 2400  10960 2400))
      (outline (path signal 150  10960 2400  10960 3020))
      (outline (path signal 150  11900 3020  11900 2400))
      (outline (path signal 150  11900 2400  13500 2400))
      (outline (path signal 150  13500 2400  13500 3020))
      (outline (path signal 50  -1900 -3500  -1900 3550))
      (outline (path signal 50  -1900 3550  14600 3550))
      (outline (path signal 50  14600 3550  14600 -3500))
      (outline (path signal 50  14600 -3500  -1900 -3500))
      (pin Rect[A]Pad_2000x2600_um 1 0 0)
      (pin Oval[A]Pad_2000x2600_um 2 2540 0)
      (pin Oval[A]Pad_2000x2600_um 3 5080 0)
      (pin Oval[A]Pad_2000x2600_um 4 7620 0)
      (pin Oval[A]Pad_2000x2600_um 5 10160 0)
      (pin Oval[A]Pad_2000x2600_um 6 12700 0)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_2500_um
      (shape (circle F.Cu 2500))
      (shape (circle B.Cu 2500))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x2032_um
      (shape (path F.Cu 1727.2  0 -152.4  0 152.4))
      (shape (path B.Cu 1727.2  0 -152.4  0 152.4))
      (attach off)
    )
    (padstack Oval[A]Pad_2000x2600_um
      (shape (path F.Cu 2000  0 -300  0 300))
      (shape (path B.Cu 2000  0 -300  0 300))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x2600_um
      (shape (rect F.Cu -1000 -1300 1000 1300))
      (shape (rect B.Cu -1000 -1300 1000 1300))
      (attach off)
    )
    (padstack Rect[A]Pad_2500x2500_um
      (shape (rect F.Cu -1250 -1250 1250 1250))
      (shape (rect B.Cu -1250 -1250 1250 1250))
      (attach off)
    )
    (padstack Rect[A]Pad_1300x1300_um
      (shape (rect F.Cu -650 -650 650 650))
      (shape (rect B.Cu -650 -650 650 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1400x1400_um
      (shape (rect F.Cu -700 -700 700 700))
      (shape (rect B.Cu -700 -700 700 700))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x2032_um
      (shape (rect F.Cu -863.6 -1016 863.6 1016))
      (shape (rect B.Cu -863.6 -1016 863.6 1016))
      (attach off)
    )
    (padstack "Via[0-1]_685.8:330.2_um"
      (shape (circle F.Cu 685.8))
      (shape (circle B.Cu 685.8))
      (attach off)
    )
  )
  (network
    (net GND
      (pins R16-1 P1-3 R15-1 R14-1 C8-2 C4-1 R8-2 R6-1 R5-1 C1-2 C6-2 P2-2 RV1-3 RV1-6)
    )
    (net "Net-(C7-Pad2)"
      (pins U2-6 R14-2 R9-1 C7-2)
    )
    (net "Net-(RV1-Pad2)"
      (pins U2-3 RV1-2)
    )
    (net "Net-(RV1-Pad5)"
      (pins U2-5 RV1-5)
    )
    (net /left_in
      (pins P2-1 RV1-4)
    )
    (net "Net-(R1-Pad1)"
      (pins U1-10 R2-2 R1-1)
    )
    (net "Net-(C2-Pad1)"
      (pins U1-8 R3-2 R2-1 C2-1)
    )
    (net "Net-(C2-Pad2)"
      (pins U1-6 C2-2 R6-2)
    )
    (net /left_bass
      (pins P1-4 U2-1 C5-1 C3-1 R1-2 R7-2)
    )
    (net /right_bass
      (pins P1-6 U2-7 C10-1 R10-2 R9-2 C7-1)
    )
    (net /left_tweet
      (pins P1-5 U1-7 R4-1)
    )
    (net /right_tweet
      (pins P1-7 U1-1 R13-1)
    )
    (net "Net-(R3-Pad1)"
      (pins U1-5 R3-1 R4-2)
    )
    (net /right_in
      (pins P2-3 RV1-1)
    )
    (net "Net-(C3-Pad2)"
      (pins U1-9 C3-2 R5-2)
    )
    (net "Net-(C5-Pad2)"
      (pins U2-2 C5-2 R8-1 R7-1)
    )
    (net "Net-(C9-Pad1)"
      (pins U1-14 C9-1 R12-2 R11-1)
    )
    (net "Net-(C9-Pad2)"
      (pins U1-2 R15-2 C9-2)
    )
    (net "Net-(C10-Pad2)"
      (pins R16-2 U1-13 C10-2)
    )
    (net "Net-(R10-Pad1)"
      (pins U1-12 R11-2 R10-1)
    )
    (net "Net-(R12-Pad1)"
      (pins U1-3 R13-2 R12-1)
    )
    (net +15V
      (pins P1-1 U2-8 U1-4 C4-2 C1-1)
    )
    (net -15V
      (pins P1-2 U2-4 U1-11 C8-1 C6-1)
    )
    (class kicad_default "" /left_bass /left_in /left_tweet /right_bass /right_in
      /right_tweet "Net-(C10-Pad2)" "Net-(C2-Pad1)" "Net-(C2-Pad2)" "Net-(C3-Pad2)"
      "Net-(C5-Pad2)" "Net-(C7-Pad2)" "Net-(C9-Pad1)" "Net-(C9-Pad2)" "Net-(R1-Pad1)"
      "Net-(R10-Pad1)" "Net-(R12-Pad1)" "Net-(R3-Pad1)" "Net-(RV1-Pad2)" "Net-(RV1-Pad5)"
      (circuit
        (use_via Via[0-1]_685.8:330.2_um)
      )
      (rule
        (width 254)
        (clearance 254.1)
      )
    )
    (class Power +15V -15V GND
      (circuit
        (use_via Via[0-1]_685.8:330.2_um)
      )
      (rule
        (width 508)
        (clearance 254.1)
      )
    )
  )
  (wiring
  )
)
