
*** Running vivado
    with args -log test_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2020.2/data/ip'.
Command: synth_design -top test_top -part xc7z020clg400-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5848
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1128.289 ; gain = 12.207
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_top' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/test_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Game_state' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/Game_state.v:21]
	Parameter s0_idle bound to: 0 - type: integer 
	Parameter s1_game_running bound to: 1 - type: integer 
	Parameter s2_game_pause bound to: 2 - type: integer 
	Parameter s3_game_over bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/Game_state.v:54]
INFO: [Synth 8-6155] done synthesizing module 'Game_state' (1#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/Game_state.v:21]
INFO: [Synth 8-6157] synthesizing module 'clockGen_wrapper' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.gen/sources_1/bd/clockGen/hdl/clockGen_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'clockGen' [c:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.gen/sources_1/bd/clockGen/synth/clockGen.v:13]
INFO: [Synth 8-6157] synthesizing module 'clockGen_clk_wiz_0_0' [c:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.gen/sources_1/bd/clockGen/ip/clockGen_clk_wiz_0_0/clockGen_clk_wiz_0_0.v:72]
INFO: [Synth 8-6157] synthesizing module 'clockGen_clk_wiz_0_0_clk_wiz' [c:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.gen/sources_1/bd/clockGen/ip/clockGen_clk_wiz_0_0/clockGen_clk_wiz_0_0_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 40.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'clockGen_clk_wiz_0_0_clk_wiz' (5#1) [c:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.gen/sources_1/bd/clockGen/ip/clockGen_clk_wiz_0_0/clockGen_clk_wiz_0_0_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'clockGen_clk_wiz_0_0' (6#1) [c:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.gen/sources_1/bd/clockGen/ip/clockGen_clk_wiz_0_0/clockGen_clk_wiz_0_0.v:72]
INFO: [Synth 8-6155] done synthesizing module 'clockGen' (7#1) [c:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.gen/sources_1/bd/clockGen/synth/clockGen.v:13]
INFO: [Synth 8-6155] done synthesizing module 'clockGen_wrapper' (8#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.gen/sources_1/bd/clockGen/hdl/clockGen_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'InputRead' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/InputRead.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InputRead' (9#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/InputRead.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Stretch' does not match port width (12) of module 'InputRead' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/test_top.v:96]
WARNING: [Synth 8-7071] port 'cclk' of module 'InputRead' is unconnected for instance 'UUT0' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/test_top.v:91]
WARNING: [Synth 8-7023] instance 'UUT0' of module 'InputRead' has 8 connections declared, but only 7 given [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/test_top.v:91]
INFO: [Synth 8-6157] synthesizing module 'Mem_Timing' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/Mem_Timing.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mem_Timing' (10#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/Mem_Timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mem_Writer' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/Mem_Writer.v:21]
	Parameter s0_INITIALIZE bound to: 2'b01 
	Parameter s1_IDLE bound to: 2'b00 
	Parameter s2_WRITE bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/Mem_Writer.v:409]
INFO: [Synth 8-6155] done synthesizing module 'Mem_Writer' (11#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/Mem_Writer.v:21]
WARNING: [Synth 8-7071] port 'TimerDigitT' of module 'Mem_Writer' is unconnected for instance 'UUT2' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/test_top.v:110]
WARNING: [Synth 8-7071] port 'TimerDigitI' of module 'Mem_Writer' is unconnected for instance 'UUT2' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/test_top.v:110]
WARNING: [Synth 8-7071] port 'TimerDigitM' of module 'Mem_Writer' is unconnected for instance 'UUT2' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/test_top.v:110]
WARNING: [Synth 8-7071] port 'TimerDigitM1' of module 'Mem_Writer' is unconnected for instance 'UUT2' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/test_top.v:110]
WARNING: [Synth 8-7071] port 'TimerDigitE' of module 'Mem_Writer' is unconnected for instance 'UUT2' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/test_top.v:110]
WARNING: [Synth 8-7071] port 'TimerDigitSemiColon' of module 'Mem_Writer' is unconnected for instance 'UUT2' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/test_top.v:110]
WARNING: [Synth 8-7071] port 'LivesCount_input' of module 'Mem_Writer' is unconnected for instance 'UUT2' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/test_top.v:110]
WARNING: [Synth 8-7023] instance 'UUT2' of module 'Mem_Writer' has 23 connections declared, but only 16 given [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/test_top.v:110]
INFO: [Synth 8-6157] synthesizing module 'VideoBuffer_wrapper' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'VideoBuffer' [c:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.gen/sources_1/bd/VideoBuffer/synth/VideoBuffer.v:13]
INFO: [Synth 8-638] synthesizing module 'VideoBuffer_blk_mem_gen_0_0' [c:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.gen/sources_1/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/synth/VideoBuffer_blk_mem_gen_0_0.vhd:73]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 1 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 38450 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 38450 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 1 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 38450 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 38450 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     4.169483 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.gen/sources_1/bd/VideoBuffer/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.gen/sources_1/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/synth/VideoBuffer_blk_mem_gen_0_0.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'VideoBuffer_blk_mem_gen_0_0' (22#1) [c:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.gen/sources_1/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/synth/VideoBuffer_blk_mem_gen_0_0.vhd:73]
INFO: [Synth 8-6155] done synthesizing module 'VideoBuffer' (23#1) [c:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.gen/sources_1/bd/VideoBuffer/synth/VideoBuffer.v:13]
INFO: [Synth 8-6155] done synthesizing module 'VideoBuffer_wrapper' (24#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Timing' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/HDMI_Timing.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Timing' (25#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/HDMI_Timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_FrameGen_top' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/HDMI_FrameGen_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_FrameRead' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/HDMI_FrameRead.v:23]
	Parameter s0_INITIALIZE bound to: 2'b01 
	Parameter s1_IDLE bound to: 2'b00 
	Parameter s2_ACTIVE bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/HDMI_FrameRead.v:125]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_FrameRead' (26#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/HDMI_FrameRead.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_PixelROM' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/HDMI_PixelROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_PixelROM' (27#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/HDMI_PixelROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_FrameGen_top' (28#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/HDMI_FrameGen_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_TMDS' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/HDMI_TX.v:23]
INFO: [Synth 8-6157] synthesizing module 'TMDS_encoder2' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/TMDS-rev2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TMDS_encoder2' (29#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/TMDS-rev2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_TMDS' (30#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/HDMI_TX.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Out' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/HDMI_Out.v:23]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (31#1) [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Out' (32#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/HDMI_Out.v:23]
INFO: [Synth 8-6155] done synthesizing module 'test_top' (33#1) [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/test_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1431.262 ; gain = 315.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1431.262 ; gain = 315.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1431.262 ; gain = 315.180
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1431.262 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.gen/sources_1/bd/clockGen/ip/clockGen_clk_wiz_0_0/clockGen_clk_wiz_0_0_board.xdc] for cell 'CLKGEN/clockGen_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.gen/sources_1/bd/clockGen/ip/clockGen_clk_wiz_0_0/clockGen_clk_wiz_0_0_board.xdc] for cell 'CLKGEN/clockGen_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.gen/sources_1/bd/clockGen/ip/clockGen_clk_wiz_0_0/clockGen_clk_wiz_0_0.xdc] for cell 'CLKGEN/clockGen_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.gen/sources_1/bd/clockGen/ip/clockGen_clk_wiz_0_0/clockGen_clk_wiz_0_0.xdc] for cell 'CLKGEN/clockGen_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.gen/sources_1/bd/clockGen/ip/clockGen_clk_wiz_0_0/clockGen_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/constrs_1/new/test-constr.xdc]
Finished Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/constrs_1/new/test-constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/constrs_1/new/test-constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1431.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1431.262 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1431.262 ; gain = 315.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1431.262 ; gain = 315.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for CLKGEN/clockGen_i/clk_wiz_0/inst. (constraint file  {C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.runs/synth_1/dont_touch.xdc}, line 23).
Applied set_property KEEP_HIERARCHY = SOFT for UUT3/VideoBuffer_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UUT3/VideoBuffer_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CLKGEN/clockGen_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CLKGEN/clockGen_i/clk_wiz_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1431.262 ; gain = 315.180
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'FSM_State_reg' in module 'Game_state'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_FSM_NextState_reg' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/Game_state.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_FSM_NextState_reg' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/Game_state.v:57]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s0_idle |                               00 |                               00
         s1_game_running |                               01 |                               01
           s2_game_pause |                               10 |                               10
            s3_game_over |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'FSM_State_reg' using encoding 'sequential' in module 'Game_state'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_FSM_NextState_reg' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.srcs/sources_1/new/Game_state.v:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1431.262 ; gain = 315.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   8 Input    4 Bit       Adders := 6     
	   7 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 3     
	   6 Input    4 Bit       Adders := 3     
	   3 Input    3 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   3 Input      7 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input   26 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 2     
	   5 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 13    
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP BRAM_address0, operation Mode is: C+A*(B:0x50).
DSP Report: operator BRAM_address0 is absorbed into DSP BRAM_address0.
DSP Report: operator BRAM_address1 is absorbed into DSP BRAM_address0.
DSP Report: Generating DSP UUT5a/BRAM_addr0, operation Mode is: C+A*(B:0x50).
DSP Report: operator UUT5a/BRAM_addr0 is absorbed into DSP UUT5a/BRAM_addr0.
DSP Report: operator UUT5a/BRAM_addr1 is absorbed into DSP UUT5a/BRAM_addr0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1431.262 ; gain = 315.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Mem_Writer     | C+A*(B:0x50) | 10     | 7      | 10     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HDMI_FrameRead | C+A*(B:0x50) | 10     | 7      | 10     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1431.262 ; gain = 315.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1431.262 ; gain = 315.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1431.262 ; gain = 315.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1431.262 ; gain = 315.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1431.262 ; gain = 315.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1431.262 ; gain = 315.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1431.262 ; gain = 315.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1431.262 ; gain = 315.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1431.262 ; gain = 315.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |CARRY4     |     7|
|3     |DSP48E1    |     2|
|5     |LUT1       |     9|
|6     |LUT2       |    99|
|7     |LUT3       |    66|
|8     |LUT4       |    39|
|9     |LUT5       |    45|
|10    |LUT6       |   122|
|11    |MMCME2_ADV |     1|
|12    |RAMB18E1   |     1|
|13    |RAMB36E1   |     1|
|14    |FDCE       |   107|
|15    |FDRE       |   104|
|16    |FDSE       |     2|
|17    |LD         |     2|
|18    |IBUF       |     3|
|19    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1431.262 ; gain = 315.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:55 . Memory (MB): peak = 1431.262 ; gain = 315.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1431.262 ; gain = 315.180
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1431.262 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1431.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 1431.262 ; gain = 315.180
INFO: [Common 17-1381] The checkpoint 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project1-mypart/project_1.runs/synth_1/test_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_top_utilization_synth.rpt -pb test_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 10 19:15:27 2021...
