<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="testgate.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU32_TF_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_32BIT.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_32BIT.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU_32BIT.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_32BIT_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_32BIT_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_2to1_32Bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_2to1_32Bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_2to1_32Bit.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MUX_2to1_32Bit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PROCESSOR_32Bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PROCESSOR_32Bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PROCESSOR_32Bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PROCESSOR_32Bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESSOR_32Bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PROCESSOR_32Bit.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PROCESSOR_32Bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PROCESSOR_32Bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PROCESSOR_32Bit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PROCESSOR_32Bit_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PROCESSOR_32Bit_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESSOR_32Bit_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PROCESSOR_32Bit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="PROCESSOR_32Bit_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESSOR_32Bit_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESSOR_32Bit_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PROCESSOR_32Bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RAM_512x8Bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SIGNEXTEND_16to32Bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1455363938" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1455363938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455424866" xil_pn:in_ck="-6778963136840383952" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1455424866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADDER_32Bit_Unsigned.vhd"/>
      <outfile xil_pn:name="ALU32_TF.v"/>
      <outfile xil_pn:name="ALU_32Bit.vhd"/>
      <outfile xil_pn:name="AND_2to1_1Bit.vhd"/>
      <outfile xil_pn:name="CONCATENATE_26to32Bit.vhd"/>
      <outfile xil_pn:name="CONCATENATE_26to32Bit_TF.v"/>
      <outfile xil_pn:name="CONTROLLER_32Bit.vhd"/>
      <outfile xil_pn:name="MUX_2to1_32Bit.vhd"/>
      <outfile xil_pn:name="MUX_2to1_32Bit_tb.vhd"/>
      <outfile xil_pn:name="MUX_2to1_5Bit.vhd"/>
      <outfile xil_pn:name="MUX_2to1_5Bit_tb.v"/>
      <outfile xil_pn:name="PROCESSOR_32Bit.vhd"/>
      <outfile xil_pn:name="PROCESSOR_32Bit_tb.vhd"/>
      <outfile xil_pn:name="PROCESSOR_pkg.vhd"/>
      <outfile xil_pn:name="PROG_COUNTER_32Bit.vhd"/>
      <outfile xil_pn:name="RAM_512x8Bit.vhd"/>
      <outfile xil_pn:name="REGFILE_32BitX5Bit.vhd"/>
      <outfile xil_pn:name="ROM_512x32Bit.vhd"/>
      <outfile xil_pn:name="SHIFTANDEXTEND_32Bit.vhd"/>
      <outfile xil_pn:name="SHIFTLEFTTWO_32Bit.vhd"/>
      <outfile xil_pn:name="SIGNEXTEND_16to32Bit.vhd"/>
      <outfile xil_pn:name="SIGNEXTEND_16to32Bit_tb.vhd"/>
      <outfile xil_pn:name="SIGNEXTEND_5to32Bit.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1455417893" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="648866251778359608" xil_pn:start_ts="1455417893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455417893" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3450490909046791616" xil_pn:start_ts="1455417893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455363938" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-931434034696855075" xil_pn:start_ts="1455363938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455424872" xil_pn:in_ck="-6778963136840383952" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1455424872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADDER_32Bit_Unsigned.vhd"/>
      <outfile xil_pn:name="ALU32_TF.v"/>
      <outfile xil_pn:name="ALU_32Bit.vhd"/>
      <outfile xil_pn:name="AND_2to1_1Bit.vhd"/>
      <outfile xil_pn:name="CONCATENATE_26to32Bit.vhd"/>
      <outfile xil_pn:name="CONCATENATE_26to32Bit_TF.v"/>
      <outfile xil_pn:name="CONTROLLER_32Bit.vhd"/>
      <outfile xil_pn:name="MUX_2to1_32Bit.vhd"/>
      <outfile xil_pn:name="MUX_2to1_32Bit_tb.vhd"/>
      <outfile xil_pn:name="MUX_2to1_5Bit.vhd"/>
      <outfile xil_pn:name="MUX_2to1_5Bit_tb.v"/>
      <outfile xil_pn:name="PROCESSOR_32Bit.vhd"/>
      <outfile xil_pn:name="PROCESSOR_32Bit_tb.vhd"/>
      <outfile xil_pn:name="PROCESSOR_pkg.vhd"/>
      <outfile xil_pn:name="PROG_COUNTER_32Bit.vhd"/>
      <outfile xil_pn:name="RAM_512x8Bit.vhd"/>
      <outfile xil_pn:name="REGFILE_32BitX5Bit.vhd"/>
      <outfile xil_pn:name="ROM_512x32Bit.vhd"/>
      <outfile xil_pn:name="SHIFTANDEXTEND_32Bit.vhd"/>
      <outfile xil_pn:name="SHIFTLEFTTWO_32Bit.vhd"/>
      <outfile xil_pn:name="SIGNEXTEND_16to32Bit.vhd"/>
      <outfile xil_pn:name="SIGNEXTEND_16to32Bit_tb.vhd"/>
      <outfile xil_pn:name="SIGNEXTEND_5to32Bit.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1455424883" xil_pn:in_ck="-6778963136840383952" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-420855118251302204" xil_pn:start_ts="1455424872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PROCESSOR_32Bit_tb_beh.prj"/>
      <outfile xil_pn:name="PROCESSOR_32Bit_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1455424884" xil_pn:in_ck="-7792553900409111926" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7189468064970320249" xil_pn:start_ts="1455424883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PROCESSOR_32Bit_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1455401319" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1455401319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455401319" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8600456386423165736" xil_pn:start_ts="1455401319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455401319" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-931434034696855075" xil_pn:start_ts="1455401319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455401319" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1455401319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455401319" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3487292240663741872" xil_pn:start_ts="1455401319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455401319" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4579864356909105523" xil_pn:start_ts="1455401319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455401319" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5347286637238533351" xil_pn:start_ts="1455401319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455424864" xil_pn:in_ck="3600096284492753239" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8100751827441564378" xil_pn:start_ts="1455424809">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="PROCESSOR_32Bit.lso"/>
      <outfile xil_pn:name="PROCESSOR_32Bit.ngc"/>
      <outfile xil_pn:name="PROCESSOR_32Bit.ngr"/>
      <outfile xil_pn:name="PROCESSOR_32Bit.prj"/>
      <outfile xil_pn:name="PROCESSOR_32Bit.syr"/>
      <outfile xil_pn:name="PROCESSOR_32Bit.xst"/>
      <outfile xil_pn:name="PROCESSOR_32Bit_tb_beh.prj"/>
      <outfile xil_pn:name="PROCESSOR_32Bit_tb_stx_beh.prj"/>
      <outfile xil_pn:name="PROCESSOR_32Bit_vhdl.prj"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
