Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: spi_ce.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "spi_ce.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "spi_ce"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : spi_ce
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\FPGA\26online_lever\design\se_start.v" into library work
Parsing module <se_start>.
Analyzing Verilog file "E:\FPGA\26online_lever\design\se_ctrl.v" into library work
Parsing module <se_ctrl>.
Analyzing Verilog file "E:\FPGA\26online_lever\design\key_debounce.v" into library work
Parsing module <key_debounce>.
Analyzing Verilog file "E:\FPGA\26online_lever\design\spi_ce.v" into library work
Parsing module <spi_ce>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <spi_ce>.

Elaborating module <key_debounce>.
WARNING:HDLCompiler:413 - "E:\FPGA\26online_lever\design\key_debounce.v" Line 20: Result of 21-bit expression is truncated to fit in 20-bit target.

Elaborating module <se_ctrl>.
WARNING:HDLCompiler:413 - "E:\FPGA\26online_lever\design\se_ctrl.v" Line 38: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\FPGA\26online_lever\design\se_ctrl.v" Line 58: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:\FPGA\26online_lever\design\se_ctrl.v" Line 84: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:\FPGA\26online_lever\design\se_ctrl.v" Line 93: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\FPGA\26online_lever\design\se_ctrl.v" Line 126: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <se_start>.
WARNING:HDLCompiler:413 - "E:\FPGA\26online_lever\design\se_start.v" Line 24: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\FPGA\26online_lever\design\se_start.v" Line 50: Result of 29-bit expression is truncated to fit in 28-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <spi_ce>.
    Related source file is "E:\FPGA\26online_lever\design\spi_ce.v".
    Summary:
	no macro.
Unit <spi_ce> synthesized.

Synthesizing Unit <key_debounce>.
    Related source file is "E:\FPGA\26online_lever\design\key_debounce.v".
        MAX1 = 500000
        MAX2 = 499999
    Found 1-bit register for signal <flag>.
    Found 20-bit register for signal <cnt1>.
    Found 20-bit adder for signal <cnt1[19]_GND_2_o_add_4_OUT> created at line 20.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <key_debounce> synthesized.

Synthesizing Unit <se_ctrl>.
    Related source file is "E:\FPGA\26online_lever\design\se_ctrl.v".
        WREN_INST = 8'b00000110
        SE_INST = 8'b11011000
        ADDR2_INST = 8'b00000000
        ADDR3_INST = 8'b00011000
        DELAY0 = 4'b0000
        WREN = 4'b0001
        DELAY1 = 4'b0010
        DELAY2 = 4'b0011
        DELAY3 = 4'b0100
        SE = 4'b0101
        ADDR1 = 4'b0110
        ADDR2 = 4'b0111
        ADDR3 = 4'b1000
        DELAY4 = 4'b1001
    Found 1-bit register for signal <cs_n>.
    Found 1-bit register for signal <se_end>.
    Found 1-bit register for signal <div_4>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sdi>.
    Found 2-bit register for signal <cnt_4>.
    Found 5-bit register for signal <cnt_32>.
    Found 4-bit register for signal <cnt>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <ADDR1_INST>.
    Found 8-bit adder for signal <ADDR1_INST[7]_GND_3_o_add_2_OUT> created at line 38.
    Found 2-bit adder for signal <cnt_4[1]_GND_3_o_add_10_OUT> created at line 58.
    Found 5-bit adder for signal <cnt_32[4]_GND_3_o_add_23_OUT> created at line 84.
    Found 4-bit adder for signal <cnt[3]_GND_3_o_add_31_OUT> created at line 93.
    Found 3-bit adder for signal <bit_cnt[2]_GND_3_o_add_54_OUT> created at line 126.
    Found 3-bit subtractor for signal <GND_3_o_GND_3_o_sub_72_OUT<2:0>> created at line 140.
    Found 1-bit 8-to-1 multiplexer for signal <GND_3_o_ADDR1_INST[7]_Mux_67_o> created at line 136.
    Found 2-bit comparator lessequal for signal <n0013> created at line 64
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <se_ctrl> synthesized.

Synthesizing Unit <se_start>.
    Related source file is "E:\FPGA\26online_lever\design\se_start.v".
        T3S = 149999999
        SECTOR = 7
    Found 1-bit register for signal <se_flag>.
    Found 1-bit register for signal <add_flag>.
    Found 1-bit register for signal <se_start>.
    Found 28-bit register for signal <cnt_3s>.
    Found 4-bit register for signal <se_cnt>.
    Found 4-bit adder for signal <se_cnt[3]_GND_5_o_add_4_OUT> created at line 24.
    Found 28-bit adder for signal <cnt_3s[27]_GND_5_o_add_18_OUT> created at line 50.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <se_start> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 28-bit adder                                          : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 18
 1-bit register                                        : 10
 2-bit register                                        : 1
 20-bit register                                       : 1
 28-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 2
 5-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 2-bit comparator lessequal                            : 1
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 7
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 2
 28-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <se_ctrl>.
The following registers are absorbed into counter <cnt_4>: 1 register on signal <cnt_4>.
The following registers are absorbed into counter <cnt_32>: 1 register on signal <cnt_32>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
The following registers are absorbed into counter <ADDR1_INST>: 1 register on signal <ADDR1_INST>.
Unit <se_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <se_start>.
The following registers are absorbed into counter <se_cnt>: 1 register on signal <se_cnt>.
Unit <se_start> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 20-bit adder                                          : 1
 28-bit adder                                          : 1
 3-bit subtractor                                      : 1
# Counters                                             : 6
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 2
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 58
 Flip-Flops                                            : 58
# Comparators                                          : 1
 2-bit comparator lessequal                            : 1
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 7
 1-bit 8-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 2
 28-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <spi_ce> ...

Optimizing unit <key_debounce> ...

Optimizing unit <se_ctrl> ...

Optimizing unit <se_start> ...
WARNING:Xst:1710 - FF/Latch <U3/se_cnt_3> (without init value) has a constant value of 0 in block <spi_ce>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block spi_ce, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 83
 Flip-Flops                                            : 83

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : spi_ce.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 267
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 53
#      LUT2                        : 4
#      LUT3                        : 55
#      LUT4                        : 4
#      LUT5                        : 11
#      LUT6                        : 18
#      MUXCY                       : 53
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 56
# FlipFlops/Latches                : 83
#      FDC                         : 59
#      FDCE                        : 23
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 2
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              83  out of  11440     0%  
 Number of Slice LUTs:                  155  out of   5720     2%  
    Number used as Logic:               155  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    156
   Number with an unused Flip Flop:      73  out of    156    46%  
   Number with an unused LUT:             1  out of    156     0%  
   Number of fully used LUT-FF pairs:    82  out of    156    52%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    102     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sclk                               | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.726ns (Maximum Frequency: 211.595MHz)
   Minimum input arrival time before clock: 4.799ns
   Maximum output required time after clock: 4.202ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sclk'
  Clock period: 4.726ns (frequency: 211.595MHz)
  Total number of paths / destination ports: 2150 / 106
-------------------------------------------------------------------------
Delay:               4.726ns (Levels of Logic = 3)
  Source:            U3/cnt_3s_11 (FF)
  Destination:       U3/cnt_3s_27 (FF)
  Source Clock:      sclk rising
  Destination Clock: sclk rising

  Data Path: U3/cnt_3s_11 to U3/cnt_3s_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   1.181  U3/cnt_3s_11 (U3/cnt_3s_11)
     LUT6:I0->O            2   0.254   1.002  U3/GND_5_o_GND_5_o_equal_25_o<27>4 (U3/GND_5_o_GND_5_o_equal_25_o<27>3)
     LUT5:I1->O           16   0.254   1.182  U3/GND_5_o_GND_5_o_equal_25_o<27>6 (U3/GND_5_o_GND_5_o_equal_25_o)
     LUT3:I2->O            1   0.254   0.000  U3/GND_5_o_GND_5_o_OR_39_o1 (U3/GND_5_o_GND_5_o_OR_39_o)
     FDC:D                     0.074          U3/se_start
    ----------------------------------------
    Total                      4.726ns (1.361ns logic, 3.365ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sclk'
  Total number of paths / destination ports: 104 / 104
-------------------------------------------------------------------------
Offset:              4.799ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       U1/flag (FF)
  Destination Clock: sclk rising

  Data Path: rst_n to U1/flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             83   0.255   2.076  U1/rst_n_inv1_INV_0 (U1/rst_n_inv)
     FDC:CLR                   0.459          U1/flag
    ----------------------------------------
    Total                      4.799ns (2.042ns logic, 2.757ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sclk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 1)
  Source:            U2/cs_n (FF)
  Destination:       cs_n (PAD)
  Source Clock:      sclk rising

  Data Path: U2/cs_n to cs_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.525   0.765  U2/cs_n (U2/cs_n)
     OBUF:I->O                 2.912          cs_n_OBUF (cs_n)
    ----------------------------------------
    Total                      4.202ns (3.437ns logic, 0.765ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock sclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sclk           |    4.726|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.50 secs
 
--> 

Total memory usage is 282504 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    0 (   0 filtered)

