Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Dec 24 13:22:57 2019
| Host         : LAPTOP-ATT53B95 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file i2s_playback_control_sets_placed.rpt
| Design       : i2s_playback
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    38 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           23 |
| No           | No                    | Yes                    |             148 |           51 |
| No           | Yes                   | No                     |              40 |           14 |
| Yes          | No                    | No                     |             422 |          340 |
| Yes          | No                    | Yes                    |           33077 |         6637 |
| Yes          | Yes                   | No                     |             243 |           79 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|       Clock Signal       |                                   Enable Signal                                  |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+--------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|  i2s_clock/inst/clk_out1 | unit_i2s/l_out_next[31]                                                          | reset_n_IBUF_BUFG                                        |                1 |              1 |
|  clock_IBUF              |                                                                                  |                                                          |                1 |              3 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectBANKFILTER/Unit_sine_wave_bankfilter/table_index_0 | reset_n_IBUF_BUFG                                        |                3 |              7 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectCHORUS/Unit_sine_wave_chorus/table_index           | reset_n_IBUF_BUFG                                        |                3 |              7 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectVIBRATO/Unit_sine_wave/table_index                 | reset_n_IBUF_BUFG                                        |                3 |              7 |
|  i2s_clock/inst/clk_out1 |                                                                                  | unit_digital_efects/Unit_EfectLOOPER/dina_reg[7]_i_1_n_0 |                6 |              8 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectCOMPRESSOR/l_data_out_aux                          | reset_n_IBUF_BUFG                                        |                6 |             16 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectCOMPRESSOR/r_data_out_aux                          | reset_n_IBUF_BUFG                                        |                6 |             16 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectOVERDRIVE/l_data_out_aux                           | reset_n_IBUF_BUFG                                        |                6 |             16 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectOVERDRIVE/r_data_out_aux                           | reset_n_IBUF_BUFG                                        |                4 |             16 |
|  i2s_clock/inst/clk_out1 | unit_i2s/l_out_next[30]                                                          | reset_n_IBUF_BUFG                                        |               14 |             16 |
|  i2s_clock/inst/clk_out1 | unit_i2s/r_out_next[30]                                                          | reset_n_IBUF_BUFG                                        |                9 |             16 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectLOOPER/addra_reg[18]_i_1_n_0                       |                                                          |                7 |             19 |
|  i2s_clock/inst/clk_out1 | unit_i2s/addra_max_reg_reg[0]                                                    | reset_n_IBUF_BUFG                                        |                6 |             19 |
|  clock_IBUF              |                                                                                  | reset_n_IBUF_BUFG                                        |                7 |             20 |
|  i2s_clock/inst/clk_out1 | unit_i2s/r_in_next                                                               | reset_n_IBUF_BUFG                                        |               13 |             31 |
|  i2s_clock/inst/clk_out1 | unit_i2s/l_in_next                                                               | reset_n_IBUF_BUFG                                        |               11 |             31 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_OVERDRIVE18_out                                               | reset_n_IBUF_BUFG                                        |               14 |             32 |
|  i2s_clock/inst/clk_out1 | unit_i2s/l_data_out_reg[15]_5[0]                                                 | reset_n_IBUF_BUFG                                        |               19 |             32 |
|  i2s_clock/inst/clk_out1 | unit_i2s/E[0]                                                                    | reset_n_IBUF_BUFG                                        |               29 |             32 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_COMPRESSOR6_out                                               | reset_n_IBUF_BUFG                                        |               13 |             32 |
|  i2s_clock/inst/clk_out1 | unit_i2s/l_data_in_next0                                                         | unit_i2s/l_data_in_next_reg[15]_2                        |                6 |             32 |
|  i2s_clock/inst/clk_out1 | unit_i2s/l_data_in_next0_0                                                       | unit_i2s/r_data_in_next_reg[0]                           |               13 |             32 |
|  i2s_clock/inst/clk_out1 |                                                                                  |                                                          |               22 |             38 |
|  i2s_clock/inst/clk_out1 |                                                                                  | reset_n_IBUF_BUFG                                        |               52 |            160 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_BANKFILTER                                                    | reset_n_IBUF_BUFG                                        |               62 |            192 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_VIBRATO                                                       |                                                          |               64 |            210 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_REVERB                                                        | reset_n_IBUF_BUFG                                        |              119 |            593 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_CHORUS                                                        |                                                          |              166 |            596 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_REVERB_PARAMETRIZADO                                          | reset_n_IBUF_BUFG                                        |              231 |            846 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_REVERB                                                        |                                                          |              310 |           1054 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_REVERB_PARAMETRIZADO                                          |                                                          |              945 |           3213 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_DELAY15_out                                                   |                                                          |              964 |           3780 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_DELAY15_out                                                   | reset_n_IBUF_BUFG                                        |              706 |           4061 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_ECO                                                           | reset_n_IBUF_BUFG                                        |              855 |           5093 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_VIBRATO                                                       | reset_n_IBUF_BUFG                                        |             1969 |           9491 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_ECO                                                           |                                                          |             2466 |           9796 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_CHORUS                                                        | reset_n_IBUF_BUFG                                        |             2595 |          12653 |
+--------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 7      |                     3 |
| 8      |                     1 |
| 16+    |                    32 |
+--------+-----------------------+


