# 21. Pipeline

## Iron Low of Processor Performance

<figure><img src=".gitbook/assets/image (205).png" alt=""><figcaption></figcaption></figure>

CPI, Cycles Per Instruction

Process time of a program = instructions of the program \* CPI \* Period of clock

Instructions per Program

Determined by

* Task
* Algorithm, O(N)
* Programming language
* Compiler
* Instruction Set Architecture (ISA)

(Average) Clock Cycles per Instruction (CPI)

Determined by

* ISA
*   Processor implementation (or micro-architecture)

    * E.g. for "our" single-cycle RISC-V design, CPI = 1
    * Complex instructions (e.g. strcpy), CPI >> 1
    * Superscalar processors, CPI < 1



Time per Cycle (1/Frequency)

Determined by

* Processor micro-architecture (determines critical path through logic gates)
* Technology (e.g. 5nm versus 28nm)
* Power budget (lower voltages reduce transistor speed)

## Energe in CMOS

<figure><img src=".gitbook/assets/image (209).png" alt=""><figcaption></figcaption></figure>

## Energy Per Task

<figure><img src=".gitbook/assets/image (210).png" alt=""><figcaption></figcaption></figure>

Energy Trade-off Example

*   "Next-generation" processor

    * C (Moore's Law): -15%
    * Supply voltage, Vsup: -15%
    * Energy consumption: 0-(1 - 0.853) = -39%


* Significantly improved energy efficiency thanks to
  * Moore's Law
  * Reduced supply voltage

## Performance & Power Trends

<figure><img src=".gitbook/assets/image (212).png" alt=""><figcaption></figcaption></figure>

End of Dennard Scaling

<figure><img src=".gitbook/assets/image (213).png" alt=""><figcaption></figcaption></figure>

Energy Iron Law

<figure><img src=".gitbook/assets/image (214).png" alt=""><figcaption></figcaption></figure>



<figure><img src=".gitbook/assets/image (215).png" alt=""><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (216).png" alt="" width="563"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (217).png" alt=""><figcaption></figcaption></figure>
