#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Mar  3 12:29:59 2022
# Process ID: 25228
# Current directory: D:/OLab/Lab1/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20016 D:\OLab\Lab1\ALU\ALU.xpr
# Log file: D:/OLab/Lab1/ALU/vivado.log
# Journal file: D:/OLab/Lab1/ALU\vivado.jou
# Running On: LAPTOP-9O13O695, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17041 MB
#-----------------------------------------------------------
start_gui
open_project D:/OLab/Lab1/ALU/ALU.xpr
update_compile_order -fileset sources_1
launch_simulation
source ALU_tb.tcl
close_sim
launch_simulation
source ALU_tb.tcl
close_sim
launch_simulation
source ALU_tb.tcl
ipx::edit_ip_in_project -upgrade true -name ADC32_v1_0_project -directory D:/OLab/Lab1/ALU/ALU.tmp/ADC32_v1_0_project d:/IP/ADC32/component.xml
update_compile_order -fileset sources_1
launch_simulation
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/IP
upgrade_ip -vlnv xilinx.com:user:ADC32:1.0 [get_ips  ADC32_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips ADC32_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/OLab/Lab1/ALU/ALU.srcs/sources_1/ip/ADC32_0/ADC32_0.xci]
export_ip_user_files -of_objects [get_files D:/OLab/Lab1/ALU/ALU.srcs/sources_1/ip/ADC32_0/ADC32_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/OLab/Lab1/ALU/ALU.srcs/sources_1/ip/ADC32_0/ADC32_0.xci] -directory D:/OLab/Lab1/ALU/ALU.ip_user_files/sim_scripts -ip_user_files_dir D:/OLab/Lab1/ALU/ALU.ip_user_files -ipstatic_source_dir D:/OLab/Lab1/ALU/ALU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/OLab/Lab1/ALU/ALU.cache/compile_simlib/modelsim} {questa=D:/OLab/Lab1/ALU/ALU.cache/compile_simlib/questa} {riviera=D:/OLab/Lab1/ALU/ALU.cache/compile_simlib/riviera} {activehdl=D:/OLab/Lab1/ALU/ALU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name ADC32_v1_0_project -directory D:/OLab/Lab1/ALU/ALU.tmp/ADC32_v1_0_project d:/IP/ADC32/component.xml
update_compile_order -fileset sources_1
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/IP
upgrade_ip -vlnv xilinx.com:user:ADC32:1.0 [get_ips  ADC32_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips ADC32_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/OLab/Lab1/ALU/ALU.srcs/sources_1/ip/ADC32_0/ADC32_0.xci]
export_ip_user_files -of_objects [get_files D:/OLab/Lab1/ALU/ALU.srcs/sources_1/ip/ADC32_0/ADC32_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/OLab/Lab1/ALU/ALU.srcs/sources_1/ip/ADC32_0/ADC32_0.xci] -directory D:/OLab/Lab1/ALU/ALU.ip_user_files/sim_scripts -ip_user_files_dir D:/OLab/Lab1/ALU/ALU.ip_user_files -ipstatic_source_dir D:/OLab/Lab1/ALU/ALU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/OLab/Lab1/ALU/ALU.cache/compile_simlib/modelsim} {questa=D:/OLab/Lab1/ALU/ALU.cache/compile_simlib/questa} {riviera=D:/OLab/Lab1/ALU/ALU.cache/compile_simlib/riviera} {activehdl=D:/OLab/Lab1/ALU/ALU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name SEXT1_32 -vendor xilinx.com -library user -version 1.0 -module_name SEXT1_32_0
generate_target {instantiation_template} [get_files d:/OLab/Lab1/ALU/ALU.srcs/sources_1/ip/SEXT1_32_0/SEXT1_32_0.xci]
set_property generate_synth_checkpoint false [get_files  d:/OLab/Lab1/ALU/ALU.srcs/sources_1/ip/SEXT1_32_0/SEXT1_32_0.xci]
generate_target all [get_files  d:/OLab/Lab1/ALU/ALU.srcs/sources_1/ip/SEXT1_32_0/SEXT1_32_0.xci]
export_ip_user_files -of_objects [get_files d:/OLab/Lab1/ALU/ALU.srcs/sources_1/ip/SEXT1_32_0/SEXT1_32_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/OLab/Lab1/ALU/ALU.srcs/sources_1/ip/SEXT1_32_0/SEXT1_32_0.xci] -directory D:/OLab/Lab1/ALU/ALU.ip_user_files/sim_scripts -ip_user_files_dir D:/OLab/Lab1/ALU/ALU.ip_user_files -ipstatic_source_dir D:/OLab/Lab1/ALU/ALU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/OLab/Lab1/ALU/ALU.cache/compile_simlib/modelsim} {questa=D:/OLab/Lab1/ALU/ALU.cache/compile_simlib/questa} {riviera=D:/OLab/Lab1/ALU/ALU.cache/compile_simlib/riviera} {activehdl=D:/OLab/Lab1/ALU/ALU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_sim
update_compile_order -fileset sources_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
launch_simulation
source ALU_tb.tcl
close_sim
launch_simulation
source ALU_tb.tcl
report_ip_status -name ip_status 
ipx::package_project -root_dir D:/IP/ALU -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core d:/IP/ALU/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/IP/ALU d:/IP/ALU/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/IP
close_sim
