#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue May  6 18:10:48 2025
# Process ID         : 6776
# Current directory  : C:/Users/91629/Desktop/mmu/project/project_5
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent3444 C:\Users\91629\Desktop\mmu\project\project_5\project_5.xpr
# Log file           : C:/Users/91629/Desktop/mmu/project/project_5/vivado.log
# Journal file       : C:/Users/91629/Desktop/mmu/project/project_5\vivado.jou
# Running On         : wangzhangzhuo
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 7 7840H w/Radeon 780M Graphics
# CPU Frequency      : 3793 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16334 MB
# Swap memory        : 7110 MB
# Total Virtual      : 23445 MB
# Available Virtual  : 4911 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/91629/Desktop/mmu/project/project_5/project_5.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/riscv_priv_csr_status.vh C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32.vh}
add_files -fileset sim_1 -norecurse {C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32_translate_instruction_to_physical.v C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32.v C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/tag_ram.v C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32_table_walk.v C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32_translate_data_to_physical.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/tb/sv32_test.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32.v
add_files -norecurse {C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/riscv_priv_csr_status.vh C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32.vh}
add_files -norecurse {C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32_translate_instruction_to_physical.v C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32.v C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/tag_ram.v C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32_table_walk.v C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32_translate_data_to_physical.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32.v] -no_script -reset -force -quiet
remove_files  C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32.v
remove_files  C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32.v
export_ip_user_files -of_objects  [get_files C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32_table_walk.v] -no_script -reset -force -quiet
remove_files  C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32_table_walk.v
export_ip_user_files -of_objects  [get_files C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32_translate_data_to_physical.v] -no_script -reset -force -quiet
remove_files  C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32_translate_data_to_physical.v
export_ip_user_files -of_objects  [get_files C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32_translate_instruction_to_physical.v] -no_script -reset -force -quiet
remove_files  C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32_translate_instruction_to_physical.v
export_ip_user_files -of_objects  [get_files C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/tag_ram.v] -no_script -reset -force -quiet
remove_files  C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/tag_ram.v
export_ip_user_files -of_objects  [get_files C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/riscv_priv_csr_status.vh] -no_script -reset -force -quiet
remove_files  C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/riscv_priv_csr_status.vh
export_ip_user_files -of_objects  [get_files C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32.vh] -no_script -reset -force -quiet
remove_files  C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32.vh
add_files -norecurse {C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/riscv_priv_csr_status.vh C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32.vh}
add_files -norecurse {C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32_translate_instruction_to_physical.v C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32.v C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/tag_ram.v C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32_table_walk.v C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32_translate_data_to_physical.v}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/tb/sv32_test.v
launch_simulation
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/tb/sv32_test.v
export_ip_user_files -of_objects  [get_files C:/Users/legion/Desktop/mmu/mmu_with_doc/src/tb/sv32_test.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/legion/Desktop/mmu/mmu_with_doc/src/tb/sv32_test.v
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source sv32_test.tcl
close_sim
launch_simulation
source sv32_test.tcl
# 设置仿真参数
set_property display_limit 65536 [current_wave_config]
# 添加关键信号到波形
add_wave /
add_wave /sv32_test_new/u_sv32/tlb_miss_count
close_sim
launch_simulation
source sv32_test.tcl
close_sim
launch_simulation
source sv32_test.tcl
run 10us
close_sim
launch_simulation
source sv32_test.tcl
source sv32_test.tcl
close_sim
launch_simulation
source sv32_test.tcl
close_sim
