[{"DBLP title": "A model-based and simulation-assisted FMEDA approach for safety-relevant E/E systems.", "DBLP authors": ["Moomen Chaari", "Wolfgang Ecker", "Cristiano Novello", "Bogdan-Andrei Tabacaru", "Thomas Kruse"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747908", "OA papers": [{"PaperId": "https://openalex.org/W2105237514", "PaperTitle": "A model-based and simulation-assisted FMEDA approach for safety-relevant E/E systems", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Infineon Technologies AG and Technische Universit\u00e4t M\u00fcnchen": 3.0, "Infineon Technologies (Germany)": 2.0}, "Authors": ["Moomen Chaari", "Wolfgang Ecker", "Cristiano Novello", "Bogdan-Andrei Tabacaru", "Thomas Kruse"]}]}, {"DBLP title": "Evaluation of functional mock-up interface for vehicle power network modeling.", "DBLP authors": ["Kenji Nishimiya", "Toru Saito", "Satoshi Shimada"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747926", "OA papers": [{"PaperId": "https://openalex.org/W2057841766", "PaperTitle": "Evaluation of functional mock-up interface for vehicle power network modeling", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Honda (Japan)": 3.0}, "Authors": ["Kenji Nishimiya", "Toru R. Saito", "Satoshi Shimada"]}]}, {"DBLP title": "System simulation from operational data.", "DBLP authors": ["Armin Wasicek", "Edward A. Lee", "Hokeun Kim", "Lev Greenberg", "Akihito Iwai", "Ilge Akkaya"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747944", "OA papers": [{"PaperId": "https://openalex.org/W2077876315", "PaperTitle": "System simulation from operational data", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Berkeley": 4.0, "IBM Research - Haifa": 1.0, "Denso (United States)": 1.0}, "Authors": ["Armin Wasicek", "Edward A. Lee", "Hokeun Kim", "Lev Greenberg", "Akihito Iwai", "Ilge Akkaya"]}]}, {"DBLP title": "New game, new goal posts: a recent history of timing closure.", "DBLP authors": ["Andrew B. Kahng"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747937", "OA papers": [{"PaperId": "https://openalex.org/W2060002782", "PaperTitle": "New game, new goal posts", "Year": 2015, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of California, San Diego": 1.0}, "Authors": ["Andrew B. Kahng"]}]}, {"DBLP title": "Energy efficient MapReduce with VFI-enabled multicore platforms.", "DBLP authors": ["Karthi Duraisamy", "Ryan Gary Kim", "Wonje Choi", "Guangshuo Liu", "Partha Pratim Pande", "Radu Marculescu", "Diana Marculescu"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744835", "OA papers": [{"PaperId": "https://openalex.org/W1973029240", "PaperTitle": "Energy efficient MapReduce with VFI-enabled multicore platforms", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Washington State University": 4.0, "Carnegie Mellon University": 3.0}, "Authors": ["Karthi Duraisamy", "Ryan Gary Kim", "Wonje Choi", "Guangshuo Liu", "Partha Pratim Pande", "Radu Marculescu", "Diana Marculescu"]}]}, {"DBLP title": "Complementary communication path for energy efficient on-chip optical interconnects.", "DBLP authors": ["Hui Li", "S\u00e9bastien Le Beux", "Yvain Thonnart", "Ian O'Connor"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744810", "OA papers": [{"PaperId": "https://openalex.org/W2017852496", "PaperTitle": "Complementary communication path for energy efficient on-chip optical interconnects", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Institut des Nanotechnologies de Lyon": 3.0, "Grenoble Alpes University": 0.5, "CEA LETI": 0.5}, "Authors": ["Hui Li", "S\u00e9bastien Le Beux", "Yvain Thonnart", "Ian O'Connor"]}]}, {"DBLP title": "On-chip interconnection network for accelerator-rich architectures.", "DBLP authors": ["Jason Cong", "Michael Gill", "Yuchen Hao", "Glenn Reinman", "Bo Yuan"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744879", "OA papers": [{"PaperId": "https://openalex.org/W2090146827", "PaperTitle": "On-chip interconnection network for accelerator-rich architectures", "Year": 2015, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Center for Domain Specific Computing, UCLA, USA": 5.0}, "Authors": ["Jason Cong", "Michael Gill", "Yu-Chen Hao", "Glenn Reinman", "Bo Yuan"]}]}, {"DBLP title": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "DBLP authors": ["Hyunjun Jang", "Jinchun Kim", "Paul Gratz", "Ki Hwan Yum", "Eun Jung Kim"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744803", "OA papers": [{"PaperId": "https://openalex.org/W2066985990", "PaperTitle": "Bandwidth-efficient on-chip interconnect designs for GPGPUs", "Year": 2015, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Texas A&M University": 5.0}, "Authors": ["Hyun-Jun Jang", "Jin-Chun Kim", "Paul V. Gratz", "Ki Hwan Yum", "Eun Kyung Kim"]}]}, {"DBLP title": "DimNoC: a dim silicon approach towards power-efficient on-chip network.", "DBLP authors": ["Jia Zhan", "Jin Ouyang", "Fen Ge", "Jishen Zhao", "Yuan Xie"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744824", "OA papers": [{"PaperId": "https://openalex.org/W1976286267", "PaperTitle": "DimNoC", "Year": 2015, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of California, Santa Barbara": 2.0, "Nvidia (United States)": 1.0, "Nanjing University of Aeronautics and Astronautics": 1.0, "University of California, Santa Cruz": 1.0}, "Authors": ["Jia Zhan", "Jin Ouyang", "Fen Ge", "Jishen Zhao", "Yuan Xie"]}]}, {"DBLP title": "Domain-wall memory buffer for low-energy NoCs.", "DBLP authors": ["Donald Kline Jr.", "Haifeng Xu", "Rami G. Melhem", "Alex K. Jones"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744826", "OA papers": [{"PaperId": "https://openalex.org/W1992058205", "PaperTitle": "Domain-wall memory buffer for low-energy NoCs", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Pittsburgh": 4.0}, "Authors": ["Donald W. Kline", "Haifeng Xu", "Rami Melhem", "Alex K. Jones"]}]}, {"DBLP title": "An EDA framework for large scale hybrid neuromorphic computing systems.", "DBLP authors": ["Wei Wen", "Chi-Ruo Wu", "Xiaofang Hu", "Beiye Liu", "Tsung-Yi Ho", "Xin Li", "Yiran Chen"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744795", "OA papers": [{"PaperId": "https://openalex.org/W2001480795", "PaperTitle": "An EDA framework for large scale hybrid neuromorphic computing systems", "Year": 2015, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of Pittsburgh": 3.0, "National Cheng Kung University": 1.0, "City University of Hong Kong": 1.0, "National Yang Ming Chiao Tung University": 1.0, "Carnegie Mellon University": 1.0}, "Authors": ["Wei Wen", "Chi-Ruo Wu", "Xiaofang Hu", "Beiye Liu", "Tsung-Yi Ho", "Xin Li", "Yi Chen"]}]}, {"DBLP title": "Merging the interface: power, area and accuracy co-optimization for RRAM crossbar-based mixed-signal computing system.", "DBLP authors": ["Boxun Li", "Lixue Xia", "Peng Gu", "Yu Wang", "Huazhong Yang"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744870", "OA papers": [{"PaperId": "https://openalex.org/W1993163906", "PaperTitle": "Merging the interface", "Year": 2015, "CitationCount": 71, "EstimatedCitation": 71, "Affiliations": {"Tsinghua University": 5.0}, "Authors": ["Boxun Li", "Lixue Xia", "Peng Gu", "Yu Wang", "Huazhong Yang"]}]}, {"DBLP title": "A spiking neuromorphic design with resistive crossbar.", "DBLP authors": ["Chenchen Liu", "Bonan Yan", "Chaofei Yang", "Linghao Song", "Zheng Li", "Beiye Liu", "Yiran Chen", "Hai Li", "Qing Wu", "Hao Jiang"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744783", "OA papers": [{"PaperId": "https://openalex.org/W2082690044", "PaperTitle": "A spiking neuromorphic design with resistive crossbar", "Year": 2015, "CitationCount": 89, "EstimatedCitation": 89, "Affiliations": {"University of Pittsburgh": 8.0, "United States Air Force Research Laboratory": 1.0, "San Francisco State University": 1.0}, "Authors": ["Chenchen Liu", "Bonan Yan", "Chaofei Yang", "Linghao Song", "Zheng Li", "Beiye Liu", "Yi Chen", "Hai Li", "Qing Wu", "Hao Jiang"]}]}, {"DBLP title": "Vortex: variation-aware training for memristor X-bar.", "DBLP authors": ["Beiye Liu", "Hai Li", "Yiran Chen", "Xin Li", "Qing Wu", "Tingwen Huang"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744930", "OA papers": [{"PaperId": "https://openalex.org/W2056507634", "PaperTitle": "Vortex", "Year": 2015, "CitationCount": 109, "EstimatedCitation": 109, "Affiliations": {"University of Pittsburgh": 3.0, "Carnegie Mellon University": 1.0, "United States Air Force Research Laboratory": 1.0, "Texas A&M University at Qatar": 1.0}, "Authors": ["Beiye Liu", "Hai Li", "Yi Chen", "Xin Li", "Qing Wu", "Tingwen Huang"]}]}, {"DBLP title": "Jump test for metallic CNTs in CNFET-based SRAM.", "DBLP authors": ["Feng Xie", "Xiaoyao Liang", "Qiang Xu", "Krishnendu Chakrabarty", "Naifeng Jing", "Li Jiang"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744864", "OA papers": [{"PaperId": "https://openalex.org/W2015272236", "PaperTitle": "Jump test for metallic CNTs in CNFET-based SRAM", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Shanghai Jiao Tong University": 4.0, "Chinese University of Hong Kong": 1.0, "Duke University": 1.0}, "Authors": ["Feng Xie", "Xiaoyao Liang", "Qiang Xu", "Krishnendu Chakrabarty", "Naifeng Jing", "Li Jun Jiang"]}]}, {"DBLP title": "A reconfigurable analog substrate for highly efficient maximum flow computation.", "DBLP authors": ["Gai Liu", "Zhiru Zhang"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744781", "OA papers": [{"PaperId": "https://openalex.org/W2014253548", "PaperTitle": "A reconfigurable analog substrate for highly efficient maximum flow computation", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Cornell University": 2.0}, "Authors": ["Gai Liu", "Zhiru Zhang"]}]}, {"DBLP title": "Robust design of E/E architecture component platforms.", "DBLP authors": ["Sebastian Graf", "Sebastian Reinhart", "Michael Gla\u00df", "J\u00fcrgen Teich", "Daniel Platte"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747941", "OA papers": [{"PaperId": "https://openalex.org/W2096151590", "PaperTitle": "Robust design of E/E architecture component platforms", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Erlangen-Nuremberg": 4.0, "AUDI AG, Ingolstadt, Germany;": 1.0}, "Authors": ["Sebastian Graf", "Sebastian Reinhart", "Michael Glab", "J\u00fcrgen Teich", "Daniel Platte"]}]}, {"DBLP title": "RADAR: a case for retention-aware DRAM assembly and repair in future FGR DRAM memory.", "DBLP authors": ["Ying Wang", "Yinhe Han", "Cheng Wang", "Huawei Li", "Xiaowei Li"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744897", "OA papers": [{"PaperId": "https://openalex.org/W1977721562", "PaperTitle": "<i>RADAR</i>", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Chinese Academy of Sciences": 5.0}, "Authors": ["Ying Wang", "Yinhe Han", "Cheng Wang", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Area and performance co-optimization for domain wall memory in application-specific embedded systems.", "DBLP authors": ["Shouzhen Gu", "Edwin Hsing-Mean Sha", "Qingfeng Zhuge", "Yiran Chen", "Jingtong Hu"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744800", "OA papers": [{"PaperId": "https://openalex.org/W1994953389", "PaperTitle": "Area and performance co-optimization for domain wall memory in application-specific embedded systems", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Chongqing University": 3.0, "University of Pittsburgh": 1.0, "Oklahoma State Univ., OK": 1.0}, "Authors": ["Shouzhen Gu", "Edwin H.-M. Sha", "Qingfeng Zhuge", "Yi Chen", "Jingtong Hu"]}]}, {"DBLP title": "Selective restore: an energy efficient read disturbance mitigation scheme for future STT-MRAM.", "DBLP authors": ["Rujia Wang", "Lei Jiang", "Youtao Zhang", "Linzhang Wang", "Jun Yang"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744908", "OA papers": [{"PaperId": "https://openalex.org/W2085577656", "PaperTitle": "Selective restore", "Year": 2015, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"University of Pittsburgh": 4.0, "Nanjing University": 1.0}, "Authors": ["Rujia Wang", "Lei Jiang", "Youtao Zhang", "Linzhang Wang", "Jun Yang"]}]}, {"DBLP title": "Interleaved multi-bank scratchpad memories: a probabilistic description of access conflicts.", "DBLP authors": ["Andreas Tretter", "Pratyush Kumar", "Lothar Thiele"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744861", "OA papers": [{"PaperId": "https://openalex.org/W2027029396", "PaperTitle": "Interleaved multi-bank scratchpad memories", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ETH Zurich": 3.0}, "Authors": ["Andreas Tretter", "Pratyush Kumar", "Lothar Thiele"]}]}, {"DBLP title": "PRES: pseudo-random encoding scheme to increase the bit flip reduction in the memory.", "DBLP authors": ["Seyed Mohammad Seyedzadeh", "Rakan Maddah", "Alex K. Jones", "Rami G. Melhem"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2755440", "OA papers": [{"PaperId": "https://openalex.org/W2082948609", "PaperTitle": "PRES", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Pittsburgh": 4.0}, "Authors": ["Seyed Mohammad Seyedzadeh", "Rakan Maddah", "Alex K. Jones", "Rami Melhem"]}]}, {"DBLP title": "Guidelines to design parity protected write-back L1 data cache.", "DBLP authors": ["Yohan Ko", "Reiley Jeyapaul", "Youngbin Kim", "Kyoungwoo Lee", "Aviral Shrivastava"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744846", "OA papers": [{"PaperId": "https://openalex.org/W2024330460", "PaperTitle": "Guidelines to design parity protected write-back L1 data cache", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Yonsei University": 3.0, "Arizona State University": 2.0}, "Authors": ["Yohan Ko", "Reiley Jeyapaul", "Young-bin Kim", "Kyoungwoo Lee", "Aviral Shrivastava"]}]}, {"DBLP title": "Construction of reconfigurable clock trees for MCMM designs.", "DBLP authors": ["Rickard Ewetz", "Shankarshana Janarthanan", "Cheng-Kok Koh"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744811", "OA papers": [{"PaperId": "https://openalex.org/W2033989103", "PaperTitle": "Construction of reconfigurable clock trees for MCMM designs", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Purdue University West Lafayette": 2.0, "Nvidia (United States)": 1.0}, "Authors": ["Rickard Ewetz", "Shankarshana Janarthanan", "Cheng-Kok Koh"]}]}, {"DBLP title": "A global-local optimization framework for simultaneous multi-mode multi-corner clock skew variation reduction.", "DBLP authors": ["Kwangsoo Han", "Jiajia Li", "Andrew B. Kahng", "Siddhartha Nath", "Jongpil Lee"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744776", "OA papers": [{"PaperId": "https://openalex.org/W1982199193", "PaperTitle": "A global-local optimization framework for simultaneous multi-mode multi-corner clock skew variation reduction", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"UC San Diego Health System": 2.0, "University of California, San Diego": 1.0, "CSE": 1.0, "Samsung (South Korea)": 1.0}, "Authors": ["Kwangsoo Han", "Andrew B. Kahng", "Jong-Pil Lee", "Jiajia Li", "Siddhartha Sankar Nath"]}]}, {"DBLP title": "Routing-architecture-aware analytical placement for heterogeneous FPGAs.", "DBLP authors": ["Sheng-Yen Chen", "Yao-Wen Chang"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744903", "OA papers": [{"PaperId": "https://openalex.org/W2067856828", "PaperTitle": "Routing-architecture-aware analytical placement for heterogeneous FPGAs", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Sheng-Yen Chen", "Yao-Wen Chang"]}]}, {"DBLP title": "PARR: pin access planning and regular routing for self-aligned double patterning.", "DBLP authors": ["Xiaoqing Xu", "Bei Yu", "Jhih-Rong Gao", "Che-Lun Hsu", "David Z. Pan"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744890", "OA papers": [{"PaperId": "https://openalex.org/W1978518297", "PaperTitle": "PARR", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"The University of Texas at Austin": 5.0}, "Authors": ["Xiaoqing Xu", "Bei Yu", "Jhih-Rong Gao", "Che-Lun Hsu", "David Z. Pan"]}]}, {"DBLP title": "Local search algorithms for timing-driven placement under arbitrary delay models.", "DBLP authors": ["Adrian Bock", "Stephan Held", "Nicolas K\u00e4mmerling", "Ulrike Schorr"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744867", "OA papers": [{"PaperId": "https://openalex.org/W2007385098", "PaperTitle": "Local search algorithms for timing-driven placement under arbitrary delay models", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Research Institute for Discrete Mathematics, Lenn\u00e9str. 2, 53113 Bonn, Germany": 4.0}, "Authors": ["Adrian Aloysius Bock", "Stephan Held", "Nicolas K\u00e4mmerling", "Ulrike Schorr"]}]}, {"DBLP title": "3DIC benefit estimation and implementation guidance from 2DIC implementation.", "DBLP authors": ["Wei-Ting Jonas Chan", "Siddhartha Nath", "Andrew B. Kahng", "Yang Du", "Kambiz Samadi"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747954", "OA papers": [{"PaperId": "https://openalex.org/W2028476288", "PaperTitle": "3DIC benefit estimation and implementation guidance from 2DIC implementation", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, San Diego": 3.0, "Qualcomm (United States)": 2.0}, "Authors": ["Wei-Ting Jonas Chan", "Siddhartha Sankar Nath", "Andrew B. Kahng", "Yang Du", "Kambiz Samadi"]}]}, {"DBLP title": "DERA: yet another differential fault attack on cryptographic devices based on error rate analysis.", "DBLP authors": ["Yannan Liu", "Jie Zhang", "Lingxiao Wei", "Feng Yuan", "Qiang Xu"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744816", "OA papers": [{"PaperId": "https://openalex.org/W2094892879", "PaperTitle": "DERA", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Chinese University of Hong Kong": 5.0}, "Authors": ["Yannan Liu", "Jie Zhang", "Lingxiao Wei", "Feng Yuan", "Qiang Xu"]}]}, {"DBLP title": "Vibration-based secure side channel for medical devices.", "DBLP authors": ["Younghyun Kim", "Woo Suk Lee", "Vijay Raghunathan", "Niraj K. Jha", "Anand Raghunathan"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744928", "OA papers": [{"PaperId": "https://openalex.org/W1970061687", "PaperTitle": "Vibration-based secure side channel for medical devices", "Year": 2015, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Purdue University West Lafayette": 4.0, "Princeton University": 1.0}, "Authors": ["Younghyun Kim", "Woo Jung Lee", "Vijay Raghunathan", "Niraj K. Jha", "Anand Raghunathan"]}]}, {"DBLP title": "Information leakage chaff: feeding red herrings to side channel attackers.", "DBLP authors": ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi", "Michele Scandale"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744859", "OA papers": [{"PaperId": "https://openalex.org/W2045897118", "PaperTitle": "Information leakage chaff", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Politecnico di Milano": 4.0}, "Authors": ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi", "Michele Scandale"]}]}, {"DBLP title": "TyTAN: tiny trust anchor for tiny devices.", "DBLP authors": ["Ferdinand Brasser", "Brahim El Mahjoub", "Ahmad-Reza Sadeghi", "Christian Wachsmann", "Patrick Koeberl"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744922", "OA papers": [{"PaperId": "https://openalex.org/W2075095478", "PaperTitle": "TyTAN", "Year": 2015, "CitationCount": 176, "EstimatedCitation": 176, "Affiliations": {"Technical University of Darmstadt": 4.0, "Intel (United States)": 1.0}, "Authors": ["Ferdinand Brasser", "Brahim El Mahjoub", "Ahmad-Reza Sadeghi", "Christian Wachsmann", "Patrick Koeberl"]}]}, {"DBLP title": "Memory heat map: anomaly detection in real-time embedded systems using memory behavior.", "DBLP authors": ["Man-Ki Yoon", "Lui Sha", "Sibin Mohan", "Jaesik Choi"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744869", "OA papers": [{"PaperId": "https://openalex.org/W1979614237", "PaperTitle": "Memory heat map", "Year": 2015, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "Ulsan National Institute of Science and Technology": 1.0}, "Authors": ["Man-Ki Yoon", "Sibin Mohan", "Jaesik Choi", "Lui Sha"]}]}, {"DBLP title": "Compacting privacy-preserving k-nearest neighbor search using logic synthesis.", "DBLP authors": ["Ebrahim M. Songhori", "Siam U. Hussain", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744808", "OA papers": [{"PaperId": "https://openalex.org/W2010756295", "PaperTitle": "Compacting privacy-preserving k-nearest neighbor search using logic synthesis", "Year": 2015, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Rice University": 3.0, "Technical University of Darmstadt": 1.0}, "Authors": ["Ebrahim M. Songhori", "Siam U. Hussain", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"]}]}, {"DBLP title": "Battery lifetime-aware automotive climate control for electric vehicles.", "DBLP authors": ["Korosh Vatanparvar", "Mohammad Abdullah Al Faruque"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744804", "OA papers": [{"PaperId": "https://openalex.org/W1981585039", "PaperTitle": "Battery lifetime-aware automotive climate control for electric vehicles", "Year": 2015, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Korosh Vatanparvar", "Mohammad Abdullah Al Faruque"]}]}, {"DBLP title": "Security analysis of automotive architectures using probabilistic model checking.", "DBLP authors": ["Philipp Mundhenk", "Sebastian Steinhorst", "Martin Lukasiewycz", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744906", "OA papers": [{"PaperId": "https://openalex.org/W1990879719", "PaperTitle": "Security analysis of automotive architectures using probabilistic model checking", "Year": 2015, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"TUM CREATE, Singapore": 3.0, "Nanyang Technological University": 1.0, "Technical University of Munich": 1.0}, "Authors": ["Philipp Mundhenk", "Sebastian Steinhorst", "Martin Lukasiewycz", "Suhaib A. Fahmy", "Samarjit Chakraborty"]}]}, {"DBLP title": "Security aware network controllers for next generation automotive embedded systems.", "DBLP authors": ["Shanker Shreejith", "Suhaib A. Fahmy"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744907", "OA papers": [{"PaperId": "https://openalex.org/W2016802966", "PaperTitle": "Security aware network controllers for next generation automotive embedded systems", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Shanker Shreejith", "Suhaib A. Fahmy"]}]}, {"DBLP title": "Analysis and RTL correlation of instruction set simulators for automotive microcontroller robustness verification.", "DBLP authors": ["Jaime Espinosa", "Carles Hern\u00e1ndez", "Jaume Abella", "David de Andr\u00e9s", "Juan-Carlos Ruiz-Garcia"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744798", "OA papers": [{"PaperId": "https://openalex.org/W2026833966", "PaperTitle": "Analysis and RTL correlation of instruction set simulators for automotive microcontroller robustness verification", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 3.0, "Barcelona Supercomputing Center": 2.0}, "Authors": ["Jaime Espinosa", "Carles Hernandez", "Jaume Abella", "David de Andr\u00e9s", "Juan M. Ruiz"]}]}, {"DBLP title": "Improving formal timing analysis of switched ethernet by exploiting FIFO scheduling.", "DBLP authors": ["Daniel Thiele", "Philip Axer", "Rolf Ernst"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744854", "OA papers": [{"PaperId": "https://openalex.org/W1963844289", "PaperTitle": "Improving formal timing analysis of switched ethernet by exploiting FIFO scheduling", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 3.0}, "Authors": ["Daniel Thiele", "Philip Axer", "Rolf Ernst"]}]}, {"DBLP title": "Parallel execution of AUTOSAR legacy applications on multicore ECUs with timed implicit communication.", "DBLP authors": ["Sebastian Kehr", "Eduardo Qui\u00f1ones", "Bert B\u00f6ddeker", "G\u00fcnter Sch\u00e4fer"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744889", "OA papers": [{"PaperId": "https://openalex.org/W1971214348", "PaperTitle": "Parallel execution of AUTOSAR legacy applications on multicore ECUs with timed implicit communication", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Denso (Germany)": 2.0, "Barcelona Supercomputing Center": 1.0, "Technische Universit\u00e4t Ilmenau": 1.0}, "Authors": ["Sebastian Kehr", "Eduardo Quinones", "Bert B\u00f6ddeker", "G\u00fcnter Sch\u00e4fer"]}]}, {"DBLP title": "Nautilus: fast automated IP design space search using guided genetic algorithms.", "DBLP authors": ["Michael K. Papamichael", "Peter A. Milder", "James C. Hoe"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744875", "OA papers": [{"PaperId": "https://openalex.org/W2013135502", "PaperTitle": "Nautilus", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Carnegie Mellon University": 2.0, "Stony Brook University": 1.0}, "Authors": ["Michael K. Papamichael", "Peter Milder", "James C. Hoe"]}]}, {"DBLP title": "Execution-driven parallel simulation of PGAS applications on heterogeneous tiled architectures.", "DBLP authors": ["Sascha Roloff", "David Schafhauser", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744840", "OA papers": [{"PaperId": "https://openalex.org/W1966499573", "PaperTitle": "Execution-driven parallel simulation of PGAS applications on heterogeneous tiled architectures", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Erlangen-Nuremberg": 4.0}, "Authors": ["Sascha Roloff", "D Schwarzmann Schafhauser", "Frank Hannig", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Acceleration of control flows on reconfigurable architecture with a composite method.", "DBLP authors": ["Junbin Wang", "Leibo Liu", "Jianfeng Zhu", "Shouyi Yin", "Shaojun Wei"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744789", "OA papers": [{"PaperId": "https://openalex.org/W2055469530", "PaperTitle": "Acceleration of control flows on reconfigurable architecture with a composite method", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tsinghua University": 2.5, "Institute of Microelectronics": 2.5}, "Authors": ["Junbin Wang", "Leibo Liu", "Jianfeng Zhu", "Shouyi Yin", "Shaojun Wei"]}]}, {"DBLP title": "GRIP: grammar-based IP integration and packaging for acceleration-rich SoC designs.", "DBLP authors": ["Munish Jassi", "Daniel M\u00fcller-Gritschneder", "Ulf Schlichtmann"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744845", "OA papers": [{"PaperId": "https://openalex.org/W2019642625", "PaperTitle": "GRIP", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, Germany": 3.0}, "Authors": ["Munish Jassi", "Daniel Muller-Gritschneder", "Ulf Schlichtmann"]}]}, {"DBLP title": "ProPRAM: exploiting the transparent logic resources in non-volatile memory for near data computing.", "DBLP authors": ["Ying Wang", "Yinhe Han", "Lei Zhang", "Huawei Li", "Xiaowei Li"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744896", "OA papers": [{"PaperId": "https://openalex.org/W1968944276", "PaperTitle": "ProPRAM", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Institute of Computing Technology": 2.5, "Chinese Academy of Sciences": 2.5}, "Authors": ["Ying Wang", "Yinhe Han", "Lei Zhang", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Trends in functional verification: a 2014 industry study.", "DBLP authors": ["Harry D. Foster"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744921", "OA papers": [{"PaperId": "https://openalex.org/W2012262513", "PaperTitle": "Trends in functional verification", "Year": 2015, "CitationCount": 76, "EstimatedCitation": 76, "Affiliations": {"Mentor Graphics Corporation, Wilsonville, Or, United States": 1.0}, "Authors": ["Harry Foster"]}]}, {"DBLP title": "Verifying SystemC using stateful symbolic simulation.", "DBLP authors": ["Vladimir Herdt", "Hoang Minh Le", "Rolf Drechsler"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744927", "OA papers": [{"PaperId": "https://openalex.org/W2053769757", "PaperTitle": "Verifying SystemC using stateful symbolic simulation", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Vladimir Herdt", "Hoang M. Le", "Rolf Drechsler"]}]}, {"DBLP title": "In-circuit temporal monitors for runtime verification of reconfigurable designs.", "DBLP authors": ["Tim Todman", "Stephan Stilkerich", "Wayne Luk"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744856", "OA papers": [{"PaperId": "https://openalex.org/W2062232889", "PaperTitle": "In-circuit temporal monitors for runtime verification of reconfigurable designs", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Imperial College London": 2.0, "Airbus (Germany)": 1.0}, "Authors": ["Tim Todman", "Stephan C. Stilkerich", "Wayne Luk"]}]}, {"DBLP title": "Sequential equivalence checking of clock-gated circuits.", "DBLP authors": ["Yu-Yun Dai", "Kei-Yong Khoo", "Robert K. Brayton"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744910", "OA papers": [{"PaperId": "https://openalex.org/W1993183930", "PaperTitle": "Sequential equivalence checking of clock-gated circuits", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Berkeley": 2.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Yu-Yun Dai", "Kei-Yong Khoo", "Robert K. Brayton"]}]}, {"DBLP title": "Verification of gate-level arithmetic circuits by function extraction.", "DBLP authors": ["Maciej J. Ciesielski", "Cunxi Yu", "Walter Brown", "Duo Liu", "Andr\u00e9 Rossi"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744925", "OA papers": [{"PaperId": "https://openalex.org/W2000519336", "PaperTitle": "Verification of gate-level arithmetic circuits by function extraction", "Year": 2015, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"University of Massachusetts Amherst": 4.0, "University of Southern Brittany": 1.0}, "Authors": ["Maciej Ciesielski", "Cunxi Yu", "Walter A. Brown", "Duo Liu", "Andr\u00e9 Rossi"]}]}, {"DBLP title": "Hybrid quick error detection (H-QED): accelerator validation and debug using high-level synthesis principles.", "DBLP authors": ["Keith A. Campbell", "David Lin", "Subhasish Mitra", "Deming Chen"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2753768", "OA papers": [{"PaperId": "https://openalex.org/W2063922433", "PaperTitle": "Hybrid quick error detection (H-QED)", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "Stanford University": 2.0}, "Authors": ["Keith H.S. Campbell", "David Lin", "Subhasish Mitra", "Deming Chen"]}]}, {"DBLP title": "Security and privacy challenges in industrial internet of things.", "DBLP authors": ["Ahmad-Reza Sadeghi", "Christian Wachsmann", "Michael Waidner"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747942", "OA papers": [{"PaperId": "https://openalex.org/W2065955975", "PaperTitle": "Security and privacy challenges in industrial internet of things", "Year": 2015, "CitationCount": 537, "EstimatedCitation": 537, "Affiliations": {"Technical University of Darmstadt": 2.0, "Intel (Germany)": 0.5, "Fraunhofer Institute for Secure Information Technology": 0.5}, "Authors": ["Ahmad-Reza Sadeghi", "Christian Wachsmann", "Michael Waidner"]}]}, {"DBLP title": "Blocking unsafe behaviors in control systems through static and dynamic policy enforcement.", "DBLP authors": ["Stephen McLaughlin"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747913", "OA papers": [{"PaperId": "https://openalex.org/W2086998224", "PaperTitle": "Blocking unsafe behaviors in control systems through static and dynamic policy enforcement", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Samsung (United States)": 1.0}, "Authors": ["Stephen McLaughlin"]}]}, {"DBLP title": "Timing-aware control software design for automotive systems.", "DBLP authors": ["Dirk Ziegenbein", "Arne Hamann"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747947", "OA papers": [{"PaperId": "https://openalex.org/W1982295888", "PaperTitle": "Timing-aware control software design for automotive systems", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Robert Bosch (Netherlands)": 2.0}, "Authors": ["Dirk Ziegenbein", "Arne Hamann"]}]}, {"DBLP title": "Compositional modeling and analysis of automotive feature product lines.", "DBLP authors": ["Shankara Narayanan Krishna", "Ganesh Khandu Narwane", "S. Ramesh", "Ashutosh Trivedi"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747928", "OA papers": [{"PaperId": "https://openalex.org/W2066304945", "PaperTitle": "Compositional modeling and analysis of automotive feature product lines", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Technology Bombay": 2.0, "Homi Bhabha National Institute": 1.0, "GM R&D, USA": 1.0}, "Authors": ["Shankara Narayanan Krishna", "Ganesh Khandu Narwane", "K. P. Ramesh", "Ashutosh Trivedi"]}]}, {"DBLP title": "The challenge of interoperability: model-based integration for automotive control software.", "DBLP authors": ["Huafeng Yu", "Prachi Joshi", "Jean-Pierre Talpin", "Sandeep K. Shukla", "Shin'ichi Shiraishi"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747945", "OA papers": [{"PaperId": "https://openalex.org/W2045346064", "PaperTitle": "The challenge of interoperability", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Toyota Motor Corporation (United States)": 2.0, "Virginia Tech": 2.0, "Inria Rennes - Bretagne Atlantique Research Centre": 0.5, "French Institute for Research in Computer Science and Automation": 0.5}, "Authors": ["Huafeng Yu", "Prachi Joshi", "Jean-Pierre Talpin", "Sandeep K. Shukla", "Shinichi Shiraishi"]}]}, {"DBLP title": "An introduction into fault-tolerant quantum computing.", "DBLP authors": ["Alexandru Paler", "Simon J. Devitt"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747911", "OA papers": [{"PaperId": "https://openalex.org/W1967819975", "PaperTitle": "An introduction into fault-tolerant quantum computing", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Passau": 1.0, "Ochanomizu University": 0.5, "Otsuka (Japan)": 0.5}, "Authors": ["Alexandru Paler", "Simon J. Devitt"]}]}, {"DBLP title": "Design automation challenges for scalable quantum architectures.", "DBLP authors": ["Ilia Polian", "Austin G. Fowler"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747921", "OA papers": [{"PaperId": "https://openalex.org/W1993495316", "PaperTitle": "Design automation challenges for scalable quantum architectures", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Passau": 1.0, "Google (United States)": 0.5, "University of California, Santa Barbara": 0.5}, "Authors": ["Ilia Polian", "Austin G. Fowler"]}]}, {"DBLP title": "A control-theoretic approach for energy efficient CPU-GPU subsystem in mobile platforms.", "DBLP authors": ["David Kadjo", "Raid Ayoub", "Michael Kishinevsky", "Paul V. Gratz"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744773", "OA papers": [{"PaperId": "https://openalex.org/W2060884995", "PaperTitle": "A control-theoretic approach for energy efficient CPU-GPU subsystem in mobile platforms", "Year": 2015, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Texas A&M University": 1.0, "Mitchell Institute": 1.0, "Intel (United States)": 2.0}, "Authors": ["David Kadjo", "Raid Ayoub", "Michael Kishinevsky", "Paul V. Gratz"]}]}, {"DBLP title": "Opportunistic turbo execution in NTC: exploiting the paradigm shift in performance bottlenecks.", "DBLP authors": ["Hu Chen", "Dieudonne Manzi", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744881", "OA papers": [{"PaperId": "https://openalex.org/W1992097508", "PaperTitle": "Opportunistic turbo execution in NTC", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Utah State University": 4.0}, "Authors": ["Hu Chen", "Dieudonne Manzi", "Sanghamitra Roy", "Koushik Chakraborty"]}]}, {"DBLP title": "Domain wall memory based digital signal processors for area and energy-efficiency.", "DBLP authors": ["Jinil Chung", "Kenneth Ramclam", "Jongsun Park", "Swaroop Ghosh"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744825", "OA papers": [{"PaperId": "https://openalex.org/W2092013464", "PaperTitle": "Domain wall memory based digital signal processors for area and energy-efficiency", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Korea University": 2.0, "University of South Florida": 2.0}, "Authors": ["Jinil Chung", "Kenneth Ramclam", "Jongsun Park", "Swaroop Ghosh"]}]}, {"DBLP title": "DaTuM: dynamic tone mapping technique for OLED display power saving based on video classification.", "DBLP authors": ["Xiang Chen", "Yiran Chen", "Chun Jason Xue"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744814", "OA papers": [{"PaperId": "https://openalex.org/W1983314365", "PaperTitle": "DaTuM", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Pittsburgh": 2.0, "City University of Hong Kong": 1.0}, "Authors": ["Xiang Chen", "Yi Chen", "Chun Jason Xue"]}]}, {"DBLP title": "RENO: a high-efficient reconfigurable neuromorphic computing accelerator design.", "DBLP authors": ["Xiaoxiao Liu", "Mengjie Mao", "Beiye Liu", "Hai Li", "Yiran Chen", "Boxun Li", "Yu Wang", "Hao Jiang", "Mark Barnell", "Qing Wu", "Jianhua Joshua Yang"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744900", "OA papers": [{"PaperId": "https://openalex.org/W1980446076", "PaperTitle": "RENO", "Year": 2015, "CitationCount": 110, "EstimatedCitation": 110, "Affiliations": {"University of Pittsburgh": 5.0, "Tsinghua University": 2.0, "San Francisco State University": 1.0, "United States Air Force Research Laboratory": 2.0, "University of Massachusetts Amherst": 1.0}, "Authors": ["Xiaoxiao Liu", "Mengjie Mao", "Beiye Liu", "Hai Li", "Yi Chen", "Boxun Li", "Yu Wang", "Hao Jiang", "Mark Barnell", "Qing Wu", "Jianhua Yang"]}]}, {"DBLP title": "Scalable-effort classifiers for energy-efficient machine learning.", "DBLP authors": ["Swagath Venkataramani", "Anand Raghunathan", "Jie Liu", "Mohammed Shoaib"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744904", "OA papers": [{"PaperId": "https://openalex.org/W1998305460", "PaperTitle": "Scalable-effort classifiers for energy-efficient machine learning", "Year": 2015, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"Purdue University West Lafayette": 2.0, "Microsoft (United States)": 2.0}, "Authors": ["Swagath Venkataramani", "Anand Raghunathan", "Jie Liu", "Mohammed Shoaib"]}]}, {"DBLP title": "Evaluation of BEOL design rule impacts using an optimal ILP-based detailed router.", "DBLP authors": ["Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744839", "OA papers": [{"PaperId": "https://openalex.org/W2015362661", "PaperTitle": "Evaluation of BEOL design rule impacts using an optimal ILP-based detailed router", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Kwangsoo Han", "Andrew B. Kahng", "Hye-In Lee"]}]}, {"DBLP title": "Detailed routing for spacer-is-metal type self-aligned double/quadruple patterning lithography.", "DBLP authors": ["Yixiao Ding", "Chris C. N. Chu", "Wai-Kei Mak"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744821", "OA papers": [{"PaperId": "https://openalex.org/W1989114448", "PaperTitle": "Detailed routing for spacer-is-metal type self-aligned double/quadruple patterning lithography", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Iowa State University": 2.0, "National Tsing Hua University": 1.0}, "Authors": ["Yixiao Ding", "Chris Chu", "Wai-Kei Mak"]}]}, {"DBLP title": "Mask assignment and synthesis of DSA-MP hybrid lithography for sub-7nm contacts/vias.", "DBLP authors": ["Yasmine Badr", "Andres Torres", "Puneet Gupta"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744868", "OA papers": [{"PaperId": "https://openalex.org/W1995865561", "PaperTitle": "Mask assignment and synthesis of DSA-MP hybrid lithography for sub-7nm contacts/vias", "Year": 2015, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"University of California, Los Angeles": 2.0, "Mentor Technologies": 1.0}, "Authors": ["Yasmine Badr", "Andr\u00e9s Torres", "Puneet Gupta"]}]}, {"DBLP title": "High performance dummy fill insertion with coupling and uniformity constraints.", "DBLP authors": ["Yibo Lin", "Bei Yu", "David Z. Pan"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744850", "OA papers": [{"PaperId": "https://openalex.org/W2005345785", "PaperTitle": "High performance dummy fill insertion with coupling and uniformity constraints", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Yibo Lin", "Bei Yu", "David Z. Pan"]}]}, {"DBLP title": "An efficient shift invariant rasterization algorithm for all-angle mask patterns in ILT.", "DBLP authors": ["Yixiao Ding", "Chris C. N. Chu", "Xin Zhou"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744797", "OA papers": [{"PaperId": "https://openalex.org/W2052279563", "PaperTitle": "An efficient shift invariant rasterization algorithm for all-angle mask patterns in ILT", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Iowa State University": 2.0, "Synopsys (United States)": 1.0}, "Authors": ["Yixiao Ding", "Chris Chu", "Xin Zhou"]}]}, {"DBLP title": "Effective model-based mask fracturing for mask cost reduction.", "DBLP authors": ["Abde Ali Kagalwalla", "Puneet Gupta"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744828", "OA papers": [{"PaperId": "https://openalex.org/W2030250909", "PaperTitle": "Effective model-based mask fracturing for mask cost reduction", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Abde Ali Kagalwalla", "Puneet Gupta"]}]}, {"DBLP title": "HAFIX: hardware-assisted flow integrity extension.", "DBLP authors": ["Lucas Davi", "Matthias Hanreich", "Debayan Paul", "Ahmad-Reza Sadeghi", "Patrick Koeberl", "Dean Sullivan", "Orlando Arias", "Yier Jin"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744847", "OA papers": [{"PaperId": "https://openalex.org/W2004456327", "PaperTitle": "HAFIX", "Year": 2015, "CitationCount": 124, "EstimatedCitation": 124, "Affiliations": {"Technical University of Darmstadt": 4.0, "Intel (United States)": 1.0, "University of Central Florida": 3.0}, "Authors": ["Lucas Davi", "Matthias Hanreich", "Debayan Paul", "Ahmad-Reza Sadeghi", "Patrick Koeberl", "Dean Sullivan", "Orlando Arias", "Yier Jin"]}]}, {"DBLP title": "Performance analysis of a memristive crossbar PUF design.", "DBLP authors": ["Garrett S. Rose", "Chauncey A. Meade"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744892", "OA papers": [{"PaperId": "https://openalex.org/W2012592686", "PaperTitle": "Performance analysis of a memristive crossbar PUF design", "Year": 2015, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Tennessee at Knoxville": 2.0}, "Authors": ["Garrett S. Rose", "Chauncey A. Meade"]}]}, {"DBLP title": "Adaptive characterization and emulation of delay-based physical unclonable functions using statistical models.", "DBLP authors": ["Teng Xu", "Dongfang Li", "Miodrag Potkonjak"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744791", "OA papers": [{"PaperId": "https://openalex.org/W2060563393", "PaperTitle": "Adaptive characterization and emulation of delay-based physical unclonable functions using statistical models", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Computer Science Department, University of California Los Angeles, United States": 3.0}, "Authors": ["Teng Xu", "Dongfang Li", "Miodrag Potkonjak"]}]}, {"DBLP title": "Self-correcting STTRAM under magnetic field attacks.", "DBLP authors": ["Jae-Won Jang", "Jongsun Park", "Swaroop Ghosh", "Swarup Bhunia"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744909", "OA papers": [{"PaperId": "https://openalex.org/W1990719923", "PaperTitle": "Self-correcting STTRAM under magnetic field attacks", "Year": 2015, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"University of South Florida": 2.0, "Korea University": 1.0, "Case Western Reserve University": 1.0}, "Authors": ["Jae Eun Jang", "Jongsun Park", "Swaroop Ghosh", "Swarup Bhunia"]}]}, {"DBLP title": "On using control signals for word-level identification in a gate-level netlist.", "DBLP authors": ["Edward Tashjian", "Azadeh Davoodi"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744878", "OA papers": [{"PaperId": "https://openalex.org/W2094229633", "PaperTitle": "On using control signals for word-level identification in a gate-level netlist", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Edward Tashjian", "Azadeh Davoodi"]}]}, {"DBLP title": "Efficient dynamic information flow tracking on a processor with core debug interface.", "DBLP authors": ["Jinyong Lee", "Ingoo Heo", "Yongje Lee", "Yunheung Paek"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744830", "OA papers": [{"PaperId": "https://openalex.org/W1984435105", "PaperTitle": "Efficient dynamic information flow tracking on a processor with core debug interface", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Seoul National University": 4.0}, "Authors": ["Jin-Yong Lee", "Ingoo Heo", "Yongje Lee", "Yunheung Paek"]}]}, {"DBLP title": "What don't we know about CPS architectures?", "DBLP authors": ["Marilyn Wolf", "Eric Feron"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747950", "OA papers": [{"PaperId": "https://openalex.org/W1976097964", "PaperTitle": "What don't we know about CPS architectures?", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Marilyn Wolf", "Eric Feron"]}]}, {"DBLP title": "Design tool chain for cyber-physical systems: lessons learned.", "DBLP authors": ["Janos Sztipanovits", "Ted Bapty", "Sandeep Neema", "Xenofon D. Koutsoukos", "Ethan K. Jackson"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747922", "OA papers": [{"PaperId": "https://openalex.org/W2000127578", "PaperTitle": "Design tool chain for cyber-physical systems", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Vanderbilt University": 4.0, "Microsoft (United States)": 1.0}, "Authors": ["Janos Sztipanovits", "Ted Bapty", "Sandeep Neema", "Xenofon Koutsoukos", "Ethan K. Jackson"]}]}, {"DBLP title": "Models, abstractions, and architectures: the missing links in cyber-physical systems.", "DBLP authors": ["Bharathan Balaji", "Mohammad Abdullah Al Faruque", "Nikil D. Dutt", "Rajesh K. Gupta", "Yuvraj Agarwal"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747936", "OA papers": [{"PaperId": "https://openalex.org/W2070489584", "PaperTitle": "Models, abstractions, and architectures", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California, San Diego": 2.0, "University of California, Irvine": 2.0, "Carnegie Mellon University": 1.0}, "Authors": ["Bharathan Balaji", "Mohammad Abdullah Al Faruque", "Nikil Dutt", "Rajesh Gupta", "Yuvraj Agarwal"]}]}, {"DBLP title": "VWS: a versatile warp scheduler for exploring diverse cache localities of GPGPU applications.", "DBLP authors": ["Mengjie Mao", "Jingtong Hu", "Yiran Chen", "Hai Li"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744931", "OA papers": [{"PaperId": "https://openalex.org/W1982643312", "PaperTitle": "VWS", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Pittsburgh": 3.0, "Oklahoma State University Oklahoma City": 1.0}, "Authors": ["Mengjie Mao", "Jingtong Hu", "Yi Chen", "Hai Li"]}]}, {"DBLP title": "Revisiting accelerator-rich CMPs: challenges and solutions.", "DBLP authors": ["Nasibeh Teimouri", "Hamed Tabkhi", "Gunar Schirner"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744902", "OA papers": [{"PaperId": "https://openalex.org/W2073144988", "PaperTitle": "Revisiting accelerator-rich CMPs", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Northeastern University": 3.0}, "Authors": ["Nasibeh Teimouri", "Hamed Tabkhi", "Gunar Schirner"]}]}, {"DBLP title": "SuperNet: multimode interconnect architecture for manycore chips.", "DBLP authors": ["Haseeb Bokhari", "Haris Javaid", "Muhammad Shafique", "J\u00f6rg Henkel", "Sri Parameswaran"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744912", "OA papers": [{"PaperId": "https://openalex.org/W2044429207", "PaperTitle": "SuperNet", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"UNSW Sydney": 2.0, "Google (United States)": 1.0, "Karlsruhe Institute of Technology": 2.0}, "Authors": ["Haseeb Bokhari", "Haris Javaid", "Muhammad Shafique", "Jorg Henkel", "Sri Parameswaran"]}]}, {"DBLP title": "A low latency generic accuracy configurable adder.", "DBLP authors": ["Muhammad Shafique", "Waqas Ahmad", "Rehan Hafiz", "J\u00f6rg Henkel"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744778", "OA papers": [{"PaperId": "https://openalex.org/W2035378788", "PaperTitle": "A low latency generic accuracy configurable adder", "Year": 2015, "CitationCount": 230, "EstimatedCitation": 230, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "National University of Sciences and Technology": 2.0}, "Authors": ["Muhammad Shafique", "Waqas Ahmad", "Rehan Hafiz", "Jorg Henkel"]}]}, {"DBLP title": "A 127 fps in full hd accelerator based on optimized AKAZE with efficiency and effectiveness for image feature extraction.", "DBLP authors": ["Guangli Jiang", "Leibo Liu", "Wenping Zhu", "Shouyi Yin", "Shaojun Wei"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744772", "OA papers": [{"PaperId": "https://openalex.org/W2147029945", "PaperTitle": "A 127 fps in full hd accelerator based on optimized AKAZE with efficiency and effectiveness for image feature extraction", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tsinghua University": 5.0}, "Authors": ["Guangli Jiang", "Leibo Liu", "Wenping Zhu", "Shouyi Yin", "Shaojun Wei"]}]}, {"DBLP title": "Exploit imbalanced cell writes to mitigate write disturbance in dense phase change memory.", "DBLP authors": ["Rujia Wang", "Lei Jiang", "Youtao Zhang", "Linzhang Wang", "Jun Yang"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744841", "OA papers": [{"PaperId": "https://openalex.org/W2014302282", "PaperTitle": "Exploit imbalanced cell writes to mitigate write disturbance in dense phase change memory", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Pittsburgh": 4.0, "Nanjing University": 1.0}, "Authors": ["Rujia Wang", "Lei Jiang", "Youtao Zhang", "Linzhang Wang", "Jun Yang"]}]}, {"DBLP title": "Understanding soft errors in uncore components.", "DBLP authors": ["Hyungmin Cho", "Chen-Yong Cher", "Thomas Shepherd", "Subhasish Mitra"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744923", "OA papers": [{"PaperId": "https://openalex.org/W2063739815", "PaperTitle": "Understanding soft errors in uncore components", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Stanford University": 2.5, "IBM Research - Thomas J. Watson Research Center": 1.0, "IBM (United States)": 0.5}, "Authors": ["Hyungmin Cho", "Chen-Yong Cher", "T. J. Shepherd", "Subhasish Mitra"]}]}, {"DBLP title": "Interconnect reliability modeling and analysis for multi-branch interconnect trees.", "DBLP authors": ["Hai-Bao Chen", "Sheldon X.-D. Tan", "Valeriy Sukharev", "Xin Huang", "Taeyoung Kim"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747953", "OA papers": [{"PaperId": "https://openalex.org/W2064704576", "PaperTitle": "Interconnect reliability modeling and analysis for multi-branch interconnect trees", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Shanghai Jiao Tong University": 1.0, "University of California, Riverside": 3.0, "Mentor Graphics Corporation, Fremont, CA 94538, USA.": 1.0}, "Authors": ["Hai-Bao Chen", "Sheldon X.-D. Tan", "Valeriy Sukharev", "Xin Huang", "TaeYoung Kim"]}]}, {"DBLP title": "Design, packaging, and architectural policy co-optimization for DC power integrity in 3D DRAM.", "DBLP authors": ["Yarui Peng", "Bon Woong Ku", "Youn-Sik Park", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Sung Kyu Lim"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744819", "OA papers": [{"PaperId": "https://openalex.org/W2023083159", "PaperTitle": "Design, packaging, and architectural policy co-optimization for DC power integrity in 3D DRAM", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Georgia Institute of Technology": 3.0, "Samsung (South Korea)": 4.0}, "Authors": ["Yarui Peng", "Bon Jeong Ku", "Youn-sik Park", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Ho Choi", "Sung Kyu Lim"]}]}, {"DBLP title": "Tier-partitioning for power delivery vs cooling tradeoff in 3D VLSI for mobile applications.", "DBLP authors": ["Shreepad Panth", "Kambiz Samadi", "Yang Du", "Sung Kyu Lim"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744917", "OA papers": [{"PaperId": "https://openalex.org/W2065087122", "PaperTitle": "Tier-partitioning for power delivery vs cooling tradeoff in 3D VLSI for mobile applications", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Georgia Institute of Technology": 2.0, "Qualcomm (United States)": 2.0}, "Authors": ["Shreepad Panth", "Kambiz Samadi", "Yang Du", "Sung Kyu Lim"]}]}, {"DBLP title": "Novel power grid reduction method based on L1 regularization.", "DBLP authors": ["Ye Wang", "Meng Li", "Xinyang Yi", "Zhao Song", "Michael Orshansky", "Constantine Caramanis"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744877", "OA papers": [{"PaperId": "https://openalex.org/W2064285304", "PaperTitle": "Novel power grid reduction method based on L1 regularization", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"The University of Texas at Austin": 6.0}, "Authors": ["Ye Wang", "Lianqing Liu", "Xinyang Yi", "Zhao Song", "Michael Orshansky", "Constantine Caramanis"]}]}, {"DBLP title": "A statistical methodology for noise sensor placement and full-chip voltage map generation.", "DBLP authors": ["Xiaochen Liu", "Shupeng Sun", "Pingqiang Zhou", "Xin Li", "Haifeng Qian"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744784", "OA papers": [{"PaperId": "https://openalex.org/W2081746887", "PaperTitle": "A statistical methodology for noise sensor placement and full-chip voltage map generation", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ShanghaiTech University": 2.0, "Carnegie Mellon University": 2.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Xiaochen Liu", "Shupeng Sun", "Pingqiang Zhou", "Xin Li", "Haifeng Qian"]}]}, {"DBLP title": "Cloning your mind: security challenges in cognitive system designs and their solutions.", "DBLP authors": ["Beiye Liu", "Chunpeng Wu", "Hai Li", "Yiran Chen", "Qing Wu", "Mark Barnell", "Qinru Qiu"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747915", "OA papers": [{"PaperId": "https://openalex.org/W2021950131", "PaperTitle": "Cloning your mind", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Pittsburgh": 4.0, "United States Air Force Research Laboratory": 2.0, "Syracuse University": 1.0}, "Authors": ["Beiye Liu", "Chunpeng Wu", "Hai Li", "Yi Chen", "Qing Wu", "Mark Barnell", "Qinru Qiu"]}]}, {"DBLP title": "Design and verification for transportation system security.", "DBLP authors": ["Bowen Zheng", "Wenchao Li", "Peng Deng", "L\u00e9onard G\u00e9rard", "Qi Zhu", "Natarajan Shankar"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747920", "OA papers": [{"PaperId": "https://openalex.org/W2009220606", "PaperTitle": "Design and verification for transportation system security", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of California, Riverside": 3.0, "SRI International": 1.5, "Menlo School": 1.5}, "Authors": ["Bowen Zheng", "Wenchao Li", "Peng Deng", "Leonard Gerardy", "Qi Zhu", "Natarajan Shankar"]}]}, {"DBLP title": "Impact assessment of net metering on smart home cyberattack detection.", "DBLP authors": ["Yang Liu", "Shiyan Hu", "Jie Wu", "Yiyu Shi", "Yier Jin", "Yu Hu", "Xiaowei Li"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747930", "OA papers": [{"PaperId": "https://openalex.org/W1987221450", "PaperTitle": "Impact assessment of net metering on smart home cyberattack detection", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Michigan Technological University": 2.0, "Missouri University of Science and Technology": 2.0, "University of Central Florida": 1.0, "State Key Laboratory of Computer Architecture, ICT of CAS, Beijing, China, 100190": 2.0}, "Authors": ["Yang Liu", "Shiyan Hu", "Jie Wu", "Yiyu Shi", "Yier Jin", "Yu Hu", "Xiaowei Li"]}]}, {"DBLP title": "Automating design-space exploration: optimal deployment of automotive SW-components in an ISO26262 context.", "DBLP authors": ["Bernhard Sch\u00e4tz", "Sebastian Voss", "Sergey Zverlov"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747912", "OA papers": [{"PaperId": "https://openalex.org/W2015846127", "PaperTitle": "Automating design-space exploration", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Fortiss": 1.5, "Software (Germany)": 1.5}, "Authors": ["Bernhard Sch\u00e4tz", "Sebastian Voss", "Sergey Zverlov"]}]}, {"DBLP title": "Energy-efficient non-volatile TCAM search engine design using priority-decision in memory technology for DPI.", "DBLP authors": ["Hsiang-Jen Tsai", "Keng-Hao Yang", "Yin-Chi Peng", "Chien-Chen Lin", "Ya-Han Tsao", "Meng-Fan Chang", "Tien-Fu Chen"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744836", "OA papers": [{"PaperId": "https://openalex.org/W1967922496", "PaperTitle": "Energy-efficient non-volatile TCAM search engine design using priority-decision in memory technology for DPI", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Yang Ming Chiao Tung University": 5.0, "National Tsing Hua University": 2.0}, "Authors": ["Hsiang-Jen Tsai", "Keng-Hao Yang", "Yin-Chi Peng", "Chien-Chen Lin", "Ya-Han Tsao", "Meng-Fan Chang", "Tien-Fu Chen"]}]}, {"DBLP title": "EnAAM: energy-efficient anti-aging for on-chip video memories.", "DBLP authors": ["Muhammad Shafique", "Muhammad Usman Karim Khan", "Adnan Orcun T\u00fcfek", "J\u00f6rg Henkel"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744834", "OA papers": [{"PaperId": "https://openalex.org/W2071543005", "PaperTitle": "EnAAM", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Muhammad Shafique", "Muhammad Shahzeb Khan", "Orcun Tufek", "Jorg Henkel"]}]}, {"DBLP title": "Mitigating the impact of faults in unreliable memories for error-resilient applications.", "DBLP authors": ["Shrikanth Ganapathy", "Georgios Karakonstantis", "Adam Teman", "Andreas Burg"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744871", "OA papers": [{"PaperId": "https://openalex.org/W2057168175", "PaperTitle": "Mitigating the impact of faults in unreliable memories for error-resilient applications", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0, "Queen's University Belfast": 1.0}, "Authors": ["Shrikanth Ganapathy", "Georgios Karakonstantis", "Adam Teman", "Andreas Burg"]}]}, {"DBLP title": "A STT-RAM-based low-power hybrid register file for GPGPUs.", "DBLP authors": ["Gushu Li", "Xiaoming Chen", "Guangyu Sun", "Henry Hoffmann", "Yongpan Liu", "Yu Wang", "Huazhong Yang"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744785", "OA papers": [{"PaperId": "https://openalex.org/W2000553861", "PaperTitle": "A STT-RAM-based low-power hybrid register file for GPGPUs", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Tsinghua University": 4.0, "Carnegie Mellon University": 1.0, "Peking University": 1.0, "University of Chicago": 1.0}, "Authors": ["Gushu Li", "Xiao-Ming Chen", "Guangyu Sun", "Henry Hoffmann", "Yongpan Liu", "Yu Wang", "Huazhong Yang"]}]}, {"DBLP title": "Joint precision optimization and high level synthesis for approximate computing.", "DBLP authors": ["Chaofan Li", "Wei Luo", "Sachin S. Sapatnekar", "Jiang Hu"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744863", "OA papers": [{"PaperId": "https://openalex.org/W1986192284", "PaperTitle": "Joint precision optimization and high level synthesis for approximate computing", "Year": 2015, "CitationCount": 84, "EstimatedCitation": 84, "Affiliations": {"Texas A&amp;M University": 3.0, "University of Minnesota System": 1.0}, "Authors": ["Chaofan Li", "Wei Li", "Sachin S. Sapatnekar", "Jiang Hu"]}]}, {"DBLP title": "b-HiVE: a bit-level history-based error model with value correlation for voltage-scaled integer and floating point units.", "DBLP authors": ["Georgios Tziantzioulis", "Ali Murat Gok", "S. M. Faisal", "Nikolaos Hardavellas", "Seda Ogrenci Memik", "Srinivasan Parthasarathy"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744805", "OA papers": [{"PaperId": "https://openalex.org/W2032509816", "PaperTitle": "b-HiVE", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Northwestern University": 4.0, "The Ohio State University": 2.0}, "Authors": ["Georgios Tziantzioulis", "Ali Murat Gok", "S. M. Faisal", "Nikos Hardavellas", "Gokhan Memik", "Srinivasan Parthasarathy"]}]}, {"DBLP title": "\u03a3VP: host-GPU multiplexing for efficient simulation of multiple embedded GPUs on virtual platforms.", "DBLP authors": ["YoungHoon Jung", "Luca P. Carloni"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744913", "OA papers": [{"PaperId": "https://openalex.org/W1965366236", "PaperTitle": "\u03a3VP", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Columbia University": 2.0}, "Authors": ["YoungHoon Jung", "Luca P. Carloni"]}]}, {"DBLP title": "HARS: a heterogeneity-aware runtime system for self-adaptive multithreaded applications.", "DBLP authors": ["Jaeyoung Yun", "Jinsu Park", "Woongki Baek"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744848", "OA papers": [{"PaperId": "https://openalex.org/W2067224884", "PaperTitle": "HARS", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Ulsan National Institute of Science and Technology": 3.0}, "Authors": ["Jae-Young Yun", "Peng Zhang", "Woongki Baek"]}]}, {"DBLP title": "Accelerating real-time embedded scene labeling with convolutional networks.", "DBLP authors": ["Lukas Cavigelli", "Michele Magno", "Luca Benini"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744788", "OA papers": [{"PaperId": "https://openalex.org/W2091902424", "PaperTitle": "Accelerating real-time embedded scene labeling with convolutional networks", "Year": 2015, "CitationCount": 90, "EstimatedCitation": 90, "Affiliations": {"ETH Zurich": 3.0}, "Authors": ["Lukas Cavigelli", "Michele Magno", "Luca Benini"]}]}, {"DBLP title": "SmartBalance: a sensing-driven linux load balancer for energy efficiency of heterogeneous MPSoCs.", "DBLP authors": ["Santanu Sarma", "Tiago M\u00fcck", "Luis Angel D. Bathen", "Nikil D. Dutt", "Alexandru Nicolau"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744911", "OA papers": [{"PaperId": "https://openalex.org/W2026376673", "PaperTitle": "SmartBalance", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of California, Irvine": 5.0}, "Authors": ["Santanu Sarma", "Tiago Muck", "Luis Angel D. Bathen", "Nikil Dutt", "Alexandru Nicolau"]}]}, {"DBLP title": "Optimizing stream program performance on CGRA-based systems.", "DBLP authors": ["Hongsik Lee", "Dong Nguyen", "Jongeun Lee"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744884", "OA papers": [{"PaperId": "https://openalex.org/W1980543047", "PaperTitle": "Optimizing stream program performance on CGRA-based systems", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Ulsan National Institute of Science and Technology": 3.0}, "Authors": ["Hong Sik Lee", "Dong Nguyen", "Jongeun Lee"]}]}, {"DBLP title": "Detecting hardware trojans using backside optical imaging of embedded watermarks.", "DBLP authors": ["Boyou Zhou", "Ronen Adato", "Mahmoud Zangeneh", "Tianyu Yang", "Aydan Uyar", "Bennett B. Goldberg", "M. Selim \u00dcnl\u00fc", "Ajay Joshi"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744822", "OA papers": [{"PaperId": "https://openalex.org/W2093137120", "PaperTitle": "Detecting hardware trojans using backside optical imaging of embedded watermarks", "Year": 2015, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Boston University": 8.0}, "Authors": ["Boyou Zhou", "Ronen Adato", "Mahmoud Zangeneh", "Tianyu Yang", "Aydan Uyar", "Bennett B. Goldberg", "M. Selim \u00dcnl\u00fc", "Ajay Joshi"]}]}, {"DBLP title": "Detecting malicious modifications of data in third-party intellectual property cores.", "DBLP authors": ["Jeyavijayan Rajendran", "Vivekananda Vedula", "Ramesh Karri"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744823", "OA papers": [{"PaperId": "https://openalex.org/W2021949528", "PaperTitle": "Detecting malicious modifications of data in third-party intellectual property cores", "Year": 2015, "CitationCount": 78, "EstimatedCitation": 78, "Affiliations": {"ECE Department, New York University, Brooklyn, USA": 2.0, "TSR Labs, Austin, TX, USA": 1.0}, "Authors": ["Jeyavijayan Rajendran", "Vivekananda M. Vedula", "Ramesh Karri"]}]}, {"DBLP title": "A practical circuit fingerprinting method utilizing observability don't care conditions.", "DBLP authors": ["Carson Dunbar", "Gang Qu"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744780", "OA papers": [{"PaperId": "https://openalex.org/W2024105392", "PaperTitle": "A practical circuit fingerprinting method utilizing observability don't care conditions", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Carson Dunbar", "Gang Qu"]}]}, {"DBLP title": "Investigation of obfuscation-based anti-reverse engineering for printed circuit boards.", "DBLP authors": ["Zimu Guo", "Mark M. Tehranipoor", "Domenic Forte", "Jia Di"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744862", "OA papers": [{"PaperId": "https://openalex.org/W2020617455", "PaperTitle": "Investigation of obfuscation-based anti-reverse engineering for printed circuit boards", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Connecticut": 3.0, "University of Arkansas at Fayetteville": 1.0}, "Authors": ["Z. J. Guo", "M. Tehranipoor", "Domenic Forte", "Jia Di"]}]}, {"DBLP title": "Leveraging on-chip voltage regulators as a countermeasure against side-channel attacks.", "DBLP authors": ["Weize Yu", "Orhun Aras Uzun", "Sel\u00e7uk K\u00f6se"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744866", "OA papers": [{"PaperId": "https://openalex.org/W2020871648", "PaperTitle": "Leveraging on-chip voltage regulators as a countermeasure against side-channel attacks", "Year": 2015, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of South Florida": 3.0}, "Authors": ["Weize Yu", "Orhun Aras Uzun", "Selcuk Kose"]}]}, {"DBLP title": "Highly efficient entropy extraction for true random number generators on FPGAs.", "DBLP authors": ["Vladimir Rozic", "Bohan Yang", "Wim Dehaene", "Ingrid Verbauwhede"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744852", "OA papers": [{"PaperId": "https://openalex.org/W2009344618", "PaperTitle": "Highly efficient entropy extraction for true random number generators on FPGAs", "Year": 2015, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"iMinds": 1.5, "KU Leuven": 2.5}, "Authors": ["Vladimir Rozic", "Bohan Yang", "Wim Dehaene", "Ingrid Verbauwhede"]}]}, {"DBLP title": "Design & verification of automotive SoC firmware.", "DBLP authors": ["Veit B. Kleeberger", "Stefan Rutkowski", "Ruth Coppens"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747918", "OA papers": [{"PaperId": "https://openalex.org/W2057586672", "PaperTitle": "Design &amp; verification of automotive SoC firmware", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Infineon Technologies (Germany)": 3.0}, "Authors": ["Veit B. Kleeberger", "Stefan Rutkowski", "Ruth Coppens"]}]}, {"DBLP title": "Model-based testing of automotive software: some challenges and solutions.", "DBLP authors": ["Alexandre Petrenko", "Omer Nguena-Timo", "S. Ramesh"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747935", "OA papers": [{"PaperId": "https://openalex.org/W2067689875", "PaperTitle": "Model-based testing of automotive software", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Computer Research Institute of Montr\u00e9al": 2.0, "GM Global R&D, Warren, MI, USA": 1.0}, "Authors": ["Alexandre Petrenko", "Omer Nguena Timo", "Sowmya Ramesh"]}]}, {"DBLP title": "New trends in dark silicon.", "DBLP authors": ["J\u00f6rg Henkel", "Heba Khdr", "Santiago Pagani", "Muhammad Shafique"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747938", "OA papers": [{"PaperId": "https://openalex.org/W1980072970", "PaperTitle": "New trends in dark silicon", "Year": 2015, "CitationCount": 82, "EstimatedCitation": 82, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Jorg Henkel", "Heba Khdr", "Santiago Pagani", "Muhammad Shafique"]}]}, {"DBLP title": "Approximate computing and the quest for computing efficiency.", "DBLP authors": ["Swagath Venkataramani", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2751163", "OA papers": [{"PaperId": "https://openalex.org/W2030922317", "PaperTitle": "Approximate computing and the quest for computing efficiency", "Year": 2015, "CitationCount": 174, "EstimatedCitation": 174, "Affiliations": {"Purdue University System": 3.0, "NEC (United States)": 1.0}, "Authors": ["Swagath Venkataramani", "Srimat Chakradhar", "Kaushik Roy", "Anand Raghunathan"]}]}, {"DBLP title": "Core vs. uncore: the heart of darkness.", "DBLP authors": ["Hsiang-Yun Cheng", "Jia Zhan", "Jishen Zhao", "Yuan Xie", "Jack Sampson", "Mary Jane Irwin"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747916", "OA papers": [{"PaperId": "https://openalex.org/W1979596095", "PaperTitle": "Core vs. uncore", "Year": 2015, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of California, Santa Barbara": 2.5, "Pennsylvania State University": 2.5, "University of California, Santa Cruz": 1.0}, "Authors": ["Hsiang-Yun Cheng", "Jia Zhan", "Jishen Zhao", "Yuan Xie", "Jack Sampson", "Mary Jane Irwin"]}]}, {"DBLP title": "A generic representation of CCSL time constraints for UML/MARTE models.", "DBLP authors": ["Judith Peters", "Robert Wille", "Nils Przigoda", "Ulrich K\u00fchne", "Rolf Drechsler"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744775", "OA papers": [{"PaperId": "https://openalex.org/W2081260576", "PaperTitle": "A generic representation of CCSL time constraints for UML/MARTE models", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Bremen": 5.0}, "Authors": ["Judith Peters", "Robert Wille", "Nils Przigoda", "Ulrich K\u00fchne", "Rolf Drechsler"]}]}, {"DBLP title": "Improving worst-case cache performance through selective bypassing and register-indexed cache.", "DBLP authors": ["Mohamed Ismail", "Daniel Lo", "G. Edward Suh"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744855", "OA papers": [{"PaperId": "https://openalex.org/W2044905920", "PaperTitle": "Improving worst-case cache performance through selective bypassing and register-indexed cache", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Cornell University": 3.0}, "Authors": ["Mohamed A. Ismail", "Daniel Lo", "G. Edward Suh"]}]}, {"DBLP title": "PACO: fast average-performance estimation for time-randomized caches.", "DBLP authors": ["Suzana Milutinovic", "Eduardo Qui\u00f1ones", "Jaume Abella", "Francisco J. Cazorla"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744886", "OA papers": [{"PaperId": "https://openalex.org/W2000829182", "PaperTitle": "PACO", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Barcelona Supercomputing Center": 3.0, "Universitat Polit\u00e8cnica de Catalunya": 0.5, "Spanish National Research Council": 0.5}, "Authors": ["Suzana Milutinovic", "Eduardo Quinones", "Jaume Abella", "Francisco J. Cazorla"]}]}, {"DBLP title": "Increasing confidence on measurement-based contention bounds for real-time round-robin buses.", "DBLP authors": ["Gabriel Fernandez", "Javier Jalle", "Jaume Abella", "Eduardo Qui\u00f1ones", "Tullio Vardanega", "Francisco J. Cazorla"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744858", "OA papers": [{"PaperId": "https://openalex.org/W1973185854", "PaperTitle": "Increasing confidence on measurement-based contention bounds for real-time round-robin buses", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Barcelona Supercomputing Center": 3.5, "Universitat Polit\u00e8cnica de Catalunya": 1.0, "University of Padua": 1.0, "Spanish National Research Council": 0.5}, "Authors": ["Gabriel Fernandez", "Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Tullio Vardanega", "Francisco J. Cazorla"]}]}, {"DBLP title": "Deadline-aware task scheduling for solar-powered nonvolatile sensor nodes with global energy migration.", "DBLP authors": ["Daming Zhang", "Yongpan Liu", "Xiao Sheng", "Jinyang Li", "Tongda Wu", "Chun Jason Xue", "Huazhong Yang"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744815", "OA papers": [{"PaperId": "https://openalex.org/W2048865440", "PaperTitle": "Deadline-aware task scheduling for solar-powered nonvolatile sensor nodes with global energy migration", "Year": 2015, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Tsinghua University": 6.0, "City University of Hong Kong": 1.0}, "Authors": ["Daming Zhang", "Yongpan Liu", "Xiao Sheng", "Jinyang Li", "Tongda Wu", "Chun Jason Xue", "Huazhong Yang"]}]}, {"DBLP title": "Efficient design space exploration of embedded platforms.", "DBLP authors": ["Martin Lukasiewycz", "Florian Sagstetter", "Sebastian Steinhorst"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744829", "OA papers": [{"PaperId": "https://openalex.org/W2048130951", "PaperTitle": "Efficient design space exploration of embedded platforms", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"TUM CREATE, Singapore": 3.0}, "Authors": ["Martin Lukasiewycz", "Florian Sagstetter", "Sebastian Steinhorst"]}]}, {"DBLP title": "One-pass logic synthesis for graphene-based Pass-XNOR logic circuits.", "DBLP authors": ["Valerio Tenace", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744880", "OA papers": [{"PaperId": "https://openalex.org/W2062762598", "PaperTitle": "One-pass logic synthesis for graphene-based Pass-XNOR logic circuits", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Valerio Tenace", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "OSFA: a new paradigm of gate-sizing for power/performance optimizations under multiple operating conditions.", "DBLP authors": ["Subhendu Roy", "Derong Liu", "Junhyung Um", "David Z. Pan"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744885", "OA papers": [{"PaperId": "https://openalex.org/W1972928733", "PaperTitle": "OSFA", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"The University of Texas at Austin": 3.0, "Samsung (South Korea)": 1.0}, "Authors": ["Subhendu Roy", "Derong Liu", "Junhyung Um", "David Z. Pan"]}]}, {"DBLP title": "Scalable sequence-constrained retention register minimization in power gating design.", "DBLP authors": ["Ting-Wei Chiang", "Kai-Hui Chang", "Yen-Ting Liu", "Jie-Hong R. Jiang"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744905", "OA papers": [{"PaperId": "https://openalex.org/W2059645060", "PaperTitle": "Scalable sequence-constrained retention register minimization in power gating design", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Taiwan University": 2.0, "Avery Design Systems (United States)": 2.0}, "Authors": ["Ting-Wei Chiang", "Kai-Hui Chang", "Yen-Ting Liu", "Jie-Hong R. Jiang"]}]}, {"DBLP title": "Equivalence among stochastic logic circuits and its application.", "DBLP authors": ["Te-Hsuan Chen", "John P. Hayes"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744837", "OA papers": [{"PaperId": "https://openalex.org/W2011812901", "PaperTitle": "Equivalence among stochastic logic circuits and its application", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Te-Hsuan Chen", "John P. Hayes"]}]}, {"DBLP title": "Randomness meets feedback: stochastic implementation of logistic map dynamical system.", "DBLP authors": ["Zhiheng Wang", "Naman Saraf", "Kia Bazargan", "Arnd Scheel"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744898", "OA papers": [{"PaperId": "https://openalex.org/W4300985142", "PaperTitle": "Randomness meets feedback", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Twin Cities Orthopedics": 2.0, "University of Minnesota": 2.0}, "Authors": ["Zhiheng Wang", "Naman Saraf", "Kia Bazargan", "Arnd Scheel"]}]}, {"DBLP title": "A cross-layer design exploration of charge-recycled power-delivery in many-layer 3d-IC.", "DBLP authors": ["Runjie Zhang", "Kaushik Mazumdar", "Brett H. Meyer", "Ke Wang", "Kevin Skadron", "Mircea R. Stan"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744774", "OA papers": [{"PaperId": "https://openalex.org/W2063728036", "PaperTitle": "A cross-layer design exploration of charge-recycled power-delivery in many-layer 3d-IC", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Virginia": 5.0, "McGill University": 1.0}, "Authors": ["Runjie Zhang", "Kaushik Mazumdar", "Brett C. Meyer", "Ke Wang", "Kevin Skadron", "Mircea R. Stan"]}]}, {"DBLP title": "Optimal control of PEVs for energy cost minimization and frequency regulation in the smart grid accounting for battery state-of-health degradation.", "DBLP authors": ["Tiansong Cui", "Yanzhi Wang", "Shuang Chen", "Qi Zhu", "Shahin Nazarian", "Massoud Pedram"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744882", "OA papers": [{"PaperId": "https://openalex.org/W1976719561", "PaperTitle": "Optimal control of PEVs for energy cost minimization and frequency regulation in the smart grid accounting for battery state-of-health degradation", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Southern California": 5.0, "University of California, Riverside": 1.0}, "Authors": ["Tiansong Cui", "Yanzhi Wang", "Shuang Chen", "Qi Zhu", "Shahin Nazarian", "Massoud Pedram"]}]}, {"DBLP title": "Evaluating battery aging on mobile devices.", "DBLP authors": ["Jaeseong Lee", "Yohan Chon", "Hojung Cha"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744838", "OA papers": [{"PaperId": "https://openalex.org/W1983017669", "PaperTitle": "Evaluating battery aging on mobile devices", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Yonsei University": 3.0}, "Authors": ["Jae-Seong Lee", "Yohan Chon", "Hojung Cha"]}]}, {"DBLP title": "Design for low test pattern counts.", "DBLP authors": ["Haluk Konuk", "Elham K. Moghaddam", "Nilanjan Mukherjee", "Janusz Rajski", "Deepak Solanki", "Jerzy Tyszer", "Justyna Zawada"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744817", "OA papers": [{"PaperId": "https://openalex.org/W2060568940", "PaperTitle": "Design for low test pattern counts", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Broadcom Corporation, Irvine, CA 92617, USA": 2.0, "Mentor Graphics Corporation, Wilsonville, OR 97070 USA.": 3.0, "Pozna\u0144 University of Technology": 2.0}, "Authors": ["Haluk Konuk", "Elham Moghaddam", "Nilanjan Mukherjee", "Janusz Rajski", "Deepak Solanki", "Jerzy Tyszer", "Justyna Zawada"]}]}, {"DBLP title": "Generation of close-to-functional broadside tests with equal primary input vectors.", "DBLP authors": ["Irith Pomeranz"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744844", "OA papers": [{"PaperId": "https://openalex.org/W2055017435", "PaperTitle": "Generation of close-to-functional broadside tests with equal primary input vectors", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Purdue Univ., W. LAfayette, IN": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Nanowire-aware routing considering high cut mask complexity.", "DBLP authors": ["Yu-Hsuan Su", "Yao-Wen Chang"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744874", "OA papers": [{"PaperId": "https://openalex.org/W1966027043", "PaperTitle": "Nanowire-aware routing considering high cut mask complexity", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Yu-Hsuan Su", "Yao-Wen Chang"]}]}, {"DBLP title": "Optimizing data placement for reducing shift operations on domain wall memories.", "DBLP authors": ["Xianzhang Chen", "Edwin Hsing-Mean Sha", "Qingfeng Zhuge", "Penglin Dai", "Weiwen Jiang"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744883", "OA papers": [{"PaperId": "https://openalex.org/W2017198297", "PaperTitle": "Optimizing data placement for reducing shift operations on domain wall memories", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Chongqing University": 3.0, "Key Laboratory of Dependable Service Computing in Cyber Physical Society,Ministry of Education,Chongqing,China": 2.0}, "Authors": ["Xianzhang Chen", "Edwin H.-M. Sha", "Qingfeng Zhuge", "Penglin Dai", "Weiwen Jiang"]}]}, {"DBLP title": "A SPICE model of flexible transition metal dichalcogenide field-effect transistors.", "DBLP authors": ["Ying-Yu Chen", "Zelei Sun", "Deming Chen"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744782", "OA papers": [{"PaperId": "https://openalex.org/W2142384598", "PaperTitle": "A SPICE model of flexible transition metal dichalcogenide field-effect transistors", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Yingyu Chen", "Zelei Sun", "Deming Chen"]}]}, {"DBLP title": "Reliability-aware synthesis for flow-based microfluidic biochips by dynamic-device mapping.", "DBLP authors": ["Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744899", "OA papers": [{"PaperId": "https://openalex.org/W2064053341", "PaperTitle": "Reliability-aware synthesis for flow-based microfluidic biochips by dynamic-device mapping", "Year": 2015, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Technical University of Munich": 3.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"]}]}, {"DBLP title": "PACOR: practical control-layer routing flow with length-matching constraint for flow-based microfluidic biochips.", "DBLP authors": ["Hailong Yao", "Tsung-Yi Ho", "Yici Cai"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744887", "OA papers": [{"PaperId": "https://openalex.org/W2083068121", "PaperTitle": "PACOR", "Year": 2015, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Tsinghua University": 2.0, "National Chiao Tung University (China)": 1.0}, "Authors": ["Hailong Yao", "Tsung-Yi Ho", "Yici Cai"]}]}, {"DBLP title": "Monolayer transition metal dichalcogenide and black phosphorus transistors for low power robust SRAM design.", "DBLP authors": ["Joydeep Rakshit", "Runlai Wan", "Kai Tak Lam", "Jing Guo", "Kartik Mohanram"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744872", "OA papers": [{"PaperId": "https://openalex.org/W2036496017", "PaperTitle": "Monolayer transition metal dichalcogenide and black phosphorus transistors for low power robust SRAM design", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Pittsburgh": 2.0, "University of Florida": 3.0}, "Authors": ["Joydeep Rakshit", "Runlai Wan", "Kai-Tak Lam", "Jing Guo", "Kartik Mohanram"]}]}, {"DBLP title": "SoC security architecture: current practices and emerging needs.", "DBLP authors": ["Eric Peeters"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747943", "OA papers": [{"PaperId": "https://openalex.org/W2005126871", "PaperTitle": "SoC security architecture", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Texas Instruments (United States)": 1.0}, "Authors": ["Eric Peeters"]}]}, {"DBLP title": "Pre-silicon security verification and validation: a formal perspective.", "DBLP authors": ["Xiaolong Guo", "Raj Gautam Dutta", "Yier Jin", "Farimah Farahmandi", "Prabhat Mishra"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747939", "OA papers": [{"PaperId": "https://openalex.org/W2123596153", "PaperTitle": "Pre-silicon security verification and validation", "Year": 2015, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"University of Central Florida": 3.0, "University of Florida": 2.0}, "Authors": ["Xiaolong Guo", "Raj Kumar Dutta", "Yier Jin", "Farimah Farahmandi", "Prabhat Mishra"]}]}, {"DBLP title": "Correctness and security at odds: post-silicon validation of modern SoC designs.", "DBLP authors": ["Sandip Ray", "Jin Yang", "Abhishek Basak", "Swarup Bhunia"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2754896", "OA papers": [{"PaperId": "https://openalex.org/W1978154263", "PaperTitle": "Correctness and security at odds", "Year": 2015, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Intel (United States)": 2.0, "Case Western Reserve University": 2.0}, "Authors": ["Sandip Ray", "Jin Yang", "Abhishek Basak", "Swarup Bhunia"]}]}, {"DBLP title": "Joint automatic control of the powertrain and auxiliary systems to enhance the electromobility in hybrid electric vehicles.", "DBLP authors": ["Yanzhi Wang", "Xue Lin", "Massoud Pedram", "Naehyuck Chang"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747933", "OA papers": [{"PaperId": "https://openalex.org/W2090829975", "PaperTitle": "Joint automatic control of the powertrain and auxiliary systems to enhance the electromobility in hybrid electric vehicles", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Southern California": 3.0, "Korea Advanced Institute of Science and Technology": 1.0}, "Authors": ["Yanzhi Wang", "Xue Lin", "Massoud Pedram", "Naehyuck Chang"]}]}, {"DBLP title": "Formal methods for semi-autonomous driving.", "DBLP authors": ["Sanjit A. Seshia", "Dorsa Sadigh", "S. Shankar Sastry"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747927", "OA papers": [{"PaperId": "https://openalex.org/W2017070213", "PaperTitle": "Formal methods for semi-autonomous driving", "Year": 2015, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of California, Berkeley": 1.5, "Berkeley College": 1.5}, "Authors": ["Sanjit A. Seshia", "Dorsa Sadigh", "S. Shankar Sastry"]}]}, {"DBLP title": "Integrated power management in IoT devices under wide dynamic ranges of operation.", "DBLP authors": ["Samantak Gangopadhyay", "Saad Bin Nasir", "Arijit Raychowdhury"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747931", "OA papers": [{"PaperId": "https://openalex.org/W1969948533", "PaperTitle": "Integrated power management in IoT devices under wide dynamic ranges of operation", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Samantak Gangopadhyay", "Saad Bin Nasir", "Arijit Raychowdhury"]}]}, {"DBLP title": "Ambient energy harvesting nonvolatile processors: from circuit to system.", "DBLP authors": ["Yongpan Liu", "Zewei Li", "Hehe Li", "Yiqun Wang", "Xueqing Li", "Kaisheng Ma", "Shuangchen Li", "Meng-Fan Chang", "John Sampson", "Yuan Xie", "Jiwu Shu", "Huazhong Yang"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747910", "OA papers": [{"PaperId": "https://openalex.org/W2019240782", "PaperTitle": "Ambient energy harvesting nonvolatile processors", "Year": 2015, "CitationCount": 106, "EstimatedCitation": 106, "Affiliations": {"Tsinghua University": 6.0, "Pennsylvania State University": 3.0, "University of California, Santa Barbara": 2.0, "National Tsing Hua University": 1.0}, "Authors": ["Yongpan Liu", "Zewei Li", "Mingquan Huang", "Yiqun Wang", "Xueqing Li", "Kaisheng Ma", "Shuangchen Li", "Meng-Fan Chang", "Jack Sampson", "Yuan Xie", "Jiwu Shu", "Huazhong Yang"]}]}, {"DBLP title": "ElasticCore: enabling dynamic heterogeneity with joint core and voltage/frequency scaling.", "DBLP authors": ["Mohammad Khavari Tavana", "Mohammad Hossein Hajkazemi", "Divya Pathak", "Ioannis Savidis", "Houman Homayoun"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744833", "OA papers": [{"PaperId": "https://openalex.org/W2042583824", "PaperTitle": "ElasticCore", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"George Mason University": 3.0, "Drexel University": 2.0}, "Authors": ["Mohammad Khavari Tavana", "Mohammad Hossein Hajkazemi", "Divya Pathak", "Ioannis Savidis", "Houman Homayoun"]}]}, {"DBLP title": "Task scheduling strategies to mitigate hardware variability in embedded shared memory clusters.", "DBLP authors": ["Abbas Rahimi", "Daniele Cesarini", "Andrea Marongiu", "Rajesh K. Gupta", "Luca Benini"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744915", "OA papers": [{"PaperId": "https://openalex.org/W2077976758", "PaperTitle": "Task scheduling strategies to mitigate hardware variability in embedded shared memory clusters", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"UC San Diego Health System": 2.0, "University of Bologna": 2.0, "ETH Zurich": 1.0}, "Authors": ["Abbas Rahimi", "Daniele Cesarini", "Andrea Marongiu", "Rajesh Gupta", "Luca Benini"]}]}, {"DBLP title": "Including variability of physical models into the design automation of cyber-physical systems.", "DBLP authors": ["Hamid Mirzaei Buini", "Steffen Peter", "Tony Givargis"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744857", "OA papers": [{"PaperId": "https://openalex.org/W2090770102", "PaperTitle": "Including variability of physical models into the design automation of cyber-physical systems", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Irvine": 3.0}, "Authors": ["Hamid Mirzaei Buini", "Steffen Peter", "Tony Givargis"]}]}, {"DBLP title": "PASS: priority assignment of real-time tasks with dynamic suspending behavior under fixed-priority scheduling.", "DBLP authors": ["Wen-Hung Huang", "Jian-Jia Chen", "Husheng Zhou", "Cong Liu"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744891", "OA papers": [{"PaperId": "https://openalex.org/W2148440649", "PaperTitle": "PASS", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"TU Dortmund University": 2.0, "The University of Texas at Dallas": 2.0}, "Authors": ["Wen-Hung Huang", "Jian-Jia Chen", "Husheng Zhou", "Cong Liu"]}]}, {"DBLP title": "Resource usage templates and signatures for COTS multicore processors.", "DBLP authors": ["Gabriel Fernandez", "Javier Jalle", "Jaume Abella", "Eduardo Qui\u00f1ones", "Tullio Vardanega", "Francisco J. Cazorla"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744901", "OA papers": [{"PaperId": "https://openalex.org/W2053593948", "PaperTitle": "Resource usage templates and signatures for COTS multicore processors", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Barcelona Supercomputing Center": 3.5, "Universitat Polit\u00e8cnica de Catalunya": 1.0, "University of Padua": 1.0, "Spanish National Research Council": 0.5}, "Authors": ["Gabriel Fernandez", "Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Tullio Vardanega", "Francisco J. Cazorla"]}]}, {"DBLP title": "Dynamically adaptive scrubbing mechanism for improved reliability in reconfigurable embedded systems.", "DBLP authors": ["Rui Santos", "Shyamsundar Venkataraman", "Akash Kumar"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744827", "OA papers": [{"PaperId": "https://openalex.org/W1993957097", "PaperTitle": "Dynamically adaptive scrubbing mechanism for improved reliability in reconfigurable embedded systems", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National University of Singapore": 3.0}, "Authors": ["Rui Santos", "Shyamsundar Venkataraman", "Akash Kumar"]}]}, {"DBLP title": "Area-efficient pipelining for FPGA-targeted high-level synthesis.", "DBLP authors": ["Ritchie Zhao", "Mingxing Tan", "Steve Dai", "Zhiru Zhang"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744801", "OA papers": [{"PaperId": "https://openalex.org/W2107750539", "PaperTitle": "Area-efficient pipelining for FPGA-targeted high-level synthesis", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Cornell University": 4.0}, "Authors": ["Ritchie Zhao", "Mingxing Tan", "Steve Dai", "Zhiru Zhang"]}]}, {"DBLP title": "CMOST: a system-level FPGA compilation framework.", "DBLP authors": ["Peng Zhang", "Muhuan Huang", "Bingjun Xiao", "Hui Huang", "Jason Cong"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744807", "OA papers": [{"PaperId": "https://openalex.org/W1967996906", "PaperTitle": "CMOST", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Falcon Computing Solutions, Los Angeles, USA": 1.0, "Falcon Computing Solutions, Los Angeles and University of California, Los Angeles#TAB#": 1.0, "University of California, Los Angeles": 3.0}, "Authors": ["Peng Zhang", "Muhuan Huang", "Bingjun Xiao", "Zhenhui Kang", "Jason Cong"]}]}, {"DBLP title": "Avoiding transitional effects in dynamic circuit specialisation on FPGAs.", "DBLP authors": ["Karel Heyse", "Dirk Stroobandt"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744802", "OA papers": [{"PaperId": "https://openalex.org/W2089877521", "PaperTitle": "Avoiding transitional effects in dynamic circuit specialisation on FPGAs", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Ghent University": 2.0}, "Authors": ["Karel Heyse", "Dirk Stroobandt"]}]}, {"DBLP title": "Efficient memory partitioning for parallel data access in multidimensional arrays.", "DBLP authors": ["Chenyue Meng", "Shouyi Yin", "Peng Ouyang", "Leibo Liu", "Shaojun Wei"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744831", "OA papers": [{"PaperId": "https://openalex.org/W2058625399", "PaperTitle": "Efficient memory partitioning for parallel data access in multidimensional arrays", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Tsinghua University": 5.0}, "Authors": ["Chenyue Meng", "Shouyi Yin", "Peng Ouyang", "Leibo Liu", "Shaojun Wei"]}]}, {"DBLP title": "High-level synthesis of error detecting cores through low-cost modulo-3 shadow datapaths.", "DBLP authors": ["Keith A. Campbell", "Pranay Vissa", "David Z. Pan", "Deming Chen"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744851", "OA papers": [{"PaperId": "https://openalex.org/W2041926450", "PaperTitle": "High-level synthesis of error detecting cores through low-cost modulo-3 shadow datapaths", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "The University of Texas at Austin": 1.0}, "Authors": ["Keith H.S. Campbell", "Pranay Vissa", "David Z. Pan", "Deming Chen"]}]}, {"DBLP title": "Physically aware high level synthesis design flow.", "DBLP authors": ["Masato Tatsuoka", "Ryosuke Watanabe", "Tatsushi Otsuka", "Takashi Hasegawa", "Qiang Zhu", "Ryosuke Okamura", "Xingri Li", "Tsuyoshi Takabatake"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744893", "OA papers": [{"PaperId": "https://openalex.org/W1980040075", "PaperTitle": "Physically aware high level synthesis design flow", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Socionext (Japan)": 4.0, "Cadence Design Syst., Japan": 4.0}, "Authors": ["Masato Tatsuoka", "Ryosuke Watanabe", "Tatsushi Otsuka", "Takashi Hasegawa", "Qiang Zhu", "Ryosuke Okamura", "Xingri Li", "Tsuyoshi Takabatake"]}]}, {"DBLP title": "An algorithmic framework for efficient large-scale circuit simulation using exponential integrators.", "DBLP authors": ["Hao Zhuang", "Wenjian Yu", "Ilgweon Kang", "Xinan Wang", "Chung-Kuan Cheng"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744793", "OA papers": [{"PaperId": "https://openalex.org/W3098015446", "PaperTitle": "An algorithmic framework for efficient large-scale circuit simulation using exponential integrators", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, San Diego": 4.0, "Tsinghua University": 1.0}, "Authors": ["Hao Zhuang", "Wenjian Yu", "Ilgweon Kang", "Xin'an Wang", "Chung-Kuan Cheng"]}]}, {"DBLP title": "Variation aware cross-talk aggressor alignment by mixed integer linear programming.", "DBLP authors": ["Vladimir Zolotov", "Peter Feldmann"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744924", "OA papers": [{"PaperId": "https://openalex.org/W1983097948", "PaperTitle": "Variation aware cross-talk aggressor alignment by mixed integer linear programming", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 1.0, "D. E. Shaw Research": 1.0}, "Authors": ["Vladimir Zolotov", "Peter Feldmann"]}]}, {"DBLP title": "TA-FTA: transition-aware functional timing analysis with a four-valued encoding.", "DBLP authors": ["Jasper C. C. Chang", "Ryan H.-M. Huang", "Louis Y.-Z. Lin", "Charles H.-P. Wen"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744914", "OA papers": [{"PaperId": "https://openalex.org/W2009515317", "PaperTitle": "TA-FTA", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Jasper C. C. Chang", "Ryan Huang", "Louis M. Lin", "Charles H.-P. Wen"]}]}, {"DBLP title": "An efficient algorithm for statistical timing yield optimization.", "DBLP authors": ["S. Ramprasath", "Vinita Vasudevan"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744796", "OA papers": [{"PaperId": "https://openalex.org/W1972794653", "PaperTitle": "An efficient algorithm for statistical timing yield optimization", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indian Institute of Technology Madras": 2.0}, "Authors": ["S. Ramprasath", "Vinita Vasudevan"]}]}, {"DBLP title": "Criticality-dependency-aware timing characterization and analysis.", "DBLP authors": ["Yu-Ming Yang", "King Ho Tam", "Iris Hui-Ru Jiang"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744812", "OA papers": [{"PaperId": "https://openalex.org/W2020300720", "PaperTitle": "Criticality-dependency-aware timing characterization and analysis", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 1.0}, "Authors": ["Yuming Yang", "King Ho Tam", "Iris Hui-Ru Jiang"]}]}, {"DBLP title": "A timing graph based approach to mode merging.", "DBLP authors": ["Subramanyam Sripada", "Murthy Palla"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744787", "OA papers": [{"PaperId": "https://openalex.org/W1973994521", "PaperTitle": "A timing graph based approach to mode merging", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Synopsys (United States)": 2.0}, "Authors": ["Subramanyam Sripada", "Murthy Palla"]}]}, {"DBLP title": "Efficient multivariate moment estimation via Bayesian model fusion for analog and mixed-signal circuits.", "DBLP authors": ["Qicheng Huang", "Chenlei Fang", "Fan Yang", "Xuan Zeng", "Xin Li"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744832", "OA papers": [{"PaperId": "https://openalex.org/W1970441097", "PaperTitle": "Efficient multivariate moment estimation via Bayesian model fusion for analog and mixed-signal circuits", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Fudan University": 4.5, "Carnegie Mellon University": 0.5}, "Authors": ["Qicheng Huang", "Chenlei Fang", "Fan Yang", "Xuan Zeng", "Xin Li"]}]}, {"DBLP title": "mTunes: efficient post-silicon tuning of mixed-signal/RF integrated circuits based on Markov decision process.", "DBLP authors": ["Manzil Zaheer", "Fa Wang", "Chenjie Gu", "Xin Li"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744873", "OA papers": [{"PaperId": "https://openalex.org/W2079859047", "PaperTitle": "mTunes", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Carnegie Mellon University": 3.0, "Intel (United States)": 1.0}, "Authors": ["Manzil Zaheer", "Fa Wang", "Chenjie Gu", "Xin Li"]}]}, {"DBLP title": "Towards enhancing analog circuits sizing using SMT-based techniques.", "DBLP authors": ["Ons Lahiouel", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744919", "OA papers": [{"PaperId": "https://openalex.org/W2046981406", "PaperTitle": "Towards enhancing analog circuits sizing using SMT-based techniques", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Concordia University": 3.0}, "Authors": ["Ons Lahiouel", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"]}]}, {"DBLP title": "Verifying inevitability of phase-locking in a charge pump phase lock loop using sum of squares programming.", "DBLP authors": ["Hafiz ul Asad", "Kevin D. Jones"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744926", "OA papers": [{"PaperId": "https://openalex.org/W1981532948", "PaperTitle": "Verifying inevitability of phase-locking in a charge pump phase lock loop using sum of squares programming", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"City, University of London": 1.0, "University of Plymouth": 1.0}, "Authors": ["Hafiz ul Asad", "Kevin C. Jones"]}]}, {"DBLP title": "Adaptive compressed sensing architecture in wireless brain-computer interface.", "DBLP authors": ["Aosen Wang", "Zhanpeng Jin", "Chen Song", "Wenyao Xu"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744792", "OA papers": [{"PaperId": "https://openalex.org/W2050998773", "PaperTitle": "Adaptive compressed sensing architecture in wireless brain-computer interface", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University at Buffalo, State University of New York": 3.0, "Binghamton University": 1.0}, "Authors": ["Aosen Wang", "Chen Song", "Zhanpeng Jin", "Wenyao Xu"]}]}, {"DBLP title": "A low power unsupervised spike sorting accelerator insensitive to clustering initialization in sub-optimal feature space.", "DBLP authors": ["Zhewei Jiang", "Qi Wang", "Mingoo Seok"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744779", "OA papers": [{"PaperId": "https://openalex.org/W2167482232", "PaperTitle": "A low power unsupervised spike sorting accelerator insensitive to clustering initialization in sub-optimal feature space", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Columbia University": 2.0, "Columbia University 530 W. 120th St., CEPSR 1012, New York, 10027 1 212-854-1701, USA": 1.0}, "Authors": ["Zhewei Jiang", "Qi Wang", "Mingoo Seok"]}]}, {"DBLP title": "The SIMON and SPECK lightweight block ciphers.", "DBLP authors": ["Ray Beaulieu", "Douglas Shors", "Jason Smith", "Stefan Treatman-Clark", "Bryan Weeks", "Louis Wingers"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747946", "OA papers": [{"PaperId": "https://openalex.org/W2087928947", "PaperTitle": "The SIMON and SPECK lightweight block ciphers", "Year": 2015, "CitationCount": 303, "EstimatedCitation": 303, "Affiliations": {"National Security Agency": 6.0}, "Authors": ["Ray Beaulieu", "Douglas Shors", "Jason A. Smith", "Stefan Treatman-Clark", "Bryan Weeks", "Louis Wingers"]}]}, {"DBLP title": "EM attack sensor: concept, circuit, and design-automation methodology.", "DBLP authors": ["Noriyuki Miura", "Daisuke Fujimoto", "Makoto Nagata", "Naofumi Homma", "Yu-ichi Hayashi", "Takafumi Aoki"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747923", "OA papers": [{"PaperId": "https://openalex.org/W2023895129", "PaperTitle": "EM attack sensor", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Kobe University": 3.0, "Tohoku University": 3.0}, "Authors": ["Noriyuki Miura", "Daisuke Fujimoto", "Makoto Nagata", "Naofumi Homma", "Yu-ichi Hayashi", "Takafumi Aoki"]}]}, {"DBLP title": "Design and integration challenges of building security hardware IP.", "DBLP authors": ["Megan Wachs", "Daniel Ip"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747919", "OA papers": [{"PaperId": "https://openalex.org/W2043025408", "PaperTitle": "Design and integration challenges of building security hardware IP", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Rambus (United States)": 2.0}, "Authors": ["Megan Wachs", "Daniel Ip"]}]}, {"DBLP title": "Achieving power and reliability sign-off for automotive semiconductor designs.", "DBLP authors": ["Ajay Kashyap", "Soenke Grimpen", "Shyam Sundaramoorthy"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747909", "OA papers": [{"PaperId": "https://openalex.org/W1973599618", "PaperTitle": "Achieving power and reliability sign-off for automotive semiconductor designs", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Infineon Technologies (Germany)": 3.0}, "Authors": ["Ajay Kashyap", "Soenke Grimpen", "Shyam Sundaramoorthy"]}]}, {"DBLP title": "Thermal constrained resource management for mixed ILP-TLP workloads in dark silicon chips.", "DBLP authors": ["Heba Khdr", "Santiago Pagani", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744916", "OA papers": [{"PaperId": "https://openalex.org/W2029430245", "PaperTitle": "Thermal constrained resource management for mixed ILP-TLP workloads in dark silicon chips", "Year": 2015, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Heba Khdr", "Santiago Pagani", "Muhammad Shafique", "Jorg Henkel"]}]}, {"DBLP title": "Hayat: harnessing dark silicon and variability for aging deceleration and balancing.", "DBLP authors": ["Dennis Gnad", "Muhammad Shafique", "Florian Kriebel", "Semeen Rehman", "Duo Sun", "J\u00f6rg Henkel"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744849", "OA papers": [{"PaperId": "https://openalex.org/W2082973036", "PaperTitle": "Hayat", "Year": 2015, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Karlsruhe Institute of Technology": 6.0}, "Authors": ["Dennis R. E. Gnad", "Muhammad Shafique", "Florian Kriebel", "Semeen Rehman", "Duo Sun", "Jorg Henkel"]}]}, {"DBLP title": "Network footprint reduction through data access and computation placement in NoC-based manycores.", "DBLP authors": ["Jun Liu", "Jagadish Kotra", "Wei Ding", "Mahmut T. Kandemir"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744876", "OA papers": [{"PaperId": "https://openalex.org/W2063124562", "PaperTitle": "Network footprint reduction through data access and computation placement in NoC-based manycores", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Pennsylvania State University": 4.0}, "Authors": ["Jun Liu", "Jagadish B. Kotra", "Wei Ding", "Mahmut Kandemir"]}]}, {"DBLP title": "Designing time partitions for real-time hypervisor with sufficient temporal independence.", "DBLP authors": ["Matthias Beckert", "Rolf Ernst"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744820", "OA papers": [{"PaperId": "https://openalex.org/W2052991743", "PaperTitle": "Designing time partitions for real-time hypervisor with sufficient temporal independence", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 2.0}, "Authors": ["Matthias Beckert", "Rolf Ernst"]}]}, {"DBLP title": "Compiler directed automatic stack trimming for efficient non-volatile processors.", "DBLP authors": ["Qing'an Li", "Mengying Zhao", "Jingtong Hu", "Yongpan Liu", "Yanxiang He", "Chun Jason Xue"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744809", "OA papers": [{"PaperId": "https://openalex.org/W2031298884", "PaperTitle": "Compiler directed automatic stack trimming for efficient non-volatile processors", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Wuchang University of Technology": 1.0, "Wuhan University": 1.0, "City University of Hong Kong": 2.0, "Oklahoma State University": 1.0, "Tsinghua University": 1.0}, "Authors": ["Qingan Li", "Mengying Zhao", "Jingtong Hu", "Yongpan Liu", "Yanxiang He", "Chun Jason Xue"]}]}, {"DBLP title": "Fixing the broken time machine: consistency-aware checkpointing for energy harvesting powered non-volatile processor.", "DBLP authors": ["Mimi Xie", "Mengying Zhao", "Chen Pan", "Jingtong Hu", "Yongpan Liu", "Chun Jason Xue"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744842", "OA papers": [{"PaperId": "https://openalex.org/W2030425718", "PaperTitle": "Fixing the broken time machine", "Year": 2015, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {"[School of Electrical and Computer Engineering, Oklahoma State University, USA]": 3.0, "City University of Hong Kong": 2.0, "Tsinghua University": 1.0}, "Authors": ["Mimi Xie", "Mengying Zhao", "Chen Pan", "Jingtong Hu", "Yongpan Liu", "Chun Jason Xue"]}]}, {"DBLP title": "Transient-simulation guided graph sparsification approach to scalable harmonic balance (HB) analysis of post-layout RF circuits leveraging heterogeneous CPU-GPU computing systems.", "DBLP authors": ["Lengfei Han", "Zhuo Feng"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744920", "OA papers": [{"PaperId": "https://openalex.org/W2019736706", "PaperTitle": "Transient-simulation guided graph sparsification approach to scalable harmonic balance (HB) analysis of post-layout RF circuits leveraging heterogeneous CPU-GPU computing systems", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Michigan Technological University": 2.0}, "Authors": ["Lengfei Han", "Zhuo Feng"]}]}, {"DBLP title": "Parallel circuit simulation using the direct method on a heterogeneous cloud.", "DBLP authors": ["Ahmed E. Helal", "Amr M. Bayoumi", "Yasser Y. Hanafy"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744888", "OA papers": [{"PaperId": "https://openalex.org/W2006785118", "PaperTitle": "Parallel circuit simulation using the direct method on a heterogeneous cloud", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Virginia Tech": 2.0, "Electronics and Communication Engineering, AAST, Cairo, Egypt": 1.0}, "Authors": ["Ahmed Noureddine Helal", "Amr M. Bayoumi", "Yasser Y. Hanafy"]}]}, {"DBLP title": "An efficient algorithm for frequency-weighted balanced truncation of VLSI interconnects in descriptor form.", "DBLP authors": ["Vinita Vasudevan", "M. Ramakrishna"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744770", "OA papers": [{"PaperId": "https://openalex.org/W2058461712", "PaperTitle": "An efficient algorithm for frequency-weighted balanced truncation of VLSI interconnects in descriptor form", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Madras": 2.0}, "Authors": ["Vinita Vasudevan", "M. Ramakrishna"]}]}, {"DBLP title": "Design tools for oscillator-based computing systems.", "DBLP authors": ["Tianshi Wang", "Jaijeet Roychowdhury"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744818", "OA papers": [{"PaperId": "https://openalex.org/W1974888746", "PaperTitle": "Design tools for oscillator-based computing systems", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Berkeley": 2.0}, "Authors": ["Tianshi Wang", "Jaijeet Roychowdhury"]}]}, {"DBLP title": "Layout-dependent-effects-aware analytical analog placement.", "DBLP authors": ["Hung-Chih Ou", "Kai-Han Tseng", "Jhao-Yan Liu", "I-Peng Wu", "Yao-Wen Chang"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744865", "OA papers": [{"PaperId": "https://openalex.org/W2074346254", "PaperTitle": "Layout-dependent-effects-aware analytical analog placement", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Taiwan University": 4.0, "National Tsing Hua University": 1.0}, "Authors": ["Hung-Chih Ou", "Kai-Han Tseng", "Jhao-Yan Liu", "I-Peng Wu", "Yao-Wen Chang"]}]}, {"DBLP title": "Cutting structure-aware analog placement based on self-aligned double patterning with e-beam lithography.", "DBLP authors": ["Hung-Chih Ou", "Kai-Han Tseng", "Yao-Wen Chang"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744813", "OA papers": [{"PaperId": "https://openalex.org/W2033617337", "PaperTitle": "Cutting structure-aware analog placement based on self-aligned double patterning with e-beam lithography", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Hung-Chih Ou", "Kai-Han Tseng", "Yao-Wen Chang"]}]}, {"DBLP title": "To collect or not to collect: just-in-time garbage collection for high-performance SSDs with long lifetimes.", "DBLP authors": ["Sangwook Shane Hahn", "Jihong Kim", "Sungjin Lee"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744918", "OA papers": [{"PaperId": "https://openalex.org/W2005669634", "PaperTitle": "To collect or not to collect", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Seoul National University": 2.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["Sangwook Shane Hahn", "Jihong Kim", "Sungjin Lee"]}]}, {"DBLP title": "Achieving SLC performance with MLC flash memory.", "DBLP authors": ["Yu-Ming Chang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Yung-Chun Li", "Hsiang-Pang Li"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744790", "OA papers": [{"PaperId": "https://openalex.org/W2094071473", "PaperTitle": "Achieving SLC performance with MLC flash memory", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Macronix International (Taiwan)": 2.5, "National Taiwan University": 1.5, "Institute of Information Science, Academia Sinica": 1.0}, "Authors": ["Yu-Ming Chang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Yung-Chun Li", "Hsiang-Pang Li"]}]}, {"DBLP title": "Virtual flash chips: rethinking the layer design of flash devices to improve data recoverability.", "DBLP authors": ["Ming-Chang Yang", "Yuan-Hao Chang", "Tei-Wei Kuo"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744929", "OA papers": [{"PaperId": "https://openalex.org/W2041055248", "PaperTitle": "Virtual flash chips", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Taiwan University": 2.0, "Institute of Information Science, Academia Sinica": 1.0}, "Authors": ["Ming-Chang Yang", "Yuan-Hao Chang", "Tei-Wei Kuo"]}]}, {"DBLP title": "FlexLevel: a novel NAND flash storage system design for LDPC latency reduction.", "DBLP authors": ["Jie Guo", "Wujie Wen", "Jingtong Hu", "Danghui Wang", "Hai Li", "Yiran Chen"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744843", "OA papers": [{"PaperId": "https://openalex.org/W2006637270", "PaperTitle": "FlexLevel", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Pittsburgh": 4.0, "[School of Electrical and Computer Engineering, Oklahoma State University, USA]": 1.0, "School of Computer Science, Northwestern Polytechnical University, USA": 1.0}, "Authors": ["Jie Guo", "Wujie Wen", "Jingtong Hu", "Danghui Wang", "Hai Li", "Yi Chen"]}]}, {"DBLP title": "Approximate storage for energy efficient spintronic memories.", "DBLP authors": ["Ashish Ranjan", "Swagath Venkataramani", "Xuanyao Fong", "Kaushik Roy", "Anand Raghunathan"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744799", "OA papers": [{"PaperId": "https://openalex.org/W2003777196", "PaperTitle": "Approximate storage for energy efficient spintronic memories", "Year": 2015, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {"School of Electrical and Computer Engineering, Purdue University, USA#TAB#": 5.0}, "Authors": ["Ashish Ranjan", "Swagath Venkataramani", "Xuanyao Fong", "Kaushik Roy", "Anand Raghunathan"]}]}, {"DBLP title": "A synthesis methodology for application-specific logic-in-memory designs.", "DBLP authors": ["H. Ekin Sumbul", "Kaushik Vaidyanathan", "Qiuling Zhu", "Franz Franchetti", "Larry T. Pileggi"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2744786", "OA papers": [{"PaperId": "https://openalex.org/W2088039427", "PaperTitle": "A synthesis methodology for application-specific logic-in-memory designs", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Carnegie Mellon University": 5.0}, "Authors": ["H. Ekin Sumbul", "Kaushik Vaidyanathan", "Qiuling Zhu", "Franz Franchetti", "Larry Pileggi"]}]}, {"DBLP title": "Pushing multiple patterning in sub-10nm: are we ready?", "DBLP authors": ["David Z. Pan", "Lars Liebmann", "Bei Yu", "Xiaoqing Xu", "Yibo Lin"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747940", "OA papers": [{"PaperId": "https://openalex.org/W1996055445", "PaperTitle": "Pushing multiple patterning in sub-10nm", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"The University of Texas at Austin": 4.0, "IBM (United States)": 1.0}, "Authors": ["David Z. Pan", "Lars W. Liebmann", "Bei Yu", "Xiaoqing Xu", "Yibo Lin"]}]}, {"DBLP title": "EUV and e-beam manufacturability: challenges and solutions.", "DBLP authors": ["Yao-Wen Chang", "Ru-Gun Liu", "Shao-Yun Fang"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747925", "OA papers": [{"PaperId": "https://openalex.org/W2063642376", "PaperTitle": "EUV and e-beam manufacturability", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Taiwan University": 1.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 1.0, "National Taiwan University of Science and Technology": 1.0}, "Authors": ["Yao-Wen Chang", "Ru-Gun Liu", "Shao-Yun Fang"]}]}, {"DBLP title": "Layout optimization and template pattern verification for directed self-assembly (DSA).", "DBLP authors": ["Zigang Xiao", "Daifeng Guo", "Martin D. F. Wong", "He Yi", "Maryann C. Tung", "H.-S. Philip Wong"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747934", "OA papers": [{"PaperId": "https://openalex.org/W1981710278", "PaperTitle": "Layout optimization and template pattern verification for directed self-assembly (DSA)", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "Stanford University": 3.0}, "Authors": ["Zigang Xiao", "Daifeng Guo", "Martin C.S. Wong", "He Yi", "Maryann C. Tung", "H.-S. Philip Wong"]}]}, {"DBLP title": "Virtual to the (near) end: using virtual platforms for continuous integration.", "DBLP authors": ["Jakob Engblom"], "year": 2015, "doi": "https://doi.org/10.1145/2744769.2747948", "OA papers": [{"PaperId": "https://openalex.org/W1970122721", "PaperTitle": "Virtual to the (near) end", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Wind River, Torshavnsgatan 27, 16440 KISTA, Sweden": 1.0}, "Authors": ["Jakob Engblom"]}]}, {"DBLP title": "Power-Performance Modelling of Mobile Gaming Workloads on Heterogeneous MPSoCs.", "DBLP authors": ["Anuj Pathania", "Alexandru Eugen Irimiea", "Alok Prakash", "Tulika Mitra"], "year": 2015, "doi": "https://dl.acm.org/citation.cfm?id=2744894", "OA papers": [{"PaperId": "https://openalex.org/W1979022228", "PaperTitle": "Power-Performance Modelling of Mobile Gaming Workloads on Heterogeneous MPSoCs", "Year": 2015, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Karlsruhe Institute of Technology": 1.0, "National University of Singapore": 3.0}, "Authors": ["Anuj Pathania", "Alexandru Eugen Irimiea", "Alok Prakash", "Tulika Mitra"]}]}, {"DBLP title": "An Analysis of Accelerator Coupling in Heterogeneous Architectures.", "DBLP authors": ["Emilio G. Cota", "Paolo Mantovani", "Giuseppe Di Guglielmo", "Luca P. Carloni"], "year": 2015, "doi": "https://dl.acm.org/citation.cfm?id=2744794", "OA papers": [{"PaperId": "https://openalex.org/W2019254738", "PaperTitle": "An Analysis of Accelerator Coupling in Heterogeneous Architectures", "Year": 2015, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Columbia University": 4.0}, "Authors": ["Emilio G. Cota", "Paolo Mantovani", "Giuseppe Di Guglielmo", "Luca P. Carloni"]}]}, {"DBLP title": "A Lightweight Early Arbitration Method for Low-Latency Asynchronous 2D-Mesh NoC's.", "DBLP authors": ["Weiwei Jiang", "Kshitij Bhardwaj", "Geoffray Lacourba", "Steven M. Nowick"], "year": 2015, "doi": "https://dl.acm.org/citation.cfm?id=2744777", "OA papers": [{"PaperId": "https://openalex.org/W2046044884", "PaperTitle": "A Lightweight Early Arbitration Method for Low-Latency Asynchronous 2D-Mesh NoC's", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Columbia University": 3.0, "ARM Ltd., Sophia Antipolis, France": 1.0}, "Authors": ["Weiwei Jiang", "Kshitij Bhardwaj", "Geoffray Lacourba", "Steven M. Nowick"]}]}]