

================================================================
== Vivado HLS Report for 'A_IO_L2_in_inter_tra'
================================================================
* Date:           Sun Mar 22 14:27:29 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.052 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4| 20.000 ns | 20.000 ns |    4|    4|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        2|        2|         2|          1|          1|     2|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       20|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       63|    -|
|Register             |        -|      -|       10|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       10|       83|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln104_fu_90_p2                |     +    |      0|  0|   3|           2|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln104_fu_84_p2               |   icmp   |      0|  0|   9|           2|           3|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  20|           9|           9|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |ap_phi_mux_c4_0_0_phi_fu_76_p4  |   9|          2|    2|          4|
    |c4_0_0_reg_72                   |   9|          2|    2|          4|
    |fifo_A_in_V_V_blk_n             |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  63|         13|    7|         17|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln104_reg_105        |  2|   0|    2|          0|
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c4_0_0_reg_72            |  2|   0|    2|          0|
    |icmp_ln104_reg_101       |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 10|   0|   10|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | A_IO_L2_in_inter_tra | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | A_IO_L2_in_inter_tra | return value |
|ap_start               |  in |    1| ap_ctrl_hs | A_IO_L2_in_inter_tra | return value |
|ap_done                | out |    1| ap_ctrl_hs | A_IO_L2_in_inter_tra | return value |
|ap_idle                | out |    1| ap_ctrl_hs | A_IO_L2_in_inter_tra | return value |
|ap_ready               | out |    1| ap_ctrl_hs | A_IO_L2_in_inter_tra | return value |
|local_A_0_V_address0   | out |    1|  ap_memory |      local_A_0_V     |     array    |
|local_A_0_V_ce0        | out |    1|  ap_memory |      local_A_0_V     |     array    |
|local_A_0_V_we0        | out |    1|  ap_memory |      local_A_0_V     |     array    |
|local_A_0_V_d0         | out |  128|  ap_memory |      local_A_0_V     |     array    |
|fifo_A_in_V_V_dout     |  in |  128|   ap_fifo  |     fifo_A_in_V_V    |    pointer   |
|fifo_A_in_V_V_empty_n  |  in |    1|   ap_fifo  |     fifo_A_in_V_V    |    pointer   |
|fifo_A_in_V_V_read     | out |    1|   ap_fifo  |     fifo_A_in_V_V    |    pointer   |
+-----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_A_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [1 x i8]* @p_str159)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.60ns)   --->   "br label %.preheader.0" [src/kernel_xilinx.cpp:104]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.34>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%c4_0_0 = phi i2 [ %add_ln104, %hls_label_5 ], [ 0, %.preheader13.0 ]" [src/kernel_xilinx.cpp:104]   --->   Operation 7 'phi' 'c4_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.34ns)   --->   "%icmp_ln104 = icmp eq i2 %c4_0_0, -2" [src/kernel_xilinx.cpp:104]   --->   Operation 8 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.23ns)   --->   "%add_ln104 = add i2 %c4_0_0, 1" [src/kernel_xilinx.cpp:104]   --->   Operation 10 'add' 'add_ln104' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln104, label %.loopexit, label %hls_label_5" [src/kernel_xilinx.cpp:104]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.05>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [src/kernel_xilinx.cpp:104]   --->   Operation 12 'specregionbegin' 'tmp' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:105]   --->   Operation 13 'specpipeline' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (1.45ns)   --->   "%tmp_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %fifo_A_in_V_V)" [src/kernel_xilinx.cpp:108]   --->   Operation 14 'read' 'tmp_V' <Predicate = (!icmp_ln104)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i2 %c4_0_0 to i64" [src/kernel_xilinx.cpp:109]   --->   Operation 15 'zext' 'zext_ln109' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%local_A_0_V_addr = getelementptr [2 x i128]* %local_A_0_V, i64 0, i64 %zext_ln109" [src/kernel_xilinx.cpp:109]   --->   Operation 16 'getelementptr' 'local_A_0_V_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.59ns)   --->   "store i128 %tmp_V, i128* %local_A_0_V_addr, align 16" [src/kernel_xilinx.cpp:109]   --->   Operation 17 'store' <Predicate = (!icmp_ln104)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)" [src/kernel_xilinx.cpp:111]   --->   Operation 18 'specregionend' 'empty_113' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br label %.preheader.0" [src/kernel_xilinx.cpp:104]   --->   Operation 19 'br' <Predicate = (!icmp_ln104)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [src/kernel_xilinx.cpp:113]   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ local_A_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fifo_A_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000]
br_ln104           (br               ) [ 01110]
c4_0_0             (phi              ) [ 00110]
icmp_ln104         (icmp             ) [ 00110]
empty              (speclooptripcount) [ 00000]
add_ln104          (add              ) [ 01110]
br_ln104           (br               ) [ 00000]
tmp                (specregionbegin  ) [ 00000]
specpipeline_ln105 (specpipeline     ) [ 00000]
tmp_V              (read             ) [ 00000]
zext_ln109         (zext             ) [ 00000]
local_A_0_V_addr   (getelementptr    ) [ 00000]
store_ln109        (store            ) [ 00000]
empty_113          (specregionend    ) [ 00000]
br_ln104           (br               ) [ 01110]
ret_ln113          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="local_A_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_A_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_in_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str154"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str155"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str156"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str157"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str158"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str159"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_V_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="128" slack="0"/>
<pin id="54" dir="0" index="1" bw="128" slack="0"/>
<pin id="55" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="58" class="1004" name="local_A_0_V_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="128" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="2" slack="0"/>
<pin id="62" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_0_V_addr/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="store_ln109_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="0"/>
<pin id="67" dir="0" index="1" bw="128" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/3 "/>
</bind>
</comp>

<comp id="72" class="1005" name="c4_0_0_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="1"/>
<pin id="74" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c4_0_0 (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="c4_0_0_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="2" slack="0"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="1" slack="1"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_0_0/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln104_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="0"/>
<pin id="86" dir="0" index="1" bw="2" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln104_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln109_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="1"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/3 "/>
</bind>
</comp>

<comp id="101" class="1005" name="icmp_ln104_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="105" class="1005" name="add_ln104_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln104 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="46" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="48" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="52" pin="2"/><net_sink comp="65" pin=1"/></net>

<net id="71"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="72" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="83"><net_src comp="76" pin="4"/><net_sink comp="72" pin=0"/></net>

<net id="88"><net_src comp="76" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="76" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="72" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="104"><net_src comp="84" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="90" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="76" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_A_0_V | {3 }
	Port: fifo_A_in_V_V | {}
 - Input state : 
	Port: A_IO_L2_in_inter_tra : fifo_A_in_V_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln104 : 1
		add_ln104 : 1
		br_ln104 : 2
	State 3
		local_A_0_V_addr : 1
		store_ln109 : 2
		empty_113 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln104_fu_84 |    0    |    8    |
|----------|------------------|---------|---------|
|    add   |  add_ln104_fu_90 |    0    |    3    |
|----------|------------------|---------|---------|
|   read   | tmp_V_read_fu_52 |    0    |    0    |
|----------|------------------|---------|---------|
|   zext   | zext_ln109_fu_96 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    11   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln104_reg_105|    2   |
|   c4_0_0_reg_72  |    2   |
|icmp_ln104_reg_101|    1   |
+------------------+--------+
|       Total      |    5   |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
| c4_0_0_reg_72 |  p0  |   2  |   2  |    4   ||    9    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |    4   ||  0.603  ||    9    |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   11   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |    5   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    5   |   20   |
+-----------+--------+--------+--------+
