{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523280662366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523280662370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 09 14:31:02 2018 " "Processing started: Mon Apr 09 14:31:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523280662370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523280662370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mini_projecto_fase1 -c Mini_projecto_fase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mini_projecto_fase1 -c Mini_projecto_fase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523280662370 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523280662803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523280662803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timercounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timercounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerCounter-Behavioral " "Found design unit 1: TimerCounter-Behavioral" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523280675133 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerCounter " "Found entity 1: TimerCounter" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523280675133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523280675133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TimerCounter " "Elaborating entity \"TimerCounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523280675165 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start TimerCounter.vhd(28) " "VHDL Process Statement warning at TimerCounter.vhd(28): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523280675166 "|TimerCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset TimerCounter.vhd(32) " "VHDL Process Statement warning at TimerCounter.vhd(32): signal \"s_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523280675166 "|TimerCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable TimerCounter.vhd(38) " "VHDL Process Statement warning at TimerCounter.vhd(38): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523280675166 "|TimerCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_start TimerCounter.vhd(38) " "VHDL Process Statement warning at TimerCounter.vhd(38): signal \"s_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523280675167 "|TimerCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count TimerCounter.vhd(58) " "VHDL Process Statement warning at TimerCounter.vhd(58): signal \"s_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523280675167 "|TimerCounter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_termCount TimerCounter.vhd(21) " "VHDL Process Statement warning at TimerCounter.vhd(21): inferring latch(es) for signal or variable \"s_termCount\", which holds its previous value in one or more paths through the process" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1523280675167 "|TimerCounter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_termCount TimerCounter.vhd(21) " "Inferred latch for \"s_termCount\" at TimerCounter.vhd(21)" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523280675168 "|TimerCounter"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_count\[0\] TimerCounter.vhd(38) " "Can't infer register for \"s_count\[0\]\" at TimerCounter.vhd(38) because it does not hold its value outside the clock edge" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 38 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1523280675168 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[0\] TimerCounter.vhd(21) " "Inferred latch for \"s_count\[0\]\" at TimerCounter.vhd(21)" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523280675168 "|TimerCounter"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_count\[1\] TimerCounter.vhd(38) " "Can't infer register for \"s_count\[1\]\" at TimerCounter.vhd(38) because it does not hold its value outside the clock edge" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 38 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1523280675168 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[1\] TimerCounter.vhd(21) " "Inferred latch for \"s_count\[1\]\" at TimerCounter.vhd(21)" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523280675168 "|TimerCounter"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_count\[2\] TimerCounter.vhd(38) " "Can't infer register for \"s_count\[2\]\" at TimerCounter.vhd(38) because it does not hold its value outside the clock edge" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 38 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1523280675168 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[2\] TimerCounter.vhd(21) " "Inferred latch for \"s_count\[2\]\" at TimerCounter.vhd(21)" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523280675168 "|TimerCounter"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_count\[3\] TimerCounter.vhd(38) " "Can't infer register for \"s_count\[3\]\" at TimerCounter.vhd(38) because it does not hold its value outside the clock edge" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 38 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1523280675168 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[3\] TimerCounter.vhd(21) " "Inferred latch for \"s_count\[3\]\" at TimerCounter.vhd(21)" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523280675168 "|TimerCounter"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_count\[4\] TimerCounter.vhd(38) " "Can't infer register for \"s_count\[4\]\" at TimerCounter.vhd(38) because it does not hold its value outside the clock edge" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 38 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1523280675169 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[4\] TimerCounter.vhd(21) " "Inferred latch for \"s_count\[4\]\" at TimerCounter.vhd(21)" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523280675169 "|TimerCounter"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_count\[5\] TimerCounter.vhd(38) " "Can't infer register for \"s_count\[5\]\" at TimerCounter.vhd(38) because it does not hold its value outside the clock edge" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 38 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1523280675169 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[5\] TimerCounter.vhd(21) " "Inferred latch for \"s_count\[5\]\" at TimerCounter.vhd(21)" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523280675169 "|TimerCounter"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_count\[6\] TimerCounter.vhd(38) " "Can't infer register for \"s_count\[6\]\" at TimerCounter.vhd(38) because it does not hold its value outside the clock edge" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 38 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1523280675169 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[6\] TimerCounter.vhd(21) " "Inferred latch for \"s_count\[6\]\" at TimerCounter.vhd(21)" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523280675169 "|TimerCounter"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_count\[7\] TimerCounter.vhd(38) " "Can't infer register for \"s_count\[7\]\" at TimerCounter.vhd(38) because it does not hold its value outside the clock edge" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 38 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1523280675169 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[7\] TimerCounter.vhd(21) " "Inferred latch for \"s_count\[7\]\" at TimerCounter.vhd(21)" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523280675169 "|TimerCounter"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_count\[8\] TimerCounter.vhd(38) " "Can't infer register for \"s_count\[8\]\" at TimerCounter.vhd(38) because it does not hold its value outside the clock edge" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 38 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1523280675169 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[8\] TimerCounter.vhd(21) " "Inferred latch for \"s_count\[8\]\" at TimerCounter.vhd(21)" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523280675169 "|TimerCounter"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_count\[9\] TimerCounter.vhd(38) " "Can't infer register for \"s_count\[9\]\" at TimerCounter.vhd(38) because it does not hold its value outside the clock edge" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 38 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1523280675169 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[9\] TimerCounter.vhd(21) " "Inferred latch for \"s_count\[9\]\" at TimerCounter.vhd(21)" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523280675169 "|TimerCounter"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_count\[10\] TimerCounter.vhd(38) " "Can't infer register for \"s_count\[10\]\" at TimerCounter.vhd(38) because it does not hold its value outside the clock edge" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 38 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1523280675169 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[10\] TimerCounter.vhd(21) " "Inferred latch for \"s_count\[10\]\" at TimerCounter.vhd(21)" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523280675169 "|TimerCounter"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_count\[11\] TimerCounter.vhd(38) " "Can't infer register for \"s_count\[11\]\" at TimerCounter.vhd(38) because it does not hold its value outside the clock edge" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 38 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1523280675169 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[11\] TimerCounter.vhd(21) " "Inferred latch for \"s_count\[11\]\" at TimerCounter.vhd(21)" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523280675169 "|TimerCounter"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_count\[12\] TimerCounter.vhd(38) " "Can't infer register for \"s_count\[12\]\" at TimerCounter.vhd(38) because it does not hold its value outside the clock edge" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 38 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1523280675170 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[12\] TimerCounter.vhd(21) " "Inferred latch for \"s_count\[12\]\" at TimerCounter.vhd(21)" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523280675170 "|TimerCounter"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_count\[13\] TimerCounter.vhd(38) " "Can't infer register for \"s_count\[13\]\" at TimerCounter.vhd(38) because it does not hold its value outside the clock edge" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 38 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1523280675170 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[13\] TimerCounter.vhd(21) " "Inferred latch for \"s_count\[13\]\" at TimerCounter.vhd(21)" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523280675170 "|TimerCounter"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_count\[14\] TimerCounter.vhd(38) " "Can't infer register for \"s_count\[14\]\" at TimerCounter.vhd(38) because it does not hold its value outside the clock edge" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 38 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1523280675170 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[14\] TimerCounter.vhd(21) " "Inferred latch for \"s_count\[14\]\" at TimerCounter.vhd(21)" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523280675170 "|TimerCounter"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_count\[15\] TimerCounter.vhd(38) " "Can't infer register for \"s_count\[15\]\" at TimerCounter.vhd(38) because it does not hold its value outside the clock edge" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 38 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1523280675170 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[15\] TimerCounter.vhd(21) " "Inferred latch for \"s_count\[15\]\" at TimerCounter.vhd(21)" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523280675170 "|TimerCounter"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "TimerCounter.vhd(38) " "HDL error at TimerCounter.vhd(38): couldn't implement registers for assignments on this clock edge" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase1/TimerCounter.vhd" 38 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1523280675170 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523280675171 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 18 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "704 " "Peak virtual memory: 704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523280675309 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 09 14:31:15 2018 " "Processing ended: Mon Apr 09 14:31:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523280675309 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523280675309 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523280675309 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523280675309 ""}
