[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   7887       tick       2922017       1350291       1302411       2922017 
      2   7887       tick       4324431       2110904       2094024       4324431 
      3   7887       tick       4329525       2112378       2093786       4329525 
      4   7887       tick       4325731       2111150       2094342       4325731 
      5   7887       tick       4327370       2112580       2093773       4327370 
      6   7887       tick       4323791       2110826       2095599       4323791 
      7   7887       tick       4324761       2109990       2092657       4324761 
      8   7887       tick       4326600       2111307       2095734       4326600 
      9   7887       tick       4329040       2112981       2092307       4329040 
     10   7887       tick       4329187       2112014       2092016       4329187 
     11   7887       tick       4333696       2114762       2090023       4333696 
     12   7887       tick       4328260       2112790       2091429       4328260 
     13   7887       tick       4343043       2119302       2085615       4343043 
     14   7887       tick       4353082       2125033       2080626       4353082 
     15   7887       tick       4353161       2123730       2079748       4353161 
     16   7887       tick       4344931       2119690       2081472       4344931 
     17   7887       tick       4322463       2110026       2091144       4322463 
     18   7887       tick       4331544       2113263       2092299       4331544 
     19   7887       tick       4320793       2109955       2093525       4320793 
     20   7887       exit       1081101        527198        519269       1081101 
