

================================================================
== Vivado HLS Report for 'des_dec'
================================================================
* Date:           Wed Dec 23 13:17:37 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DES_DEC
* Solution:       q21_1
* Product family: artix7
* Target device:  xc7a35tl-cpg236-2L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.117|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1976|  1976|  1976|  1976|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |- unroll1         |   128|   128|         2|          -|          -|    64|    no    |
        |- unroll2         |   112|   112|         2|          -|          -|    56|    no    |
        |- loop3           |  1584|  1584|        99|          -|          -|    16|    no    |
        | + loop3.1        |    96|    96|         2|          -|          -|    48|    no    |
        |- Pipeline_loop4  |    18|    18|         3|          1|          1|    16|    yes   |
        |- loop5           |   128|   128|         2|          -|          -|    64|    no    |
        +------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|   1786|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        6|      -|     26|     25|    0|
|Multiplexer      |        -|      -|      -|    230|    -|
|Register         |        -|      -|    901|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        6|      0|    927|   2041|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        6|      0|      2|      9|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |IP_U       |des_dec_IP       |        0|  7|   7|    0|    64|    7|     1|          448|
    |PC1_U      |des_dec_PC1      |        0|  6|   6|    0|    56|    6|     1|          336|
    |PC2_U      |des_dec_PC2      |        0|  6|   5|    0|    48|    6|     1|          288|
    |PI_U       |des_dec_PI       |        0|  7|   7|    0|    64|    7|     1|          448|
    |S_U        |des_dec_S        |        4|  0|   0|    0|   512|    4|     1|         2048|
    |sub_key_U  |des_dec_sub_key  |        2|  0|   0|    0|    16|   64|     1|         1024|
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                 |        6| 26|  25|    0|   760|   94|     6|         4592|
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |add_ln246_1_fu_1996_p2   |     +    |      0|  0|   18|           8|          11|
    |add_ln246_2_fu_2055_p2   |     +    |      0|  0|   18|           8|          11|
    |add_ln246_3_fu_2114_p2   |     +    |      0|  0|   18|           9|          11|
    |add_ln246_4_fu_2173_p2   |     +    |      0|  0|   18|           9|          11|
    |add_ln246_5_fu_2232_p2   |     +    |      0|  0|   18|           9|          11|
    |add_ln246_6_fu_2299_p2   |     +    |      0|  0|   18|           9|          11|
    |add_ln246_fu_1937_p2     |     +    |      0|  0|   18|           7|          11|
    |i_5_fu_718_p2            |     +    |      0|  0|   15|           6|           1|
    |i_6_fu_1011_p2           |     +    |      0|  0|   15|           5|           1|
    |i_7_fu_2622_p2           |     +    |      0|  0|   15|           7|           1|
    |i_8_fu_793_p2            |     +    |      0|  0|   15|           5|           1|
    |i_fu_657_p2              |     +    |      0|  0|   15|           7|           1|
    |j_fu_964_p2              |     +    |      0|  0|   15|           6|           1|
    |sub_ln174_fu_686_p2      |     -    |      0|  0|   15|           8|           7|
    |sub_ln184_fu_761_p2      |     -    |      0|  0|   15|           8|           7|
    |sub_ln218_fu_979_p2      |     -    |      0|  0|   15|           5|           6|
    |sub_ln232_fu_1017_p2     |     -    |      0|  0|   15|           4|           5|
    |sub_ln270_fu_2637_p2     |     -    |      0|  0|   15|           8|           7|
    |empty_27_fu_799_p2       |   icmp   |      0|  0|   11|           5|           4|
    |empty_28_fu_805_p2       |   icmp   |      0|  0|   11|           5|           4|
    |empty_30_fu_817_p2       |   icmp   |      0|  0|   11|           5|           1|
    |empty_32_fu_829_p2       |   icmp   |      0|  0|   11|           5|           1|
    |icmp_ln171_fu_651_p2     |   icmp   |      0|  0|   11|           7|           8|
    |icmp_ln182_fu_712_p2     |   icmp   |      0|  0|   11|           6|           5|
    |icmp_ln192_fu_787_p2     |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln216_fu_958_p2     |   icmp   |      0|  0|   11|           6|           6|
    |icmp_ln223_fu_1005_p2    |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln267_fu_2616_p2    |   icmp   |      0|  0|   11|           7|           8|
    |lshr_ln174_fu_696_p2     |   lshr   |      0|  0|  182|          64|          64|
    |lshr_ln184_fu_771_p2     |   lshr   |      0|  0|  182|          64|          64|
    |lshr_ln218_fu_989_p2     |   lshr   |      0|  0|  166|          56|          56|
    |lshr_ln270_fu_2647_p2    |   lshr   |      0|  0|  182|          64|          64|
    |empty_29_fu_811_p2       |    or    |      0|  0|    2|           1|           1|
    |empty_31_fu_823_p2       |    or    |      0|  0|    2|           1|           1|
    |empty_33_fu_835_p2       |    or    |      0|  0|    2|           1|           1|
    |R_1_fu_2602_p2           |    xor   |      0|  0|   32|          32|          32|
    |ap_enable_pp0            |    xor   |      0|  0|    2|           1|           2|
    |s_input_fu_1704_p2       |    xor   |      0|  0|   51|          51|          51|
    |xor_ln232_10_fu_1764_p2  |    xor   |      0|  0|   19|          19|          19|
    |xor_ln232_11_fu_1770_p2  |    xor   |      0|  0|   33|          33|          33|
    |xor_ln232_12_fu_1776_p2  |    xor   |      0|  0|   30|          30|          30|
    |xor_ln232_13_fu_1782_p2  |    xor   |      0|  0|   25|          25|          25|
    |xor_ln232_14_fu_1788_p2  |    xor   |      0|  0|   39|          39|          39|
    |xor_ln232_15_fu_1794_p2  |    xor   |      0|  0|   36|          36|          36|
    |xor_ln232_16_fu_1800_p2  |    xor   |      0|  0|   31|          31|          31|
    |xor_ln232_17_fu_1806_p2  |    xor   |      0|  0|   45|          45|          45|
    |xor_ln232_18_fu_1812_p2  |    xor   |      0|  0|   42|          42|          42|
    |xor_ln232_19_fu_1818_p2  |    xor   |      0|  0|   37|          37|          37|
    |xor_ln232_1_fu_1710_p2   |    xor   |      0|  0|    9|           9|           9|
    |xor_ln232_20_fu_1824_p2  |    xor   |      0|  0|   48|          48|          48|
    |xor_ln232_21_fu_1830_p2  |    xor   |      0|  0|   43|          43|          43|
    |xor_ln232_2_fu_1716_p2   |    xor   |      0|  0|   15|          15|          15|
    |xor_ln232_3_fu_1722_p2   |    xor   |      0|  0|   12|          12|          12|
    |xor_ln232_4_fu_1728_p2   |    xor   |      0|  0|    7|           7|           7|
    |xor_ln232_5_fu_1734_p2   |    xor   |      0|  0|   21|          21|          21|
    |xor_ln232_6_fu_1740_p2   |    xor   |      0|  0|   18|          18|          18|
    |xor_ln232_7_fu_1746_p2   |    xor   |      0|  0|   13|          13|          13|
    |xor_ln232_8_fu_1752_p2   |    xor   |      0|  0|   27|          27|          27|
    |xor_ln232_9_fu_1758_p2   |    xor   |      0|  0|   24|          24|          24|
    |xor_ln240_fu_2247_p2     |    xor   |      0|  0|    6|           6|           6|
    |xor_ln241_fu_2253_p2     |    xor   |      0|  0|    2|           1|           1|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |Total                    |          |      0|  0| 1786|        1100|        1081|
    +-------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |C_1_fu_326                     |  15|          3|   28|         84|
    |D_fu_330                       |  15|          3|   28|         84|
    |L_0_reg_612                    |   9|          2|   32|         64|
    |ap_NS_fsm                      |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_phi_mux_temp_phi_fu_605_p4  |   9|          2|   32|         64|
    |i_0_reg_524                    |   9|          2|    7|         14|
    |i_1_reg_546                    |   9|          2|    6|         12|
    |i_2_reg_557                    |   9|          2|    5|         10|
    |i_3_reg_591                    |   9|          2|    5|         10|
    |i_4_reg_623                    |   9|          2|    7|         14|
    |init_perm_res_0_reg_513        |   9|          2|   64|        128|
    |inv_init_perm_res_0_reg_634    |   9|          2|   64|        128|
    |j_0_reg_580                    |   9|          2|    6|         12|
    |permuted_choice_1_0_reg_535    |   9|          2|   64|        128|
    |sub_key_address0               |  15|          3|    4|         12|
    |sub_key_load_1_reg_568         |   9|          2|   64|        128|
    |temp_reg_602                   |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 230|         51|  450|        972|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |C_1_fu_326                         |  28|   0|   28|          0|
    |D_fu_330                           |  28|   0|   28|          0|
    |L_0_reg_612                        |  32|   0|   32|          0|
    |L_reg_2691                         |  32|   0|   32|          0|
    |R_reg_2696                         |  32|   0|   32|          0|
    |ap_CS_fsm                          |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |i_0_reg_524                        |   7|   0|    7|          0|
    |i_1_reg_546                        |   6|   0|    6|          0|
    |i_2_reg_557                        |   5|   0|    5|          0|
    |i_3_reg_591                        |   5|   0|    5|          0|
    |i_4_reg_623                        |   7|   0|    7|          0|
    |i_5_reg_2709                       |   6|   0|    6|          0|
    |i_7_reg_2857                       |   7|   0|    7|          0|
    |i_8_reg_2749                       |   5|   0|    5|          0|
    |i_reg_2676                         |   7|   0|    7|          0|
    |icmp_ln223_reg_2790                |   1|   0|    1|          0|
    |icmp_ln223_reg_2790_pp0_iter1_reg  |   1|   0|    1|          0|
    |init_perm_res_0_reg_513            |  64|   0|   64|          0|
    |inv_init_perm_res_0_reg_634        |  64|   0|   64|          0|
    |j_0_reg_580                        |   6|   0|    6|          0|
    |j_reg_2770                         |   6|   0|    6|          0|
    |permuted_choice_1_0_reg_535        |  64|   0|   64|          0|
    |pre_output_reg_2849                |  64|   0|   64|          0|
    |sub_key_addr_reg_2757              |   4|   0|    4|          0|
    |sub_key_load_1_reg_568             |  64|   0|   64|          0|
    |temp_reg_602                       |  32|   0|   32|          0|
    |tmp_23_reg_2762                    |  56|   0|   56|          0|
    |trunc_ln174_1_reg_2686             |  63|   0|   63|          0|
    |trunc_ln184_1_reg_2719             |  63|   0|   63|          0|
    |trunc_ln218_1_reg_2780             |  63|   0|   63|          0|
    |trunc_ln270_1_reg_2867             |  63|   0|   63|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 901|   0|  901|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_done    | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_return  | out |   64| ap_ctrl_hs |    des_dec   | return value |
|input_r    |  in |   64|   ap_none  |    input_r   |    scalar    |
|key        |  in |   64|   ap_none  |      key     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

