// Seed: 1097405819
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_7 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd62
) (
    input  supply1 id_0,
    output supply0 id_1,
    input  supply0 _id_2
);
  wire id_4;
  wire [id_2 : id_2] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5
  );
  assign modCall_1.id_7 = 0;
  wire id_6;
  wire id_7;
endmodule
module module_2 #(
    parameter id_15 = 32'd57,
    parameter id_6  = 32'd66
) (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wand id_3,
    input supply0 id_4,
    input wand id_5,
    input tri1 _id_6,
    input wire id_7,
    input supply1 id_8,
    output supply1 id_9,
    output wor id_10,
    input tri id_11,
    input uwire id_12,
    input wand id_13,
    output tri0 id_14,
    input tri _id_15,
    input wire id_16,
    input tri id_17,
    input supply0 id_18,
    input wor id_19,
    output wand id_20,
    input supply1 id_21,
    output tri0 id_22,
    output uwire id_23,
    input wand id_24,
    output supply0 id_25,
    input tri id_26,
    input wor id_27,
    input supply1 id_28,
    input supply1 id_29,
    input wand id_30,
    output logic id_31,
    input supply0 id_32,
    input supply0 id_33,
    input wor id_34,
    input uwire id_35,
    input uwire id_36,
    input supply0 id_37,
    input wire id_38
);
  always_latch @(id_28 or -1) begin : LABEL_0
    id_31 <= -1;
  end
  wire id_40;
  module_0 modCall_1 (
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40
  );
  wire [1 'b0 : id_15] id_41;
  logic [id_6 : -1] id_42;
endmodule
