/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire celloutsig_0_0z;
  wire [21:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [18:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_3z & celloutsig_1_16z[1]);
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 11'h000;
    else _00_ <= { in_data[85:78], celloutsig_0_4z };
  assign celloutsig_0_7z = celloutsig_0_5z[11:1] / { 1'h1, celloutsig_0_5z[10:2], celloutsig_0_3z };
  assign celloutsig_0_2z = { in_data[49:48], celloutsig_0_0z, celloutsig_0_1z } >= { in_data[91:90], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[49:47] <= in_data[36:34];
  assign celloutsig_1_18z = { celloutsig_1_0z[3:0], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z } <= { celloutsig_1_12z[16:2], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_13z = { celloutsig_0_6z[7:4], celloutsig_0_0z } <= { celloutsig_0_11z[3:0], celloutsig_0_8z };
  assign celloutsig_1_1z = in_data[191:189] <= in_data[149:147];
  assign celloutsig_1_2z = in_data[118:113] <= in_data[102:97];
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } <= { in_data[175:174], celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[188:184], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z } <= in_data[180:172];
  assign celloutsig_1_8z = { celloutsig_1_0z[2:0], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z } <= { in_data[124:123], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_4z = in_data[115] != celloutsig_1_2z;
  assign celloutsig_1_7z = { celloutsig_1_0z[1:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z } != in_data[116:111];
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_6z } != { celloutsig_1_0z[6], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_0z = ~ in_data[118:112];
  assign celloutsig_1_16z = { in_data[111:110], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_5z } | { celloutsig_1_12z[16:11], celloutsig_1_2z };
  assign celloutsig_0_10z = { in_data[43:26], celloutsig_0_4z, celloutsig_0_1z } | { celloutsig_0_7z[6:0], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_12z = { in_data[142:134], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_1z } | { in_data[185:176], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_1z = | in_data[20:5];
  assign celloutsig_0_4z = { in_data[2:1], celloutsig_0_0z } << { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_8z } << { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_5z = { in_data[71:60], celloutsig_0_2z, celloutsig_0_2z } ^ { in_data[20:8], celloutsig_0_3z };
  assign celloutsig_0_11z = { _00_[10:5], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } ^ celloutsig_0_10z[18:9];
  assign celloutsig_0_8z = ~((celloutsig_0_0z & celloutsig_0_1z) | (celloutsig_0_4z[0] & celloutsig_0_6z[7]));
  assign celloutsig_0_12z = ~((celloutsig_0_0z & celloutsig_0_4z[1]) | (celloutsig_0_3z & _00_[3]));
  assign celloutsig_1_5z = ~((celloutsig_1_3z & celloutsig_1_1z) | (celloutsig_1_4z & celloutsig_1_1z));
  assign celloutsig_1_11z = ~((celloutsig_1_6z & in_data[129]) | (celloutsig_1_4z & celloutsig_1_6z));
  assign celloutsig_0_3z = ~((celloutsig_0_0z & celloutsig_0_2z) | (in_data[52] & celloutsig_0_0z));
  assign { celloutsig_0_6z[12:10], celloutsig_0_6z[7:5], celloutsig_0_6z[9:8], celloutsig_0_6z[2], celloutsig_0_6z[0], celloutsig_0_6z[4:3] } = { celloutsig_0_5z[11:9], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } ^ { celloutsig_0_5z[10:8], celloutsig_0_5z[5:3], celloutsig_0_5z[7:6], celloutsig_0_5z[0], celloutsig_0_3z, celloutsig_0_5z[2:1] };
  assign celloutsig_0_6z[1] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
