#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Apr 27 09:22:36 2025
# Process ID         : 9068
# Current directory  : C:/Users/11248/Desktop/FPGA/wyj_test_3-1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent5408 C:\Users\11248\Desktop\FPGA\wyj_test_3-1\wyj_test_3-1.xpr
# Log file           : C:/Users/11248/Desktop/FPGA/wyj_test_3-1/vivado.log
# Journal file       : C:/Users/11248/Desktop/FPGA/wyj_test_3-1\vivado.jou
# Running On         : DESKTOP-LEIGION
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16962 MB
# Swap memory        : 3489 MB
# Total Virtual      : 20451 MB
# Available Virtual  : 9152 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/11248/Desktop/FPGA/wyj_test_3-1/wyj_test_3-1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/design/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/design/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/design/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/11248/Desktop/FPGA/wyj_test_3-1/UIP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/design/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1629.324 ; gain = 362.484
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'wyj_test_3_1_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11248/Desktop/FPGA/wyj_test_3-1/wyj_test_3-1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/design/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/design/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11248/Desktop/FPGA/wyj_test_3-1/wyj_test_3-1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'wyj_test_3_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11248/Desktop/FPGA/wyj_test_3-1/wyj_test_3-1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj wyj_test_3_1_wrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11248/Desktop/FPGA/wyj_test_3-1/wyj_test_3-1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot wyj_test_3_1_wrapper_behav xil_defaultlib.wyj_test_3_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/design/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot wyj_test_3_1_wrapper_behav xil_defaultlib.wyj_test_3_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11248/Desktop/FPGA/wyj_test_3-1/wyj_test_3-1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "wyj_test_3_1_wrapper_behav -key {Behavioral:sim_1:Functional:wyj_test_3_1_wrapper} -tclbatch {wyj_test_3_1_wrapper.tcl} -protoinst "protoinst_files/wyj_test_3_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/wyj_test_3_1.protoinst
Time resolution is 1 ps
source wyj_test_3_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'wyj_test_3_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1688.016 ; gain = 25.996
add_force {/wyj_test_3_1_wrapper/CLK} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/wyj_test_3_1_wrapper/GND} -radix hex {0 0ns}
run all
run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 2623.086 ; gain = 934.969
open_bd_design {C:/Users/11248/Desktop/FPGA/wyj_test_3-1/wyj_test_3-1.srcs/sources_1/bd/wyj_test_3_1/wyj_test_3_1.bd}
Reading block design file <C:/Users/11248/Desktop/FPGA/wyj_test_3-1/wyj_test_3-1.srcs/sources_1/bd/wyj_test_3_1/wyj_test_3_1.bd>...
Adding component instance block -- xilinx.com:uip:wyj74ls90:1.0 - wyj74ls90_0
Successfully read diagram <wyj_test_3_1> from block design file <C:/Users/11248/Desktop/FPGA/wyj_test_3-1/wyj_test_3-1.srcs/sources_1/bd/wyj_test_3_1/wyj_test_3_1.bd>
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 27 09:30:41 2025...
