Time resolution is 1 ps
$stop called at time : 60 ns : File "D:/project1/FPGA/src/06.tv_ch/06.tv_ch.srcs/sim_1/new/tb_fsm_2.v" Line 35
