# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../red_filter_logic.vhd" \
"../../../../../red_filter_logic_pkg.vhd" \
"../../../../../red_filter_logic_tb.vhd" \

# Do not sort compile order
nosort
