timestamp 1757924951
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use pfet_03v3_LJVJK4 XM2 1 0 1590 0 1 370
use nfet_03v3_EMCFTP XM1 1 0 1692 0 1 -550
use pfet_03v3_LJVJK4 pfet_03v3_LJVJK4_0 1 0 2478 0 1 370
use nfet_03v3_EMCFTP nfet_03v3_EMCFTP_0 1 0 2376 0 1 -550
port "VSS" 4 2035 -1060 2035 -1060 m1
port "A" 2 1203 -271 1203 -271 m2
port "B" 3 1203 -113 1203 -113 m2
port "OUT" 1 2778 -190 2778 -190 m2
port "VDD" 0 2026 1080 2026 1080 m1
node "m1_2430_n760#" 0 18.2148 2430 -760 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2976 254 0 0 0 0 0 0 0 0
node "m1_2226_n760#" 0 18.4447 2226 -760 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2976 254 0 0 0 0 0 0 0 0
node "m1_1746_n760#" 0 18.4447 1746 -760 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2976 254 0 0 0 0 0 0 0 0
node "m1_1542_n760#" 0 18.6271 1542 -760 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2976 254 0 0 0 0 0 0 0 0
node "VSS" 1 865.199 2035 -1060 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 315908 4172 0 0 0 0 0 0 0 0
node "m1_1873_n648#" 0 90.7884 1873 -648 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27832 676 0 0 0 0 0 0 0 0
node "m1_1652_n588#" 2 330.452 1652 -588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12160 624 95328 2680 0 0 0 0 0 0
node "m1_1363_n648#" 0 106.305 1363 -648 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27832 676 0 0 0 0 0 0 0 0
node "A" 3 417.152 1203 -271 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 47134 1526 70504 2618 0 0 0 0 0 0
node "B" 2 307.868 1203 -113 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40968 1390 25224 994 0 0 0 0 0 0
node "OUT" 3 1008.31 2778 -190 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53760 1984 376528 4914 37088 1128 0 0 0 0
node "m1_2430_749#" 0 27.3452 2430 749 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2976 254 0 0 0 0 0 0 0 0
node "m1_1542_749#" 0 27.3452 1542 749 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2976 254 0 0 0 0 0 0 0 0
node "VDD" 1 1402.94 2026 1080 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 774096 5360 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_1746_n760#" "m1_1652_n588#" 10.4117
cap "m1_1652_n588#" "A" 111.329
cap "m1_1363_n648#" "B" 0.956155
cap "VSS" "m1_1873_n648#" 29.8964
cap "VSS" "OUT" 46.2017
cap "m1_1746_n760#" "VSS" 50.6018
cap "VSS" "A" 8.29054
cap "m1_1873_n648#" "OUT" 36.2615
cap "m1_1873_n648#" "A" 10.3347
cap "B" "m1_1542_749#" 5.1994
cap "m1_2430_n760#" "m1_1652_n588#" 3.65706
cap "A" "OUT" 212.172
cap "VDD" "B" 15.6589
cap "m1_2226_n760#" "m1_1652_n588#" 10.4117
cap "VDD" "m1_1363_n648#" 2.60478
cap "m1_1746_n760#" "A" 0.332386
cap "m1_1652_n588#" "m1_1542_n760#" 3.65706
cap "m1_1652_n588#" "B" 35.4919
cap "m1_1652_n588#" "m1_1363_n648#" 30.5001
cap "m1_2430_n760#" "VSS" 51.1114
cap "m1_2226_n760#" "VSS" 50.6018
cap "VSS" "m1_1542_n760#" 50.6018
cap "VDD" "m1_1542_749#" 51.1114
cap "VSS" "B" 2.75
cap "VSS" "m1_1363_n648#" 32.0228
cap "m1_2430_n760#" "OUT" 1.48616
cap "m1_2430_n760#" "A" 11.4513
cap "m1_1873_n648#" "m1_1363_n648#" 13.5794
cap "m1_2226_n760#" "OUT" 1.39046
cap "VDD" "m1_2430_749#" 51.1114
cap "m1_1746_n760#" "m1_2226_n760#" 0.216642
cap "m1_2226_n760#" "A" 11.5081
cap "m1_1542_n760#" "A" 0.332386
cap "m1_1746_n760#" "m1_1542_n760#" 12.815
cap "VDD" "m1_1652_n588#" 0.18952
cap "B" "OUT" 46.9329
cap "m1_1363_n648#" "OUT" 5.11517
cap "A" "B" 200.69
cap "m1_1746_n760#" "B" 11.1757
cap "m1_1363_n648#" "A" 10.3347
cap "VDD" "VSS" 7.41837
cap "m1_1542_749#" "OUT" 2.09565
cap "VDD" "m1_1873_n648#" 11.192
cap "m1_2430_n760#" "m1_2226_n760#" 12.815
cap "VSS" "m1_1652_n588#" 181.961
cap "m1_1652_n588#" "m1_1873_n648#" 47.0649
cap "VDD" "OUT" 600.248
cap "VDD" "A" 25.4093
cap "m1_2430_749#" "OUT" 2.18712
cap "m1_2430_749#" "A" 5.1994
cap "m1_1542_n760#" "B" 11.1757
cap "m1_1652_n588#" "OUT" 163.657
cap "XM1/a_52_n192#" "pfet_03v3_LJVJK4_0/a_n138_n300#" 91.5989
cap "pfet_03v3_LJVJK4_0/a_n138_n300#" "nfet_03v3_EMCFTP_0/a_n52_n100#" 0.00736865
cap "XM1/a_52_n192#" "nfet_03v3_EMCFTP_0/a_n378_n286#" 36.3446
cap "nfet_03v3_EMCFTP_0/a_n378_n286#" "nfet_03v3_EMCFTP_0/a_n52_n100#" -6.19789
cap "nfet_03v3_EMCFTP_0/a_152_n100#" "pfet_03v3_LJVJK4_0/a_n138_n300#" 28.0358
cap "nfet_03v3_EMCFTP_0/a_n378_n286#" "nfet_03v3_EMCFTP_0/a_152_n100#" 5.71527
cap "pfet_03v3_LJVJK4_0/a_n138_n300#" "nfet_03v3_EMCFTP_0/a_52_n192#" 81.0509
cap "nfet_03v3_EMCFTP_0/a_n378_n286#" "nfet_03v3_EMCFTP_0/a_52_n192#" 62.8333
cap "XM1/a_52_n192#" "nfet_03v3_EMCFTP_0/a_n52_n100#" 73.2279
cap "XM1/a_52_n192#" "nfet_03v3_EMCFTP_0/a_152_n100#" 32.3351
cap "nfet_03v3_EMCFTP_0/a_152_n100#" "nfet_03v3_EMCFTP_0/a_n52_n100#" -28.4225
cap "XM1/a_52_n192#" "nfet_03v3_EMCFTP_0/a_52_n192#" 21.4492
cap "nfet_03v3_EMCFTP_0/a_n52_n100#" "nfet_03v3_EMCFTP_0/a_52_n192#" 77.8801
cap "nfet_03v3_EMCFTP_0/a_152_n100#" "nfet_03v3_EMCFTP_0/a_52_n192#" 74.8155
cap "nfet_03v3_EMCFTP_0/a_n378_n286#" "pfet_03v3_LJVJK4_0/a_n138_n300#" 31.6014
cap "nfet_03v3_EMCFTP_0/a_52_n192#" "pfet_03v3_LJVJK4_0/a_n138_n300#" 0.187648
cap "nfet_03v3_EMCFTP_0/a_152_n100#" "pfet_03v3_LJVJK4_0/a_n138_n300#" 131.527
cap "nfet_03v3_EMCFTP_0/a_52_n192#" "nfet_03v3_EMCFTP_0/a_n378_n286#" 0.0758952
cap "nfet_03v3_EMCFTP_0/a_n378_n286#" "pfet_03v3_LJVJK4_0/a_n138_n300#" 11.1427
cap "nfet_03v3_EMCFTP_0/a_152_n100#" "nfet_03v3_EMCFTP_0/a_n378_n286#" 49.5735
cap "nfet_03v3_EMCFTP_0/a_n52_n100#" "nfet_03v3_EMCFTP_0/a_n378_n286#" -0.108249
cap "XM1/a_52_n192#" "nfet_03v3_EMCFTP_0/a_152_n100#" 10.9868
cap "nfet_03v3_EMCFTP_0/a_52_n192#" "pfet_03v3_LJVJK4_0/a_n138_n300#" 14.0192
cap "nfet_03v3_EMCFTP_0/a_52_n192#" "nfet_03v3_EMCFTP_0/a_152_n100#" 10.9868
cap "nfet_03v3_EMCFTP_0/a_152_n100#" "pfet_03v3_LJVJK4_0/a_n138_n300#" 42.6092
cap "nfet_03v3_EMCFTP_0/a_52_n192#" "XM1/a_52_n192#" 1.31236
cap "nfet_03v3_EMCFTP_0/a_n378_n286#" "pfet_03v3_LJVJK4_0/a_n138_n300#" 0.383411
cap "XM1/a_52_n192#" "pfet_03v3_LJVJK4_0/a_n138_n300#" 14.3078
cap "pfet_03v3_LJVJK4_0/a_n138_n300#" "nfet_03v3_EMCFTP_0/a_n378_n286#" 0.426107
cap "pfet_03v3_LJVJK4_0/a_n138_n300#" "nfet_03v3_EMCFTP_0/a_52_n192#" 0.187648
cap "nfet_03v3_EMCFTP_0/a_152_n100#" "pfet_03v3_LJVJK4_0/a_n138_n300#" 21.8784
merge "nfet_03v3_EMCFTP_0/a_52_n192#" "m1_2430_n760#" -365.794 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -726 -1284 0 0 0 0 0 0 0 0
merge "m1_2430_n760#" "m1_2226_n760#"
merge "m1_2226_n760#" "nfet_03v3_EMCFTP_0/a_n152_n192#"
merge "nfet_03v3_EMCFTP_0/a_n152_n192#" "pfet_03v3_LJVJK4_0/a_n50_n392#"
merge "pfet_03v3_LJVJK4_0/a_n50_n392#" "A"
merge "A" "m1_2430_749#"
merge "nfet_03v3_EMCFTP_0/a_n378_n286#" "pfet_03v3_LJVJK4_0/VSUBS" -533.111 0 0 0 0 0 0 -41184 -1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36758 -2882 0 0 0 0 0 0 0 0
merge "pfet_03v3_LJVJK4_0/VSUBS" "XM1/a_n240_n100#"
merge "XM1/a_n240_n100#" "XM2/VSUBS"
merge "XM2/VSUBS" "VSUBS"
merge "VSUBS" "VSS"
merge "VSS" "XM1/a_152_n100#"
merge "XM1/a_152_n100#" "m1_1873_n648#"
merge "m1_1873_n648#" "XM1/a_n378_n286#"
merge "XM1/a_n378_n286#" "m1_1363_n648#"
merge "XM1/a_52_n192#" "m1_1746_n760#" -338.976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1284 0 0 0 0 0 0 0 0
merge "m1_1746_n760#" "m1_1542_n760#"
merge "m1_1542_n760#" "XM1/a_n152_n192#"
merge "XM1/a_n152_n192#" "XM2/a_n50_n392#"
merge "XM2/a_n50_n392#" "B"
merge "B" "m1_1542_749#"
merge "nfet_03v3_EMCFTP_0/a_n52_n100#" "XM1/a_n52_n100#" -141.779 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6992 -488 0 0 0 0 0 0 0 0
merge "XM1/a_n52_n100#" "m1_1652_n588#"
merge "pfet_03v3_LJVJK4_0/a_n138_n300#" "pfet_03v3_LJVJK4_0/w_n300_n510#" -1091.58 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -62468 -5284 0 0 0 0 0 0 0 0
merge "pfet_03v3_LJVJK4_0/w_n300_n510#" "XM2/w_n300_n510#"
merge "XM2/w_n300_n510#" "XM2/a_50_n300#"
merge "XM2/a_50_n300#" "VDD"
merge "nfet_03v3_EMCFTP_0/a_152_n100#" "nfet_03v3_EMCFTP_0/a_n240_n100#" -719.278 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -30912 -2048 0 0 0 0 0 0 0 0
merge "nfet_03v3_EMCFTP_0/a_n240_n100#" "pfet_03v3_LJVJK4_0/a_50_n300#"
merge "pfet_03v3_LJVJK4_0/a_50_n300#" "XM2/a_n138_n300#"
merge "XM2/a_n138_n300#" "OUT"
