#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jun 25 13:50:44 2020
# Process ID: 2608
# Current directory: C:/Users/Ray/Desktop/Arquitectura/alun/alun.runs/synth_1
# Command line: vivado.exe -log aluN.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source aluN.tcl
# Log file: C:/Users/Ray/Desktop/Arquitectura/alun/alun.runs/synth_1/aluN.vds
# Journal file: C:/Users/Ray/Desktop/Arquitectura/alun/alun.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source aluN.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 424.039 ; gain = 124.227
Command: synth_design -top aluN -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4464 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 967.199 ; gain = 233.719
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'aluN' [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/new/aluN.vhd:13]
	Parameter num_bits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alu1' declared at 'C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/Arquitectura/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/new/aluN.vhd:26]
INFO: [Synth 8-638] synthesizing module 'alu1' [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/Arquitectura/alu1/alu1.srcs/sources_1/new/alu1.vhd:11]
INFO: [Synth 8-3491] module 'suma1' declared at 'C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/new/suma1.vhd:4' bound to instance 'sumador1' of component 'suma1' [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/Arquitectura/alu1/alu1.srcs/sources_1/new/alu1.vhd:30]
INFO: [Synth 8-638] synthesizing module 'suma1' [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/new/suma1.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'suma1' (1#1) [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/new/suma1.vhd:9]
WARNING: [Synth 8-614] signal 'auxc' is read in the process but is not in the sensitivity list [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/Arquitectura/alu1/alu1.srcs/sources_1/new/alu1.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'alu1' (2#1) [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/Arquitectura/alu1/alu1.srcs/sources_1/new/alu1.vhd:11]
INFO: [Synth 8-3491] module 'alu1' declared at 'C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/Arquitectura/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/new/aluN.vhd:26]
INFO: [Synth 8-3491] module 'alu1' declared at 'C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/Arquitectura/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/new/aluN.vhd:26]
INFO: [Synth 8-3491] module 'alu1' declared at 'C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/Arquitectura/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/new/aluN.vhd:26]
INFO: [Synth 8-3491] module 'alu1' declared at 'C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/Arquitectura/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/new/aluN.vhd:26]
INFO: [Synth 8-3491] module 'alu1' declared at 'C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/Arquitectura/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/new/aluN.vhd:26]
INFO: [Synth 8-3491] module 'alu1' declared at 'C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/Arquitectura/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/new/aluN.vhd:26]
INFO: [Synth 8-3491] module 'alu1' declared at 'C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/Arquitectura/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/new/aluN.vhd:26]
INFO: [Synth 8-3491] module 'alu1' declared at 'C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/Arquitectura/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/new/aluN.vhd:26]
INFO: [Synth 8-3491] module 'alu1' declared at 'C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/Arquitectura/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/new/aluN.vhd:26]
INFO: [Synth 8-3491] module 'alu1' declared at 'C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/Arquitectura/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/new/aluN.vhd:26]
INFO: [Synth 8-3491] module 'alu1' declared at 'C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/Arquitectura/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/new/aluN.vhd:26]
INFO: [Synth 8-3491] module 'alu1' declared at 'C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/Arquitectura/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/new/aluN.vhd:26]
INFO: [Synth 8-3491] module 'alu1' declared at 'C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/Arquitectura/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/new/aluN.vhd:26]
INFO: [Synth 8-3491] module 'alu1' declared at 'C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/Arquitectura/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/new/aluN.vhd:26]
INFO: [Synth 8-3491] module 'alu1' declared at 'C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/imports/Arquitectura/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/new/aluN.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'aluN' (3#1) [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/sources_1/new/aluN.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1039.066 ; gain = 305.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1039.066 ; gain = 305.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1039.066 ; gain = 305.586
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1039.066 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/constrs_1/new/pines_alun.xdc]
Finished Parsing XDC File [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/constrs_1/new/pines_alun.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ray/Desktop/Arquitectura/alun/alun.srcs/constrs_1/new/pines_alun.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/aluN_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/aluN_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1131.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1131.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1131.336 ; gain = 397.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1131.336 ; gain = 397.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1131.336 ; gain = 397.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1131.336 ; gain = 397.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 49    
+---Muxes : 
	   4 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module aluN 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module suma1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module alu1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1131.336 ; gain = 397.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 1131.336 ; gain = 397.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 1131.336 ; gain = 397.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 1134.574 ; gain = 401.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 1150.375 ; gain = 416.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 1150.375 ; gain = 416.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 1150.375 ; gain = 416.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 1150.375 ; gain = 416.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 1150.375 ; gain = 416.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 1150.375 ; gain = 416.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    31|
|2     |LUT6 |    42|
|3     |IBUF |    36|
|4     |OBUF |    20|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   129|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 1150.375 ; gain = 416.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:16 . Memory (MB): peak = 1150.375 ; gain = 324.625
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 1150.375 ; gain = 416.895
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1161.430 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1162.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:38 . Memory (MB): peak = 1162.246 ; gain = 738.207
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1162.246 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ray/Desktop/Arquitectura/alun/alun.runs/synth_1/aluN.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file aluN_utilization_synth.rpt -pb aluN_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 25 13:52:38 2020...
