
---------- Begin Simulation Statistics ----------
final_tick                               760004711856                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70940                       # Simulator instruction rate (inst/s)
host_mem_usage                                1510760                       # Number of bytes of host memory used
host_op_rate                                   323574                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                234916.12                       # Real time elapsed on the host
host_tick_rate                                3234993                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 16665003784                       # Number of instructions simulated
sim_ops                                   76012723726                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.759952                       # Number of seconds simulated
sim_ticks                                759952066221                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu00.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu00.branchPred.BTBLookups          112271807                       # Number of BTB lookups
system.cpu00.branchPred.RASInCorrect              113                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.condIncorrect          120159                       # Number of conditional branches incorrect
system.cpu00.branchPred.condPredicted       224263408                       # Number of conditional branches predicted
system.cpu00.branchPred.indirectHits        112230309                       # Number of indirect target hits.
system.cpu00.branchPred.indirectLookups     112271807                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectMisses          41498                       # Number of indirect misses.
system.cpu00.branchPred.lookups             224263408                       # Number of BP lookups
system.cpu00.branchPred.usedRAS                   779                       # Number of times the RAS was used to get a target.
system.cpu00.branchPredindirectMispredicted         2732                       # Number of mispredicted indirect branches.
system.cpu00.cc_regfile_reads              7323112717                       # number of cc regfile reads
system.cpu00.cc_regfile_writes             1336304006                       # number of cc regfile writes
system.cpu00.commit.amos                            0                       # Number of atomic instructions committed
system.cpu00.commit.branchMispredicts          120213                       # The number of times a branch was mispredicted
system.cpu00.commit.branches                223486563                       # Number of branches committed
system.cpu00.commit.bw_lim_events           111337639                       # number cycles where commit BW limit reached
system.cpu00.commit.commitNonSpecStalls           492                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.commitSquashedInsts       9012210                       # The number of squashed insts skipped by commit
system.cpu00.commit.committedInsts         1002209186                       # Number of instructions committed
system.cpu00.commit.committedOps           4664228295                       # Number of ops (including micro ops) committed
system.cpu00.commit.committed_per_cycle::samples   2219466403                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     2.101509                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.974794                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0      1121649      0.05%      0.05% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1   1551607083     69.91%     69.96% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       272299      0.01%     69.97% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3    332859966     15.00%     84.97% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         7082      0.00%     84.97% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5    111118244      5.01%     89.98% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6    110821031      4.99%     94.97% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7       321410      0.01%     94.98% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8    111337639      5.02%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total   2219466403                       # Number of insts commited each cycle
system.cpu00.commit.fp_insts                     2039                       # Number of committed floating point instructions.
system.cpu00.commit.function_calls                252                       # Number of function calls committed.
system.cpu00.commit.int_insts              4552955000                       # Number of committed integer instructions.
system.cpu00.commit.loads                      861240                       # Number of loads committed
system.cpu00.commit.membars                       294                       # Number of memory barriers committed
system.cpu00.commit.op_class_0::No_OpClass    110959872      2.38%      2.38% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu     3776150306     80.96%     83.34% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult            17      0.00%     83.34% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv      776231059     16.64%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd           31      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMultAcc            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMisc            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc          212      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdDiv             0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAdd            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAlu            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceCmp            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAes             0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAesMix            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma2            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma3            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdPredAlu            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        860926      0.02%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        24106      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemRead          314      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemWrite         1452      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total      4664228295                       # Class of committed instruction
system.cpu00.commit.refs                       886798                       # Number of memory references committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu00.committedInsts                1002209186                       # Number of Instructions Simulated
system.cpu00.committedOps                  4664228295                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             2.215791                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       2.215791                       # CPI: Total CPI of All Threads
system.cpu00.decode.BlockedCycles          1441674635                       # Number of cycles decode is blocked
system.cpu00.decode.DecodedInsts           4674450184                       # Number of instructions handled by decode
system.cpu00.decode.IdleCycles              194038046                       # Number of cycles decode is idle
system.cpu00.decode.RunCycles                 3145281                       # Number of cycles decode is running
system.cpu00.decode.SquashCycles               120227                       # Number of cycles decode is squashing
system.cpu00.decode.UnblockCycles           581666250                       # Number of cycles decode is unblocking
system.cpu00.dtb.rdAccesses                    880908                       # TLB accesses on read requests
system.cpu00.dtb.rdMisses                          60                       # TLB misses on read requests
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.wrAccesses                     28039                       # TLB accesses on write requests
system.cpu00.dtb.wrMisses                         130                       # TLB misses on write requests
system.cpu00.fetch.Branches                 224263408                       # Number of branches that fetch encountered
system.cpu00.fetch.CacheLines                   21218                       # Number of cache lines fetched
system.cpu00.fetch.Cycles                  2220471118                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.IcacheSquashes                 546                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.IcacheWaitRetryStallCycles         3372                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.Insts                   1005424933                       # Number of instructions fetch has processed
system.cpu00.fetch.MiscStallCycles              13723                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles          697                       # Number of stall cycles due to pending traps
system.cpu00.fetch.SquashCycles                240454                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.branchRate                0.100988                       # Number of branch fetches per cycle
system.cpu00.fetch.icacheStallCycles            35302                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.predictedBranches        112231088                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.rate                      0.452754                       # Number of inst fetches per cycle
system.cpu00.fetch.rateDist::samples       2220644439                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            2.106961                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           3.377913                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0             1551922692     69.89%     69.89% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                 129047      0.01%     69.89% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2               55525472      2.50%     72.39% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                 614873      0.03%     72.42% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4               55618316      2.50%     74.92% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                 148307      0.01%     74.93% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6               55376763      2.49%     77.43% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                 161159      0.01%     77.43% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8              501147810     22.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total         2220644439                       # Number of instructions fetched each cycle (Total)
system.cpu00.fp_regfile_reads                    2784                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                    597                       # number of floating regfile writes
system.cpu00.idleCycles                         41272                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.iew.branchMispredicts             122137                       # Number of branch mispredicts detected at execute
system.cpu00.iew.exec_branches              223572317                       # Number of branches executed
system.cpu00.iew.exec_nop                           0                       # number of nop insts executed
system.cpu00.iew.exec_rate                   2.101514                       # Inst execution rate
system.cpu00.iew.exec_refs                     958246                       # number of memory reference insts executed
system.cpu00.iew.exec_stores                    28038                       # Number of stores executed
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.iewBlockCycles               1106500                       # Number of cycles IEW is blocking
system.cpu00.iew.iewDispLoadInsts              887780                       # Number of dispatched load instructions
system.cpu00.iew.iewDispNonSpecInsts              356                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewDispSquashedInsts            1584                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispStoreInsts              33607                       # Number of dispatched store instructions
system.cpu00.iew.iewDispatchedInsts        4673240470                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewExecLoadInsts              930208                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts           50736                       # Number of squashed instructions skipped in execute
system.cpu00.iew.iewExecutedInsts          4666802700                       # Number of executed instructions
system.cpu00.iew.iewIQFullEvents                  374                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewLSQFullEvents               12646                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.iewSquashCycles               120227                       # Number of cycles IEW is squashing
system.cpu00.iew.iewUnblockCycles               13206                       # Number of cycles IEW is unblocking
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.cacheBlocked        16487                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.lsq.thread0.forwLoads           1535                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.squashedLoads        26542                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.squashedStores         8050                       # Number of stores squashed
system.cpu00.iew.memOrderViolationEvents           18                       # Number of memory order violations
system.cpu00.iew.predictedNotTakenIncorrect        72188                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.predictedTakenIncorrect        49949                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.wb_consumers             12511457174                       # num instructions consuming a value
system.cpu00.iew.wb_count                  4666745006                       # cumulative count of insts written-back
system.cpu00.iew.wb_fanout                   0.350628                       # average fanout of values written-back
system.cpu00.iew.wb_producers              4386861686                       # num instructions producing a value
system.cpu00.iew.wb_rate                     2.101488                       # insts written-back per cycle
system.cpu00.iew.wb_sent                   4666746868                       # cumulative count of insts sent to commit
system.cpu00.int_regfile_reads            11208407771                       # number of integer regfile reads
system.cpu00.int_regfile_writes            5995569607                       # number of integer regfile writes
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu00.ipc                             0.451306                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.451306                       # IPC: Total IPC of All Threads
system.cpu00.iq.FU_type_0::No_OpClass       110963548      2.38%      2.38% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu          3778557034     80.97%     83.34% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                 20      0.00%     83.34% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv           776370931     16.64%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                34      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMultAcc             0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMisc                0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  6      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc               217      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdDiv                  0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAdd            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAlu            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceCmp            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAes                  0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAesMix               0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash             0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma2            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma3            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdPredAlu              0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             932308      0.02%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             27193      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemRead           638      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemWrite         1502      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total           4666853431                       # Type of FU issued
system.cpu00.iq.fp_alu_accesses                  2583                       # Number of floating point alu accesses
system.cpu00.iq.fp_inst_queue_reads              5023                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_wakeup_accesses         2086                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_writes             2413                       # Number of floating instruction queue writes
system.cpu00.iq.fu_busy_cnt                     54254                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.000012                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                 46411     85.54%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMultAcc               0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMisc                  0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdDiv                    0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAdd              0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAlu              0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceCmp              0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAes                    0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAesMix                 0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash               0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash2              0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash             0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash2            0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma2              0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma3              0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdPredAlu                0      0.00%     85.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 7427     13.69%     99.23% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                 260      0.48%     99.71% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemRead              34      0.06%     99.78% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemWrite            122      0.22%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.int_alu_accesses           4555941554                       # Number of integer alu accesses
system.cpu00.iq.int_inst_queue_reads      11554405874                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_wakeup_accesses   4666742920                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.int_inst_queue_writes      4682250266                       # Number of integer instruction queue writes
system.cpu00.iq.iqInstsAdded               4673239623                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqInstsIssued              4666853431                       # Number of instructions issued
system.cpu00.iq.iqNonSpecInstsAdded               847                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqSquashedInstsExamined       9012191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedInstsIssued            5337                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedNonSpecRemoved          355                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.iqSquashedOperandsExamined     30126618                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.issued_per_cycle::samples   2220644439                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       2.101576                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.854416                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           1906453      0.09%      0.09% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1         499044384     22.47%     22.56% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2        1190738271     53.62%     76.18% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3         332825212     14.99%     91.17% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4         194094600      8.74%     99.91% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5           1097708      0.05%     99.96% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6            582946      0.03%     99.98% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7            346667      0.02%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              8198      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total    2220644439                       # Number of insts issued each cycle
system.cpu00.iq.rate                         2.101537                       # Inst issue rate
system.cpu00.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu00.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu00.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu00.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu00.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu00.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.wrAccesses                     21306                       # TLB accesses on write requests
system.cpu00.itb.wrMisses                          94                       # TLB misses on write requests
system.cpu00.memDep0.conflictingLoads            2832                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores           1492                       # Number of conflicting stores.
system.cpu00.memDep0.insertedLoads             887780                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             33607                       # Number of stores inserted to the mem dependence unit.
system.cpu00.misc_regfile_reads             226360323                       # number of misc regfile reads
system.cpu00.numCycles                     2220685711                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean    20463724791                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value  20463724791                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value  20463724791                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON  739540987065                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED  20463724791                       # Cumulative time (in ticks) in various power states
system.cpu00.quiesceCycles                   61452626                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.rename.BlockCycles               1144082                       # Number of cycles rename is blocking
system.cpu00.rename.CommittedMaps          7327781880                       # Number of HB maps that are committed
system.cpu00.rename.IQFullEvents           1329694552                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.IdleCycles              388012437                       # Number of cycles rename is idle
system.cpu00.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.ROBFullEvents                5769                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.RenameLookups         18790380127                       # Number of register rename lookups that rename has made
system.cpu00.rename.RenamedInsts           4673841781                       # Number of instructions processed by rename
system.cpu00.rename.RenamedOperands        7342713045                       # Number of destination operands rename has renamed
system.cpu00.rename.RunCycles               390720644                       # Number of cycles rename is running
system.cpu00.rename.SQFullEvents               259055                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.SquashCycles               120227                       # Number of cycles rename is squashing
system.cpu00.rename.UnblockCycles          1440620848                       # Number of cycles rename is unblocking
system.cpu00.rename.UndoneMaps               14931181                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.fp_rename_lookups            2159                       # Number of floating rename lookups
system.cpu00.rename.int_rename_lookups    11227137561                       # Number of integer rename lookups
system.cpu00.rename.serializeStallCycles        26201                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.serializingInsts              119                       # count of serializing insts renamed
system.cpu00.rename.skidInsts              2715783135                       # count of insts added to the skid buffer
system.cpu00.rename.tempSerializingInsts          121                       # count of temporary serializing insts renamed
system.cpu00.rob.rob_reads                 6781369256                       # The number of ROB reads
system.cpu00.rob.rob_writes                9347659160                       # The number of ROB writes
system.cpu00.timesIdled                           150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.workload.numSyscalls                  50                       # Number of system calls
system.cpu01.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu01.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu01.branchPred.BTBLookups          113370223                       # Number of BTB lookups
system.cpu01.branchPred.RASInCorrect               40                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.condIncorrect          122863                       # Number of conditional branches incorrect
system.cpu01.branchPred.condPredicted       226441877                       # Number of conditional branches predicted
system.cpu01.branchPred.indirectHits        113314706                       # Number of indirect target hits.
system.cpu01.branchPred.indirectLookups     113370223                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectMisses          55517                       # Number of indirect misses.
system.cpu01.branchPred.lookups             226441877                       # Number of BP lookups
system.cpu01.branchPred.usedRAS                   259                       # Number of times the RAS was used to get a target.
system.cpu01.branchPredindirectMispredicted         4004                       # Number of mispredicted indirect branches.
system.cpu01.cc_regfile_reads              7333940597                       # number of cc regfile reads
system.cpu01.cc_regfile_writes             1342764461                       # number of cc regfile writes
system.cpu01.commit.amos                            0                       # Number of atomic instructions committed
system.cpu01.commit.branchMispredicts          123026                       # The number of times a branch was mispredicted
system.cpu01.commit.branches                225651828                       # Number of branches committed
system.cpu01.commit.bw_lim_events           112383758                       # number cycles where commit BW limit reached
system.cpu01.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.commitSquashedInsts       9103833                       # The number of squashed insts skipped by commit
system.cpu01.commit.committedInsts         1007656663                       # Number of instructions committed
system.cpu01.commit.committedOps           4676120536                       # Number of ops (including micro ops) committed
system.cpu01.commit.committed_per_cycle::samples   2221288366                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     2.105139                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.978194                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0       796778      0.04%      0.04% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1   1551605744     69.85%     69.89% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       270462      0.01%     69.90% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3    333894794     15.03%     84.93% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         4507      0.00%     84.93% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5    111153733      5.00%     89.94% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6    110817401      4.99%     94.92% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7       361189      0.02%     94.94% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8    112383758      5.06%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total   2221288366                       # Number of insts commited each cycle
system.cpu01.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu01.commit.function_calls                 14                       # Number of function calls committed.
system.cpu01.commit.int_insts              4564802273                       # Number of committed integer instructions.
system.cpu01.commit.loads                     1948671                       # Number of loads committed
system.cpu01.commit.membars                        14                       # Number of memory barriers committed
system.cpu01.commit.op_class_0::No_OpClass    110962989      2.37%      2.37% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu     3786961367     80.99%     83.36% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult             1      0.00%     83.36% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv      776243330     16.60%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMultAcc            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMisc            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            1      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdDiv             0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAdd            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAlu            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceCmp            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAes             0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAesMix            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma2            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma3            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdPredAlu            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead       1948663      0.04%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total      4676120536                       # Class of committed instruction
system.cpu01.commit.refs                      1952848                       # Number of memory references committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu01.committedInsts                1007656663                       # Number of Instructions Simulated
system.cpu01.committedOps                  4676120536                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.205597                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.205597                       # CPI: Total CPI of All Threads
system.cpu01.decode.BlockedCycles          1441345871                       # Number of cycles decode is blocked
system.cpu01.decode.DecodedInsts           4686472040                       # Number of instructions handled by decode
system.cpu01.decode.IdleCycles              194022828                       # Number of cycles decode is idle
system.cpu01.decode.RunCycles                 5337296                       # Number of cycles decode is running
system.cpu01.decode.SquashCycles               123031                       # Number of cycles decode is squashing
system.cpu01.decode.UnblockCycles           581652533                       # Number of cycles decode is unblocking
system.cpu01.dtb.rdAccesses                   1969455                       # TLB accesses on read requests
system.cpu01.dtb.rdMisses                          26                       # TLB misses on read requests
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.wrAccesses                      7572                       # TLB accesses on write requests
system.cpu01.dtb.wrMisses                          35                       # TLB misses on write requests
system.cpu01.fetch.Branches                 226441877                       # Number of branches that fetch encountered
system.cpu01.fetch.CacheLines                   23052                       # Number of cache lines fetched
system.cpu01.fetch.Cycles                  2222315760                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.IcacheSquashes                 529                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.IcacheWaitRetryStallCycles          181                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.Insts                   1010922521                       # Number of instructions fetch has processed
system.cpu01.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu01.fetch.MiscStallCycles               9386                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles         2459                       # Number of stall cycles due to pending traps
system.cpu01.fetch.SquashCycles                246062                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.TlbCycles                       15                       # Number of cycles fetch has spent waiting for tlb
system.cpu01.fetch.branchRate                0.101887                       # Number of branch fetches per cycle
system.cpu01.fetch.icacheStallCycles            30727                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.predictedBranches        113314965                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.rate                      0.454862                       # Number of inst fetches per cycle
system.cpu01.fetch.rateDist::samples       2222481559                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            2.110660                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.378984                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0             1551501568     69.81%     69.81% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                 280688      0.01%     69.82% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2               55370968      2.49%     72.31% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                1815020      0.08%     72.40% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4               55502569      2.50%     74.89% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                 299432      0.01%     74.91% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6               55224485      2.48%     77.39% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                 313951      0.01%     77.40% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8              502172878     22.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total         2222481559                       # Number of instructions fetched each cycle (Total)
system.cpu01.fp_regfile_reads                      10                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu01.idleCycles                          2503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.iew.branchMispredicts             125405                       # Number of branch mispredicts detected at execute
system.cpu01.iew.exec_branches              225736821                       # Number of branches executed
system.cpu01.iew.exec_nop                           0                       # number of nop insts executed
system.cpu01.iew.exec_rate                   2.105169                       # Inst execution rate
system.cpu01.iew.exec_refs                    2015206                       # number of memory reference insts executed
system.cpu01.iew.exec_stores                     7572                       # Number of stores executed
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.iewBlockCycles               1083485                       # Number of cycles IEW is blocking
system.cpu01.iew.iewDispLoadInsts             1977575                       # Number of dispatched load instructions
system.cpu01.iew.iewDispNonSpecInsts              111                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewDispSquashedInsts            1974                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispStoreInsts              15394                       # Number of dispatched store instructions
system.cpu01.iew.iewDispatchedInsts        4685224466                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewExecLoadInsts             2007634                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts           54306                       # Number of squashed instructions skipped in execute
system.cpu01.iew.iewExecutedInsts          4678704888                       # Number of executed instructions
system.cpu01.iew.iewIQFullEvents                  207                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.iewSquashCycles               123031                       # Number of cycles IEW is squashing
system.cpu01.iew.iewUnblockCycles                 249                       # Number of cycles IEW is unblocking
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.cacheBlocked        11702                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.lsq.thread0.forwLoads           1236                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.squashedLoads        28901                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.squashedStores        11217                       # Number of stores squashed
system.cpu01.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu01.iew.predictedNotTakenIncorrect        75227                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.predictedTakenIncorrect        50178                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.wb_consumers             12525117383                       # num instructions consuming a value
system.cpu01.iew.wb_count                  4678656084                       # cumulative count of insts written-back
system.cpu01.iew.wb_fanout                   0.351014                       # average fanout of values written-back
system.cpu01.iew.wb_producers              4396492657                       # num instructions producing a value
system.cpu01.iew.wb_rate                     2.105147                       # insts written-back per cycle
system.cpu01.iew.wb_sent                   4678658273                       # cumulative count of insts sent to commit
system.cpu01.int_regfile_reads            11221349082                       # number of integer regfile reads
system.cpu01.int_regfile_writes            6005319361                       # number of integer regfile writes
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu01.ipc                             0.453392                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.453392                       # IPC: Total IPC of All Threads
system.cpu01.iq.FU_type_0::No_OpClass       110969063      2.37%      2.37% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu          3789385976     80.99%     83.36% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                  1      0.00%     83.36% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv           776383994     16.59%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 1      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMultAcc             0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMisc                0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 1      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdDiv                  0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAdd            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAlu            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceCmp            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAes                  0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAesMix               0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash             0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma2            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma3            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdPredAlu              0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            2011739      0.04%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              8395      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemRead            20      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total           4678759199                       # Type of FU issued
system.cpu01.iq.fp_alu_accesses                    35                       # Number of floating point alu accesses
system.cpu01.iq.fp_inst_queue_reads                66                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_wakeup_accesses           19                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_writes               59                       # Number of floating instruction queue writes
system.cpu01.iq.fu_busy_cnt                     57059                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.000012                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                 49892     87.44%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMultAcc               0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMisc                  0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdDiv                    0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAdd              0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAlu              0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceCmp              0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAes                    0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAesMix                 0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash               0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash2              0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash             0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash2            0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma2              0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma3              0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdPredAlu                0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 7160     12.55%     99.99% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   3      0.01%     99.99% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemRead               4      0.01%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.int_alu_accesses           4567847160                       # Number of integer alu accesses
system.cpu01.iq.int_inst_queue_reads      11580062809                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_wakeup_accesses   4678656065                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.int_inst_queue_writes      4694328309                       # Number of integer instruction queue writes
system.cpu01.iq.iqInstsAdded               4685224190                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqInstsIssued              4678759199                       # Number of instructions issued
system.cpu01.iq.iqNonSpecInstsAdded               276                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqSquashedInstsExamined       9103900                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedInstsIssued            5864                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedNonSpecRemoved          253                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.iqSquashedOperandsExamined     30433211                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.issued_per_cycle::samples   2222481559                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       2.105196                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.860432                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           1589870      0.07%      0.07% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1         498925303     22.45%     22.52% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2        1191006486     53.59%     76.11% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3         332645675     14.97%     91.08% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4         194113171      8.73%     99.81% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5           2178500      0.10%     99.91% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6           1625235      0.07%     99.98% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7            391247      0.02%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8              6072      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total    2222481559                       # Number of insts issued each cycle
system.cpu01.iq.rate                         2.105194                       # Inst issue rate
system.cpu01.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu01.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu01.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu01.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu01.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.wrAccesses                     23438                       # TLB accesses on write requests
system.cpu01.itb.wrMisses                         395                       # TLB misses on write requests
system.cpu01.memDep0.conflictingLoads            2998                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            191                       # Number of conflicting stores.
system.cpu01.memDep0.insertedLoads            1977575                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             15394                       # Number of stores inserted to the mem dependence unit.
system.cpu01.misc_regfile_reads             231741985                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu01.numCycles                     2222484062                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean    19764500715                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value  19764500715                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value  19764500715                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON  740240211141                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED  19764500715                       # Cumulative time (in ticks) in various power states
system.cpu01.quiesceCycles                   59812370                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.rename.BlockCycles               1107768                       # Number of cycles rename is blocking
system.cpu01.rename.CommittedMaps          7343969486                       # Number of HB maps that are committed
system.cpu01.rename.IQFullEvents           1329921102                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.IdleCycles              387994540                       # Number of cycles rename is idle
system.cpu01.rename.ROBFullEvents                5066                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.RenameLookups         18819960254                       # Number of register rename lookups that rename has made
system.cpu01.rename.RenamedInsts           4685851377                       # Number of instructions processed by rename
system.cpu01.rename.RenamedOperands        7359066043                       # Number of destination operands rename has renamed
system.cpu01.rename.RunCycles               392901112                       # Number of cycles rename is running
system.cpu01.rename.SquashCycles               123031                       # Number of cycles rename is squashing
system.cpu01.rename.UnblockCycles          1440354481                       # Number of cycles rename is unblocking
system.cpu01.rename.UndoneMaps               15096497                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.fp_rename_lookups              49                       # Number of floating rename lookups
system.cpu01.rename.int_rename_lookups    11240349414                       # Number of integer rename lookups
system.cpu01.rename.serializeStallCycles          627                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.serializingInsts               34                       # count of serializing insts renamed
system.cpu01.rename.skidInsts              2715592383                       # count of insts added to the skid buffer
system.cpu01.rename.tempSerializingInsts           32                       # count of temporary serializing insts renamed
system.cpu01.rob.rob_reads                 6794128938                       # The number of ROB reads
system.cpu01.rob.rob_writes                9371642111                       # The number of ROB writes
system.cpu01.timesIdled                            39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu02.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu02.branchPred.BTBLookups          114428896                       # Number of BTB lookups
system.cpu02.branchPred.RASInCorrect               22                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.condIncorrect          124102                       # Number of conditional branches incorrect
system.cpu02.branchPred.condPredicted       228540508                       # Number of conditional branches predicted
system.cpu02.branchPred.indirectHits        114360314                       # Number of indirect target hits.
system.cpu02.branchPred.indirectLookups     114428896                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectMisses          68582                       # Number of indirect misses.
system.cpu02.branchPred.lookups             228540508                       # Number of BP lookups
system.cpu02.branchPred.usedRAS                  1169                       # Number of times the RAS was used to get a target.
system.cpu02.branchPredindirectMispredicted         4459                       # Number of mispredicted indirect branches.
system.cpu02.cc_regfile_reads              7344417599                       # number of cc regfile reads
system.cpu02.cc_regfile_writes             1349046140                       # number of cc regfile writes
system.cpu02.commit.amos                            0                       # Number of atomic instructions committed
system.cpu02.commit.branchMispredicts          124222                       # The number of times a branch was mispredicted
system.cpu02.commit.branches                227746329                       # Number of branches committed
system.cpu02.commit.bw_lim_events           113432886                       # number cycles where commit BW limit reached
system.cpu02.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.commitSquashedInsts       9103346                       # The number of squashed insts skipped by commit
system.cpu02.commit.committedInsts         1012890568                       # Number of instructions committed
system.cpu02.commit.committedOps           4687640812                       # Number of ops (including micro ops) committed
system.cpu02.commit.committed_per_cycle::samples   2223392298                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     2.108328                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.981498                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0       808480      0.04%      0.04% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1   1551606821     69.79%     69.82% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       270962      0.01%     69.83% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3    334936121     15.06%     84.90% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         4760      0.00%     84.90% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5    111152111      5.00%     89.90% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6    110820078      4.98%     94.88% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7       360079      0.02%     94.90% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8    113432886      5.10%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total   2223392298                       # Number of insts commited each cycle
system.cpu02.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu02.commit.function_calls                 14                       # Number of function calls committed.
system.cpu02.commit.int_insts              4576323991                       # Number of committed integer instructions.
system.cpu02.commit.loads                     2996098                       # Number of loads committed
system.cpu02.commit.membars                        14                       # Number of memory barriers committed
system.cpu02.commit.op_class_0::No_OpClass    110962951      2.37%      2.37% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu     3797434205     81.01%     83.38% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult             1      0.00%     83.38% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv      776243379     16.56%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMultAcc            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMisc            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            1      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdDiv             0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAdd            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAlu            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceCmp            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAes             0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAesMix            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma2            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma3            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdPredAlu            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead       2996090      0.06%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total      4687640812                       # Class of committed instruction
system.cpu02.commit.refs                      3000275                       # Number of memory references committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu02.committedInsts                1012890568                       # Number of Instructions Simulated
system.cpu02.committedOps                  4687640812                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.196278                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.196278                       # CPI: Total CPI of All Threads
system.cpu02.decode.BlockedCycles          1441349123                       # Number of cycles decode is blocked
system.cpu02.decode.DecodedInsts           4697999547                       # Number of instructions handled by decode
system.cpu02.decode.IdleCycles              194030903                       # Number of cycles decode is idle
system.cpu02.decode.RunCycles                 7430885                       # Number of cycles decode is running
system.cpu02.decode.SquashCycles               124228                       # Number of cycles decode is squashing
system.cpu02.decode.UnblockCycles           581652213                       # Number of cycles decode is unblocking
system.cpu02.dtb.rdAccesses                   3016890                       # TLB accesses on read requests
system.cpu02.dtb.rdMisses                          26                       # TLB misses on read requests
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.wrAccesses                      8576                       # TLB accesses on write requests
system.cpu02.dtb.wrMisses                          32                       # TLB misses on write requests
system.cpu02.fetch.Branches                 228540508                       # Number of branches that fetch encountered
system.cpu02.fetch.CacheLines                   27480                       # Number of cache lines fetched
system.cpu02.fetch.Cycles                  2224410792                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.IcacheSquashes                 556                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.IcacheWaitRetryStallCycles          137                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.Insts                   1016168922                       # Number of instructions fetch has processed
system.cpu02.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu02.fetch.MiscStallCycles               8868                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles         7129                       # Number of stall cycles due to pending traps
system.cpu02.fetch.SquashCycles                248456                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.TlbCycles                       24                       # Number of cycles fetch has spent waiting for tlb
system.cpu02.fetch.branchRate                0.102734                       # Number of branch fetches per cycle
system.cpu02.fetch.icacheStallCycles            36174                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.predictedBranches        114361483                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.rate                      0.456789                       # Number of inst fetches per cycle
system.cpu02.fetch.rateDist::samples       2224587352                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            2.113846                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.379901                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0             1551588280     69.75%     69.75% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                 126730      0.01%     69.75% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2               55523777      2.50%     72.25% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                2709385      0.12%     72.37% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4               55655408      2.50%     74.87% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                 146463      0.01%     74.88% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6               55379793      2.49%     77.37% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                 159566      0.01%     77.38% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8              503297950     22.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total         2224587352                       # Number of instructions fetched each cycle (Total)
system.cpu02.fp_regfile_reads                      11                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu02.idleCycles                          1769                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.iew.branchMispredicts             128654                       # Number of branch mispredicts detected at execute
system.cpu02.iew.exec_branches              227833057                       # Number of branches executed
system.cpu02.iew.exec_nop                           0                       # number of nop insts executed
system.cpu02.iew.exec_rate                   2.108360                       # Inst execution rate
system.cpu02.iew.exec_refs                    3067198                       # number of memory reference insts executed
system.cpu02.iew.exec_stores                     8576                       # Number of stores executed
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.iewBlockCycles               1084368                       # Number of cycles IEW is blocking
system.cpu02.iew.iewDispLoadInsts             3029539                       # Number of dispatched load instructions
system.cpu02.iew.iewDispNonSpecInsts             1031                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewDispSquashedInsts            2646                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispStoreInsts              18559                       # Number of dispatched store instructions
system.cpu02.iew.iewDispatchedInsts        4696744326                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewExecLoadInsts             3058622                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts           56320                       # Number of squashed instructions skipped in execute
system.cpu02.iew.iewExecutedInsts          4690234570                       # Number of executed instructions
system.cpu02.iew.iewIQFullEvents                  164                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.iewSquashCycles               124228                       # Number of cycles IEW is squashing
system.cpu02.iew.iewUnblockCycles                 221                       # Number of cycles IEW is unblocking
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.cacheBlocked        12867                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.lsq.thread0.forwLoads           1253                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.squashedLoads        33438                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.squashedStores        14382                       # Number of stores squashed
system.cpu02.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu02.iew.predictedNotTakenIncorrect        77789                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.predictedTakenIncorrect        50865                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.wb_consumers             12539558795                       # num instructions consuming a value
system.cpu02.iew.wb_count                  4690180751                       # cumulative count of insts written-back
system.cpu02.iew.wb_fanout                   0.351370                       # average fanout of values written-back
system.cpu02.iew.wb_producers              4406022697                       # num instructions producing a value
system.cpu02.iew.wb_rate                     2.108336                       # insts written-back per cycle
system.cpu02.iew.wb_sent                   4690183906                       # cumulative count of insts sent to commit
system.cpu02.int_regfile_reads            11233921616                       # number of integer regfile reads
system.cpu02.int_regfile_writes            6014745805                       # number of integer regfile writes
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu02.ipc                             0.455316                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.455316                       # IPC: Total IPC of All Threads
system.cpu02.iq.FU_type_0::No_OpClass       110971232      2.37%      2.37% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu          3799863402     81.02%     83.38% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                  1      0.00%     83.38% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv           776383449     16.55%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 1      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMultAcc             0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMisc                0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 1      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdDiv                  0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAdd            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAlu            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceCmp            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAes                  0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAesMix               0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash             0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma2            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma3            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdPredAlu              0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            3063158      0.07%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              9608      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemRead            35      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total           4690290897                       # Type of FU issued
system.cpu02.iq.fp_alu_accesses                    54                       # Number of floating point alu accesses
system.cpu02.iq.fp_inst_queue_reads               101                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_wakeup_accesses           20                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_writes               59                       # Number of floating instruction queue writes
system.cpu02.iq.fu_busy_cnt                     63483                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.000014                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                 55472     87.38%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMultAcc               0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMisc                  0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdDiv                    0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAdd              0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAlu              0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceCmp              0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAes                    0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAesMix                 0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash               0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash2              0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash             0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash2            0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma2              0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma3              0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdPredAlu                0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                 8000     12.60%     99.98% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   4      0.01%     99.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemRead               7      0.01%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.int_alu_accesses           4579383094                       # Number of integer alu accesses
system.cpu02.iq.int_inst_queue_reads      11605238390                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_wakeup_accesses   4690180731                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.int_inst_queue_writes      4705847750                       # Number of integer instruction queue writes
system.cpu02.iq.iqInstsAdded               4696741291                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqInstsIssued              4690290897                       # Number of instructions issued
system.cpu02.iq.iqNonSpecInstsAdded              3035                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqSquashedInstsExamined       9103481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedInstsIssued            5869                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedNonSpecRemoved         3012                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.iqSquashedOperandsExamined     30352603                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.issued_per_cycle::samples   2224587352                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       2.108387                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.866520                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           1598440      0.07%      0.07% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1         499051988     22.43%     22.51% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2        1190731219     53.53%     76.03% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3         332823656     14.96%     90.99% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4         194088296      8.72%     99.72% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5           3218564      0.14%     99.86% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6           2673560      0.12%     99.98% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7            394893      0.02%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8              6736      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total    2224587352                       # Number of insts issued each cycle
system.cpu02.iq.rate                         2.108385                       # Inst issue rate
system.cpu02.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu02.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu02.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu02.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu02.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.wrAccesses                     28735                       # TLB accesses on write requests
system.cpu02.itb.wrMisses                        1264                       # TLB misses on write requests
system.cpu02.memDep0.conflictingLoads            6665                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           1162                       # Number of conflicting stores.
system.cpu02.memDep0.insertedLoads            3029539                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores             18559                       # Number of stores inserted to the mem dependence unit.
system.cpu02.misc_regfile_reads             236987336                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu02.numCycles                     2224589121                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean    19061246673                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value  19061246673                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value  19061246673                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON  740943465183                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED  19061246673                       # Cumulative time (in ticks) in various power states
system.cpu02.quiesceCycles                   57707311                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.rename.BlockCycles               1111691                       # Number of cycles rename is blocking
system.cpu02.rename.CommittedMaps          7359680485                       # Number of HB maps that are committed
system.cpu02.rename.IQFullEvents           1329612174                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.IdleCycles              388002291                       # Number of cycles rename is idle
system.cpu02.rename.ROBFullEvents                5508                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.RenameLookups         18848180050                       # Number of register rename lookups that rename has made
system.cpu02.rename.RenamedInsts           4697376434                       # Number of instructions processed by rename
system.cpu02.rename.RenamedOperands        7374756604                       # Number of destination operands rename has renamed
system.cpu02.rename.RunCycles               394995124                       # Number of cycles rename is running
system.cpu02.rename.SquashCycles               124228                       # Number of cycles rename is squashing
system.cpu02.rename.UnblockCycles          1440352673                       # Number of cycles rename is unblocking
system.cpu02.rename.UndoneMaps               15076058                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.fp_rename_lookups              45                       # Number of floating rename lookups
system.cpu02.rename.int_rename_lookups    11252885656                       # Number of integer rename lookups
system.cpu02.rename.serializeStallCycles         1345                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.serializingInsts               30                       # count of serializing insts renamed
system.cpu02.rename.skidInsts              2715474653                       # count of insts added to the skid buffer
system.cpu02.rename.tempSerializingInsts           30                       # count of temporary serializing insts renamed
system.cpu02.rob.rob_reads                 6806703518                       # The number of ROB reads
system.cpu02.rob.rob_writes                9394683543                       # The number of ROB writes
system.cpu02.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu03.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu03.branchPred.BTBLookups          115505994                       # Number of BTB lookups
system.cpu03.branchPred.RASInCorrect               53                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.condIncorrect          127563                       # Number of conditional branches incorrect
system.cpu03.branchPred.condPredicted       230644914                       # Number of conditional branches predicted
system.cpu03.branchPred.indirectHits        115417588                       # Number of indirect target hits.
system.cpu03.branchPred.indirectLookups     115505994                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectMisses          88406                       # Number of indirect misses.
system.cpu03.branchPred.lookups             230644914                       # Number of BP lookups
system.cpu03.branchPred.usedRAS                   352                       # Number of times the RAS was used to get a target.
system.cpu03.branchPredindirectMispredicted         4910                       # Number of mispredicted indirect branches.
system.cpu03.cc_regfile_reads              7354820989                       # number of cc regfile reads
system.cpu03.cc_regfile_writes             1355299139                       # number of cc regfile writes
system.cpu03.commit.amos                            0                       # Number of atomic instructions committed
system.cpu03.commit.branchMispredicts          127716                       # The number of times a branch was mispredicted
system.cpu03.commit.branches                229823823                       # Number of branches committed
system.cpu03.commit.bw_lim_events           114479466                       # number cycles where commit BW limit reached
system.cpu03.commit.commitNonSpecStalls            24                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.commitSquashedInsts       9204966                       # The number of squashed insts skipped by commit
system.cpu03.commit.committedInsts         1018063557                       # Number of instructions committed
system.cpu03.commit.committedOps           4699054656                       # Number of ops (including micro ops) committed
system.cpu03.commit.committed_per_cycle::samples   2225491264                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     2.111468                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.984763                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0       830197      0.04%      0.04% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1   1551615343     69.72%     69.76% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       274183      0.01%     69.77% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3    335964214     15.10%     84.87% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         7778      0.00%     84.87% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5    111142405      4.99%     89.86% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6    110824306      4.98%     94.84% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7       353372      0.02%     94.86% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8    114479466      5.14%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total   2225491264                       # Number of insts commited each cycle
system.cpu03.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu03.commit.function_calls                 14                       # Number of function calls committed.
system.cpu03.commit.int_insts              4587747583                       # Number of committed integer instructions.
system.cpu03.commit.loads                     4034990                       # Number of loads committed
system.cpu03.commit.membars                        14                       # Number of memory barriers committed
system.cpu03.commit.op_class_0::No_OpClass    110963158      2.36%      2.36% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu     3807808375     81.03%     83.39% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult             1      0.00%     83.39% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv      776243950     16.52%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMultAcc            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMisc            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            1      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdDiv             0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAdd            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAlu            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceCmp            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAes             0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAesMix            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma2            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma3            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdPredAlu            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead       4034982      0.09%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         4173      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total      4699054656                       # Class of committed instruction
system.cpu03.commit.refs                      4039171                       # Number of memory references committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu03.committedInsts                1018063557                       # Number of Instructions Simulated
system.cpu03.committedOps                  4699054656                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.187197                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.187197                       # CPI: Total CPI of All Threads
system.cpu03.decode.BlockedCycles          1441357003                       # Number of cycles decode is blocked
system.cpu03.decode.DecodedInsts           4709591657                       # Number of instructions handled by decode
system.cpu03.decode.IdleCycles              194038776                       # Number of cycles decode is idle
system.cpu03.decode.RunCycles                 9522333                       # Number of cycles decode is running
system.cpu03.decode.SquashCycles               127720                       # Number of cycles decode is squashing
system.cpu03.decode.UnblockCycles           581656873                       # Number of cycles decode is unblocking
system.cpu03.dtb.rdAccesses                   4060208                       # TLB accesses on read requests
system.cpu03.dtb.rdMisses                          29                       # TLB misses on read requests
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.wrAccesses                      8815                       # TLB accesses on write requests
system.cpu03.dtb.wrMisses                          33                       # TLB misses on write requests
system.cpu03.fetch.Branches                 230644914                       # Number of branches that fetch encountered
system.cpu03.fetch.CacheLines                   33849                       # Number of cache lines fetched
system.cpu03.fetch.Cycles                  2226519996                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.IcacheSquashes                 601                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.IcacheWaitRetryStallCycles          156                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.Insts                   1021423969                       # Number of instructions fetch has processed
system.cpu03.fetch.MiscStallCycles               8944                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles         3167                       # Number of stall cycles due to pending traps
system.cpu03.fetch.SquashCycles                255440                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.branchRate                0.103581                       # Number of branch fetches per cycle
system.cpu03.fetch.icacheStallCycles            42722                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.predictedBranches        115417940                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.rate                      0.458715                       # Number of inst fetches per cycle
system.cpu03.fetch.rateDist::samples       2226702705                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.117061                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.380787                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0             1551592172     69.68%     69.68% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                 129588      0.01%     69.69% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2               55520907      2.49%     72.18% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                3764314      0.17%     72.35% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4               55642682      2.50%     74.85% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                 153711      0.01%     74.86% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6               55384986      2.49%     77.34% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                 163180      0.01%     77.35% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8              504351165     22.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total         2226702705                       # Number of instructions fetched each cycle (Total)
system.cpu03.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                     64                       # number of floating regfile writes
system.cpu03.idleCycles                          2985                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.iew.branchMispredicts             130468                       # Number of branch mispredicts detected at execute
system.cpu03.iew.exec_branches              229912828                       # Number of branches executed
system.cpu03.iew.exec_nop                           0                       # number of nop insts executed
system.cpu03.iew.exec_rate                   2.111503                       # Inst execution rate
system.cpu03.iew.exec_refs                    4111756                       # number of memory reference insts executed
system.cpu03.iew.exec_stores                     8815                       # Number of stores executed
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.iewBlockCycles               1090231                       # Number of cycles IEW is blocking
system.cpu03.iew.iewDispLoadInsts             4072875                       # Number of dispatched load instructions
system.cpu03.iew.iewDispNonSpecInsts              145                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewDispSquashedInsts            2197                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispStoreInsts              18593                       # Number of dispatched store instructions
system.cpu03.iew.iewDispatchedInsts        4708259630                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewExecLoadInsts             4102941                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts           64515                       # Number of squashed instructions skipped in execute
system.cpu03.iew.iewExecutedInsts          4701696364                       # Number of executed instructions
system.cpu03.iew.iewIQFullEvents                  191                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.iewSquashCycles               127720                       # Number of cycles IEW is squashing
system.cpu03.iew.iewUnblockCycles                 206                       # Number of cycles IEW is unblocking
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.cacheBlocked        13627                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.lsq.thread0.forwLoads           1250                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.squashedLoads        37882                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.squashedStores        14412                       # Number of stores squashed
system.cpu03.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu03.iew.predictedNotTakenIncorrect        76988                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.predictedTakenIncorrect        53480                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.wb_consumers             12553106368                       # num instructions consuming a value
system.cpu03.iew.wb_count                  4701638679                       # cumulative count of insts written-back
system.cpu03.iew.wb_fanout                   0.351738                       # average fanout of values written-back
system.cpu03.iew.wb_producers              4415400182                       # num instructions producing a value
system.cpu03.iew.wb_rate                     2.111477                       # insts written-back per cycle
system.cpu03.iew.wb_sent                   4701641248                       # cumulative count of insts sent to commit
system.cpu03.int_regfile_reads            11246452235                       # number of integer regfile reads
system.cpu03.int_regfile_writes            6024136776                       # number of integer regfile writes
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu03.ipc                             0.457206                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.457206                       # IPC: Total IPC of All Threads
system.cpu03.iq.FU_type_0::No_OpClass       110971024      2.36%      2.36% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu          3810287697     81.04%     83.40% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                  1      0.00%     83.40% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv           776385037     16.51%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMultAcc             0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMisc                0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 1      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdDiv                  0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAdd            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAlu            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceCmp            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAes                  0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAesMix               0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash             0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma2            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma3            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdPredAlu              0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            4107238      0.09%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              9845      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemRead            33      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total           4701760884                       # Type of FU issued
system.cpu03.iq.fp_alu_accesses                    50                       # Number of floating point alu accesses
system.cpu03.iq.fp_inst_queue_reads                92                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_wakeup_accesses           17                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_writes               21                       # Number of floating instruction queue writes
system.cpu03.iq.fu_busy_cnt                     84256                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.000018                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                 76125     90.35%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMultAcc               0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMisc                  0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdDiv                    0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAdd              0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAlu              0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceCmp              0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAes                    0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAesMix                 0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash               0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash2              0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash             0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash2            0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma2              0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma3              0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdPredAlu                0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 8121      9.64%     99.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   2      0.00%     99.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemRead               8      0.01%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.int_alu_accesses           4590874066                       # Number of integer alu accesses
system.cpu03.iq.int_inst_queue_reads      11630314049                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_wakeup_accesses   4701638662                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.int_inst_queue_writes      4717464555                       # Number of integer instruction queue writes
system.cpu03.iq.iqInstsAdded               4708259262                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqInstsIssued              4701760884                       # Number of instructions issued
system.cpu03.iq.iqNonSpecInstsAdded               368                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqSquashedInstsExamined       9204944                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedInstsIssued            5417                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedNonSpecRemoved          344                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.iqSquashedOperandsExamined     30609196                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.issued_per_cycle::samples   2226702705                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       2.111535                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.872476                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           1625571      0.07%      0.07% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1         499051979     22.41%     22.49% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2        1190729749     53.48%     75.96% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3         332839667     14.95%     90.91% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4         194093165      8.72%     99.62% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5           4237334      0.19%     99.81% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6           3712882      0.17%     99.98% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7            405080      0.02%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8              7278      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total    2226702705                       # Number of insts issued each cycle
system.cpu03.iq.rate                         2.111532                       # Inst issue rate
system.cpu03.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu03.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu03.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu03.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu03.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.wrAccesses                     34329                       # TLB accesses on write requests
system.cpu03.itb.wrMisses                         489                       # TLB misses on write requests
system.cpu03.memDep0.conflictingLoads            4024                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            210                       # Number of conflicting stores.
system.cpu03.memDep0.insertedLoads            4072875                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores             18593                       # Number of stores inserted to the mem dependence unit.
system.cpu03.misc_regfile_reads             242196248                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu03.numCycles                     2226705690                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean    18354396231                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value  18354396231                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value  18354396231                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON  741650315625                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED  18354396231                       # Cumulative time (in ticks) in various power states
system.cpu03.quiesceCycles                   55590742                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.rename.BlockCycles               1124234                       # Number of cycles rename is blocking
system.cpu03.rename.CommittedMaps          7375259510                       # Number of HB maps that are committed
system.cpu03.rename.IQFullEvents           1329612914                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.IdleCycles              388013904                       # Number of cycles rename is idle
system.cpu03.rename.ROBFullEvents                5356                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.RenameLookups         18876689322                       # Number of register rename lookups that rename has made
system.cpu03.rename.RenamedInsts           4708936033                       # Number of instructions processed by rename
system.cpu03.rename.RenamedOperands        7390549948                       # Number of destination operands rename has renamed
system.cpu03.rename.RunCycles               397084327                       # Number of cycles rename is running
system.cpu03.rename.SquashCycles               127720                       # Number of cycles rename is squashing
system.cpu03.rename.UnblockCycles          1440351456                       # Number of cycles rename is unblocking
system.cpu03.rename.UndoneMaps               15290378                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.fp_rename_lookups              11                       # Number of floating rename lookups
system.cpu03.rename.int_rename_lookups    11265611157                       # Number of integer rename lookups
system.cpu03.rename.serializeStallCycles         1064                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu03.rename.skidInsts              2715490190                       # count of insts added to the skid buffer
system.cpu03.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu03.rob.rob_reads                 6819271394                       # The number of ROB reads
system.cpu03.rob.rob_writes                9417730858                       # The number of ROB writes
system.cpu03.timesIdled                            34                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu04.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu04.branchPred.BTBLookups          116706779                       # Number of BTB lookups
system.cpu04.branchPred.RASInCorrect               36                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.condIncorrect          122652                       # Number of conditional branches incorrect
system.cpu04.branchPred.condPredicted       232767597                       # Number of conditional branches predicted
system.cpu04.branchPred.indirectHits        116483042                       # Number of indirect target hits.
system.cpu04.branchPred.indirectLookups     116706779                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectMisses         223737                       # Number of indirect misses.
system.cpu04.branchPred.lookups             232767597                       # Number of BP lookups
system.cpu04.branchPred.usedRAS                   235                       # Number of times the RAS was used to get a target.
system.cpu04.branchPredindirectMispredicted         3317                       # Number of mispredicted indirect branches.
system.cpu04.cc_regfile_reads              7365567009                       # number of cc regfile reads
system.cpu04.cc_regfile_writes             1361738041                       # number of cc regfile writes
system.cpu04.commit.amos                            0                       # Number of atomic instructions committed
system.cpu04.commit.branchMispredicts          122750                       # The number of times a branch was mispredicted
system.cpu04.commit.branches                231984014                       # Number of branches committed
system.cpu04.commit.bw_lim_events           115535033                       # number cycles where commit BW limit reached
system.cpu04.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.commitSquashedInsts       9024007                       # The number of squashed insts skipped by commit
system.cpu04.commit.committedInsts         1023527845                       # Number of instructions committed
system.cpu04.commit.committedOps           4710964980                       # Number of ops (including micro ops) committed
system.cpu04.commit.committed_per_cycle::samples   2227596862                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     2.114819                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.988125                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0       784381      0.04%      0.04% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1   1551607344     69.65%     69.69% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       270532      0.01%     69.70% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3    337019509     15.13%     84.83% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         5393      0.00%     84.83% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5    111173519      4.99%     89.82% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6    110819443      4.97%     94.80% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7       381708      0.02%     94.81% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8    115535033      5.19%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total   2227596862                       # Number of insts commited each cycle
system.cpu04.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu04.commit.function_calls                 14                       # Number of function calls committed.
system.cpu04.commit.int_insts              4599626553                       # Number of committed integer instructions.
system.cpu04.commit.loads                     5115434                       # Number of loads committed
system.cpu04.commit.membars                        14                       # Number of memory barriers committed
system.cpu04.commit.op_class_0::No_OpClass    110962827      2.36%      2.36% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu     3818640203     81.06%     83.41% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult             1      0.00%     83.41% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv      776242337     16.48%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMultAcc            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMisc            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            1      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdDiv             0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAdd            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAlu            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceCmp            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAes             0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAesMix            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma2            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma3            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdPredAlu            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       5115426      0.11%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total      4710964980                       # Class of committed instruction
system.cpu04.commit.refs                      5119611                       # Number of memory references committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu04.committedInsts                1023527845                       # Number of Instructions Simulated
system.cpu04.committedOps                  4710964980                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.177548                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.177548                       # CPI: Total CPI of All Threads
system.cpu04.decode.BlockedCycles          1441325937                       # Number of cycles decode is blocked
system.cpu04.decode.DecodedInsts           4721241870                       # Number of instructions handled by decode
system.cpu04.decode.IdleCycles              194022897                       # Number of cycles decode is idle
system.cpu04.decode.RunCycles                11654204                       # Number of cycles decode is running
system.cpu04.decode.SquashCycles               122755                       # Number of cycles decode is squashing
system.cpu04.decode.UnblockCycles           581653561                       # Number of cycles decode is unblocking
system.cpu04.dtb.rdAccesses                   5131159                       # TLB accesses on read requests
system.cpu04.dtb.rdMisses                          26                       # TLB misses on read requests
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.wrAccesses                      7032                       # TLB accesses on write requests
system.cpu04.dtb.wrMisses                          32                       # TLB misses on write requests
system.cpu04.fetch.Branches                 232767597                       # Number of branches that fetch encountered
system.cpu04.fetch.CacheLines                   21559                       # Number of cache lines fetched
system.cpu04.fetch.Cycles                  2228617385                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.IcacheSquashes                 429                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.IcacheWaitRetryStallCycles          193                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.Insts                   1026748914                       # Number of instructions fetch has processed
system.cpu04.fetch.MiscStallCycles               8895                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles         2138                       # Number of stall cycles due to pending traps
system.cpu04.fetch.SquashCycles                245510                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.TlbCycles                        8                       # Number of cycles fetch has spent waiting for tlb
system.cpu04.fetch.branchRate                0.104437                       # Number of branch fetches per cycle
system.cpu04.fetch.icacheStallCycles            27980                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.predictedBranches        116483277                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.rate                      0.460677                       # Number of inst fetches per cycle
system.cpu04.fetch.rateDist::samples       2228779354                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.120279                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.381658                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0             1551556938     69.61%     69.61% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                 129262      0.01%     69.62% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2               55522626      2.49%     72.11% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                4810851      0.22%     72.33% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4               55673390      2.50%     74.83% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                 148737      0.01%     74.83% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6               55373574      2.48%     77.32% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                 162584      0.01%     77.32% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8              505401392     22.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total         2228779354                       # Number of instructions fetched each cycle (Total)
system.cpu04.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                     64                       # number of floating regfile writes
system.cpu04.idleCycles                          1320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.iew.branchMispredicts             124946                       # Number of branch mispredicts detected at execute
system.cpu04.iew.exec_branches              232062985                       # Number of branches executed
system.cpu04.iew.exec_nop                           0                       # number of nop insts executed
system.cpu04.iew.exec_rate                   2.114828                       # Inst execution rate
system.cpu04.iew.exec_refs                    5180510                       # number of memory reference insts executed
system.cpu04.iew.exec_stores                     7032                       # Number of stores executed
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.iewBlockCycles               1063177                       # Number of cycles IEW is blocking
system.cpu04.iew.iewDispLoadInsts             5141443                       # Number of dispatched load instructions
system.cpu04.iew.iewDispNonSpecInsts              108                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewDispSquashedInsts            1319                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispStoreInsts              13597                       # Number of dispatched store instructions
system.cpu04.iew.iewDispatchedInsts        4719989178                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewExecLoadInsts             5173478                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts           52804                       # Number of squashed instructions skipped in execute
system.cpu04.iew.iewExecutedInsts          4713487723                       # Number of executed instructions
system.cpu04.iew.iewIQFullEvents                   44                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.iewSquashCycles               122755                       # Number of cycles IEW is squashing
system.cpu04.iew.iewUnblockCycles                  43                       # Number of cycles IEW is unblocking
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.cacheBlocked        13659                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.lsq.thread0.forwLoads           3252                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.squashedLoads        26006                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.squashedStores         9420                       # Number of stores squashed
system.cpu04.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu04.iew.predictedNotTakenIncorrect        73831                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.predictedTakenIncorrect        51115                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.wb_consumers             12566954958                       # num instructions consuming a value
system.cpu04.iew.wb_count                  4713438548                       # cumulative count of insts written-back
system.cpu04.iew.wb_fanout                   0.352117                       # average fanout of values written-back
system.cpu04.iew.wb_producers              4425034038                       # num instructions producing a value
system.cpu04.iew.wb_rate                     2.114806                       # insts written-back per cycle
system.cpu04.iew.wb_sent                   4713440418                       # cumulative count of insts sent to commit
system.cpu04.int_regfile_reads            11259254018                       # number of integer regfile reads
system.cpu04.int_regfile_writes            6033754040                       # number of integer regfile writes
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu04.ipc                             0.459232                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.459232                       # IPC: Total IPC of All Threads
system.cpu04.iq.FU_type_0::No_OpClass       110967931      2.35%      2.35% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu          3821006844     81.06%     83.42% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                  1      0.00%     83.42% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv           776382692     16.47%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMultAcc             0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMisc                0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 1      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdDiv                  0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAdd            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAlu            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceCmp            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAes                  0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAesMix               0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash             0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma2            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma3            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdPredAlu              0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            5175353      0.11%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              7664      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemRead            40      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total           4713540534                       # Type of FU issued
system.cpu04.iq.fp_alu_accesses                    61                       # Number of floating point alu accesses
system.cpu04.iq.fp_inst_queue_reads               110                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_wakeup_accesses           17                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_writes               21                       # Number of floating instruction queue writes
system.cpu04.iq.fu_busy_cnt                     63813                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.000014                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                 56888     89.15%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMultAcc               0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMisc                  0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdDiv                    0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAdd              0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAlu              0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceCmp              0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAes                    0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAesMix                 0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash               0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash2              0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash             0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash2            0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma2              0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma3              0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdPredAlu                0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                 6908     10.83%     99.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   5      0.01%     99.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemRead              12      0.02%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.int_alu_accesses           4602636355                       # Number of integer alu accesses
system.cpu04.iq.int_inst_queue_reads      11655932980                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_wakeup_accesses   4713438531                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.int_inst_queue_writes      4729013324                       # Number of integer instruction queue writes
system.cpu04.iq.iqInstsAdded               4719988916                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqInstsIssued              4713540534                       # Number of instructions issued
system.cpu04.iq.iqNonSpecInstsAdded               262                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqSquashedInstsExamined       9024165                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedInstsIssued            8862                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedNonSpecRemoved          239                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.iqSquashedOperandsExamined     30330915                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.issued_per_cycle::samples   2228779354                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       2.114853                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.878487                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           1572477      0.07%      0.07% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1         499048090     22.39%     22.46% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2        1190729508     53.43%     75.89% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3         332824942     14.93%     90.82% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4         194089945      8.71%     99.53% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5           5325933      0.24%     99.77% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6           4759495      0.21%     99.98% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7            419525      0.02%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8              9439      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total    2228779354                       # Number of insts issued each cycle
system.cpu04.iq.rate                         2.114852                       # Inst issue rate
system.cpu04.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu04.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu04.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu04.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu04.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.wrAccesses                     21872                       # TLB accesses on write requests
system.cpu04.itb.wrMisses                         322                       # TLB misses on write requests
system.cpu04.memDep0.conflictingLoads            2541                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            109                       # Number of conflicting stores.
system.cpu04.memDep0.insertedLoads            5141443                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores             13597                       # Number of stores inserted to the mem dependence unit.
system.cpu04.misc_regfile_reads             247557272                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu04.numCycles                     2228780674                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean    17661633687                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value  17661633687                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value  17661633687                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON  742343078169                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED  17661633687                       # Cumulative time (in ticks) in various power states
system.cpu04.quiesceCycles                   53515758                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.rename.BlockCycles               1086172                       # Number of cycles rename is blocking
system.cpu04.rename.CommittedMaps          7391455502                       # Number of HB maps that are committed
system.cpu04.rename.IQFullEvents           1329618463                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.IdleCycles              387995059                       # Number of cycles rename is idle
system.cpu04.rename.ROBFullEvents                5205                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.RenameLookups         18905195672                       # Number of register rename lookups that rename has made
system.cpu04.rename.RenamedInsts           4720620169                       # Number of instructions processed by rename
system.cpu04.rename.RenamedOperands        7406455863                       # Number of destination operands rename has renamed
system.cpu04.rename.RunCycles               399218080                       # Number of cycles rename is running
system.cpu04.rename.SquashCycles               122755                       # Number of cycles rename is squashing
system.cpu04.rename.UnblockCycles          1440356248                       # Number of cycles rename is unblocking
system.cpu04.rename.UndoneMaps               15000300                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.fp_rename_lookups              11                       # Number of floating rename lookups
system.cpu04.rename.int_rename_lookups    11278184755                       # Number of integer rename lookups
system.cpu04.rename.serializeStallCycles         1040                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.serializingInsts               32                       # count of serializing insts renamed
system.cpu04.rename.skidInsts              2715488154                       # count of insts added to the skid buffer
system.cpu04.rename.tempSerializingInsts           32                       # count of temporary serializing insts renamed
system.cpu04.rob.rob_reads                 6832050777                       # The number of ROB reads
system.cpu04.rob.rob_writes                9441160572                       # The number of ROB writes
system.cpu04.timesIdled                            29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu05.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu05.branchPred.BTBLookups          117754785                       # Number of BTB lookups
system.cpu05.branchPred.RASInCorrect               42                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.condIncorrect          124069                       # Number of conditional branches incorrect
system.cpu05.branchPred.condPredicted       234863573                       # Number of conditional branches predicted
system.cpu05.branchPred.indirectHits        117527150                       # Number of indirect target hits.
system.cpu05.branchPred.indirectLookups     117754785                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectMisses         227635                       # Number of indirect misses.
system.cpu05.branchPred.lookups             234863573                       # Number of BP lookups
system.cpu05.branchPred.usedRAS                   497                       # Number of times the RAS was used to get a target.
system.cpu05.branchPredindirectMispredicted         3447                       # Number of mispredicted indirect branches.
system.cpu05.cc_regfile_reads              7376029628                       # number of cc regfile reads
system.cpu05.cc_regfile_writes             1368010868                       # number of cc regfile writes
system.cpu05.commit.amos                            0                       # Number of atomic instructions committed
system.cpu05.commit.branchMispredicts          124184                       # The number of times a branch was mispredicted
system.cpu05.commit.branches                234071813                       # Number of branches committed
system.cpu05.commit.bw_lim_events           116587268                       # number cycles where commit BW limit reached
system.cpu05.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.commitSquashedInsts       9056187                       # The number of squashed insts skipped by commit
system.cpu05.commit.committedInsts         1028737865                       # Number of instructions committed
system.cpu05.commit.committedOps           4722451687                       # Number of ops (including micro ops) committed
system.cpu05.commit.committed_per_cycle::samples   2229707183                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     2.117969                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.991383                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0       808136      0.04%      0.04% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1   1551614380     69.59%     69.62% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       272612      0.01%     69.64% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3    338050512     15.16%     84.80% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         5266      0.00%     84.80% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5    111168961      4.99%     89.78% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6    110823802      4.97%     94.75% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7       376246      0.02%     94.77% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8    116587268      5.23%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total   2229707183                       # Number of insts commited each cycle
system.cpu05.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu05.commit.function_calls                 14                       # Number of function calls committed.
system.cpu05.commit.int_insts              4611118005                       # Number of committed integer instructions.
system.cpu05.commit.loads                     6159227                       # Number of loads committed
system.cpu05.commit.membars                        14                       # Number of memory barriers committed
system.cpu05.commit.op_class_0::No_OpClass    110963168      2.35%      2.35% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu     3829080431     81.08%     83.43% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult             1      0.00%     83.43% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv      776244682     16.44%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMultAcc            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMisc            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            1      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdDiv             0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAdd            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAlu            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceCmp            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAes             0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAesMix            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma2            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma3            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdPredAlu            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       6159219      0.13%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total      4722451687                       # Class of committed instruction
system.cpu05.commit.refs                      6163404                       # Number of memory references committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu05.committedInsts                1028737865                       # Number of Instructions Simulated
system.cpu05.committedOps                  4722451687                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.168576                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.168576                       # CPI: Total CPI of All Threads
system.cpu05.decode.BlockedCycles          1441338649                       # Number of cycles decode is blocked
system.cpu05.decode.DecodedInsts           4732770851                       # Number of instructions handled by decode
system.cpu05.decode.IdleCycles              194033334                       # Number of cycles decode is idle
system.cpu05.decode.RunCycles                13740093                       # Number of cycles decode is running
system.cpu05.decode.SquashCycles               124189                       # Number of cycles decode is squashing
system.cpu05.decode.UnblockCycles           581658019                       # Number of cycles decode is unblocking
system.cpu05.dtb.rdAccesses                   6176008                       # TLB accesses on read requests
system.cpu05.dtb.rdMisses                          27                       # TLB misses on read requests
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.wrAccesses                      7327                       # TLB accesses on write requests
system.cpu05.dtb.wrMisses                          31                       # TLB misses on write requests
system.cpu05.fetch.Branches                 234863573                       # Number of branches that fetch encountered
system.cpu05.fetch.CacheLines                   27943                       # Number of cache lines fetched
system.cpu05.fetch.Cycles                  2230721939                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.IcacheSquashes                 386                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.IcacheWaitRetryStallCycles          166                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.Insts                   1031991828                       # Number of instructions fetch has processed
system.cpu05.fetch.MiscStallCycles               8774                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles         3473                       # Number of stall cycles due to pending traps
system.cpu05.fetch.SquashCycles                248378                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.TlbCycles                        3                       # Number of cycles fetch has spent waiting for tlb
system.cpu05.fetch.branchRate                0.105278                       # Number of branch fetches per cycle
system.cpu05.fetch.icacheStallCycles            35740                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.predictedBranches        117527647                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.rate                      0.462591                       # Number of inst fetches per cycle
system.cpu05.fetch.rateDist::samples       2230894284                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            2.123444                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.382520                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0             1551574627     69.55%     69.55% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                 129117      0.01%     69.56% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2               55525302      2.49%     72.04% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                5857162      0.26%     72.31% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4               55668856      2.50%     74.80% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                 148968      0.01%     74.81% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6               55377043      2.48%     77.29% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                 161349      0.01%     77.30% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8              506451860     22.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total         2230894284                       # Number of instructions fetched each cycle (Total)
system.cpu05.fp_regfile_reads                      10                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu05.idleCycles                          1658                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.iew.branchMispredicts             128252                       # Number of branch mispredicts detected at execute
system.cpu05.iew.exec_branches              234154141                       # Number of branches executed
system.cpu05.iew.exec_nop                           0                       # number of nop insts executed
system.cpu05.iew.exec_rate                   2.117986                       # Inst execution rate
system.cpu05.iew.exec_refs                    6237110                       # number of memory reference insts executed
system.cpu05.iew.exec_stores                     7327                       # Number of stores executed
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.iewBlockCycles               1064366                       # Number of cycles IEW is blocking
system.cpu05.iew.iewDispLoadInsts             6188765                       # Number of dispatched load instructions
system.cpu05.iew.iewDispNonSpecInsts              349                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewDispSquashedInsts            1377                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispStoreInsts              14629                       # Number of dispatched store instructions
system.cpu05.iew.iewDispatchedInsts        4731507838                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewExecLoadInsts             6229783                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts           56230                       # Number of squashed instructions skipped in execute
system.cpu05.iew.iewExecutedInsts          4725006322                       # Number of executed instructions
system.cpu05.iew.iewIQFullEvents                  151                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.iewSquashCycles               124189                       # Number of cycles IEW is squashing
system.cpu05.iew.iewUnblockCycles                 155                       # Number of cycles IEW is unblocking
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.cacheBlocked        16679                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.lsq.thread0.forwLoads           1517                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.squashedLoads        29535                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.squashedStores        10452                       # Number of stores squashed
system.cpu05.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu05.iew.predictedNotTakenIncorrect        75791                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.predictedTakenIncorrect        52461                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.wb_consumers             12579765815                       # num instructions consuming a value
system.cpu05.iew.wb_count                  4724944909                       # cumulative count of insts written-back
system.cpu05.iew.wb_fanout                   0.352507                       # average fanout of values written-back
system.cpu05.iew.wb_producers              4434452132                       # num instructions producing a value
system.cpu05.iew.wb_rate                     2.117958                       # insts written-back per cycle
system.cpu05.iew.wb_sent                   4724947215                       # cumulative count of insts sent to commit
system.cpu05.int_regfile_reads            11271848737                       # number of integer regfile reads
system.cpu05.int_regfile_writes            6043177215                       # number of integer regfile writes
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu05.ipc                             0.461132                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.461132                       # IPC: Total IPC of All Threads
system.cpu05.iq.FU_type_0::No_OpClass       110970165      2.35%      2.35% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu          3831467864     81.09%     83.44% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                  1      0.00%     83.44% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv           776384992     16.43%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 1      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMultAcc             0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMisc                0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 1      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdDiv                  0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAdd            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAlu            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceCmp            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAes                  0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAesMix               0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash             0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma2            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma3            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdPredAlu              0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            6231460      0.13%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              8020      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemRead            43      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total           4725062557                       # Type of FU issued
system.cpu05.iq.fp_alu_accesses                    69                       # Number of floating point alu accesses
system.cpu05.iq.fp_inst_queue_reads               124                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_wakeup_accesses           19                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_writes               59                       # Number of floating instruction queue writes
system.cpu05.iq.fu_busy_cnt                     77299                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.000016                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                 68319     88.38%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMultAcc               0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMisc                  0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdDiv                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAdd              0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAlu              0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceCmp              0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAes                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAesMix                 0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash               0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash2              0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash             0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash2            0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma2              0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma3              0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdPredAlu                0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                 8959     11.59%     99.97% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   7      0.01%     99.98% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemRead              13      0.02%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemWrite              1      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.int_alu_accesses           4614169622                       # Number of integer alu accesses
system.cpu05.iq.int_inst_queue_reads      11681106573                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_wakeup_accesses   4724944890                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.int_inst_queue_writes      4740563902                       # Number of integer instruction queue writes
system.cpu05.iq.iqInstsAdded               4731506849                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqInstsIssued              4725062557                       # Number of instructions issued
system.cpu05.iq.iqNonSpecInstsAdded               989                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqSquashedInstsExamined       9056121                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedInstsIssued           10005                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedNonSpecRemoved          966                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.iqSquashedOperandsExamined     30342091                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.issued_per_cycle::samples   2230894284                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       2.118013                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.884317                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           1586369      0.07%      0.07% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1         499026749     22.37%     22.44% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2        1190785232     53.38%     75.82% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3         332805192     14.92%     90.74% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4         194092019      8.70%     99.44% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5           6356867      0.28%     99.72% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6           5807976      0.26%     99.98% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7            421539      0.02%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8             12341      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total    2230894284                       # Number of insts issued each cycle
system.cpu05.iq.rate                         2.118011                       # Inst issue rate
system.cpu05.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu05.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu05.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu05.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu05.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.wrAccesses                     28517                       # TLB accesses on write requests
system.cpu05.itb.wrMisses                         583                       # TLB misses on write requests
system.cpu05.memDep0.conflictingLoads            3476                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            409                       # Number of conflicting stores.
system.cpu05.memDep0.insertedLoads            6188765                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores             14629                       # Number of stores inserted to the mem dependence unit.
system.cpu05.misc_regfile_reads             252795796                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu05.numCycles                     2230895942                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean    16955290071                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value  16955290071                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value  16955290071                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON  743049421785                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED  16955290071                       # Cumulative time (in ticks) in various power states
system.cpu05.quiesceCycles                   51400490                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.rename.BlockCycles               1092980                       # Number of cycles rename is blocking
system.cpu05.rename.CommittedMaps          7407128055                       # Number of HB maps that are committed
system.cpu05.rename.IQFullEvents           1329800783                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.IdleCycles              388007687                       # Number of cycles rename is idle
system.cpu05.rename.ROBFullEvents                6024                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.RenameLookups         18933474067                       # Number of register rename lookups that rename has made
system.cpu05.rename.RenamedInsts           4732140105                       # Number of instructions processed by rename
system.cpu05.rename.RenamedOperands        7422162135                       # Number of destination operands rename has renamed
system.cpu05.rename.RunCycles               401306409                       # Number of cycles rename is running
system.cpu05.rename.SquashCycles               124189                       # Number of cycles rename is squashing
system.cpu05.rename.UnblockCycles          1440362186                       # Number of cycles rename is unblocking
system.cpu05.rename.UndoneMaps               15034020                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.fp_rename_lookups              45                       # Number of floating rename lookups
system.cpu05.rename.int_rename_lookups    11290761693                       # Number of integer rename lookups
system.cpu05.rename.serializeStallCycles          833                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.serializingInsts               29                       # count of serializing insts renamed
system.cpu05.rename.skidInsts              2715960568                       # count of insts added to the skid buffer
system.cpu05.rename.tempSerializingInsts           28                       # count of temporary serializing insts renamed
system.cpu05.rob.rob_reads                 6844627750                       # The number of ROB reads
system.cpu05.rob.rob_writes                9464202990                       # The number of ROB writes
system.cpu05.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu06.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu06.branchPred.BTBLookups          118694107                       # Number of BTB lookups
system.cpu06.branchPred.RASInCorrect               46                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.condIncorrect          125749                       # Number of conditional branches incorrect
system.cpu06.branchPred.condPredicted       236946679                       # Number of conditional branches predicted
system.cpu06.branchPred.indirectHits        118566071                       # Number of indirect target hits.
system.cpu06.branchPred.indirectLookups     118694107                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectMisses         128036                       # Number of indirect misses.
system.cpu06.branchPred.lookups             236946679                       # Number of BP lookups
system.cpu06.branchPred.usedRAS                   330                       # Number of times the RAS was used to get a target.
system.cpu06.branchPredindirectMispredicted         4064                       # Number of mispredicted indirect branches.
system.cpu06.cc_regfile_reads              7386409171                       # number of cc regfile reads
system.cpu06.cc_regfile_writes             1374240379                       # number of cc regfile writes
system.cpu06.commit.amos                            0                       # Number of atomic instructions committed
system.cpu06.commit.branchMispredicts          125906                       # The number of times a branch was mispredicted
system.cpu06.commit.branches                236146831                       # Number of branches committed
system.cpu06.commit.bw_lim_events           117665974                       # number cycles where commit BW limit reached
system.cpu06.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.commitSquashedInsts       9104624                       # The number of squashed insts skipped by commit
system.cpu06.commit.committedInsts         1033903310                       # Number of instructions committed
system.cpu06.commit.committedOps           4733851333                       # Number of ops (including micro ops) committed
system.cpu06.commit.committed_per_cycle::samples   2231828045                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     2.121065                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.994729                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0       907391      0.04%      0.04% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1   1551614777     69.52%     69.56% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       272378      0.01%     69.58% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3    339012178     15.19%     84.76% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         6968      0.00%     84.77% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5    111157895      4.98%     89.75% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6    110823261      4.97%     94.71% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7       367223      0.02%     94.73% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8    117665974      5.27%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total   2231828045                       # Number of insts commited each cycle
system.cpu06.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu06.commit.function_calls                 14                       # Number of function calls committed.
system.cpu06.commit.int_insts              4622528732                       # Number of committed integer instructions.
system.cpu06.commit.loads                     7196839                       # Number of loads committed
system.cpu06.commit.membars                        14                       # Number of memory barriers committed
system.cpu06.commit.op_class_0::No_OpClass    110963083      2.34%      2.34% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu     3839443109     81.11%     83.45% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult             1      0.00%     83.45% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv      776244123     16.40%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMultAcc            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMisc            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            1      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdDiv             0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAdd            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAlu            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceCmp            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAes             0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAesMix            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma2            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma3            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdPredAlu            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead       7196831      0.15%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total      4733851333                       # Class of committed instruction
system.cpu06.commit.refs                      7201016                       # Number of memory references committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu06.committedInsts                1033903310                       # Number of Instructions Simulated
system.cpu06.committedOps                  4733851333                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.159801                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.159801                       # CPI: Total CPI of All Threads
system.cpu06.decode.BlockedCycles          1441387365                       # Number of cycles decode is blocked
system.cpu06.decode.DecodedInsts           4744244439                       # Number of instructions handled by decode
system.cpu06.decode.IdleCycles              194044140                       # Number of cycles decode is idle
system.cpu06.decode.RunCycles                15796565                       # Number of cycles decode is running
system.cpu06.decode.SquashCycles               125911                       # Number of cycles decode is squashing
system.cpu06.decode.UnblockCycles           581669446                       # Number of cycles decode is unblocking
system.cpu06.dtb.rdAccesses                   7214662                       # TLB accesses on read requests
system.cpu06.dtb.rdMisses                          26                       # TLB misses on read requests
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.wrAccesses                      7841                       # TLB accesses on write requests
system.cpu06.dtb.wrMisses                          32                       # TLB misses on write requests
system.cpu06.fetch.Branches                 236946679                       # Number of branches that fetch encountered
system.cpu06.fetch.CacheLines                   34177                       # Number of cache lines fetched
system.cpu06.fetch.Cycles                  2232843727                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.IcacheSquashes                2052                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.IcacheWaitRetryStallCycles          208                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.Insts                   1037186548                       # Number of instructions fetch has processed
system.cpu06.fetch.MiscStallCycles               8786                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles         3120                       # Number of stall cycles due to pending traps
system.cpu06.fetch.SquashCycles                251822                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.TlbCycles                        3                       # Number of cycles fetch has spent waiting for tlb
system.cpu06.fetch.branchRate                0.106110                       # Number of branch fetches per cycle
system.cpu06.fetch.icacheStallCycles            41672                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.predictedBranches        118566401                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.rate                      0.464476                       # Number of inst fetches per cycle
system.cpu06.fetch.rateDist::samples       2233023427                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            2.126570                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.383326                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0             1551537215     69.48%     69.48% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                 282873      0.01%     69.49% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2               55375701      2.48%     71.97% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                7055366      0.32%     72.29% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4               55506894      2.49%     74.78% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                 301615      0.01%     74.79% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6               55225835      2.47%     77.26% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                 313646      0.01%     77.28% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8              507424282     22.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total         2233023427                       # Number of instructions fetched each cycle (Total)
system.cpu06.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu06.idleCycles                          1786                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.iew.branchMispredicts             130324                       # Number of branch mispredicts detected at execute
system.cpu06.iew.exec_branches              236230576                       # Number of branches executed
system.cpu06.iew.exec_nop                           0                       # number of nop insts executed
system.cpu06.iew.exec_rate                   2.121134                       # Inst execution rate
system.cpu06.iew.exec_refs                    7399145                       # number of memory reference insts executed
system.cpu06.iew.exec_stores                     7841                       # Number of stores executed
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.iewBlockCycles               1073515                       # Number of cycles IEW is blocking
system.cpu06.iew.iewDispLoadInsts             7228639                       # Number of dispatched load instructions
system.cpu06.iew.iewDispNonSpecInsts              182                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewDispSquashedInsts            1830                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispStoreInsts              15990                       # Number of dispatched store instructions
system.cpu06.iew.iewDispatchedInsts        4742955957                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewExecLoadInsts             7391304                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts           59797                       # Number of squashed instructions skipped in execute
system.cpu06.iew.iewExecutedInsts          4736545542                       # Number of executed instructions
system.cpu06.iew.iewIQFullEvents                  335                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.iewSquashCycles               125911                       # Number of cycles IEW is squashing
system.cpu06.iew.iewUnblockCycles                 372                       # Number of cycles IEW is unblocking
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.cacheBlocked        52263                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.lsq.thread0.forwLoads           1246                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.squashedLoads        31797                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.squashedStores        11813                       # Number of stores squashed
system.cpu06.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu06.iew.predictedNotTakenIncorrect        77343                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.predictedTakenIncorrect        52981                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.wb_consumers             12593014661                       # num instructions consuming a value
system.cpu06.iew.wb_count                  4736360577                       # cumulative count of insts written-back
system.cpu06.iew.wb_fanout                   0.352872                       # average fanout of values written-back
system.cpu06.iew.wb_producers              4443719898                       # num instructions producing a value
system.cpu06.iew.wb_rate                     2.121051                       # insts written-back per cycle
system.cpu06.iew.wb_sent                   4736363010                       # cumulative count of insts sent to commit
system.cpu06.int_regfile_reads            11284562262                       # number of integer regfile reads
system.cpu06.int_regfile_writes            6052525277                       # number of integer regfile writes
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu06.ipc                             0.463006                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.463006                       # IPC: Total IPC of All Threads
system.cpu06.iq.FU_type_0::No_OpClass       110971623      2.34%      2.34% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu          3841846775     81.11%     83.45% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                  1      0.00%     83.45% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv           776384880     16.39%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 1      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMultAcc             0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMisc                0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 1      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdDiv                  0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAdd            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAlu            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceCmp            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAes                  0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAesMix               0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash             0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma2            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma3            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdPredAlu              0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            7393289      0.16%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              8725      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemRead            41      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total           4736605344                       # Type of FU issued
system.cpu06.iq.fp_alu_accesses                    59                       # Number of floating point alu accesses
system.cpu06.iq.fp_inst_queue_reads               110                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_writes               59                       # Number of floating instruction queue writes
system.cpu06.iq.fu_busy_cnt                    157854                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.000033                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                126578     80.19%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMultAcc               0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMisc                  0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdDiv                    0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAdd              0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAlu              0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceCmp              0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAes                    0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAesMix                 0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash               0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash2              0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash             0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash2            0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma2              0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma3              0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdPredAlu                0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                31255     19.80%     99.99% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                  13      0.01%     99.99% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemRead               8      0.01%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.int_alu_accesses           4625791516                       # Number of integer alu accesses
system.cpu06.iq.int_inst_queue_reads      11706400741                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_wakeup_accesses   4736360559                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.int_inst_queue_writes      4752060494                       # Number of integer instruction queue writes
system.cpu06.iq.iqInstsAdded               4742955467                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqInstsIssued              4736605344                       # Number of instructions issued
system.cpu06.iq.iqNonSpecInstsAdded               490                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqSquashedInstsExamined       9104594                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedInstsIssued            8887                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedNonSpecRemoved          467                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.iqSquashedOperandsExamined     30474741                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.issued_per_cycle::samples   2233023427                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       2.121162                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.890236                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           1617206      0.07%      0.07% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1         499057503     22.35%     22.42% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2        1190736955     53.32%     75.75% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3         332837935     14.91%     90.65% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4         194122752      8.69%     99.34% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5           7350521      0.33%     99.67% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6           6817931      0.31%     99.98% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7            452065      0.02%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8             30559      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total    2233023427                       # Number of insts issued each cycle
system.cpu06.iq.rate                         2.121161                       # Inst issue rate
system.cpu06.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu06.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu06.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu06.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu06.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.wrAccesses                     34627                       # TLB accesses on write requests
system.cpu06.itb.wrMisses                         459                       # TLB misses on write requests
system.cpu06.memDep0.conflictingLoads            3448                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            288                       # Number of conflicting stores.
system.cpu06.memDep0.insertedLoads            7228639                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores             15990                       # Number of stores inserted to the mem dependence unit.
system.cpu06.misc_regfile_reads             258111037                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu06.numCycles                     2233025213                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean    16244339400                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value  16244339400                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value  16244339400                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON  743760372456                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED  16244339400                       # Cumulative time (in ticks) in various power states
system.cpu06.quiesceCycles                   49271219                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.rename.BlockCycles               1132718                       # Number of cycles rename is blocking
system.cpu06.rename.CommittedMaps          7422687477                       # Number of HB maps that are committed
system.cpu06.rename.IQFullEvents           1329896344                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.IdleCycles              388023605                       # Number of cycles rename is idle
system.cpu06.rename.ROBFullEvents               13444                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.RenameLookups         18961689597                       # Number of register rename lookups that rename has made
system.cpu06.rename.RenamedInsts           4743601240                       # Number of instructions processed by rename
system.cpu06.rename.RenamedOperands        7437806603                       # Number of destination operands rename has renamed
system.cpu06.rename.RunCycles               403366861                       # Number of cycles rename is running
system.cpu06.rename.SquashCycles               125911                       # Number of cycles rename is squashing
system.cpu06.rename.UnblockCycles          1440373174                       # Number of cycles rename is unblocking
system.cpu06.rename.UndoneMaps               15119066                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.fp_rename_lookups              45                       # Number of floating rename lookups
system.cpu06.rename.int_rename_lookups    11303337877                       # Number of integer rename lookups
system.cpu06.rename.serializeStallCycles         1158                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.serializingInsts               30                       # count of serializing insts renamed
system.cpu06.rename.skidInsts              2715996438                       # count of insts added to the skid buffer
system.cpu06.rename.tempSerializingInsts           29                       # count of temporary serializing insts renamed
system.cpu06.rob.rob_reads                 6857117989                       # The number of ROB reads
system.cpu06.rob.rob_writes                9487107436                       # The number of ROB writes
system.cpu06.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu07.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu07.branchPred.BTBLookups          119723439                       # Number of BTB lookups
system.cpu07.branchPred.RASInCorrect               41                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.condIncorrect          128032                       # Number of conditional branches incorrect
system.cpu07.branchPred.condPredicted       239057366                       # Number of conditional branches predicted
system.cpu07.branchPred.indirectHits        119626361                       # Number of indirect target hits.
system.cpu07.branchPred.indirectLookups     119723439                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectMisses          97078                       # Number of indirect misses.
system.cpu07.branchPred.lookups             239057366                       # Number of BP lookups
system.cpu07.branchPred.usedRAS                   319                       # Number of times the RAS was used to get a target.
system.cpu07.branchPredindirectMispredicted         4556                       # Number of mispredicted indirect branches.
system.cpu07.cc_regfile_reads              7396877466                       # number of cc regfile reads
system.cpu07.cc_regfile_writes             1380530419                       # number of cc regfile writes
system.cpu07.commit.amos                            0                       # Number of atomic instructions committed
system.cpu07.commit.branchMispredicts          128162                       # The number of times a branch was mispredicted
system.cpu07.commit.branches                238241460                       # Number of branches committed
system.cpu07.commit.bw_lim_events           118745149                       # number cycles where commit BW limit reached
system.cpu07.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.commitSquashedInsts       9126033                       # The number of squashed insts skipped by commit
system.cpu07.commit.committedInsts         1039139394                       # Number of instructions committed
system.cpu07.commit.committedOps           4745363074                       # Number of ops (including micro ops) committed
system.cpu07.commit.committed_per_cycle::samples   2233975268                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.124179                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.998109                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      1023745      0.05%      0.05% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1   1551617563     69.46%     69.50% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       272714      0.01%     69.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3    339949593     15.22%     84.73% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4        12612      0.00%     84.73% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5    111156591      4.98%     89.71% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6    110824398      4.96%     94.67% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7       372903      0.02%     94.68% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8    118745149      5.32%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total   2233975268                       # Number of insts commited each cycle
system.cpu07.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu07.commit.function_calls                 14                       # Number of function calls committed.
system.cpu07.commit.int_insts              4634042112                       # Number of committed integer instructions.
system.cpu07.commit.loads                     8244993                       # Number of loads committed
system.cpu07.commit.membars                        14                       # Number of memory barriers committed
system.cpu07.commit.op_class_0::No_OpClass    110962170      2.34%      2.34% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu     3849912191     81.13%     83.47% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult             1      0.00%     83.47% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv      776239541     16.36%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMultAcc            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMisc            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            1      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdDiv             0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAdd            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAlu            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceCmp            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAes             0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAesMix            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma2            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma3            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdPredAlu            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       8244985      0.17%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total      4745363074                       # Class of committed instruction
system.cpu07.commit.refs                      8249170                       # Number of memory references committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu07.committedInsts                1039139394                       # Number of Instructions Simulated
system.cpu07.committedOps                  4745363074                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.150990                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.150990                       # CPI: Total CPI of All Threads
system.cpu07.decode.BlockedCycles          1441445407                       # Number of cycles decode is blocked
system.cpu07.decode.DecodedInsts           4755835856                       # Number of instructions handled by decode
system.cpu07.decode.IdleCycles              194054446                       # Number of cycles decode is idle
system.cpu07.decode.RunCycles                17865259                       # Number of cycles decode is running
system.cpu07.decode.SquashCycles               128167                       # Number of cycles decode is squashing
system.cpu07.decode.UnblockCycles           581683966                       # Number of cycles decode is unblocking
system.cpu07.dtb.rdAccesses                   8265065                       # TLB accesses on read requests
system.cpu07.dtb.rdMisses                          32                       # TLB misses on read requests
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.wrAccesses                      8690                       # TLB accesses on write requests
system.cpu07.dtb.wrMisses                          26                       # TLB misses on write requests
system.cpu07.fetch.Branches                 239057366                       # Number of branches that fetch encountered
system.cpu07.fetch.CacheLines                   34834                       # Number of cache lines fetched
system.cpu07.fetch.Cycles                  2234993109                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.IcacheSquashes                 505                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.IcacheWaitRetryStallCycles          179                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.Insts                   1042462308                       # Number of instructions fetch has processed
system.cpu07.fetch.MiscStallCycles               8851                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles         3503                       # Number of stall cycles due to pending traps
system.cpu07.fetch.SquashCycles                256334                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.TlbCycles                        8                       # Number of cycles fetch has spent waiting for tlb
system.cpu07.fetch.branchRate                0.106952                       # Number of branch fetches per cycle
system.cpu07.fetch.icacheStallCycles            43428                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.predictedBranches        119626680                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.rate                      0.466389                       # Number of inst fetches per cycle
system.cpu07.fetch.rateDist::samples       2235177245                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            2.129712                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.384200                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0             1551655099     69.42%     69.42% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                 132223      0.01%     69.43% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2               55528203      2.48%     71.91% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                7954552      0.36%     72.27% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4               55659502      2.49%     74.76% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                 153329      0.01%     74.76% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6               55384530      2.48%     77.24% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                 159773      0.01%     77.25% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8              508550034     22.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total         2235177245                       # Number of instructions fetched each cycle (Total)
system.cpu07.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu07.idleCycles                          1148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.iew.branchMispredicts             130875                       # Number of branch mispredicts detected at execute
system.cpu07.iew.exec_branches              238325674                       # Number of branches executed
system.cpu07.iew.exec_nop                           0                       # number of nop insts executed
system.cpu07.iew.exec_rate                   2.124300                       # Inst execution rate
system.cpu07.iew.exec_refs                    8570842                       # number of memory reference insts executed
system.cpu07.iew.exec_stores                     8690                       # Number of stores executed
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.iewBlockCycles               1083326                       # Number of cycles IEW is blocking
system.cpu07.iew.iewDispLoadInsts             8279791                       # Number of dispatched load instructions
system.cpu07.iew.iewDispNonSpecInsts              129                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewDispSquashedInsts            2654                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispStoreInsts              17959                       # Number of dispatched store instructions
system.cpu07.iew.iewDispatchedInsts        4754488641                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewExecLoadInsts             8562152                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts           64776                       # Number of squashed instructions skipped in execute
system.cpu07.iew.iewExecutedInsts          4748189604                       # Number of executed instructions
system.cpu07.iew.iewIQFullEvents                  665                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.iewSquashCycles               128167                       # Number of cycles IEW is squashing
system.cpu07.iew.iewUnblockCycles                 720                       # Number of cycles IEW is unblocking
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.cacheBlocked        88504                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.lsq.thread0.forwLoads           1262                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.squashedLoads        34795                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.squashedStores        13782                       # Number of stores squashed
system.cpu07.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu07.iew.predictedNotTakenIncorrect        76529                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.predictedTakenIncorrect        54346                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.wb_consumers             12607670460                       # num instructions consuming a value
system.cpu07.iew.wb_count                  4747881451                       # cumulative count of insts written-back
system.cpu07.iew.wb_fanout                   0.353215                       # average fanout of values written-back
system.cpu07.iew.wb_producers              4453221011                       # num instructions producing a value
system.cpu07.iew.wb_rate                     2.124162                       # insts written-back per cycle
system.cpu07.iew.wb_sent                   4747883929                       # cumulative count of insts sent to commit
system.cpu07.int_regfile_reads            11297346589                       # number of integer regfile reads
system.cpu07.int_regfile_writes            6061940408                       # number of integer regfile writes
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu07.ipc                             0.464902                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.464902                       # IPC: Total IPC of All Threads
system.cpu07.iq.FU_type_0::No_OpClass       110969913      2.34%      2.34% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu          3852331112     81.13%     83.47% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                  1      0.00%     83.47% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv           776379410     16.35%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 1      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMultAcc             0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMisc                0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 1      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdDiv                  0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAdd            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAlu            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceCmp            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAes                  0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAesMix               0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash             0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma2            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma3            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdPredAlu              0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            8564132      0.18%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              9777      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemRead            30      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total           4748254385                       # Type of FU issued
system.cpu07.iq.fp_alu_accesses                    47                       # Number of floating point alu accesses
system.cpu07.iq.fp_inst_queue_reads                87                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_writes               41                       # Number of floating instruction queue writes
system.cpu07.iq.fu_busy_cnt                    266705                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.000056                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                212821     79.80%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMultAcc               0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMisc                  0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdDiv                    0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAdd              0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAlu              0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceCmp              0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAes                    0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAesMix                 0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash               0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash2              0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash             0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash2            0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma2              0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma3              0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdPredAlu                0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                53872     20.20%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   5      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemRead               7      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.int_alu_accesses           4637551130                       # Number of integer alu accesses
system.cpu07.iq.int_inst_queue_reads      11731966148                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_wakeup_accesses   4747881433                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.int_inst_queue_writes      4763614139                       # Number of integer instruction queue writes
system.cpu07.iq.iqInstsAdded               4754488318                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqInstsIssued              4748254385                       # Number of instructions issued
system.cpu07.iq.iqNonSpecInstsAdded               323                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqSquashedInstsExamined       9125537                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedInstsIssued           13520                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedNonSpecRemoved          300                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.iqSquashedOperandsExamined     30483992                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.issued_per_cycle::samples   2235177245                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       2.124330                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.896185                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           1657902      0.07%      0.07% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1         499059348     22.33%     22.40% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2        1190741537     53.27%     75.67% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3         332849913     14.89%     90.57% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4         194162045      8.69%     99.25% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5           8333111      0.37%     99.63% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6           7811657      0.35%     99.97% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7            515309      0.02%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8             46423      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total    2235177245                       # Number of insts issued each cycle
system.cpu07.iq.rate                         2.124329                       # Inst issue rate
system.cpu07.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu07.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu07.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu07.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu07.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.wrAccesses                     35250                       # TLB accesses on write requests
system.cpu07.itb.wrMisses                         425                       # TLB misses on write requests
system.cpu07.memDep0.conflictingLoads            2235                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            172                       # Number of conflicting stores.
system.cpu07.memDep0.insertedLoads            8279791                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             17959                       # Number of stores inserted to the mem dependence unit.
system.cpu07.misc_regfile_reads             263478809                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu07.numCycles                     2235178393                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean    15525521604                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value  15525521604                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value  15525521604                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON  744479190252                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED  15525521604                       # Cumulative time (in ticks) in various power states
system.cpu07.quiesceCycles                   47118039                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.rename.BlockCycles               1187541                       # Number of cycles rename is blocking
system.cpu07.rename.CommittedMaps          7438380472                       # Number of HB maps that are committed
system.cpu07.rename.IQFullEvents           1329611613                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.IdleCycles              388039127                       # Number of cycles rename is idle
system.cpu07.rename.ROBFullEvents               20181                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.RenameLookups         18990066544                       # Number of register rename lookups that rename has made
system.cpu07.rename.RenamedInsts           4755178253                       # Number of instructions processed by rename
system.cpu07.rename.RenamedOperands        7453575065                       # Number of destination operands rename has renamed
system.cpu07.rename.RunCycles               405439316                       # Number of cycles rename is running
system.cpu07.rename.SquashCycles               128167                       # Number of cycles rename is squashing
system.cpu07.rename.UnblockCycles          1440382076                       # Number of cycles rename is unblocking
system.cpu07.rename.UndoneMaps               15194533                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.fp_rename_lookups              27                       # Number of floating rename lookups
system.cpu07.rename.int_rename_lookups    11315940137                       # Number of integer rename lookups
system.cpu07.rename.serializeStallCycles         1018                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.serializingInsts               33                       # count of serializing insts renamed
system.cpu07.rename.skidInsts              2715597496                       # count of insts added to the skid buffer
system.cpu07.rename.tempSerializingInsts           33                       # count of temporary serializing insts renamed
system.cpu07.rob.rob_reads                 6869719187                       # The number of ROB reads
system.cpu07.rob.rob_writes                9510180353                       # The number of ROB writes
system.cpu07.timesIdled                            29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu08.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu08.branchPred.BTBLookups          120897847                       # Number of BTB lookups
system.cpu08.branchPred.RASInCorrect               14                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.condIncorrect          124754                       # Number of conditional branches incorrect
system.cpu08.branchPred.condPredicted       241133686                       # Number of conditional branches predicted
system.cpu08.branchPred.indirectHits        120652250                       # Number of indirect target hits.
system.cpu08.branchPred.indirectLookups     120897847                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectMisses         245597                       # Number of indirect misses.
system.cpu08.branchPred.lookups             241133686                       # Number of BP lookups
system.cpu08.branchPred.usedRAS                   316                       # Number of times the RAS was used to get a target.
system.cpu08.branchPredindirectMispredicted         4610                       # Number of mispredicted indirect branches.
system.cpu08.cc_regfile_reads              7407321877                       # number of cc regfile reads
system.cpu08.cc_regfile_writes             1386789210                       # number of cc regfile writes
system.cpu08.commit.amos                            0                       # Number of atomic instructions committed
system.cpu08.commit.branchMispredicts          124880                       # The number of times a branch was mispredicted
system.cpu08.commit.branches                240332122                       # Number of branches committed
system.cpu08.commit.bw_lim_events           120493828                       # number cycles where commit BW limit reached
system.cpu08.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.commitSquashedInsts       9108782                       # The number of squashed insts skipped by commit
system.cpu08.commit.committedInsts         1044359743                       # Number of instructions committed
system.cpu08.commit.committedOps           4756859960                       # Number of ops (including micro ops) committed
system.cpu08.commit.committed_per_cycle::samples   2240785561                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     2.122854                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.004639                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      6802224      0.30%      0.30% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1   1551768549     69.25%     69.55% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       267822      0.01%     69.57% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3    339102934     15.13%     84.70% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4        10997      0.00%     84.70% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5    111152868      4.96%     89.66% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6    110816360      4.95%     94.61% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7       369979      0.02%     94.62% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8    120493828      5.38%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total   2240785561                       # Number of insts commited each cycle
system.cpu08.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu08.commit.function_calls                 14                       # Number of function calls committed.
system.cpu08.commit.int_insts              4645542303                       # Number of committed integer instructions.
system.cpu08.commit.loads                     9290387                       # Number of loads committed
system.cpu08.commit.membars                        14                       # Number of memory barriers committed
system.cpu08.commit.op_class_0::No_OpClass    110962164      2.33%      2.33% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu     3860363548     81.15%     83.49% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             1      0.00%     83.49% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv      776239682     16.32%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMultAcc            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMisc            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            1      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdDiv             0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAdd            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAlu            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceCmp            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAes             0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAesMix            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma2            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma3            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdPredAlu            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       9290379      0.20%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total      4756859960                       # Class of committed instruction
system.cpu08.commit.refs                      9294564                       # Number of memory references committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu08.committedInsts                1044359743                       # Number of Instructions Simulated
system.cpu08.committedOps                  4756859960                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             2.146755                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       2.146755                       # CPI: Total CPI of All Threads
system.cpu08.decode.BlockedCycles          1447100629                       # Number of cycles decode is blocked
system.cpu08.decode.DecodedInsts           4767249402                       # Number of instructions handled by decode
system.cpu08.decode.IdleCycles              194459617                       # Number of cycles decode is idle
system.cpu08.decode.RunCycles                17701405                       # Number of cycles decode is running
system.cpu08.decode.SquashCycles               124885                       # Number of cycles decode is squashing
system.cpu08.decode.UnblockCycles           582596861                       # Number of cycles decode is unblocking
system.cpu08.dtb.rdAccesses                   9306641                       # TLB accesses on read requests
system.cpu08.dtb.rdMisses                          26                       # TLB misses on read requests
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.wrAccesses                      9432                       # TLB accesses on write requests
system.cpu08.dtb.wrMisses                          33                       # TLB misses on write requests
system.cpu08.fetch.Branches                 241133686                       # Number of branches that fetch encountered
system.cpu08.fetch.CacheLines                   30317                       # Number of cache lines fetched
system.cpu08.fetch.Cycles                  2241807454                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.IcacheSquashes                 618                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.IcacheWaitRetryStallCycles          182                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.Insts                   1047651242                       # Number of instructions fetch has processed
system.cpu08.fetch.MiscStallCycles               8735                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles         3205                       # Number of stall cycles due to pending traps
system.cpu08.fetch.SquashCycles                249770                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.TlbCycles                        6                       # Number of cycles fetch has spent waiting for tlb
system.cpu08.fetch.branchRate                0.107554                       # Number of branch fetches per cycle
system.cpu08.fetch.icacheStallCycles            38930                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.predictedBranches        120652566                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.rate                      0.467287                       # Number of inst fetches per cycle
system.cpu08.fetch.rateDist::samples       2241983397                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.128351                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.382876                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0             1556296018     69.42%     69.42% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                 218323      0.01%     69.43% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2               55611448      2.48%     71.91% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                8918703      0.40%     72.30% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4               55656581      2.48%     74.79% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                 148334      0.01%     74.79% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6               55373944      2.47%     77.26% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                 161150      0.01%     77.27% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8              509598896     22.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total         2241983397                       # Number of instructions fetched each cycle (Total)
system.cpu08.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu08.idleCycles                          1355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.iew.branchMispredicts             127360                       # Number of branch mispredicts detected at execute
system.cpu08.iew.exec_branches              240415838                       # Number of branches executed
system.cpu08.iew.exec_nop                           0                       # number of nop insts executed
system.cpu08.iew.exec_rate                   2.127357                       # Inst execution rate
system.cpu08.iew.exec_refs                   19444936                       # number of memory reference insts executed
system.cpu08.iew.exec_stores                     9432                       # Number of stores executed
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.iewBlockCycles               1080072                       # Number of cycles IEW is blocking
system.cpu08.iew.iewDispLoadInsts             9319601                       # Number of dispatched load instructions
system.cpu08.iew.iewDispNonSpecInsts              127                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewDispSquashedInsts            3081                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispStoreInsts              19506                       # Number of dispatched store instructions
system.cpu08.iew.iewDispatchedInsts        4765968037                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewExecLoadInsts            19435504                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts           54631                       # Number of squashed instructions skipped in execute
system.cpu08.iew.iewExecutedInsts          4769501481                       # Number of executed instructions
system.cpu08.iew.iewIQFullEvents                  647                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.iewSquashCycles               124885                       # Number of cycles IEW is squashing
system.cpu08.iew.iewUnblockCycles                 692                       # Number of cycles IEW is unblocking
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.cacheBlocked      2774264                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.lsq.thread0.forwLoads           1396                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.squashedLoads        29211                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.squashedStores        15329                       # Number of stores squashed
system.cpu08.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu08.iew.predictedNotTakenIncorrect        76751                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.predictedTakenIncorrect        50609                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.wb_consumers             12619850786                       # num instructions consuming a value
system.cpu08.iew.wb_count                  4759364328                       # cumulative count of insts written-back
system.cpu08.iew.wb_fanout                   0.353612                       # average fanout of values written-back
system.cpu08.iew.wb_producers              4462536308                       # num instructions producing a value
system.cpu08.iew.wb_rate                     2.122835                       # insts written-back per cycle
system.cpu08.iew.wb_sent                   4759366586                       # cumulative count of insts sent to commit
system.cpu08.int_regfile_reads            11329522990                       # number of integer regfile reads
system.cpu08.int_regfile_writes            6071334953                       # number of integer regfile writes
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu08.ipc                             0.465819                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.465819                       # IPC: Total IPC of All Threads
system.cpu08.iq.FU_type_0::No_OpClass       110970477      2.33%      2.33% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu          3862757180     80.99%     83.31% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  1      0.00%     83.31% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv           776379524     16.28%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 1      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMultAcc             0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMisc                0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 1      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdDiv                  0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAdd            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAlu            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceCmp            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAes                  0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAesMix               0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash             0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma2            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma3            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdPredAlu              0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead           19438300      0.41%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite             10582      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemRead            45      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total           4769556119                       # Type of FU issued
system.cpu08.iq.fp_alu_accesses                    69                       # Number of floating point alu accesses
system.cpu08.iq.fp_inst_queue_reads               124                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_writes               55                       # Number of floating instruction queue writes
system.cpu08.iq.fu_busy_cnt                   3312609                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.000695                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu               1411278     42.60%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMultAcc               0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMisc                  0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdDiv                    0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAdd              0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAlu              0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceCmp              0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAes                    0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAesMix                 0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash               0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash2              0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash             0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash2            0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma2              0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma3              0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdPredAlu                0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead              1901312     57.40%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   5      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemRead              14      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.int_alu_accesses           4661898182                       # Number of integer alu accesses
system.cpu08.iq.int_inst_queue_reads      11784424332                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_wakeup_accesses   4759364310                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.int_inst_queue_writes      4775076028                       # Number of integer instruction queue writes
system.cpu08.iq.iqInstsAdded               4765967716                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqInstsIssued              4769556119                       # Number of instructions issued
system.cpu08.iq.iqNonSpecInstsAdded               321                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqSquashedInstsExamined       9108044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedInstsIssued           16219                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedNonSpecRemoved          298                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.iqSquashedOperandsExamined     30510144                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.issued_per_cycle::samples   2241983397                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       2.127382                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.917657                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           4767647      0.21%      0.21% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1         499303647     22.27%     22.48% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2        1191603198     53.15%     75.63% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3         332989788     14.85%     90.49% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4         194702317      8.68%     99.17% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5           7551240      0.34%     99.51% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6           7495886      0.33%     99.84% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7           2021464      0.09%     99.93% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8           1548210      0.07%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total    2241983397                       # Number of insts issued each cycle
system.cpu08.iq.rate                         2.127381                       # Inst issue rate
system.cpu08.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu08.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu08.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu08.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu08.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.wrAccesses                     30729                       # TLB accesses on write requests
system.cpu08.itb.wrMisses                         421                       # TLB misses on write requests
system.cpu08.memDep0.conflictingLoads            4627                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            303                       # Number of conflicting stores.
system.cpu08.memDep0.insertedLoads            9319601                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores             19506                       # Number of stores inserted to the mem dependence unit.
system.cpu08.misc_regfile_reads             278533668                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu08.numCycles                     2241984752                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean    13257036360                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value  13257036360                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value  13257036360                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON  746747675496                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED  13257036360                       # Cumulative time (in ticks) in various power states
system.cpu08.quiesceCycles                   40311680                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.rename.BlockCycles               5671701                       # Number of cycles rename is blocking
system.cpu08.rename.CommittedMaps          7454062439                       # Number of HB maps that are committed
system.cpu08.rename.IQFullEvents           1330116292                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.IdleCycles              388858199                       # Number of cycles rename is idle
system.cpu08.rename.ROBFullEvents              610768                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.RenameLookups         19018178641                       # Number of register rename lookups that rename has made
system.cpu08.rename.RenamedInsts           4766619308                       # Number of instructions processed by rename
system.cpu08.rename.RenamedOperands        7469177498                       # Number of destination operands rename has renamed
system.cpu08.rename.RunCycles               405693165                       # Number of cycles rename is running
system.cpu08.rename.SquashCycles               124885                       # Number of cycles rename is squashing
system.cpu08.rename.UnblockCycles          1441634518                       # Number of cycles rename is unblocking
system.cpu08.rename.UndoneMaps               15114998                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.fp_rename_lookups              49                       # Number of floating rename lookups
system.cpu08.rename.int_rename_lookups    11328429705                       # Number of integer rename lookups
system.cpu08.rename.serializeStallCycles          929                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.serializingInsts               29                       # count of serializing insts renamed
system.cpu08.rename.skidInsts              2720327703                       # count of insts added to the skid buffer
system.cpu08.rename.tempSerializingInsts           28                       # count of temporary serializing insts renamed
system.cpu08.rob.rob_reads                 6886260436                       # The number of ROB reads
system.cpu08.rob.rob_writes                9533135434                       # The number of ROB writes
system.cpu08.timesIdled                            33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu09.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu09.branchPred.BTBLookups          121906065                       # Number of BTB lookups
system.cpu09.branchPred.RASInCorrect               18                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.condIncorrect          124291                       # Number of conditional branches incorrect
system.cpu09.branchPred.condPredicted       243244434                       # Number of conditional branches predicted
system.cpu09.branchPred.indirectHits        121717847                       # Number of indirect target hits.
system.cpu09.branchPred.indirectLookups     121906065                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectMisses         188218                       # Number of indirect misses.
system.cpu09.branchPred.lookups             243244434                       # Number of BP lookups
system.cpu09.branchPred.usedRAS                   253                       # Number of times the RAS was used to get a target.
system.cpu09.branchPredindirectMispredicted         3701                       # Number of mispredicted indirect branches.
system.cpu09.cc_regfile_reads              7417842804                       # number of cc regfile reads
system.cpu09.cc_regfile_writes             1393105744                       # number of cc regfile writes
system.cpu09.commit.amos                            0                       # Number of atomic instructions committed
system.cpu09.commit.branchMispredicts          124410                       # The number of times a branch was mispredicted
system.cpu09.commit.branches                242424006                       # Number of branches committed
system.cpu09.commit.bw_lim_events           122818636                       # number cycles where commit BW limit reached
system.cpu09.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.commitSquashedInsts       9190559                       # The number of squashed insts skipped by commit
system.cpu09.commit.committedInsts         1049581759                       # Number of instructions committed
system.cpu09.commit.committedOps           4768370428                       # Number of ops (including micro ops) committed
system.cpu09.commit.committed_per_cycle::samples   2250931611                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     2.118399                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.013784                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     16752785      0.74%      0.74% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1   1552105375     68.95%     69.70% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       269116      0.01%     69.71% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3    336644158     14.96%     84.67% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         8934      0.00%     84.67% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5    111150475      4.94%     89.60% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6    110817776      4.92%     94.53% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7       364356      0.02%     94.54% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8    122818636      5.46%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total   2250931611                       # Number of insts commited each cycle
system.cpu09.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu09.commit.function_calls                 14                       # Number of function calls committed.
system.cpu09.commit.int_insts              4657055199                       # Number of committed integer instructions.
system.cpu09.commit.loads                    10336046                       # Number of loads committed
system.cpu09.commit.membars                        14                       # Number of memory barriers committed
system.cpu09.commit.op_class_0::No_OpClass    110963145      2.33%      2.33% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu     3870822483     81.18%     83.50% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             1      0.00%     83.50% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv      776244575     16.28%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMultAcc            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMisc            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            1      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdDiv             0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAdd            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAlu            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceCmp            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAes             0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAesMix            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma2            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma3            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdPredAlu            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead      10336038      0.22%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total      4768370428                       # Class of committed instruction
system.cpu09.commit.refs                     10340223                       # Number of memory references committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu09.committedInsts                1049581759                       # Number of Instructions Simulated
system.cpu09.committedOps                  4768370428                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.145748                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.145748                       # CPI: Total CPI of All Threads
system.cpu09.decode.BlockedCycles          1456936526                       # Number of cycles decode is blocked
system.cpu09.decode.DecodedInsts           4778832612                       # Number of instructions handled by decode
system.cpu09.decode.IdleCycles              195271519                       # Number of cycles decode is idle
system.cpu09.decode.RunCycles                15413664                       # Number of cycles decode is running
system.cpu09.decode.SquashCycles               124415                       # Number of cycles decode is squashing
system.cpu09.decode.UnblockCycles           584390613                       # Number of cycles decode is unblocking
system.cpu09.dtb.rdAccesses                  10360379                       # TLB accesses on read requests
system.cpu09.dtb.rdMisses                          26                       # TLB misses on read requests
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.wrAccesses                      7727                       # TLB accesses on write requests
system.cpu09.dtb.wrMisses                          33                       # TLB misses on write requests
system.cpu09.fetch.Branches                 243244434                       # Number of branches that fetch encountered
system.cpu09.fetch.CacheLines                   25662                       # Number of cache lines fetched
system.cpu09.fetch.Cycles                  2251968060                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.IcacheSquashes                 443                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.IcacheWaitRetryStallCycles          198                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.Insts                   1052907373                       # Number of instructions fetch has processed
system.cpu09.fetch.MiscStallCycles               8668                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles         2384                       # Number of stall cycles due to pending traps
system.cpu09.fetch.SquashCycles                248830                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.TlbCycles                       10                       # Number of cycles fetch has spent waiting for tlb
system.cpu09.fetch.branchRate                0.108006                       # Number of branch fetches per cycle
system.cpu09.fetch.icacheStallCycles            33002                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.predictedBranches        121718100                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.rate                      0.467515                       # Number of inst fetches per cycle
system.cpu09.fetch.rateDist::samples       2252136737                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.123895                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.380010                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0             1564151891     69.45%     69.45% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                 433160      0.02%     69.47% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2               55724674      2.47%     71.95% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                9866024      0.44%     72.38% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4               55599915      2.47%     74.85% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                 201179      0.01%     74.86% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6               55324588      2.46%     77.32% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                 213934      0.01%     77.33% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8              510621372     22.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total         2252136737                       # Number of instructions fetched each cycle (Total)
system.cpu09.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu09.idleCycles                          1185                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.iew.branchMispredicts             126532                       # Number of branch mispredicts detected at execute
system.cpu09.iew.exec_branches              242515672                       # Number of branches executed
system.cpu09.iew.exec_nop                           0                       # number of nop insts executed
system.cpu09.iew.exec_rate                   2.131360                       # Inst execution rate
system.cpu09.iew.exec_refs                   39528272                       # number of memory reference insts executed
system.cpu09.iew.exec_stores                     7727                       # Number of stores executed
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.iewBlockCycles               1084371                       # Number of cycles IEW is blocking
system.cpu09.iew.iewDispLoadInsts            10373185                       # Number of dispatched load instructions
system.cpu09.iew.iewDispNonSpecInsts              168                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewDispSquashedInsts            1948                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispStoreInsts              15395                       # Number of dispatched store instructions
system.cpu09.iew.iewDispatchedInsts        4777560172                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewExecLoadInsts            39520545                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts           56483                       # Number of squashed instructions skipped in execute
system.cpu09.iew.iewExecutedInsts          4800116734                       # Number of executed instructions
system.cpu09.iew.iewIQFullEvents                  458                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.iewSquashCycles               124415                       # Number of cycles IEW is squashing
system.cpu09.iew.iewUnblockCycles                 418                       # Number of cycles IEW is unblocking
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.cacheBlocked      7980230                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.lsq.thread0.forwLoads           1240                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.squashedLoads        37136                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.squashedStores        11218                       # Number of stores squashed
system.cpu09.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu09.iew.predictedNotTakenIncorrect        74770                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.predictedTakenIncorrect        51762                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.wb_consumers             12632728251                       # num instructions consuming a value
system.cpu09.iew.wb_count                  4770941928                       # cumulative count of insts written-back
system.cpu09.iew.wb_fanout                   0.353987                       # average fanout of values written-back
system.cpu09.iew.wb_producers              4471825506                       # num instructions producing a value
system.cpu09.iew.wb_rate                     2.118406                       # insts written-back per cycle
system.cpu09.iew.wb_sent                   4770944440                       # cumulative count of insts sent to commit
system.cpu09.int_regfile_reads            11380251724                       # number of integer regfile reads
system.cpu09.int_regfile_writes            6080832005                       # number of integer regfile writes
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu09.ipc                             0.466038                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.466038                       # IPC: Total IPC of All Threads
system.cpu09.iq.FU_type_0::No_OpClass       110969363      2.31%      2.31% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu          3873284501     80.69%     83.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  1      0.00%     83.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv           776385320     16.17%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 1      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMultAcc             0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMisc                0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 1      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdDiv                  0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAdd            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAlu            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceCmp            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAes                  0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAesMix               0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash             0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma2            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma3            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdPredAlu              0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead           39525417      0.82%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              8573      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemRead            39      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total           4800173224                       # Type of FU issued
system.cpu09.iq.fp_alu_accesses                    58                       # Number of floating point alu accesses
system.cpu09.iq.fp_inst_queue_reads               107                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_writes               55                       # Number of floating instruction queue writes
system.cpu09.iq.fu_busy_cnt                   9117796                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.001899                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu               3639098     39.91%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMultAcc               0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMisc                  0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdDiv                    0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAdd              0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAlu              0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceCmp              0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAes                    0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAesMix                 0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash               0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash2              0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash             0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash2            0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma2              0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma3              0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdPredAlu                0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead              5478678     60.09%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                  11      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemRead               9      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.int_alu_accesses           4698321599                       # Number of integer alu accesses
system.cpu09.iq.int_inst_queue_reads      11861620348                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_wakeup_accesses   4770941910                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.int_inst_queue_writes      4786749830                       # Number of integer instruction queue writes
system.cpu09.iq.iqInstsAdded               4777559729                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqInstsIssued              4800173224                       # Number of instructions issued
system.cpu09.iq.iqNonSpecInstsAdded               443                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqSquashedInstsExamined       9189711                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedInstsIssued           19481                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedNonSpecRemoved          420                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.iqSquashedOperandsExamined     30596797                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.issued_per_cycle::samples   2252136737                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       2.131386                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.952173                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           9713649      0.43%      0.43% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1         500300131     22.21%     22.65% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2        1192224035     52.94%     75.58% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3         333823941     14.82%     90.41% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4         195664446      8.69%     99.09% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5           5044814      0.22%     99.32% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6           5966133      0.26%     99.58% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7           4922156      0.22%     99.80% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8           4477432      0.20%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total    2252136737                       # Number of insts issued each cycle
system.cpu09.iq.rate                         2.131385                       # Inst issue rate
system.cpu09.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu09.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu09.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu09.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu09.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.wrAccesses                     26001                       # TLB accesses on write requests
system.cpu09.itb.wrMisses                         348                       # TLB misses on write requests
system.cpu09.memDep0.conflictingLoads            3209                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            203                       # Number of conflicting stores.
system.cpu09.memDep0.insertedLoads           10373185                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores             15395                       # Number of stores inserted to the mem dependence unit.
system.cpu09.misc_regfile_reads             302820634                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu09.numCycles                     2252137922                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean     9873924858                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value   9873924858                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value   9873924858                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON  750130786998                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED   9873924858                       # Cumulative time (in ticks) in various power states
system.cpu09.quiesceCycles                   30158510                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.rename.BlockCycles              13215321                       # Number of cycles rename is blocking
system.cpu09.rename.CommittedMaps          7469768954                       # Number of HB maps that are committed
system.cpu09.rename.IQFullEvents           1330438175                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.IdleCycles              390485321                       # Number of cycles rename is idle
system.cpu09.rename.ROBFullEvents             1750636                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.RenameLookups         19046655122                       # Number of register rename lookups that rename has made
system.cpu09.rename.RenamedInsts           4778202143                       # Number of instructions processed by rename
system.cpu09.rename.RenamedOperands        7485008242                       # Number of destination operands rename has renamed
system.cpu09.rename.RunCycles               404221075                       # Number of cycles rename is running
system.cpu09.rename.SquashCycles               124415                       # Number of cycles rename is squashing
system.cpu09.rename.UnblockCycles          1444089766                       # Number of cycles rename is unblocking
system.cpu09.rename.UndoneMaps               15239227                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.fp_rename_lookups              49                       # Number of floating rename lookups
system.cpu09.rename.int_rename_lookups    11341091318                       # Number of integer rename lookups
system.cpu09.rename.serializeStallCycles          839                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.serializingInsts               32                       # count of serializing insts renamed
system.cpu09.rename.skidInsts              2729017721                       # count of insts added to the skid buffer
system.cpu09.rename.tempSerializingInsts           31                       # count of temporary serializing insts renamed
system.cpu09.rob.rob_reads                 6905673923                       # The number of ROB reads
system.cpu09.rob.rob_writes                9556327242                       # The number of ROB writes
system.cpu09.timesIdled                            32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu10.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu10.branchPred.BTBLookups          122944055                       # Number of BTB lookups
system.cpu10.branchPred.RASInCorrect               33                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.condIncorrect          124087                       # Number of conditional branches incorrect
system.cpu10.branchPred.condPredicted       245357059                       # Number of conditional branches predicted
system.cpu10.branchPred.indirectHits        122777702                       # Number of indirect target hits.
system.cpu10.branchPred.indirectLookups     122944055                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectMisses         166353                       # Number of indirect misses.
system.cpu10.branchPred.lookups             245357059                       # Number of BP lookups
system.cpu10.branchPred.usedRAS                   679                       # Number of times the RAS was used to get a target.
system.cpu10.branchPredindirectMispredicted         3364                       # Number of mispredicted indirect branches.
system.cpu10.cc_regfile_reads              7428370697                       # number of cc regfile reads
system.cpu10.cc_regfile_writes             1399430338                       # number of cc regfile writes
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed
system.cpu10.commit.branchMispredicts          124260                       # The number of times a branch was mispredicted
system.cpu10.commit.branches                244529681                       # Number of branches committed
system.cpu10.commit.bw_lim_events           124572200                       # number cycles where commit BW limit reached
system.cpu10.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.commitSquashedInsts       9183093                       # The number of squashed insts skipped by commit
system.cpu10.commit.committedInsts         1054854469                       # Number of instructions committed
system.cpu10.commit.committedOps           4779952021                       # Number of ops (including micro ops) committed
system.cpu10.commit.committed_per_cycle::samples   2258234215                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     2.116677                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.020215                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     22992133      1.02%      1.02% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1   1552292783     68.74%     69.76% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       268752      0.01%     69.77% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3    335769102     14.87%     84.64% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         4010      0.00%     84.64% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5    111154477      4.92%     89.56% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6    110816903      4.91%     94.47% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7       363855      0.02%     94.48% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8    124572200      5.52%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total   2258234215                       # Number of insts commited each cycle
system.cpu10.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu10.commit.function_calls                 14                       # Number of function calls committed.
system.cpu10.commit.int_insts              4668632499                       # Number of committed integer instructions.
system.cpu10.commit.loads                    11388947                       # Number of loads committed
system.cpu10.commit.membars                        14                       # Number of memory barriers committed
system.cpu10.commit.op_class_0::No_OpClass    110963004      2.32%      2.32% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu     3881352327     81.20%     83.52% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             1      0.00%     83.52% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv      776243564     16.24%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMultAcc            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMisc            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            1      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdDiv             0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAdd            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAlu            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceCmp            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAes             0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAesMix            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma2            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma3            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdPredAlu            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead      11388939      0.24%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total      4779952021                       # Class of committed instruction
system.cpu10.commit.refs                     11393124                       # Number of memory references committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu10.committedInsts                1054854469                       # Number of Instructions Simulated
system.cpu10.committedOps                  4779952021                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.141943                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.141943                       # CPI: Total CPI of All Threads
system.cpu10.decode.BlockedCycles          1463168989                       # Number of cycles decode is blocked
system.cpu10.decode.DecodedInsts           4790406166                       # Number of instructions handled by decode
system.cpu10.decode.IdleCycles              195744224                       # Number of cycles decode is idle
system.cpu10.decode.RunCycles                14968170                       # Number of cycles decode is running
system.cpu10.decode.SquashCycles               124265                       # Number of cycles decode is squashing
system.cpu10.decode.UnblockCycles           585430759                       # Number of cycles decode is unblocking
system.cpu10.dtb.rdAccesses                  11416943                       # TLB accesses on read requests
system.cpu10.dtb.rdMisses                          28                       # TLB misses on read requests
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.wrAccesses                      7016                       # TLB accesses on write requests
system.cpu10.dtb.wrMisses                          33                       # TLB misses on write requests
system.cpu10.fetch.Branches                 245357059                       # Number of branches that fetch encountered
system.cpu10.fetch.CacheLines                   26632                       # Number of cache lines fetched
system.cpu10.fetch.Cycles                  2259265852                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.IcacheSquashes                 532                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.IcacheWaitRetryStallCycles          201                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.Insts                   1058192129                       # Number of instructions fetch has processed
system.cpu10.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu10.fetch.MiscStallCycles               8710                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles         3635                       # Number of stall cycles due to pending traps
system.cpu10.fetch.SquashCycles                248530                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.TlbCycles                       18                       # Number of cycles fetch has spent waiting for tlb
system.cpu10.fetch.branchRate                0.108592                       # Number of branch fetches per cycle
system.cpu10.fetch.icacheStallCycles            33726                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.predictedBranches        122778381                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.rate                      0.468343                       # Number of inst fetches per cycle
system.cpu10.fetch.rateDist::samples       2259436407                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            2.122152                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.378494                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0             1569276684     69.45%     69.45% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                 475930      0.02%     69.48% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2               55870682      2.47%     71.95% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3               10771600      0.48%     72.42% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4               55655754      2.46%     74.89% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                 151234      0.01%     74.89% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6               55378693      2.45%     77.35% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                 162940      0.01%     77.35% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8              511692890     22.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total         2259436407                       # Number of instructions fetched each cycle (Total)
system.cpu10.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu10.idleCycles                          1613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.iew.branchMispredicts             126533                       # Number of branch mispredicts detected at execute
system.cpu10.iew.exec_branches              244623464                       # Number of branches executed
system.cpu10.iew.exec_nop                           0                       # number of nop insts executed
system.cpu10.iew.exec_rate                   2.134518                       # Inst execution rate
system.cpu10.iew.exec_refs                   51678683                       # number of memory reference insts executed
system.cpu10.iew.exec_stores                     7016                       # Number of stores executed
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.iewBlockCycles               1079239                       # Number of cycles IEW is blocking
system.cpu10.iew.iewDispLoadInsts            11429912                       # Number of dispatched load instructions
system.cpu10.iew.iewDispNonSpecInsts              107                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewDispSquashedInsts            1391                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispStoreInsts              13878                       # Number of dispatched store instructions
system.cpu10.iew.iewDispatchedInsts        4789135134                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewExecLoadInsts            51671667                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts           58326                       # Number of squashed instructions skipped in execute
system.cpu10.iew.iewExecutedInsts          4822810656                       # Number of executed instructions
system.cpu10.iew.iewIQFullEvents                  132                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.iewSquashCycles               124265                       # Number of cycles IEW is squashing
system.cpu10.iew.iewUnblockCycles                 132                       # Number of cycles IEW is unblocking
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.cacheBlocked     11009107                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.lsq.thread0.forwLoads           1306                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.squashedLoads        40962                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.squashedStores         9701                       # Number of stores squashed
system.cpu10.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu10.iew.predictedNotTakenIncorrect        73920                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.predictedTakenIncorrect        52613                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.wb_consumers             12645385931                       # num instructions consuming a value
system.cpu10.iew.wb_count                  4782538662                       # cumulative count of insts written-back
system.cpu10.iew.wb_fanout                   0.354377                       # average fanout of values written-back
system.cpu10.iew.wb_producers              4481237911                       # num instructions producing a value
system.cpu10.iew.wb_rate                     2.116694                       # insts written-back per cycle
system.cpu10.iew.wb_sent                   4782540920                       # cumulative count of insts sent to commit
system.cpu10.int_regfile_reads            11415076932                       # number of integer regfile reads
system.cpu10.int_regfile_writes            6090315376                       # number of integer regfile writes
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu10.ipc                             0.466866                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.466866                       # IPC: Total IPC of All Threads
system.cpu10.iq.FU_type_0::No_OpClass       110968505      2.30%      2.30% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu          3883831495     80.53%     82.83% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  1      0.00%     82.83% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv           776383970     16.10%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 1      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMultAcc             0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMisc                0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 1      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdDiv                  0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAdd            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAlu            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceCmp            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAes                  0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAesMix               0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash             0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma2            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma3            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdPredAlu              0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead           51677273      1.07%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              7702      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemRead            31      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total           4822868987                       # Type of FU issued
system.cpu10.iq.fp_alu_accesses                    48                       # Number of floating point alu accesses
system.cpu10.iq.fp_inst_queue_reads                89                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_writes               55                       # Number of floating instruction queue writes
system.cpu10.iq.fu_busy_cnt                  12410392                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.002573                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu               4847138     39.06%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMultAcc               0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMisc                  0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdDiv                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAdd              0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAlu              0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceCmp              0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAes                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAesMix                 0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash               0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash2              0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash             0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash2            0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma2              0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma3              0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdPredAlu                0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead              7563242     60.94%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   5      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemRead               7      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.int_alu_accesses           4724310826                       # Number of integer alu accesses
system.cpu10.iq.int_inst_queue_reads      11917607169                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_wakeup_accesses   4782538644                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.int_inst_queue_writes      4798318164                       # Number of integer instruction queue writes
system.cpu10.iq.iqInstsAdded               4789134867                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqInstsIssued              4822868987                       # Number of instructions issued
system.cpu10.iq.iqNonSpecInstsAdded               267                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqSquashedInstsExamined       9183083                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedInstsIssued           22490                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedNonSpecRemoved          244                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.iqSquashedOperandsExamined     30490712                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.issued_per_cycle::samples   2259436407                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       2.134545                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.974042                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0          13103373      0.58%      0.58% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1         500769282     22.16%     22.74% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2        1192794524     52.79%     75.54% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3         334200159     14.79%     90.33% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4         196181497      8.68%     99.01% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5           4076845      0.18%     99.19% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6           5557549      0.25%     99.44% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7           6570751      0.29%     99.73% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8           6182427      0.27%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total    2259436407                       # Number of insts issued each cycle
system.cpu10.iq.rate                         2.134544                       # Inst issue rate
system.cpu10.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu10.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu10.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu10.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.wrAccesses                     27435                       # TLB accesses on write requests
system.cpu10.itb.wrMisses                         812                       # TLB misses on write requests
system.cpu10.memDep0.conflictingLoads            2563                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            209                       # Number of conflicting stores.
system.cpu10.memDep0.insertedLoads           11429912                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores             13878                       # Number of stores inserted to the mem dependence unit.
system.cpu10.misc_regfile_reads             319189167                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu10.numCycles                     2259438020                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean     7441033185                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value   7441033185                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value   7441033185                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  752563678671                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED   7441033185                       # Cumulative time (in ticks) in various power states
system.cpu10.quiesceCycles                   22858412                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.rename.BlockCycles              18119926                       # Number of cycles rename is blocking
system.cpu10.rename.CommittedMaps          7485555179                       # Number of HB maps that are committed
system.cpu10.rename.IQFullEvents           1330753183                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.IdleCycles              391431212                       # Number of cycles rename is idle
system.cpu10.rename.ROBFullEvents             2415357                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.RenameLookups         19074969763                       # Number of register rename lookups that rename has made
system.cpu10.rename.RenamedInsts           4789775126                       # Number of instructions processed by rename
system.cpu10.rename.RenamedOperands        7500781910                       # Number of destination operands rename has renamed
system.cpu10.rename.RunCycles               404249407                       # Number of cycles rename is running
system.cpu10.rename.SquashCycles               124265                       # Number of cycles rename is squashing
system.cpu10.rename.UnblockCycles          1445510677                       # Number of cycles rename is unblocking
system.cpu10.rename.UndoneMaps               15226671                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.fp_rename_lookups              45                       # Number of floating rename lookups
system.cpu10.rename.int_rename_lookups    11353644750                       # Number of integer rename lookups
system.cpu10.rename.serializeStallCycles          920                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.serializingInsts               27                       # count of serializing insts renamed
system.cpu10.rename.skidInsts              2734345100                       # count of insts added to the skid buffer
system.cpu10.rename.tempSerializingInsts           26                       # count of temporary serializing insts renamed
system.cpu10.rob.rob_reads                 6922797090                       # The number of ROB reads
system.cpu10.rob.rob_writes                9579472562                       # The number of ROB writes
system.cpu10.timesIdled                            34                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu11.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu11.branchPred.BTBLookups          124037801                       # Number of BTB lookups
system.cpu11.branchPred.RASInCorrect               43                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.condIncorrect          123735                       # Number of conditional branches incorrect
system.cpu11.branchPred.condPredicted       247432787                       # Number of conditional branches predicted
system.cpu11.branchPred.indirectHits        123811044                       # Number of indirect target hits.
system.cpu11.branchPred.indirectLookups     124037801                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectMisses         226757                       # Number of indirect misses.
system.cpu11.branchPred.lookups             247432787                       # Number of BP lookups
system.cpu11.branchPred.usedRAS                   303                       # Number of times the RAS was used to get a target.
system.cpu11.branchPredindirectMispredicted         3851                       # Number of mispredicted indirect branches.
system.cpu11.cc_regfile_reads              7438778254                       # number of cc regfile reads
system.cpu11.cc_regfile_writes             1405672115                       # number of cc regfile writes
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed
system.cpu11.commit.branchMispredicts          123931                       # The number of times a branch was mispredicted
system.cpu11.commit.branches                246608559                       # Number of branches committed
system.cpu11.commit.bw_lim_events           125882078                       # number cycles where commit BW limit reached
system.cpu11.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.commitSquashedInsts       9210891                       # The number of squashed insts skipped by commit
system.cpu11.commit.committedInsts         1060033317                       # Number of instructions committed
system.cpu11.commit.committedOps           4791375139                       # Number of ops (including micro ops) committed
system.cpu11.commit.committed_per_cycle::samples   2263568384                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.116735                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.024582                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     26641564      1.18%      1.18% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1   1552357719     68.58%     69.76% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       268162      0.01%     69.77% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3    336096802     14.85%     84.62% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         4097      0.00%     84.62% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5    111145178      4.91%     89.53% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6    110817700      4.90%     94.42% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7       355084      0.02%     94.44% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8    125882078      5.56%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total   2263568384                       # Number of insts commited each cycle
system.cpu11.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu11.commit.function_calls                 14                       # Number of function calls committed.
system.cpu11.commit.int_insts              4680064872                       # Number of committed integer instructions.
system.cpu11.commit.loads                    12428789                       # Number of loads committed
system.cpu11.commit.membars                        14                       # Number of memory barriers committed
system.cpu11.commit.op_class_0::No_OpClass    110962932      2.32%      2.32% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu     3891736146     81.22%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             1      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv      776243093     16.20%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMultAcc            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMisc            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            1      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdDiv             0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAdd            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAlu            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceCmp            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAes             0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAesMix            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma2            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma3            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdPredAlu            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead      12428781      0.26%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total      4791375139                       # Class of committed instruction
system.cpu11.commit.refs                     12432966                       # Number of memory references committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu11.committedInsts                1060033317                       # Number of Instructions Simulated
system.cpu11.committedOps                  4791375139                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.136514                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.136514                       # CPI: Total CPI of All Threads
system.cpu11.decode.BlockedCycles          1466791673                       # Number of cycles decode is blocked
system.cpu11.decode.DecodedInsts           4801852074                       # Number of instructions handled by decode
system.cpu11.decode.IdleCycles              195906118                       # Number of cycles decode is idle
system.cpu11.decode.RunCycles                16162059                       # Number of cycles decode is running
system.cpu11.decode.SquashCycles               123936                       # Number of cycles decode is squashing
system.cpu11.decode.UnblockCycles           585791212                       # Number of cycles decode is unblocking
system.cpu11.dtb.rdAccesses                  12458017                       # TLB accesses on read requests
system.cpu11.dtb.rdMisses                          27                       # TLB misses on read requests
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.wrAccesses                      7571                       # TLB accesses on write requests
system.cpu11.dtb.wrMisses                          32                       # TLB misses on write requests
system.cpu11.fetch.Branches                 247432787                       # Number of branches that fetch encountered
system.cpu11.fetch.CacheLines                   23994                       # Number of cache lines fetched
system.cpu11.fetch.Cycles                  2264607649                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.IcacheSquashes                 585                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.IcacheWaitRetryStallCycles          173                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.Insts                   1063366468                       # Number of instructions fetch has processed
system.cpu11.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu11.fetch.MiscStallCycles               8613                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles         3436                       # Number of stall cycles due to pending traps
system.cpu11.fetch.SquashCycles                247872                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.TlbCycles                        4                       # Number of cycles fetch has spent waiting for tlb
system.cpu11.fetch.branchRate                0.109253                       # Number of branch fetches per cycle
system.cpu11.fetch.icacheStallCycles            31187                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.predictedBranches        123811347                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.rate                      0.469524                       # Number of inst fetches per cycle
system.cpu11.fetch.rateDist::samples       2264774998                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            2.122204                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.377870                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0             1572502037     69.43%     69.43% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                 509693      0.02%     69.46% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2               55901204      2.47%     71.92% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3               11791272      0.52%     72.44% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4               55644879      2.46%     74.90% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                 149709      0.01%     74.91% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6               55372595      2.44%     77.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                 163969      0.01%     77.36% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8              512739640     22.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total         2264774998                       # Number of instructions fetched each cycle (Total)
system.cpu11.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                     64                       # number of floating regfile writes
system.cpu11.idleCycles                          1384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.iew.branchMispredicts             125986                       # Number of branch mispredicts detected at execute
system.cpu11.iew.exec_branches              246704002                       # Number of branches executed
system.cpu11.iew.exec_nop                           0                       # number of nop insts executed
system.cpu11.iew.exec_rate                   2.136226                       # Inst execution rate
system.cpu11.iew.exec_refs                   56546481                       # number of memory reference insts executed
system.cpu11.iew.exec_stores                     7571                       # Number of stores executed
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.iewBlockCycles               1084435                       # Number of cycles IEW is blocking
system.cpu11.iew.iewDispLoadInsts            12469700                       # Number of dispatched load instructions
system.cpu11.iew.iewDispNonSpecInsts              156                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewDispSquashedInsts            1400                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispStoreInsts              14955                       # Number of dispatched store instructions
system.cpu11.iew.iewDispatchedInsts        4800586095                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewExecLoadInsts            56538910                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts           55404                       # Number of squashed instructions skipped in execute
system.cpu11.iew.iewExecutedInsts          4838074638                       # Number of executed instructions
system.cpu11.iew.iewIQFullEvents                   90                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.iewSquashCycles               123936                       # Number of cycles IEW is squashing
system.cpu11.iew.iewUnblockCycles                  95                       # Number of cycles IEW is unblocking
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.cacheBlocked     12057974                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.lsq.thread0.forwLoads           1178                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.squashedLoads        40908                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.squashedStores        10778                       # Number of stores squashed
system.cpu11.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu11.iew.predictedNotTakenIncorrect        74815                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.predictedTakenIncorrect        51171                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.wb_consumers             12659180040                       # num instructions consuming a value
system.cpu11.iew.wb_count                  4793975266                       # cumulative count of insts written-back
system.cpu11.iew.wb_fanout                   0.354729                       # average fanout of values written-back
system.cpu11.iew.wb_producers              4490573329                       # num instructions producing a value
system.cpu11.iew.wb_rate                     2.116754                       # insts written-back per cycle
system.cpu11.iew.wb_sent                   4793977848                       # cumulative count of insts sent to commit
system.cpu11.int_regfile_reads            11435215806                       # number of integer regfile reads
system.cpu11.int_regfile_writes            6099678453                       # number of integer regfile writes
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu11.ipc                             0.468052                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.468052                       # IPC: Total IPC of All Threads
system.cpu11.iq.FU_type_0::No_OpClass       110968939      2.29%      2.29% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu          3894224878     80.49%     82.78% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  1      0.00%     82.78% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv           776383271     16.05%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMultAcc             0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMisc                0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 1      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdDiv                  0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAdd            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAlu            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceCmp            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAes                  0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAesMix               0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash             0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma2            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma3            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdPredAlu              0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead           56544626      1.17%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              8284      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemRead            41      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total           4838130049                       # Type of FU issued
system.cpu11.iq.fp_alu_accesses                    60                       # Number of floating point alu accesses
system.cpu11.iq.fp_inst_queue_reads               110                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_wakeup_accesses           17                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_writes               21                       # Number of floating instruction queue writes
system.cpu11.iq.fu_busy_cnt                  13598048                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.002811                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu               5312997     39.07%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMultAcc               0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMisc                  0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdDiv                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAdd              0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAlu              0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceCmp              0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAes                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAesMix                 0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash               0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash2              0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash             0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash2            0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma2              0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma3              0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdPredAlu                0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead              8285038     60.93%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   3      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemRead              10      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.int_alu_accesses           4740759098                       # Number of integer alu accesses
system.cpu11.iq.int_inst_queue_reads      11954652769                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_wakeup_accesses   4793975249                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.int_inst_queue_writes      4809796999                       # Number of integer instruction queue writes
system.cpu11.iq.iqInstsAdded               4800585684                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqInstsIssued              4838130049                       # Number of instructions issued
system.cpu11.iq.iqNonSpecInstsAdded               411                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqSquashedInstsExamined       9210923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedInstsIssued           19742                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedNonSpecRemoved          388                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.iqSquashedOperandsExamined     30575113                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.issued_per_cycle::samples   2264774998                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       2.136252                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.985859                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0          15736363      0.69%      0.69% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1         500938238     22.12%     22.81% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2        1192992746     52.68%     75.49% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3         334332825     14.76%     90.25% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4         196374919      8.67%     98.92% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5           4390787      0.19%     99.12% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6           6082338      0.27%     99.39% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7           7154051      0.32%     99.70% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8           6772731      0.30%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total    2264774998                       # Number of insts issued each cycle
system.cpu11.iq.rate                         2.136251                       # Inst issue rate
system.cpu11.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu11.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu11.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu11.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.wrAccesses                     24456                       # TLB accesses on write requests
system.cpu11.itb.wrMisses                         471                       # TLB misses on write requests
system.cpu11.memDep0.conflictingLoads            3059                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            224                       # Number of conflicting stores.
system.cpu11.memDep0.insertedLoads           12469700                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             14955                       # Number of stores inserted to the mem dependence unit.
system.cpu11.misc_regfile_reads             328218050                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu11.numCycles                     2264776382                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean     5660999334                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value   5660999334                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value   5660999334                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  754343712522                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED   5660999334                       # Cumulative time (in ticks) in various power states
system.cpu11.quiesceCycles                   17520050                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.rename.BlockCycles              21283452                       # Number of cycles rename is blocking
system.cpu11.rename.CommittedMaps          7501143974                       # Number of HB maps that are committed
system.cpu11.rename.IQFullEvents           1330748432                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.IdleCycles              391758015                       # Number of cycles rename is idle
system.cpu11.rename.ROBFullEvents             2644733                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.RenameLookups         19103156527                       # Number of register rename lookups that rename has made
system.cpu11.rename.RenamedInsts           4801224320                       # Number of instructions processed by rename
system.cpu11.rename.RenamedOperands        7516408624                       # Number of destination operands rename has renamed
system.cpu11.rename.RunCycles               405606316                       # Number of cycles rename is running
system.cpu11.rename.SquashCycles               123936                       # Number of cycles rename is squashing
system.cpu11.rename.UnblockCycles          1446002543                       # Number of cycles rename is unblocking
system.cpu11.rename.UndoneMaps               15264589                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.fp_rename_lookups              11                       # Number of floating rename lookups
system.cpu11.rename.int_rename_lookups    11366195510                       # Number of integer rename lookups
system.cpu11.rename.serializeStallCycles          736                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.serializingInsts               31                       # count of serializing insts renamed
system.cpu11.rename.skidInsts              2735812684                       # count of insts added to the skid buffer
system.cpu11.rename.tempSerializingInsts           30                       # count of temporary serializing insts renamed
system.cpu11.rob.rob_reads                 6938272297                       # The number of ROB reads
system.cpu11.rob.rob_writes                9602378866                       # The number of ROB writes
system.cpu11.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu12.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu12.branchPred.BTBLookups          125114028                       # Number of BTB lookups
system.cpu12.branchPred.RASInCorrect               56                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.condIncorrect          123092                       # Number of conditional branches incorrect
system.cpu12.branchPred.condPredicted       249518778                       # Number of conditional branches predicted
system.cpu12.branchPred.indirectHits        124856032                       # Number of indirect target hits.
system.cpu12.branchPred.indirectLookups     125114028                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectMisses         257996                       # Number of indirect misses.
system.cpu12.branchPred.lookups             249518778                       # Number of BP lookups
system.cpu12.branchPred.usedRAS                  1011                       # Number of times the RAS was used to get a target.
system.cpu12.branchPredindirectMispredicted         3688                       # Number of mispredicted indirect branches.
system.cpu12.cc_regfile_reads              7449207247                       # number of cc regfile reads
system.cpu12.cc_regfile_writes             1411934715                       # number of cc regfile writes
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed
system.cpu12.commit.branchMispredicts          123419                       # The number of times a branch was mispredicted
system.cpu12.commit.branches                248690262                       # Number of branches committed
system.cpu12.commit.bw_lim_events           127193188                       # number cycles where commit BW limit reached
system.cpu12.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.commitSquashedInsts       9209153                       # The number of squashed insts skipped by commit
system.cpu12.commit.committedInsts         1065221657                       # Number of instructions committed
system.cpu12.commit.committedOps           4802817119                       # Number of ops (including micro ops) committed
system.cpu12.commit.committed_per_cycle::samples   2269256020                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     2.116472                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.028937                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     30638748      1.35%      1.35% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1   1552425730     68.41%     69.76% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       268470      0.01%     69.77% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3    336423737     14.83%     84.60% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         4335      0.00%     84.60% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5    111137755      4.90%     89.50% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6    110816780      4.88%     94.38% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7       347277      0.02%     94.39% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8    127193188      5.61%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total   2269256020                       # Number of insts commited each cycle
system.cpu12.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu12.commit.function_calls                 14                       # Number of function calls committed.
system.cpu12.commit.int_insts              4691514525                       # Number of committed integer instructions.
system.cpu12.commit.loads                    13469598                       # Number of loads committed
system.cpu12.commit.membars                        14                       # Number of memory barriers committed
system.cpu12.commit.op_class_0::No_OpClass    110963080      2.31%      2.31% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu     3902136523     81.25%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             1      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv      776243739     16.16%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMultAcc            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMisc            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            1      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdDiv             0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAdd            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAlu            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceCmp            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAes             0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAesMix            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma2            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma3            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdPredAlu            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead      13469590      0.28%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total      4802817119                       # Class of committed instruction
system.cpu12.commit.refs                     13473775                       # Number of memory references committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu12.committedInsts                1065221657                       # Number of Instructions Simulated
system.cpu12.committedOps                  4802817119                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.131447                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.131447                       # CPI: Total CPI of All Threads
system.cpu12.decode.BlockedCycles          1470755371                       # Number of cycles decode is blocked
system.cpu12.decode.DecodedInsts           4813271177                       # Number of instructions handled by decode
system.cpu12.decode.IdleCycles              196073147                       # Number of cycles decode is idle
system.cpu12.decode.RunCycles                17354853                       # Number of cycles decode is running
system.cpu12.decode.SquashCycles               123424                       # Number of cycles decode is squashing
system.cpu12.decode.UnblockCycles           586154448                       # Number of cycles decode is unblocking
system.cpu12.dtb.rdAccesses                  13505370                       # TLB accesses on read requests
system.cpu12.dtb.rdMisses                          26                       # TLB misses on read requests
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.wrAccesses                      6932                       # TLB accesses on write requests
system.cpu12.dtb.wrMisses                          33                       # TLB misses on write requests
system.cpu12.fetch.Branches                 249518778                       # Number of branches that fetch encountered
system.cpu12.fetch.CacheLines                   23701                       # Number of cache lines fetched
system.cpu12.fetch.Cycles                  2270286292                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.IcacheSquashes                 418                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.IcacheWaitRetryStallCycles          191                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.Insts                   1068567545                       # Number of instructions fetch has processed
system.cpu12.fetch.MiscStallCycles               8614                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles        11864                       # Number of stall cycles due to pending traps
system.cpu12.fetch.SquashCycles                246848                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.TlbCycles                        8                       # Number of cycles fetch has spent waiting for tlb
system.cpu12.fetch.branchRate                0.109898                       # Number of branch fetches per cycle
system.cpu12.fetch.icacheStallCycles            30850                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.predictedBranches        124857043                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.rate                      0.470638                       # Number of inst fetches per cycle
system.cpu12.fetch.rateDist::samples       2270461243                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.121908                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.377073                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0             1576081121     69.42%     69.42% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                 538962      0.02%     69.44% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2               55936069      2.46%     71.90% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3               12803439      0.56%     72.47% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4               55640581      2.45%     74.92% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                 146327      0.01%     74.93% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6               55380921      2.44%     77.36% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                 160975      0.01%     77.37% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8              513772848     22.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total         2270461243                       # Number of instructions fetched each cycle (Total)
system.cpu12.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                     64                       # number of floating regfile writes
system.cpu12.idleCycles                          2440                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.iew.branchMispredicts             125967                       # Number of branch mispredicts detected at execute
system.cpu12.iew.exec_branches              248790619                       # Number of branches executed
system.cpu12.iew.exec_nop                           0                       # number of nop insts executed
system.cpu12.iew.exec_rate                   2.137632                       # Inst execution rate
system.cpu12.iew.exec_refs                   61441541                       # number of memory reference insts executed
system.cpu12.iew.exec_stores                     6932                       # Number of stores executed
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.iewBlockCycles               1082916                       # Number of cycles IEW is blocking
system.cpu12.iew.iewDispLoadInsts            13517166                       # Number of dispatched load instructions
system.cpu12.iew.iewDispNonSpecInsts              822                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewDispSquashedInsts            1108                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispStoreInsts              14571                       # Number of dispatched store instructions
system.cpu12.iew.iewDispatchedInsts        4812026336                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewExecLoadInsts            61434609                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts           58517                       # Number of squashed instructions skipped in execute
system.cpu12.iew.iewExecutedInsts          4853415039                       # Number of executed instructions
system.cpu12.iew.iewIQFullEvents                  153                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.iewSquashCycles               123424                       # Number of cycles IEW is squashing
system.cpu12.iew.iewUnblockCycles                 148                       # Number of cycles IEW is unblocking
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.cacheBlocked     13107876                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.lsq.thread0.forwLoads           1204                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.squashedLoads        47565                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.squashedStores        10394                       # Number of stores squashed
system.cpu12.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu12.iew.predictedNotTakenIncorrect        74157                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.predictedTakenIncorrect        51810                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.wb_consumers             12672545879                       # num instructions consuming a value
system.cpu12.iew.wb_count                  4805461545                       # cumulative count of insts written-back
system.cpu12.iew.wb_fanout                   0.355094                       # average fanout of values written-back
system.cpu12.iew.wb_producers              4499946598                       # num instructions producing a value
system.cpu12.iew.wb_rate                     2.116511                       # insts written-back per cycle
system.cpu12.iew.wb_sent                   4805465193                       # cumulative count of insts sent to commit
system.cpu12.int_regfile_reads            11455464216                       # number of integer regfile reads
system.cpu12.int_regfile_writes            6109089303                       # number of integer regfile writes
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu12.ipc                             0.469165                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.469165                       # IPC: Total IPC of All Threads
system.cpu12.iq.FU_type_0::No_OpClass       110968820      2.29%      2.29% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu          3904670407     80.45%     82.74% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  1      0.00%     82.74% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv           776383911     16.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMultAcc             0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMisc                0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 1      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdDiv                  0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAdd            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAlu            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceCmp            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAes                  0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAesMix               0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash             0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma2            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma3            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdPredAlu              0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead           61442755      1.27%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              7620      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemRead            40      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total           4853473563                       # Type of FU issued
system.cpu12.iq.fp_alu_accesses                    61                       # Number of floating point alu accesses
system.cpu12.iq.fp_inst_queue_reads               110                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_wakeup_accesses           17                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_writes               21                       # Number of floating instruction queue writes
system.cpu12.iq.fu_busy_cnt                  14787252                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.003047                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu               5777298     39.07%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMultAcc               0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMisc                  0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdDiv                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAdd              0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAlu              0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceCmp              0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAes                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAesMix                 0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash               0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash2              0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash             0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash2            0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma2              0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma3              0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdPredAlu                0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead              9009936     60.93%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   6      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemRead              12      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.int_alu_accesses           4757291934                       # Number of integer alu accesses
system.cpu12.iq.int_inst_queue_reads      11992210799                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_wakeup_accesses   4805461528                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.int_inst_queue_writes      4821235501                       # Number of integer instruction queue writes
system.cpu12.iq.iqInstsAdded               4812023926                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqInstsIssued              4853473563                       # Number of instructions issued
system.cpu12.iq.iqNonSpecInstsAdded              2410                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqSquashedInstsExamined       9209184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedInstsIssued           15295                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedNonSpecRemoved         2387                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.iqSquashedOperandsExamined     30376212                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.issued_per_cycle::samples   2270461243                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       2.137660                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.997757                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0          18701434      0.82%      0.82% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1         501103326     22.07%     22.89% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2        1193192950     52.55%     75.45% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3         334463307     14.73%     90.18% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4         196575394      8.66%     98.84% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5           4714109      0.21%     99.04% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6           6612536      0.29%     99.34% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7           7738417      0.34%     99.68% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8           7359770      0.32%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total    2270461243                       # Number of insts issued each cycle
system.cpu12.iq.rate                         2.137657                       # Inst issue rate
system.cpu12.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu12.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu12.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu12.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.wrAccesses                     24915                       # TLB accesses on write requests
system.cpu12.itb.wrMisses                        1223                       # TLB misses on write requests
system.cpu12.memDep0.conflictingLoads            4301                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            837                       # Number of conflicting stores.
system.cpu12.memDep0.insertedLoads           13517166                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores             14571                       # Number of stores inserted to the mem dependence unit.
system.cpu12.misc_regfile_reads             337289094                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu12.numCycles                     2270463683                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean     3765338892                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value   3765338892                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value   3765338892                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  756239372964                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED   3765338892                       # Cumulative time (in ticks) in various power states
system.cpu12.quiesceCycles                   11832749                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.rename.BlockCycles              24778503                       # Number of cycles rename is blocking
system.cpu12.rename.CommittedMaps          7516758222                       # Number of HB maps that are committed
system.cpu12.rename.IQFullEvents           1330844106                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.IdleCycles              392088493                       # Number of cycles rename is idle
system.cpu12.rename.ROBFullEvents             2876777                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.RenameLookups         19131085138                       # Number of register rename lookups that rename has made
system.cpu12.rename.RenamedInsts           4812648160                       # Number of instructions processed by rename
system.cpu12.rename.RenamedOperands        7531982785                       # Number of destination operands rename has renamed
system.cpu12.rename.RunCycles               406967572                       # Number of cycles rename is running
system.cpu12.rename.SquashCycles               123424                       # Number of cycles rename is squashing
system.cpu12.rename.UnblockCycles          1446502434                       # Number of cycles rename is unblocking
system.cpu12.rename.UndoneMaps               15224502                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.fp_rename_lookups              15                       # Number of floating rename lookups
system.cpu12.rename.int_rename_lookups    11378579831                       # Number of integer rename lookups
system.cpu12.rename.serializeStallCycles          817                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.serializingInsts               30                       # count of serializing insts renamed
system.cpu12.rename.skidInsts              2737565069                       # count of insts added to the skid buffer
system.cpu12.rename.tempSerializingInsts           29                       # count of temporary serializing insts renamed
system.cpu12.rob.rob_reads                 6954089065                       # The number of ROB reads
system.cpu12.rob.rob_writes                9625257925                       # The number of ROB writes
system.cpu12.timesIdled                           154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu13.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu13.branchPred.BTBLookups          126206742                       # Number of BTB lookups
system.cpu13.branchPred.RASInCorrect               32                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.condIncorrect          128259                       # Number of conditional branches incorrect
system.cpu13.branchPred.condPredicted       251645102                       # Number of conditional branches predicted
system.cpu13.branchPred.indirectHits        125931057                       # Number of indirect target hits.
system.cpu13.branchPred.indirectLookups     126206742                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectMisses         275685                       # Number of indirect misses.
system.cpu13.branchPred.lookups             251645102                       # Number of BP lookups
system.cpu13.branchPred.usedRAS                  3571                       # Number of times the RAS was used to get a target.
system.cpu13.branchPredindirectMispredicted         3207                       # Number of mispredicted indirect branches.
system.cpu13.cc_regfile_reads              7459695221                       # number of cc regfile reads
system.cpu13.cc_regfile_writes             1418244465                       # number of cc regfile writes
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed
system.cpu13.commit.branchMispredicts          128511                       # The number of times a branch was mispredicted
system.cpu13.commit.branches                250777856                       # Number of branches committed
system.cpu13.commit.bw_lim_events           128504890                       # number cycles where commit BW limit reached
system.cpu13.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.commitSquashedInsts       9393367                       # The number of squashed insts skipped by commit
system.cpu13.commit.committedInsts         1070431492                       # Number of instructions committed
system.cpu13.commit.committedOps           4814298587                       # Number of ops (including micro ops) committed
system.cpu13.commit.committed_per_cycle::samples   2271398664                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.119530                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.033137                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     31086109      1.37%      1.37% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1   1552492789     68.35%     69.72% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       268988      0.01%     69.73% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3    336748764     14.83%     84.56% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         4729      0.00%     84.56% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5    111133102      4.89%     89.45% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6    110817067      4.88%     94.33% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7       342226      0.02%     94.34% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8    128504890      5.66%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total   2271398664                       # Number of insts commited each cycle
system.cpu13.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu13.commit.function_calls                 14                       # Number of function calls committed.
system.cpu13.commit.int_insts              4703000919                       # Number of committed integer instructions.
system.cpu13.commit.loads                    14513531                       # Number of loads committed
system.cpu13.commit.membars                        14                       # Number of memory barriers committed
system.cpu13.commit.op_class_0::No_OpClass    110963108      2.30%      2.30% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu     3912573417     81.27%     83.57% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             1      0.00%     83.57% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv      776244352     16.12%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMultAcc            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMisc            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            1      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdDiv             0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAdd            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAlu            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceCmp            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAes             0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAesMix            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma2            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma3            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdPredAlu            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead      14513523      0.30%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total      4814298587                       # Class of committed instruction
system.cpu13.commit.refs                     14517708                       # Number of memory references committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu13.committedInsts                1070431492                       # Number of Instructions Simulated
system.cpu13.committedOps                  4814298587                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.123099                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.123099                       # CPI: Total CPI of All Threads
system.cpu13.decode.BlockedCycles          1471130496                       # Number of cycles decode is blocked
system.cpu13.decode.DecodedInsts           4824996768                       # Number of instructions handled by decode
system.cpu13.decode.IdleCycles              196255570                       # Number of cycles decode is idle
system.cpu13.decode.RunCycles                18607100                       # Number of cycles decode is running
system.cpu13.decode.SquashCycles               128516                       # Number of cycles decode is squashing
system.cpu13.decode.UnblockCycles           586508576                       # Number of cycles decode is unblocking
system.cpu13.dtb.rdAccesses                  14553716                       # TLB accesses on read requests
system.cpu13.dtb.rdMisses                          28                       # TLB misses on read requests
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.wrAccesses                      6923                       # TLB accesses on write requests
system.cpu13.dtb.wrMisses                          33                       # TLB misses on write requests
system.cpu13.fetch.Branches                 251645102                       # Number of branches that fetch encountered
system.cpu13.fetch.CacheLines                   41963                       # Number of cache lines fetched
system.cpu13.fetch.Cycles                  2272424253                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.IcacheSquashes                 620                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.IcacheWaitRetryStallCycles          182                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.Insts                   1073894417                       # Number of instructions fetch has processed
system.cpu13.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu13.fetch.MiscStallCycles               8460                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles        15325                       # Number of stall cycles due to pending traps
system.cpu13.fetch.SquashCycles                257032                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.TlbCycles                        4                       # Number of cycles fetch has spent waiting for tlb
system.cpu13.fetch.branchRate                0.110729                       # Number of branch fetches per cycle
system.cpu13.fetch.icacheStallCycles            53518                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.predictedBranches        125934628                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.rate                      0.472533                       # Number of inst fetches per cycle
system.cpu13.fetch.rateDist::samples       2272630258                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.125057                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.377914                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0             1576080801     69.35%     69.35% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                 574841      0.03%     69.38% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2               55970811      2.46%     71.84% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3               13820239      0.61%     72.45% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4               55634690      2.45%     74.89% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                 158171      0.01%     74.90% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6               55400528      2.44%     77.34% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                 163020      0.01%     77.35% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8              514827157     22.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total         2272630258                       # Number of instructions fetched each cycle (Total)
system.cpu13.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu13.idleCycles                          1269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.iew.branchMispredicts             132041                       # Number of branch mispredicts detected at execute
system.cpu13.iew.exec_branches              250889297                       # Number of branches executed
system.cpu13.iew.exec_nop                           0                       # number of nop insts executed
system.cpu13.iew.exec_rate                   2.142386                       # Inst execution rate
system.cpu13.iew.exec_refs                   66350725                       # number of memory reference insts executed
system.cpu13.iew.exec_stores                     6923                       # Number of stores executed
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.iewBlockCycles               1104660                       # Number of cycles IEW is blocking
system.cpu13.iew.iewDispLoadInsts            14576330                       # Number of dispatched load instructions
system.cpu13.iew.iewDispNonSpecInsts             1987                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewDispSquashedInsts            1070                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispStoreInsts              14842                       # Number of dispatched store instructions
system.cpu13.iew.iewDispatchedInsts        4823692153                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewExecLoadInsts            66343802                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts           71935                       # Number of squashed instructions skipped in execute
system.cpu13.iew.iewExecutedInsts          4868852906                       # Number of executed instructions
system.cpu13.iew.iewIQFullEvents                  117                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.iewSquashCycles               128516                       # Number of cycles IEW is squashing
system.cpu13.iew.iewUnblockCycles                 133                       # Number of cycles IEW is unblocking
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.cacheBlocked     14161410                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.lsq.thread0.forwLoads           1191                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.squashedLoads        62796                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.squashedStores        10665                       # Number of stores squashed
system.cpu13.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu13.iew.predictedNotTakenIncorrect        74888                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.predictedTakenIncorrect        57153                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.wb_consumers             12685951472                       # num instructions consuming a value
system.cpu13.iew.wb_count                  4817033396                       # cumulative count of insts written-back
system.cpu13.iew.wb_fanout                   0.355462                       # average fanout of values written-back
system.cpu13.iew.wb_producers              4509372450                       # num instructions producing a value
system.cpu13.iew.wb_rate                     2.119584                       # insts written-back per cycle
system.cpu13.iew.wb_sent                   4817038397                       # cumulative count of insts sent to commit
system.cpu13.int_regfile_reads            11475815198                       # number of integer regfile reads
system.cpu13.int_regfile_writes            6118571279                       # number of integer regfile writes
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu13.ipc                             0.471010                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.471010                       # IPC: Total IPC of All Threads
system.cpu13.iq.FU_type_0::No_OpClass       110969359      2.28%      2.28% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu          3915207771     80.41%     82.69% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  1      0.00%     82.69% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv           776385370     15.95%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 1      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMultAcc             0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMisc                0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 1      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdDiv                  0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAdd            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAlu            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceCmp            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAes                  0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAesMix               0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash             0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma2            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma3            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdPredAlu              0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead           66354749      1.36%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              7544      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemRead            42      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total           4868924846                       # Type of FU issued
system.cpu13.iq.fp_alu_accesses                    63                       # Number of floating point alu accesses
system.cpu13.iq.fp_inst_queue_reads               115                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_writes               55                       # Number of floating instruction queue writes
system.cpu13.iq.fu_busy_cnt                  15960954                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.003278                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu               6233370     39.05%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMultAcc               0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMisc                  0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdDiv                    0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAdd              0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAlu              0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceCmp              0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAes                    0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAesMix                 0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash               0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash2              0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash             0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash2            0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma2              0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma3              0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdPredAlu                0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead              9727568     60.95%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   5      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemRead              11      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.int_alu_accesses           4773916378                       # Number of integer alu accesses
system.cpu13.iq.int_inst_queue_reads      12026466496                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_wakeup_accesses   4817033378                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.int_inst_queue_writes      4833085636                       # Number of integer instruction queue writes
system.cpu13.iq.iqInstsAdded               4823686582                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqInstsIssued              4868924846                       # Number of instructions issued
system.cpu13.iq.iqNonSpecInstsAdded              5571                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqSquashedInstsExamined       9393536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedInstsIssued           25712                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedNonSpecRemoved         5548                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.iqSquashedOperandsExamined     30677768                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.issued_per_cycle::samples   2272630258                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       2.142418                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.006739                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0          18133573      0.80%      0.80% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1         501263307     22.06%     22.85% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2        1193382358     52.51%     75.37% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3         334603142     14.72%     90.09% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4         196786020      8.66%     98.75% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5           5043717      0.22%     98.97% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6           7147223      0.31%     99.28% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7           8325950      0.37%     99.65% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8           7944968      0.35%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total    2272630258                       # Number of insts issued each cycle
system.cpu13.iq.rate                         2.142417                       # Inst issue rate
system.cpu13.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu13.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu13.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu13.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.wrAccesses                     45625                       # TLB accesses on write requests
system.cpu13.itb.wrMisses                        3671                       # TLB misses on write requests
system.cpu13.memDep0.conflictingLoads            7031                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           1742                       # Number of conflicting stores.
system.cpu13.memDep0.insertedLoads           14576330                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             14842                       # Number of stores inserted to the mem dependence unit.
system.cpu13.misc_regfile_reads             346405657                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu13.numCycles                     2272631527                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean     3041447508                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value   3041447508                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value   3041447508                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  756963264348                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED   3041447508                       # Cumulative time (in ticks) in various power states
system.cpu13.quiesceCycles                    9664905                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.rename.BlockCycles              24702439                       # Number of cycles rename is blocking
system.cpu13.rename.CommittedMaps          7532421510                       # Number of HB maps that are committed
system.cpu13.rename.IQFullEvents           1330938422                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.IdleCycles              392433830                       # Number of cycles rename is idle
system.cpu13.rename.ROBFullEvents             3112023                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.RenameLookups         19159844922                       # Number of register rename lookups that rename has made
system.cpu13.rename.RenamedInsts           4824353155                       # Number of instructions processed by rename
system.cpu13.rename.RenamedOperands        7547946482                       # Number of destination operands rename has renamed
system.cpu13.rename.RunCycles               408377308                       # Number of cycles rename is running
system.cpu13.rename.SquashCycles               128516                       # Number of cycles rename is squashing
system.cpu13.rename.UnblockCycles          1446986414                       # Number of cycles rename is unblocking
system.cpu13.rename.UndoneMaps               15524912                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.fp_rename_lookups              45                       # Number of floating rename lookups
system.cpu13.rename.int_rename_lookups    11391404387                       # Number of integer rename lookups
system.cpu13.rename.serializeStallCycles         1751                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.serializingInsts               42                       # count of serializing insts renamed
system.cpu13.rename.skidInsts              2739314443                       # count of insts added to the skid buffer
system.cpu13.rename.tempSerializingInsts           43                       # count of temporary serializing insts renamed
system.cpu13.rob.rob_reads                 6966585689                       # The number of ROB reads
system.cpu13.rob.rob_writes                9648615628                       # The number of ROB writes
system.cpu13.timesIdled                            47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu14.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu14.branchPred.BTBLookups          127500173                       # Number of BTB lookups
system.cpu14.branchPred.RASInCorrect               32                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.condIncorrect          126489                       # Number of conditional branches incorrect
system.cpu14.branchPred.condPredicted       253718437                       # Number of conditional branches predicted
system.cpu14.branchPred.indirectHits        126963911                       # Number of indirect target hits.
system.cpu14.branchPred.indirectLookups     127500173                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectMisses         536262                       # Number of indirect misses.
system.cpu14.branchPred.lookups             253718437                       # Number of BP lookups
system.cpu14.branchPred.usedRAS                   776                       # Number of times the RAS was used to get a target.
system.cpu14.branchPredindirectMispredicted         3651                       # Number of mispredicted indirect branches.
system.cpu14.cc_regfile_reads              7470072701                       # number of cc regfile reads
system.cpu14.cc_regfile_writes             1424465883                       # number of cc regfile writes
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed
system.cpu14.commit.branchMispredicts          126605                       # The number of times a branch was mispredicted
system.cpu14.commit.branches                252857904                       # Number of branches committed
system.cpu14.commit.bw_lim_events           129814345                       # number cycles where commit BW limit reached
system.cpu14.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.commitSquashedInsts       9321908                       # The number of squashed insts skipped by commit
system.cpu14.commit.committedInsts         1075614262                       # Number of instructions committed
system.cpu14.commit.committedOps           4825728367                       # Number of ops (including micro ops) committed
system.cpu14.commit.committed_per_cycle::samples   2275144316                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     2.121065                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.037361                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     33145626      1.46%      1.46% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1   1552556578     68.24%     69.70% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       269356      0.01%     69.71% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3    337077522     14.82%     84.52% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         4564      0.00%     84.52% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5    111124564      4.88%     89.41% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6    110817652      4.87%     94.28% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7       334109      0.01%     94.29% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8    129814345      5.71%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total   2275144316                       # Number of insts commited each cycle
system.cpu14.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu14.commit.function_calls                 14                       # Number of function calls committed.
system.cpu14.commit.int_insts              4714439153                       # Number of committed integer instructions.
system.cpu14.commit.loads                    15553418                       # Number of loads committed
system.cpu14.commit.membars                        14                       # Number of memory barriers committed
system.cpu14.commit.op_class_0::No_OpClass    110963123      2.30%      2.30% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu     3922963448     81.29%     83.59% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             1      0.00%     83.59% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv      776244199     16.09%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMultAcc            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMisc            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            1      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdDiv             0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAdd            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAlu            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceCmp            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAes             0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAesMix            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma2            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma3            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdPredAlu            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead      15553410      0.32%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total      4825728367                       # Class of committed instruction
system.cpu14.commit.refs                     15557595                       # Number of memory references committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu14.committedInsts                1075614262                       # Number of Instructions Simulated
system.cpu14.committedOps                  4825728367                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.116342                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.116342                       # CPI: Total CPI of All Threads
system.cpu14.decode.BlockedCycles          1473175848                       # Number of cycles decode is blocked
system.cpu14.decode.DecodedInsts           4836357232                       # Number of instructions handled by decode
system.cpu14.decode.IdleCycles              196404717                       # Number of cycles decode is idle
system.cpu14.decode.RunCycles                19786853                       # Number of cycles decode is running
system.cpu14.decode.SquashCycles               126610                       # Number of cycles decode is squashing
system.cpu14.decode.UnblockCycles           586872250                       # Number of cycles decode is unblocking
system.cpu14.dtb.rdAccesses                  15591638                       # TLB accesses on read requests
system.cpu14.dtb.rdMisses                          26                       # TLB misses on read requests
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.wrAccesses                      7227                       # TLB accesses on write requests
system.cpu14.dtb.wrMisses                          33                       # TLB misses on write requests
system.cpu14.fetch.Branches                 253718437                       # Number of branches that fetch encountered
system.cpu14.fetch.CacheLines                   32428                       # Number of cache lines fetched
system.cpu14.fetch.Cycles                  2276187511                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.IcacheSquashes                 986                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.IcacheWaitRetryStallCycles          157                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.Insts                   1079052466                       # Number of instructions fetch has processed
system.cpu14.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu14.fetch.MiscStallCycles               8363                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles         3132                       # Number of stall cycles due to pending traps
system.cpu14.fetch.SquashCycles                253220                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.TlbCycles                      508                       # Number of cycles fetch has spent waiting for tlb
system.cpu14.fetch.branchRate                0.111458                       # Number of branch fetches per cycle
system.cpu14.fetch.icacheStallCycles            39997                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.predictedBranches        126964687                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.rate                      0.474024                       # Number of inst fetches per cycle
system.cpu14.fetch.rateDist::samples       2276366278                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            2.126575                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.377891                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0             1577497380     69.30%     69.30% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                1035638      0.05%     69.34% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2               55571437      2.44%     71.79% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3               15270381      0.67%     72.46% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4               55197134      2.42%     74.88% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                 584870      0.03%     74.91% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6               54960557      2.41%     77.32% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                 593399      0.03%     77.35% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8              515655482     22.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total         2276366278                       # Number of instructions fetched each cycle (Total)
system.cpu14.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu14.idleCycles                          1825                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.iew.branchMispredicts             128535                       # Number of branch mispredicts detected at execute
system.cpu14.iew.exec_branches              252963640                       # Number of branches executed
system.cpu14.iew.exec_nop                           0                       # number of nop insts executed
system.cpu14.iew.exec_rate                   2.145547                       # Inst execution rate
system.cpu14.iew.exec_refs                   71205133                       # number of memory reference insts executed
system.cpu14.iew.exec_stores                     7227                       # Number of stores executed
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.iewBlockCycles               1098093                       # Number of cycles IEW is blocking
system.cpu14.iew.iewDispLoadInsts            15605918                       # Number of dispatched load instructions
system.cpu14.iew.iewDispNonSpecInsts              141                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewDispSquashedInsts            1421                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispStoreInsts              14239                       # Number of dispatched store instructions
system.cpu14.iew.iewDispatchedInsts        4835050455                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewExecLoadInsts            71197906                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts           69076                       # Number of squashed instructions skipped in execute
system.cpu14.iew.iewExecutedInsts          4884055302                       # Number of executed instructions
system.cpu14.iew.iewIQFullEvents                  123                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewLSQFullEvents                  45                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.iewSquashCycles               126610                       # Number of cycles IEW is squashing
system.cpu14.iew.iewUnblockCycles                 209                       # Number of cycles IEW is unblocking
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.cacheBlocked     15204694                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.lsq.thread0.forwLoads           1191                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.squashedLoads        52497                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.squashedStores        10062                       # Number of stores squashed
system.cpu14.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu14.iew.predictedNotTakenIncorrect        73724                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.predictedTakenIncorrect        54811                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.wb_consumers             12696591521                       # num instructions consuming a value
system.cpu14.iew.wb_count                  4828423423                       # cumulative count of insts written-back
system.cpu14.iew.wb_fanout                   0.355854                       # average fanout of values written-back
system.cpu14.iew.wb_producers              4518133855                       # num instructions producing a value
system.cpu14.iew.wb_rate                     2.121108                       # insts written-back per cycle
system.cpu14.iew.wb_sent                   4828426423                       # cumulative count of insts sent to commit
system.cpu14.int_regfile_reads            11495893960                       # number of integer regfile reads
system.cpu14.int_regfile_writes            6127894498                       # number of integer regfile writes
system.cpu14.interrupts.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu14.ipc                             0.472513                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.472513                       # IPC: Total IPC of All Threads
system.cpu14.iq.FU_type_0::No_OpClass       110968484      2.27%      2.27% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu          3925554733     80.37%     82.65% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  1      0.00%     82.65% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv           776385682     15.90%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 1      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMultAcc             0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMisc                0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 1      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdDiv                  0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAdd            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAlu            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceCmp            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAes                  0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAesMix               0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash             0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma2            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma3            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdPredAlu              0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead           71207550      1.46%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              7891      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemRead            32      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total           4884124383                       # Type of FU issued
system.cpu14.iq.fp_alu_accesses                    48                       # Number of floating point alu accesses
system.cpu14.iq.fp_inst_queue_reads                90                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_writes               55                       # Number of floating instruction queue writes
system.cpu14.iq.fu_busy_cnt                  17139516                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.003509                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu               6689936     39.03%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMultAcc               0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMisc                  0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdDiv                    0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAdd              0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAlu              0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceCmp              0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAes                    0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAesMix                 0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash               0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash2              0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash             0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash2            0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma2              0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma3              0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdPredAlu                0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead             10449570     60.97%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   4      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemRead               6      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.int_alu_accesses           4790295367                       # Number of integer alu accesses
system.cpu14.iq.int_inst_queue_reads      12061774863                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_wakeup_accesses   4828423405                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.int_inst_queue_writes      4844372460                       # Number of integer instruction queue writes
system.cpu14.iq.iqInstsAdded               4835050086                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqInstsIssued              4884124383                       # Number of instructions issued
system.cpu14.iq.iqNonSpecInstsAdded               369                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqSquashedInstsExamined       9322058                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedInstsIssued           20398                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedNonSpecRemoved          346                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.iqSquashedOperandsExamined     30627529                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.issued_per_cycle::samples   2276366278                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       2.145579                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.016775                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0          19179617      0.84%      0.84% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1         501429118     22.03%     22.87% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2        1193580508     52.43%     75.30% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3         334728456     14.70%     90.01% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4         196975947      8.65%     98.66% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5           5364875      0.24%     98.90% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6           7667409      0.34%     99.23% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7           8906520      0.39%     99.63% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8           8533828      0.37%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total    2276366278                       # Number of insts issued each cycle
system.cpu14.iq.rate                         2.145578                       # Inst issue rate
system.cpu14.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu14.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu14.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu14.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu14.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.wrAccesses                     33299                       # TLB accesses on write requests
system.cpu14.itb.wrMisses                         880                       # TLB misses on write requests
system.cpu14.memDep0.conflictingLoads            2934                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            185                       # Number of conflicting stores.
system.cpu14.memDep0.insertedLoads           15605918                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores             14239                       # Number of stores inserted to the mem dependence unit.
system.cpu14.misc_regfile_reads             355403552                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu14.numCycles                     2276368103                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean     1795294242                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value   1795294242                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value   1795294242                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  758209417614                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED   1795294242                       # Cumulative time (in ticks) in various power states
system.cpu14.quiesceCycles                    5928329                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.rename.BlockCycles              26291338                       # Number of cycles rename is blocking
system.cpu14.rename.CommittedMaps          7548019345                       # Number of HB maps that are committed
system.cpu14.rename.IQFullEvents           1331566245                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.IdleCycles              392748366                       # Number of cycles rename is idle
system.cpu14.rename.ROBFullEvents             3335126                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.RenameLookups         19187815853                       # Number of register rename lookups that rename has made
system.cpu14.rename.RenamedInsts           4835710527                       # Number of instructions processed by rename
system.cpu14.rename.RenamedOperands        7563463821                       # Number of destination operands rename has renamed
system.cpu14.rename.RunCycles               409719818                       # Number of cycles rename is running
system.cpu14.rename.SQFullEvents                  553                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.SquashCycles               126610                       # Number of cycles rename is squashing
system.cpu14.rename.UnblockCycles          1447479103                       # Number of cycles rename is unblocking
system.cpu14.rename.UndoneMaps               15444416                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.fp_rename_lookups              45                       # Number of floating rename lookups
system.cpu14.rename.int_rename_lookups    11403836689                       # Number of integer rename lookups
system.cpu14.rename.serializeStallCycles         1043                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.serializingInsts               27                       # count of serializing insts renamed
system.cpu14.rename.skidInsts              2741938500                       # count of insts added to the skid buffer
system.cpu14.rename.tempSerializingInsts           26                       # count of temporary serializing insts renamed
system.cpu14.rob.rob_reads                 6980380207                       # The number of ROB reads
system.cpu14.rob.rob_writes                9671322701                       # The number of ROB writes
system.cpu14.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu15.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu15.branchPred.BTBLookups          127820037                       # Number of BTB lookups
system.cpu15.branchPred.RASInCorrect               37                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.condIncorrect          124740                       # Number of conditional branches incorrect
system.cpu15.branchPred.condPredicted       255204546                       # Number of conditional branches predicted
system.cpu15.branchPred.indirectHits        127707331                       # Number of indirect target hits.
system.cpu15.branchPred.indirectLookups     127820037                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectMisses         112706                       # Number of indirect misses.
system.cpu15.branchPred.lookups             255204546                       # Number of BP lookups
system.cpu15.branchPred.usedRAS                   294                       # Number of times the RAS was used to get a target.
system.cpu15.branchPredindirectMispredicted         2760                       # Number of mispredicted indirect branches.
system.cpu15.cc_regfile_reads              7477527055                       # number of cc regfile reads
system.cpu15.cc_regfile_writes             1428942849                       # number of cc regfile writes
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed
system.cpu15.commit.branchMispredicts          124862                       # The number of times a branch was mispredicted
system.cpu15.commit.branches                254344628                       # Number of branches committed
system.cpu15.commit.bw_lim_events           131104035                       # number cycles where commit BW limit reached
system.cpu15.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.commitSquashedInsts       9297546                       # The number of squashed insts skipped by commit
system.cpu15.commit.committedInsts         1078764872                       # Number of instructions committed
system.cpu15.commit.committedOps           4833617653                       # Number of ops (including micro ops) committed
system.cpu15.commit.committed_per_cycle::samples   2280534017                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.119511                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.040872                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     37445137      1.64%      1.64% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1   1552612821     68.08%     69.72% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       264687      0.01%     69.73% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3    337400795     14.79%     84.53% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         4235      0.00%     84.53% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5    110836999      4.86%     89.39% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6    110818298      4.86%     94.25% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        47010      0.00%     94.25% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8    131104035      5.75%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total   2280534017                       # Number of insts commited each cycle
system.cpu15.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu15.commit.function_calls                 14                       # Number of function calls committed.
system.cpu15.commit.int_insts              4722618966                       # Number of committed integer instructions.
system.cpu15.commit.loads                    16298673                       # Number of loads committed
system.cpu15.commit.membars                        14                       # Number of memory barriers committed
system.cpu15.commit.op_class_0::No_OpClass    110959751      2.30%      2.30% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu     3930124580     81.31%     83.60% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             1      0.00%     83.60% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv      776230466     16.06%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMultAcc            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMisc            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            1      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdDiv             0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAdd            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAlu            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceCmp            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAes             0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAesMix            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma2            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma3            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdPredAlu            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead      16298665      0.34%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         4173      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total      4833617653                       # Class of committed instruction
system.cpu15.commit.refs                     16302854                       # Number of memory references committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu15.committedInsts                1078764872                       # Number of Instructions Simulated
system.cpu15.committedOps                  4833617653                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.115152                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.115152                       # CPI: Total CPI of All Threads
system.cpu15.decode.BlockedCycles          1477440902                       # Number of cycles decode is blocked
system.cpu15.decode.DecodedInsts           4844202983                       # Number of instructions handled by decode
system.cpu15.decode.IdleCycles              196560573                       # Number of cycles decode is idle
system.cpu15.decode.RunCycles                20396937                       # Number of cycles decode is running
system.cpu15.decode.SquashCycles               124867                       # Number of cycles decode is squashing
system.cpu15.decode.UnblockCycles           587226988                       # Number of cycles decode is unblocking
system.cpu15.dtb.rdAccesses                  16338937                       # TLB accesses on read requests
system.cpu15.dtb.rdMisses                          26                       # TLB misses on read requests
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.wrAccesses                      6548                       # TLB accesses on write requests
system.cpu15.dtb.wrMisses                          33                       # TLB misses on write requests
system.cpu15.fetch.Branches                 255204546                       # Number of branches that fetch encountered
system.cpu15.fetch.CacheLines                   26914                       # Number of cache lines fetched
system.cpu15.fetch.Cycles                  2281580838                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.IcacheSquashes                 418                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.IcacheWaitRetryStallCycles          174                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.Insts                   1082191102                       # Number of instructions fetch has processed
system.cpu15.fetch.MiscStallCycles               8491                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles         2948                       # Number of stall cycles due to pending traps
system.cpu15.fetch.SquashCycles                249734                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.branchRate                0.111846                       # Number of branch fetches per cycle
system.cpu15.fetch.icacheStallCycles            32949                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.predictedBranches        127707625                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.rate                      0.474281                       # Number of inst fetches per cycle
system.cpu15.fetch.rateDist::samples       2281750267                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            2.124961                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.376765                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0             1581586996     69.31%     69.31% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                 639874      0.03%     69.34% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2               56034410      2.46%     71.80% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3               15845709      0.69%     72.49% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4               55338492      2.43%     74.92% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                 155643      0.01%     74.92% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6               55389225      2.43%     77.35% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                 162590      0.01%     77.36% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8              516597328     22.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total         2281750267                       # Number of instructions fetched each cycle (Total)
system.cpu15.fp_regfile_reads                      11                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu15.idleCycles                          1628                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.iew.branchMispredicts             126627                       # Number of branch mispredicts detected at execute
system.cpu15.iew.exec_branches              254457266                       # Number of branches executed
system.cpu15.iew.exec_nop                           0                       # number of nop insts executed
system.cpu15.iew.exec_rate                   2.145598                       # Inst execution rate
system.cpu15.iew.exec_refs                   75704671                       # number of memory reference insts executed
system.cpu15.iew.exec_stores                     6548                       # Number of stores executed
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.iewBlockCycles               1093041                       # Number of cycles IEW is blocking
system.cpu15.iew.iewDispLoadInsts            16355730                       # Number of dispatched load instructions
system.cpu15.iew.iewDispNonSpecInsts              200                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewDispSquashedInsts            1075                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispStoreInsts              12123                       # Number of dispatched store instructions
system.cpu15.iew.iewDispatchedInsts        4842915397                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewExecLoadInsts            75698123                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts           68715                       # Number of squashed instructions skipped in execute
system.cpu15.iew.iewExecutedInsts          4895723027                       # Number of executed instructions
system.cpu15.iew.iewIQFullEvents                   64                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.iewSquashCycles               124867                       # Number of cycles IEW is squashing
system.cpu15.iew.iewUnblockCycles                  72                       # Number of cycles IEW is unblocking
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.cacheBlocked     16239540                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.lsq.thread0.forwLoads           1146                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.squashedLoads        57054                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.squashedStores         7942                       # Number of stores squashed
system.cpu15.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu15.iew.predictedNotTakenIncorrect        72249                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.predictedTakenIncorrect        54378                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.wb_consumers             12708824237                       # num instructions consuming a value
system.cpu15.iew.wb_count                  4836338365                       # cumulative count of insts written-back
system.cpu15.iew.wb_fanout                   0.356079                       # average fanout of values written-back
system.cpu15.iew.wb_producers              4525350643                       # num instructions producing a value
system.cpu15.iew.wb_rate                     2.119572                       # insts written-back per cycle
system.cpu15.iew.wb_sent                   4836341751                       # cumulative count of insts sent to commit
system.cpu15.int_regfile_reads            11512274796                       # number of integer regfile reads
system.cpu15.int_regfile_writes            6134572268                       # number of integer regfile writes
system.cpu15.interrupts.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu15.ipc                             0.472779                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.472779                       # IPC: Total IPC of All Threads
system.cpu15.iq.FU_type_0::No_OpClass       110964196      2.27%      2.27% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu          3932743044     80.33%     82.60% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  2      0.00%     82.60% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv           776369390     15.86%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 1      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMultAcc             0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMisc                0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 1      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdDiv                  0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAdd            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAlu            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceCmp            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAes                  0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAesMix               0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash             0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma2            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma3            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdPredAlu              0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead           75707985      1.55%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              7089      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemRead            31      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total           4895791749                       # Type of FU issued
system.cpu15.iq.fp_alu_accesses                    49                       # Number of floating point alu accesses
system.cpu15.iq.fp_inst_queue_reads                92                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_wakeup_accesses           20                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_writes               41                       # Number of floating instruction queue writes
system.cpu15.iq.fu_busy_cnt                  18299554                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.003738                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu               7147474     39.06%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMultAcc               0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMisc                  0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdDiv                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAdd              0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAlu              0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceCmp              0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAes                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAesMix                 0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash               0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash2              0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash             0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash2            0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma2              0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma3              0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdPredAlu                0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead             11152070     60.94%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   4      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemRead               6      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.int_alu_accesses           4803127058                       # Number of integer alu accesses
system.cpu15.iq.int_inst_queue_reads      12091655969                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_wakeup_accesses   4836338345                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.int_inst_queue_writes      4852213069                       # Number of integer instruction queue writes
system.cpu15.iq.iqInstsAdded               4842914870                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqInstsIssued              4895791749                       # Number of instructions issued
system.cpu15.iq.iqNonSpecInstsAdded               527                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqSquashedInstsExamined       9297711                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedInstsIssued           22749                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedNonSpecRemoved          504                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.iqSquashedOperandsExamined     30383590                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.issued_per_cycle::samples   2281750267                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       2.145630                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.026508                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0          22474441      0.98%      0.98% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1         501577901     21.98%     22.97% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2        1193777986     52.32%     75.29% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3         334855839     14.68%     89.96% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4         197165819      8.64%     98.60% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5           5392867      0.24%     98.84% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6           8187576      0.36%     99.20% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7           9205412      0.40%     99.60% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8           9112426      0.40%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total    2281750267                       # Number of insts issued each cycle
system.cpu15.iq.rate                         2.145628                       # Inst issue rate
system.cpu15.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu15.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu15.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu15.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu15.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.wrAccesses                     27302                       # TLB accesses on write requests
system.cpu15.itb.wrMisses                         397                       # TLB misses on write requests
system.cpu15.memDep0.conflictingLoads            2432                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            233                       # Number of conflicting stores.
system.cpu15.memDep0.insertedLoads           16355730                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             12123                       # Number of stores inserted to the mem dependence unit.
system.cpu15.misc_regfile_reads             362898134                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu15.numCycles                     2281751895                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.pwrStateResidencyTicks::ON  760004711856                       # Cumulative time (in ticks) in various power states
system.cpu15.quiesceCycles                     544537                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.rename.BlockCycles              30105590                       # Number of cycles rename is blocking
system.cpu15.rename.CommittedMaps          7559148066                       # Number of HB maps that are committed
system.cpu15.rename.IQFullEvents           1331131102                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.IdleCycles              393065227                       # Number of cycles rename is idle
system.cpu15.rename.ROBFullEvents             3564305                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.RenameLookups         19207604682                       # Number of register rename lookups that rename has made
system.cpu15.rename.RenamedInsts           4843568063                       # Number of instructions processed by rename
system.cpu15.rename.RenamedOperands        7574533630                       # Number of destination operands rename has renamed
system.cpu15.rename.RunCycles               410491397                       # Number of cycles rename is running
system.cpu15.rename.SquashCycles               124867                       # Number of cycles rename is squashing
system.cpu15.rename.UnblockCycles          1447961619                       # Number of cycles rename is unblocking
system.cpu15.rename.UndoneMaps               15385503                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.fp_rename_lookups              27                       # Number of floating rename lookups
system.cpu15.rename.int_rename_lookups    11412524946                       # Number of integer rename lookups
system.cpu15.rename.serializeStallCycles         1567                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.serializingInsts               37                       # count of serializing insts renamed
system.cpu15.rename.skidInsts              2742844387                       # count of insts added to the skid buffer
system.cpu15.rename.tempSerializingInsts           37                       # count of temporary serializing insts renamed
system.cpu15.rob.rob_reads                 6992345142                       # The number of ROB reads
system.cpu15.rob.rob_writes                9687046784                       # The number of ROB writes
system.cpu15.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls00.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgGap                3054903614.18                       # Average gap between requests
system.mem_ctrls00.avgMemAccLat             218369.83                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgPriority_.ruby.dir_cntrl0::samples       242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls00.avgQLat                  199619.83                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgRdQLen                     1.20                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls00.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls00.bw_read::.ruby.dir_cntrl0        20380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total               20380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::.ruby.dir_cntrl0        20380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total              20380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bytesPerActivate::samples          130                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   121.600000                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   103.843342                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    83.901160                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           58     44.62%     44.62% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           57     43.85%     88.46% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223            5      3.85%     92.31% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::384-415           10      7.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total          130                       # Bytes accessed per row activation
system.mem_ctrls00.bytesReadDRAM                15488                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadSys                 15488                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls00.bytes_read::.ruby.dir_cntrl0        15488                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total            15488                       # Number of bytes read from this memory
system.mem_ctrls00.masterReadAccesses::.ruby.dir_cntrl0          242                       # Per-master read serviced memory accesses
system.mem_ctrls00.masterReadAvgLat::.ruby.dir_cntrl0    218369.83                       # Per-master read average memory access latency
system.mem_ctrls00.masterReadBytes::.ruby.dir_cntrl0        15488                       # Per-master bytes read from memory
system.mem_ctrls00.masterReadRate::.ruby.dir_cntrl0 20380.232765228076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls00.masterReadTotalLat::.ruby.dir_cntrl0     52845499                       # Per-master read total memory access latency
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls00.numStayReadState               671                       # Number of times bus staying in READ state
system.mem_ctrls00.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls00.num_reads::.ruby.dir_cntrl0          242                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total               242                       # Number of read requests responded to by this memory
system.mem_ctrls00.pageHitRate                  47.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.perBankRdBursts::0              10                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1               3                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2               0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8               3                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9             133                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10             84                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11              8                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls00.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls00.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls00.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.mem_ctrls00.rdQLenPdf::0                   227                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                    15                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.readBursts                     242                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::6                 242                       # Read request sizes (log2)
system.mem_ctrls00.readReqs                       242                       # Number of read requests accepted
system.mem_ctrls00.readRowHitRate               47.52                       # Row buffer hit rate for reads
system.mem_ctrls00.readRowHits                    115                       # Number of row buffer hits during reads
system.mem_ctrls00.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.totBusLat                  1210000                       # Total ticks spent in databus transfers
system.mem_ctrls00.totGap                739286674632                       # Total gap between requests
system.mem_ctrls00.totMemAccLat              52845499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totQLat                   48307999                       # Total ticks spent queuing
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls00.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls00.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls00.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls00_0.actBackEnergy            1293330                       # Energy for active background per rank (pJ)
system.mem_ctrls00_0.actEnergy                  78540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00_0.actPowerDownEnergy      19804080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls00_0.averagePower          240.031548                       # Core power per rank (mW)
system.mem_ctrls00_0.memoryStateTime::IDLE       864000                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::SREF 759879297856                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::PRE_PDN     30171471                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::ACT       545000                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::ACT_PDN     39253283                       # Time in different power states
system.mem_ctrls00_0.preBackEnergy             412320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00_0.preEnergy                  41745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00_0.prePowerDownEnergy      11932800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls00_0.readEnergy                135660                       # Energy for read commands per rank (pJ)
system.mem_ctrls00_0.refreshEnergy       5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00_0.selfRefreshEnergy   182373240960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls00_0.totalEnergy         182412471195                       # Total energy per rank (pJ)
system.mem_ctrls00_0.totalIdleTime       739298735632                       # Total Idle time Per DRAM Rank
system.mem_ctrls00_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls00_1.actBackEnergy           23200710                       # Energy for active background per rank (pJ)
system.mem_ctrls00_1.actEnergy                 849660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00_1.actPowerDownEnergy     320610750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls00_1.averagePower          240.547826                       # Core power per rank (mW)
system.mem_ctrls00_1.memoryStateTime::IDLE     22674000                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::REF     46280000                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::SREF 758541231828                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::PRE_PDN    635101671                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::ACT      8398100                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::ACT_PDN    703091229                       # Time in different power states
system.mem_ctrls00_1.preBackEnergy           10171200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00_1.preEnergy                 451605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00_1.prePowerDownEnergy     243873600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls00_1.readEnergy               1627920                       # Energy for read commands per rank (pJ)
system.mem_ctrls00_1.refreshEnergy       109405920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00_1.selfRefreshEnergy   182094626340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls00_1.totalEnergy         182804817705                       # Total energy per rank (pJ)
system.mem_ctrls00_1.totalIdleTime       727990641796                       # Total Idle time Per DRAM Rank
system.mem_ctrls00_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgGap                2840922380.99                       # Average gap between requests
system.mem_ctrls01.avgMemAccLat             216324.67                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgPriority_.ruby.dir_cntrl1::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls01.avgQLat                  197574.67                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgRdQLen                     1.18                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls01.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls01.bw_read::.ruby.dir_cntrl1        21559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total               21559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::.ruby.dir_cntrl1        21559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total              21559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bytesPerActivate::samples          134                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   123.701493                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   106.304763                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    82.011739                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           56     41.79%     41.79% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159           61     45.52%     87.31% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223            6      4.48%     91.79% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287            1      0.75%     92.54% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::320-351            1      0.75%     93.28% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::384-415            9      6.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total          134                       # Bytes accessed per row activation
system.mem_ctrls01.bytesReadDRAM                16384                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadSys                 16384                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls01.bytes_read::.ruby.dir_cntrl1        16384                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total            16384                       # Number of bytes read from this memory
system.mem_ctrls01.masterReadAccesses::.ruby.dir_cntrl1          256                       # Per-master read serviced memory accesses
system.mem_ctrls01.masterReadAvgLat::.ruby.dir_cntrl1    216324.67                       # Per-master read average memory access latency
system.mem_ctrls01.masterReadBytes::.ruby.dir_cntrl1        16384                       # Per-master bytes read from memory
system.mem_ctrls01.masterReadRate::.ruby.dir_cntrl1 21559.254495447880                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls01.masterReadTotalLat::.ruby.dir_cntrl1     55379116                       # Per-master read total memory access latency
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls01.numStayReadState               696                       # Number of times bus staying in READ state
system.mem_ctrls01.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls01.num_reads::.ruby.dir_cntrl1          256                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total               256                       # Number of read requests responded to by this memory
system.mem_ctrls01.pageHitRate                  48.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.perBankRdBursts::0               8                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1               1                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2               2                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8               2                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9             134                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10             84                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11             24                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls01.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls01.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls01.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.mem_ctrls01.rdQLenPdf::0                   242                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                    14                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.readBursts                     256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::6                 256                       # Read request sizes (log2)
system.mem_ctrls01.readReqs                       256                       # Number of read requests accepted
system.mem_ctrls01.readRowHitRate               48.05                       # Row buffer hit rate for reads
system.mem_ctrls01.readRowHits                    123                       # Number of row buffer hits during reads
system.mem_ctrls01.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.totBusLat                  1280000                       # Total ticks spent in databus transfers
system.mem_ctrls01.totGap                727276129533                       # Total gap between requests
system.mem_ctrls01.totMemAccLat              55379116                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totQLat                   50579116                       # Total ticks spent queuing
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls01.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls01.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls01.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls01_0.actBackEnergy             900030                       # Energy for active background per rank (pJ)
system.mem_ctrls01_0.actEnergy                  64260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01_0.actPowerDownEnergy      13418940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls01_0.averagePower          240.022443                       # Core power per rank (mW)
system.mem_ctrls01_0.memoryStateTime::IDLE       576000                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::REF      1560000                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::SREF 759902932606                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::PRE_PDN     22523250                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::ACT       468000                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::ACT_PDN     26625635                       # Time in different power states
system.mem_ctrls01_0.preBackEnergy             276480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01_0.preEnergy                  34155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01_0.prePowerDownEnergy       8701920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls01_0.readEnergy                107100                       # Energy for read commands per rank (pJ)
system.mem_ctrls01_0.refreshEnergy       3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01_0.selfRefreshEnergy   182378360520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls01_0.totalEnergy         182405551245                       # Total energy per rank (pJ)
system.mem_ctrls01_0.totalIdleTime        43720861357                       # Total Idle time Per DRAM Rank
system.mem_ctrls01_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls01_1.actBackEnergy           23449230                       # Energy for active background per rank (pJ)
system.mem_ctrls01_1.actEnergy                 892500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01_1.actPowerDownEnergy     323698440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls01_1.averagePower          240.549951                       # Core power per rank (mW)
system.mem_ctrls01_1.memoryStateTime::IDLE     22944000                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::REF     46280000                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::SREF 758542269846                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::PRE_PDN    627790875                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::ACT      8954739                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::ACT_PDN    709851386                       # Time in different power states
system.mem_ctrls01_1.preBackEnergy           10271040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01_1.preEnergy                 474375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01_1.prePowerDownEnergy     241070880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls01_1.readEnergy               1742160                       # Energy for read commands per rank (pJ)
system.mem_ctrls01_1.refreshEnergy       109405920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01_1.selfRefreshEnergy   182095427580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls01_1.totalEnergy         182806432125                       # Total energy per rank (pJ)
system.mem_ctrls01_1.totalIdleTime       727216573506                       # Total Idle time Per DRAM Rank
system.mem_ctrls01_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgGap                2979553441.17                       # Average gap between requests
system.mem_ctrls02.avgMemAccLat             219941.57                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgPriority_.ruby.dir_cntrl2::samples       248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls02.avgQLat                  201191.57                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgRdQLen                     1.21                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls02.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls02.bw_read::.ruby.dir_cntrl2        20886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total               20886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::.ruby.dir_cntrl2        20886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total              20886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bytesPerActivate::samples          136                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   119.058824                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   101.123492                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    84.681168                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           65     47.79%     47.79% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           58     42.65%     90.44% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223            1      0.74%     91.18% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287            1      0.74%     91.91% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::320-351            1      0.74%     92.65% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::384-415           10      7.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total          136                       # Bytes accessed per row activation
system.mem_ctrls02.bytesReadDRAM                15872                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadSys                 15872                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls02.bytes_read::.ruby.dir_cntrl2        15872                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total            15872                       # Number of bytes read from this memory
system.mem_ctrls02.masterReadAccesses::.ruby.dir_cntrl2          248                       # Per-master read serviced memory accesses
system.mem_ctrls02.masterReadAvgLat::.ruby.dir_cntrl2    219941.57                       # Per-master read average memory access latency
system.mem_ctrls02.masterReadBytes::.ruby.dir_cntrl2        15872                       # Per-master bytes read from memory
system.mem_ctrls02.masterReadRate::.ruby.dir_cntrl2 20885.527792465135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls02.masterReadTotalLat::.ruby.dir_cntrl2     54545510                       # Per-master read total memory access latency
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls02.numStayReadState               686                       # Number of times bus staying in READ state
system.mem_ctrls02.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls02.num_reads::.ruby.dir_cntrl2          248                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total               248                       # Number of read requests responded to by this memory
system.mem_ctrls02.pageHitRate                  45.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.perBankRdBursts::0               7                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1               0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2               3                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8               2                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9             135                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10             85                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11             15                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls02.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls02.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls02.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.mem_ctrls02.rdQLenPdf::0                   233                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                    15                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.readBursts                     248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::6                 248                       # Read request sizes (log2)
system.mem_ctrls02.readReqs                       248                       # Number of read requests accepted
system.mem_ctrls02.readRowHitRate               45.56                       # Row buffer hit rate for reads
system.mem_ctrls02.readRowHits                    113                       # Number of row buffer hits during reads
system.mem_ctrls02.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.totBusLat                  1240000                       # Total ticks spent in databus transfers
system.mem_ctrls02.totGap                738929253411                       # Total gap between requests
system.mem_ctrls02.totMemAccLat              54545510                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totQLat                   49895510                       # Total ticks spent queuing
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls02.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls02.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls02.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls02_0.actBackEnergy            1136010                       # Energy for active background per rank (pJ)
system.mem_ctrls02_0.actEnergy                  64260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02_0.actPowerDownEnergy      15160860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls02_0.averagePower          240.028210                       # Core power per rank (mW)
system.mem_ctrls02_0.memoryStateTime::IDLE       858000                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::SREF 759887084106                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::PRE_PDN     33636129                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::ACT       457000                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::ACT_PDN     30490003                       # Time in different power states
system.mem_ctrls02_0.preBackEnergy             401280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02_0.preEnergy                  34155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02_0.prePowerDownEnergy      12997440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls02_0.readEnergy                114240                       # Energy for read commands per rank (pJ)
system.mem_ctrls02_0.refreshEnergy       4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02_0.selfRefreshEnergy   182375109060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls02_0.totalEnergy         182409934425                       # Total energy per rank (pJ)
system.mem_ctrls02_0.totalIdleTime       738941682161                       # Total Idle time Per DRAM Rank
system.mem_ctrls02_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls02_1.actBackEnergy           23821440                       # Energy for active background per rank (pJ)
system.mem_ctrls02_1.actEnergy                 906780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02_1.actPowerDownEnergy     332218800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls02_1.averagePower          240.567254                       # Core power per rank (mW)
system.mem_ctrls02_1.memoryStateTime::IDLE     23502000                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::REF     47320000                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::SREF 758525769106                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::PRE_PDN    631816487                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::ACT      8818273                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::ACT_PDN    728548740                       # Time in different power states
system.mem_ctrls02_1.preBackEnergy           10523040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02_1.preEnergy                 481965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02_1.prePowerDownEnergy     245498880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls02_1.readEnergy               1692180                       # Energy for read commands per rank (pJ)
system.mem_ctrls02_1.refreshEnergy       111864480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02_1.selfRefreshEnergy   182092573860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls02_1.totalEnergy         182819581425                       # Total energy per rank (pJ)
system.mem_ctrls02_1.totalIdleTime       729546811390                       # Total Idle time Per DRAM Rank
system.mem_ctrls02_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgGap                2920672547.47                       # Average gap between requests
system.mem_ctrls03.avgMemAccLat             222917.50                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgPriority_.ruby.dir_cntrl3::samples       253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls03.avgQLat                  204167.50                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgRdQLen                     1.22                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls03.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls03.bw_read::.ruby.dir_cntrl3        21307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total               21307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::.ruby.dir_cntrl3        21307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total              21307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bytesPerActivate::samples          146                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   113.534247                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean    96.929711                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    81.222739                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           76     52.05%     52.05% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159           58     39.73%     91.78% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223            1      0.68%     92.47% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287            1      0.68%     93.15% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::384-415           10      6.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total          146                       # Bytes accessed per row activation
system.mem_ctrls03.bytesReadDRAM                16192                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadSys                 16192                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls03.bytes_read::.ruby.dir_cntrl3        16192                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total            16192                       # Number of bytes read from this memory
system.mem_ctrls03.masterReadAccesses::.ruby.dir_cntrl3          253                       # Per-master read serviced memory accesses
system.mem_ctrls03.masterReadAvgLat::.ruby.dir_cntrl3    222917.50                       # Per-master read average memory access latency
system.mem_ctrls03.masterReadBytes::.ruby.dir_cntrl3        16192                       # Per-master bytes read from memory
system.mem_ctrls03.masterReadRate::.ruby.dir_cntrl3 21306.606981829351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls03.masterReadTotalLat::.ruby.dir_cntrl3     56398127                       # Per-master read total memory access latency
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls03.numStayReadState               688                       # Number of times bus staying in READ state
system.mem_ctrls03.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls03.num_reads::.ruby.dir_cntrl3          253                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total               253                       # Number of read requests responded to by this memory
system.mem_ctrls03.pageHitRate                  43.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.perBankRdBursts::0               7                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1               0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2               1                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8               3                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9             135                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10             84                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11             22                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls03.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls03.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls03.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.mem_ctrls03.rdQLenPdf::0                   225                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                    18                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                     2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                     3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                     4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                     1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.readBursts                     253                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::6                 253                       # Read request sizes (log2)
system.mem_ctrls03.readReqs                       253                       # Number of read requests accepted
system.mem_ctrls03.readRowHitRate               43.48                       # Row buffer hit rate for reads
system.mem_ctrls03.readRowHits                    110                       # Number of row buffer hits during reads
system.mem_ctrls03.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.totBusLat                  1265000                       # Total ticks spent in databus transfers
system.mem_ctrls03.totGap                738930154509                       # Total gap between requests
system.mem_ctrls03.totMemAccLat              56398127                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totQLat                   51654377                       # Total ticks spent queuing
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls03.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls03.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls03.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls03_0.actBackEnergy            1344630                       # Energy for active background per rank (pJ)
system.mem_ctrls03_0.actEnergy                  71400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03_0.actPowerDownEnergy      20200800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls03_0.averagePower          240.034644                       # Core power per rank (mW)
system.mem_ctrls03_0.memoryStateTime::IDLE      1140000                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::REF      2600000                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::SREF 759871235606                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::PRE_PDN     37576783                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::ACT       421250                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::ACT_PDN     41905658                       # Time in different power states
system.mem_ctrls03_0.preBackEnergy             525120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03_0.preEnergy                  37950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03_0.prePowerDownEnergy      14539680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls03_0.readEnergy                 99960                       # Energy for read commands per rank (pJ)
system.mem_ctrls03_0.refreshEnergy       6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03_0.selfRefreshEnergy   182371857600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls03_0.totalEnergy         182414823540                       # Total energy per rank (pJ)
system.mem_ctrls03_0.totalIdleTime       738941817009                       # Total Idle time Per DRAM Rank
system.mem_ctrls03_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls03_1.actBackEnergy           24001560                       # Energy for active background per rank (pJ)
system.mem_ctrls03_1.actEnergy                 971040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03_1.actPowerDownEnergy     331309080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls03_1.averagePower          240.561260                       # Core power per rank (mW)
system.mem_ctrls03_1.memoryStateTime::IDLE     23232000                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::REF     47320000                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::SREF 758509329411                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::PRE_PDN    640958966                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::ACT      9149955                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::ACT_PDN    726561079                       # Time in different power states
system.mem_ctrls03_1.preBackEnergy           10411680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03_1.preEnergy                 516120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03_1.prePowerDownEnergy     246128640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls03_1.readEnergy               1749300                       # Energy for read commands per rank (pJ)
system.mem_ctrls03_1.refreshEnergy       111864480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03_1.selfRefreshEnergy   182088074520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls03_1.totalEnergy         182815026420                       # Total energy per rank (pJ)
system.mem_ctrls03_1.totalIdleTime       728762815333                       # Total Idle time Per DRAM Rank
system.mem_ctrls03_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgGap                3028393999.44                       # Average gap between requests
system.mem_ctrls04.avgMemAccLat             219500.41                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgPriority_.ruby.dir_cntrl4::samples       244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls04.avgQLat                  200750.41                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgRdQLen                     1.21                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls04.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls04.bw_read::.ruby.dir_cntrl4        20549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total               20549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::.ruby.dir_cntrl4        20549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total              20549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bytesPerActivate::samples          126                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   126.984127                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   108.863757                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    86.429531                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           48     38.10%     38.10% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           65     51.59%     89.68% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223            2      1.59%     91.27% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::320-351            1      0.79%     92.06% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::384-415            9      7.14%     99.21% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::448-479            1      0.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total          126                       # Bytes accessed per row activation
system.mem_ctrls04.bytesReadDRAM                15616                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadSys                 15616                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls04.bytes_read::.ruby.dir_cntrl4        15616                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total            15616                       # Number of bytes read from this memory
system.mem_ctrls04.masterReadAccesses::.ruby.dir_cntrl4          244                       # Per-master read serviced memory accesses
system.mem_ctrls04.masterReadAvgLat::.ruby.dir_cntrl4    219500.41                       # Per-master read average memory access latency
system.mem_ctrls04.masterReadBytes::.ruby.dir_cntrl4        15616                       # Per-master bytes read from memory
system.mem_ctrls04.masterReadRate::.ruby.dir_cntrl4 20548.664440973764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls04.masterReadTotalLat::.ruby.dir_cntrl4     53558099                       # Per-master read total memory access latency
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls04.numStayReadState               675                       # Number of times bus staying in READ state
system.mem_ctrls04.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls04.num_reads::.ruby.dir_cntrl4          244                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total               244                       # Number of read requests responded to by this memory
system.mem_ctrls04.pageHitRate                  49.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.perBankRdBursts::0               6                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1               1                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2               1                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8               2                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9             135                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10             84                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11             14                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls04.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls04.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls04.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.mem_ctrls04.rdQLenPdf::0                   228                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                    16                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.readBursts                     244                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::6                 244                       # Read request sizes (log2)
system.mem_ctrls04.readReqs                       244                       # Number of read requests accepted
system.mem_ctrls04.readRowHitRate               49.18                       # Row buffer hit rate for reads
system.mem_ctrls04.readRowHits                    120                       # Number of row buffer hits during reads
system.mem_ctrls04.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.totBusLat                  1220000                       # Total ticks spent in databus transfers
system.mem_ctrls04.totGap                738928135863                       # Total gap between requests
system.mem_ctrls04.totMemAccLat              53558099                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totQLat                   48983099                       # Total ticks spent queuing
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls04.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls04.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls04.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls04_0.actBackEnergy             884070                       # Energy for active background per rank (pJ)
system.mem_ctrls04_0.actEnergy                  57120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04_0.actPowerDownEnergy      11426220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls04_0.averagePower          240.022010                       # Core power per rank (mW)
system.mem_ctrls04_0.memoryStateTime::IDLE       576000                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::REF      1560000                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::SREF 759902932606                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::PRE_PDN     25064111                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::ACT       366250                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::ACT_PDN     22961320                       # Time in different power states
system.mem_ctrls04_0.preBackEnergy             275040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04_0.preEnergy                  30360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04_0.prePowerDownEnergy      10393920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls04_0.readEnergy                107100                       # Energy for read commands per rank (pJ)
system.mem_ctrls04_0.refreshEnergy       3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04_0.selfRefreshEnergy   182378361120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls04_0.totalEnergy         182405222790                       # Total energy per rank (pJ)
system.mem_ctrls04_0.totalIdleTime       738941443613                       # Total Idle time Per DRAM Rank
system.mem_ctrls04_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls04_1.actBackEnergy           23604840                       # Energy for active background per rank (pJ)
system.mem_ctrls04_1.actEnergy                 842520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04_1.actPowerDownEnergy     329027370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls04_1.averagePower          240.559197                       # Core power per rank (mW)
system.mem_ctrls04_1.memoryStateTime::IDLE     23502000                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::REF     47060000                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::SREF 758517982856                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::PRE_PDN    639077026                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::ACT      8531250                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::ACT_PDN    721561474                       # Time in different power states
system.mem_ctrls04_1.preBackEnergy           10501440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04_1.preEnergy                 447810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04_1.prePowerDownEnergy     245403360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls04_1.readEnergy               1677900                       # Energy for read commands per rank (pJ)
system.mem_ctrls04_1.refreshEnergy       111249840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04_1.selfRefreshEnergy   182090703360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls04_1.totalEnergy         182813458440                       # Total energy per rank (pJ)
system.mem_ctrls04_1.totalIdleTime       731089141019                       # Total Idle time Per DRAM Rank
system.mem_ctrls04_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgGap                2943938916.32                       # Average gap between requests
system.mem_ctrls05.avgMemAccLat             211069.96                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgPriority_.ruby.dir_cntrl5::samples       251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls05.avgQLat                  192319.96                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgRdQLen                     1.20                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls05.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls05.bw_read::.ruby.dir_cntrl5        21138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total               21138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::.ruby.dir_cntrl5        21138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total              21138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bytesPerActivate::samples          134                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   122.746269                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   105.487570                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    82.703809                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           56     41.79%     41.79% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           64     47.76%     89.55% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223            3      2.24%     91.79% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287            1      0.75%     92.54% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::384-415           10      7.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total          134                       # Bytes accessed per row activation
system.mem_ctrls05.bytesReadDRAM                16064                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadSys                 16064                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls05.bytes_read::.ruby.dir_cntrl5        16064                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total            16064                       # Number of bytes read from this memory
system.mem_ctrls05.masterReadAccesses::.ruby.dir_cntrl5          251                       # Per-master read serviced memory accesses
system.mem_ctrls05.masterReadAvgLat::.ruby.dir_cntrl5    211069.96                       # Per-master read average memory access latency
system.mem_ctrls05.masterReadBytes::.ruby.dir_cntrl5        16064                       # Per-master bytes read from memory
system.mem_ctrls05.masterReadRate::.ruby.dir_cntrl5 21138.175306083664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls05.masterReadTotalLat::.ruby.dir_cntrl5     52978561                       # Per-master read total memory access latency
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls05.numStayReadState               686                       # Number of times bus staying in READ state
system.mem_ctrls05.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls05.num_reads::.ruby.dir_cntrl5          251                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total               251                       # Number of read requests responded to by this memory
system.mem_ctrls05.pageHitRate                  47.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.perBankRdBursts::0               6                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1               1                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2               2                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8               2                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9             134                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10             83                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11             22                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls05.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls05.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls05.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.mem_ctrls05.rdQLenPdf::0                   236                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                    15                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.readBursts                     251                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::6                 251                       # Read request sizes (log2)
system.mem_ctrls05.readReqs                       251                       # Number of read requests accepted
system.mem_ctrls05.readRowHitRate               47.81                       # Row buffer hit rate for reads
system.mem_ctrls05.readRowHits                    120                       # Number of row buffer hits during reads
system.mem_ctrls05.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.totBusLat                  1255000                       # Total ticks spent in databus transfers
system.mem_ctrls05.totGap                738928667997                       # Total gap between requests
system.mem_ctrls05.totMemAccLat              52978561                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totQLat                   48272311                       # Total ticks spent queuing
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls05.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls05.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls05.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls05_0.actBackEnergy             773490                       # Energy for active background per rank (pJ)
system.mem_ctrls05_0.actEnergy                  49980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05_0.actPowerDownEnergy       9459150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls05_0.averagePower          240.019281                       # Core power per rank (mW)
system.mem_ctrls05_0.memoryStateTime::IDLE       570000                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::SREF 759910718856                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::PRE_PDN     22525276                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::ACT       360000                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::ACT_PDN     17912562                       # Time in different power states
system.mem_ctrls05_0.preBackEnergy             263520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05_0.preEnergy                  26565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05_0.prePowerDownEnergy       9166080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls05_0.readEnergy                107100                       # Energy for read commands per rank (pJ)
system.mem_ctrls05_0.refreshEnergy       3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05_0.selfRefreshEnergy   182380229220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls05_0.totalEnergy         182403148305                       # Total energy per rank (pJ)
system.mem_ctrls05_0.totalIdleTime       738939975272                       # Total Idle time Per DRAM Rank
system.mem_ctrls05_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls05_1.actBackEnergy           23563800                       # Energy for active background per rank (pJ)
system.mem_ctrls05_1.actEnergy                 906780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05_1.actPowerDownEnergy     331504020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls05_1.averagePower          240.553227                       # Core power per rank (mW)
system.mem_ctrls05_1.memoryStateTime::IDLE     22944000                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::REF     46540000                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::SREF 758532358101                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::PRE_PDN    618195176                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::ACT      8922626                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::ACT_PDN    726985448                       # Time in different power states
system.mem_ctrls05_1.preBackEnergy           10278240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05_1.preEnergy                 481965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05_1.prePowerDownEnergy     237388320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls05_1.readEnergy               1727880                       # Energy for read commands per rank (pJ)
system.mem_ctrls05_1.refreshEnergy       110020560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05_1.selfRefreshEnergy   182093050680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls05_1.totalEnergy         182808922245                       # Total energy per rank (pJ)
system.mem_ctrls05_1.totalIdleTime       730313052836                       # Total Idle time Per DRAM Rank
system.mem_ctrls05_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgGap                3016037596.41                       # Average gap between requests
system.mem_ctrls06.avgMemAccLat             220778.41                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgPriority_.ruby.dir_cntrl6::samples       245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls06.avgQLat                  202028.41                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgRdQLen                     1.20                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls06.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls06.bw_read::.ruby.dir_cntrl6        20633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total               20633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::.ruby.dir_cntrl6        20633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total              20633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bytesPerActivate::samples          129                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   125.023256                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   107.550632                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    83.468975                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           51     39.53%     39.53% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           64     49.61%     89.15% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223            3      2.33%     91.47% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287            1      0.78%     92.25% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::384-415           10      7.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total          129                       # Bytes accessed per row activation
system.mem_ctrls06.bytesReadDRAM                15680                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadSys                 15680                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls06.bytes_read::.ruby.dir_cntrl6        15680                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total            15680                       # Number of bytes read from this memory
system.mem_ctrls06.masterReadAccesses::.ruby.dir_cntrl6          245                       # Per-master read serviced memory accesses
system.mem_ctrls06.masterReadAvgLat::.ruby.dir_cntrl6    220778.41                       # Per-master read average memory access latency
system.mem_ctrls06.masterReadBytes::.ruby.dir_cntrl6        15680                       # Per-master bytes read from memory
system.mem_ctrls06.masterReadRate::.ruby.dir_cntrl6 20632.880278846606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls06.masterReadTotalLat::.ruby.dir_cntrl6     54090711                       # Per-master read total memory access latency
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls06.numStayReadState               681                       # Number of times bus staying in READ state
system.mem_ctrls06.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls06.num_reads::.ruby.dir_cntrl6          245                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total               245                       # Number of read requests responded to by this memory
system.mem_ctrls06.pageHitRate                  48.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.perBankRdBursts::0               7                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1               3                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2               3                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9             135                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10             82                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11             14                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls06.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls06.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls06.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.mem_ctrls06.rdQLenPdf::0                   231                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                    14                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.readBursts                     245                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::6                 245                       # Read request sizes (log2)
system.mem_ctrls06.readReqs                       245                       # Number of read requests accepted
system.mem_ctrls06.readRowHitRate               48.98                       # Row buffer hit rate for reads
system.mem_ctrls06.readRowHits                    120                       # Number of row buffer hits during reads
system.mem_ctrls06.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.totBusLat                  1225000                       # Total ticks spent in databus transfers
system.mem_ctrls06.totGap                738929211120                       # Total gap between requests
system.mem_ctrls06.totMemAccLat              54090711                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totQLat                   49496961                       # Total ticks spent queuing
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls06.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls06.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls06.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls06_0.actBackEnergy            1421580                       # Energy for active background per rank (pJ)
system.mem_ctrls06_0.actEnergy                  85680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06_0.actPowerDownEnergy      20143230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls06_0.averagePower          240.034733                       # Core power per rank (mW)
system.mem_ctrls06_0.memoryStateTime::IDLE      1140000                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::REF      2600000                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::SREF 759871235606                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::PRE_PDN     37695997                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::ACT       558750                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::ACT_PDN     40094833                       # Time in different power states
system.mem_ctrls06_0.preBackEnergy             524640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06_0.preEnergy                  45540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06_0.prePowerDownEnergy      14523360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls06_0.readEnergy                142800                       # Energy for read commands per rank (pJ)
system.mem_ctrls06_0.refreshEnergy       6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06_0.selfRefreshEnergy   182371857900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls06_0.totalEnergy         182414891130                       # Total energy per rank (pJ)
system.mem_ctrls06_0.totalIdleTime       738938526332                       # Total Idle time Per DRAM Rank
system.mem_ctrls06_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls06_1.actBackEnergy           23566080                       # Energy for active background per rank (pJ)
system.mem_ctrls06_1.actEnergy                 835380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06_1.actPowerDownEnergy     321892680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls06_1.averagePower          240.556884                       # Core power per rank (mW)
system.mem_ctrls06_1.memoryStateTime::IDLE     23226000                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::REF     47060000                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::SREF 758518258856                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::PRE_PDN    651257824                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::ACT      8444250                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::ACT_PDN    705906663                       # Time in different power states
system.mem_ctrls06_1.preBackEnergy           10400640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06_1.preEnergy                 444015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06_1.prePowerDownEnergy     251437920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls06_1.readEnergy               1656480                       # Energy for read commands per rank (pJ)
system.mem_ctrls06_1.refreshEnergy       111249840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06_1.selfRefreshEnergy   182090218020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls06_1.totalEnergy         182811701055                       # Total energy per rank (pJ)
system.mem_ctrls06_1.totalIdleTime       732636111952                       # Total Idle time Per DRAM Rank
system.mem_ctrls06_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgGap                3003784338.95                       # Average gap between requests
system.mem_ctrls07.avgMemAccLat             218507.58                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgPriority_.ruby.dir_cntrl7::samples       246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls07.avgQLat                  199757.58                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgRdQLen                     1.27                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls07.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls07.bw_read::.ruby.dir_cntrl7        20717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total               20717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::.ruby.dir_cntrl7        20717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total              20717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bytesPerActivate::samples          131                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   123.114504                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   106.043200                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    82.732250                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           53     40.46%     40.46% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159           66     50.38%     90.84% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223            1      0.76%     91.60% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287            1      0.76%     92.37% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::384-415           10      7.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total          131                       # Bytes accessed per row activation
system.mem_ctrls07.bytesReadDRAM                15744                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadSys                 15744                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls07.bytes_read::.ruby.dir_cntrl7        15744                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total            15744                       # Number of bytes read from this memory
system.mem_ctrls07.masterReadAccesses::.ruby.dir_cntrl7          246                       # Per-master read serviced memory accesses
system.mem_ctrls07.masterReadAvgLat::.ruby.dir_cntrl7    218507.58                       # Per-master read average memory access latency
system.mem_ctrls07.masterReadBytes::.ruby.dir_cntrl7        15744                       # Per-master bytes read from memory
system.mem_ctrls07.masterReadRate::.ruby.dir_cntrl7 20717.096116719447                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls07.masterReadTotalLat::.ruby.dir_cntrl7     53752865                       # Per-master read total memory access latency
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls07.numStayReadState               683                       # Number of times bus staying in READ state
system.mem_ctrls07.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls07.num_reads::.ruby.dir_cntrl7          246                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total               246                       # Number of read requests responded to by this memory
system.mem_ctrls07.pageHitRate                  48.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.perBankRdBursts::0               8                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1               3                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2               3                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9             134                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10             83                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11             14                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls07.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls07.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls07.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.mem_ctrls07.rdQLenPdf::0                   227                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                    19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.readBursts                     246                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::6                 246                       # Read request sizes (log2)
system.mem_ctrls07.readReqs                       246                       # Number of read requests accepted
system.mem_ctrls07.readRowHitRate               48.78                       # Row buffer hit rate for reads
system.mem_ctrls07.readRowHits                    120                       # Number of row buffer hits during reads
system.mem_ctrls07.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.totBusLat                  1230000                       # Total ticks spent in databus transfers
system.mem_ctrls07.totGap                738930947382                       # Total gap between requests
system.mem_ctrls07.totMemAccLat              53752865                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totQLat                   49140365                       # Total ticks spent queuing
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls07.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls07.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls07.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls07_0.actBackEnergy            1548690                       # Energy for active background per rank (pJ)
system.mem_ctrls07_0.actEnergy                  99960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07_0.actPowerDownEnergy      22442040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls07_0.averagePower          240.037550                       # Core power per rank (mW)
system.mem_ctrls07_0.memoryStateTime::IDLE      1146000                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::REF      2860000                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::SREF 759863449356                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::PRE_PDN     39863156                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::ACT       611000                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::ACT_PDN     45540432                       # Time in different power states
system.mem_ctrls07_0.preBackEnergy             536160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07_0.preEnergy                  53130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07_0.prePowerDownEnergy      15458400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls07_0.readEnergy                142800                       # Energy for read commands per rank (pJ)
system.mem_ctrls07_0.refreshEnergy       6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07_0.selfRefreshEnergy   182369989500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls07_0.totalEnergy         182417031720                       # Total energy per rank (pJ)
system.mem_ctrls07_0.totalIdleTime       738938362164                       # Total Idle time Per DRAM Rank
system.mem_ctrls07_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls07_1.actBackEnergy           23421300                       # Energy for active background per rank (pJ)
system.mem_ctrls07_1.actEnergy                 835380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07_1.actPowerDownEnergy     324420630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls07_1.averagePower          240.554316                       # Core power per rank (mW)
system.mem_ctrls07_1.memoryStateTime::IDLE     22950000                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::REF     46800000                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::SREF 758526321106                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::PRE_PDN    638179901                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::ACT      8372913                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::ACT_PDN    711448421                       # Time in different power states
system.mem_ctrls07_1.preBackEnergy           10288800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07_1.preEnergy                 444015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07_1.prePowerDownEnergy     246446880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls07_1.readEnergy               1656480                       # Energy for read commands per rank (pJ)
system.mem_ctrls07_1.refreshEnergy       110635200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07_1.selfRefreshEnergy   182091600780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls07_1.totalEnergy         182809749465                       # Total energy per rank (pJ)
system.mem_ctrls07_1.totalIdleTime       731861497287                       # Total Idle time Per DRAM Rank
system.mem_ctrls07_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgGap                3127376878.07                       # Average gap between requests
system.mem_ctrls08.avgMemAccLat             225602.25                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgPriority_.ruby.dir_cntrl8::samples       243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls08.avgQLat                  206852.25                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgRdQLen                     1.15                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls08.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls08.bw_read::.ruby.dir_cntrl8        20464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total               20464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::.ruby.dir_cntrl8        20464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total              20464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bytesPerActivate::samples          130                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   121.107692                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   103.104134                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    84.803123                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           59     45.38%     45.38% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159           58     44.62%     90.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223            1      0.77%     90.77% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287            2      1.54%     92.31% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::384-415           10      7.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total          130                       # Bytes accessed per row activation
system.mem_ctrls08.bytesReadDRAM                15552                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadSys                 15552                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls08.bytes_read::.ruby.dir_cntrl8        15552                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total            15552                       # Number of bytes read from this memory
system.mem_ctrls08.masterReadAccesses::.ruby.dir_cntrl8          243                       # Per-master read serviced memory accesses
system.mem_ctrls08.masterReadAvgLat::.ruby.dir_cntrl8    225602.25                       # Per-master read average memory access latency
system.mem_ctrls08.masterReadBytes::.ruby.dir_cntrl8        15552                       # Per-master bytes read from memory
system.mem_ctrls08.masterReadRate::.ruby.dir_cntrl8 20464.448603100918                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls08.masterReadTotalLat::.ruby.dir_cntrl8     54821347                       # Per-master read total memory access latency
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls08.numStayReadState               679                       # Number of times bus staying in READ state
system.mem_ctrls08.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls08.num_reads::.ruby.dir_cntrl8          243                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total               243                       # Number of read requests responded to by this memory
system.mem_ctrls08.pageHitRate                  47.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.perBankRdBursts::0               9                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1               3                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2               4                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4               0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9             136                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10             84                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11              7                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls08.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls08.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls08.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.mem_ctrls08.rdQLenPdf::0                   232                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                    11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.readBursts                     243                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::6                 243                       # Read request sizes (log2)
system.mem_ctrls08.readReqs                       243                       # Number of read requests accepted
system.mem_ctrls08.readRowHitRate               47.74                       # Row buffer hit rate for reads
system.mem_ctrls08.readRowHits                    116                       # Number of row buffer hits during reads
system.mem_ctrls08.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.totBusLat                  1215000                       # Total ticks spent in databus transfers
system.mem_ctrls08.totGap                759952581372                       # Total gap between requests
system.mem_ctrls08.totMemAccLat              54821347                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totQLat                   50265097                       # Total ticks spent queuing
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls08.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls08.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls08.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls08_0.actBackEnergy            1531020                       # Energy for active background per rank (pJ)
system.mem_ctrls08_0.actEnergy                  92820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08_0.actPowerDownEnergy      22651230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls08_0.averagePower          240.037566                       # Core power per rank (mW)
system.mem_ctrls08_0.memoryStateTime::IDLE      1146000                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::REF      2860000                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::SREF 759863449356                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::PRE_PDN     38026873                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::ACT       635750                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::ACT_PDN     47817499                       # Time in different power states
system.mem_ctrls08_0.preBackEnergy             538080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08_0.preEnergy                  49335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08_0.prePowerDownEnergy      15296160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls08_0.readEnergy                135660                       # Energy for read commands per rank (pJ)
system.mem_ctrls08_0.refreshEnergy       6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08_0.selfRefreshEnergy   182369988900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls08_0.totalEnergy         182417044245                       # Total energy per rank (pJ)
system.mem_ctrls08_0.totalIdleTime       738939411339                       # Total Idle time Per DRAM Rank
system.mem_ctrls08_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls08_1.actBackEnergy           23675520                       # Energy for active background per rank (pJ)
system.mem_ctrls08_1.actEnergy                 842520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08_1.actPowerDownEnergy     324343680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls08_1.averagePower          240.558462                       # Core power per rank (mW)
system.mem_ctrls08_1.memoryStateTime::IDLE     23502000                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::REF     47320000                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::SREF 758516866250                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::PRE_PDN    650223444                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::ACT      8423902                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::ACT_PDN    711296848                       # Time in different power states
system.mem_ctrls08_1.preBackEnergy           10517760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08_1.preEnergy                 444015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08_1.prePowerDownEnergy     249702240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls08_1.readEnergy               1627920                       # Energy for read commands per rank (pJ)
system.mem_ctrls08_1.refreshEnergy       111864480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08_1.selfRefreshEnergy   182089882020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls08_1.totalEnergy         182812900155                       # Total energy per rank (pJ)
system.mem_ctrls08_1.totalIdleTime       759877563686                       # Total Idle time Per DRAM Rank
system.mem_ctrls08_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgGap                2875204983.08                       # Average gap between requests
system.mem_ctrls09.avgMemAccLat             212737.51                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgPriority_.ruby.dir_cntrl9::samples       257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls09.avgQLat                  193987.51                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgRdQLen                     1.23                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls09.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls09.bw_read::.ruby.dir_cntrl9        21643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total               21643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::.ruby.dir_cntrl9        21643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total              21643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bytesPerActivate::samples          133                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   126.075188                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   107.871472                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    85.190128                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           53     39.85%     39.85% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           66     49.62%     89.47% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287            3      2.26%     91.73% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::320-351            1      0.75%     92.48% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::384-415           10      7.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total          133                       # Bytes accessed per row activation
system.mem_ctrls09.bytesReadDRAM                16448                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadSys                 16448                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls09.bytes_read::.ruby.dir_cntrl9        16448                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total            16448                       # Number of bytes read from this memory
system.mem_ctrls09.masterReadAccesses::.ruby.dir_cntrl9          257                       # Per-master read serviced memory accesses
system.mem_ctrls09.masterReadAvgLat::.ruby.dir_cntrl9    212737.51                       # Per-master read average memory access latency
system.mem_ctrls09.masterReadBytes::.ruby.dir_cntrl9        16448                       # Per-master bytes read from memory
system.mem_ctrls09.masterReadRate::.ruby.dir_cntrl9 21643.470333320725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls09.masterReadTotalLat::.ruby.dir_cntrl9     54673541                       # Per-master read total memory access latency
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls09.numStayReadState               704                       # Number of times bus staying in READ state
system.mem_ctrls09.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls09.num_reads::.ruby.dir_cntrl9          257                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total               257                       # Number of read requests responded to by this memory
system.mem_ctrls09.pageHitRate                  49.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.perBankRdBursts::0               7                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1               4                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2               4                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4               0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9             134                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10             84                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11             23                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls09.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls09.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls09.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.mem_ctrls09.rdQLenPdf::0                   241                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                    16                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.readBursts                     257                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::6                 257                       # Read request sizes (log2)
system.mem_ctrls09.readReqs                       257                       # Number of read requests accepted
system.mem_ctrls09.readRowHitRate               49.03                       # Row buffer hit rate for reads
system.mem_ctrls09.readRowHits                    126                       # Number of row buffer hits during reads
system.mem_ctrls09.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.totBusLat                  1285000                       # Total ticks spent in databus transfers
system.mem_ctrls09.totGap                738927680652                       # Total gap between requests
system.mem_ctrls09.totMemAccLat              54673541                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totQLat                   49854791                       # Total ticks spent queuing
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls09.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls09.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls09.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls09_0.actBackEnergy            1173630                       # Energy for active background per rank (pJ)
system.mem_ctrls09_0.actEnergy                  57120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09_0.actPowerDownEnergy      16801890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls09_0.averagePower          240.028582                       # Core power per rank (mW)
system.mem_ctrls09_0.memoryStateTime::IDLE       858000                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::SREF 759887084106                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::PRE_PDN     30031000                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::ACT       567000                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::ACT_PDN     33914203                       # Time in different power states
system.mem_ctrls09_0.preBackEnergy             401280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09_0.preEnergy                  30360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09_0.prePowerDownEnergy      11583840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls09_0.readEnergy                142800                       # Energy for read commands per rank (pJ)
system.mem_ctrls09_0.refreshEnergy       4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09_0.selfRefreshEnergy   182375109060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls09_0.totalEnergy         182410217100                       # Total energy per rank (pJ)
system.mem_ctrls09_0.totalIdleTime        43720851798                       # Total Idle time Per DRAM Rank
system.mem_ctrls09_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls09_1.actBackEnergy           23870460                       # Energy for active background per rank (pJ)
system.mem_ctrls09_1.actEnergy                 892500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09_1.actPowerDownEnergy     330554970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls09_1.averagePower          240.561241                       # Core power per rank (mW)
system.mem_ctrls09_1.memoryStateTime::IDLE     23232000                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::REF     47320000                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::SREF 758510472606                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::PRE_PDN    642358311                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::ACT      8879849                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::ACT_PDN    724924790                       # Time in different power states
system.mem_ctrls09_1.preBackEnergy           10428000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09_1.preEnergy                 474375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09_1.prePowerDownEnergy     246852000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls09_1.readEnergy               1727880                       # Energy for read commands per rank (pJ)
system.mem_ctrls09_1.refreshEnergy       111864480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09_1.selfRefreshEnergy   182088347820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls09_1.totalEnergy         182815012485                       # Total energy per rank (pJ)
system.mem_ctrls09_1.totalIdleTime       738866725800                       # Total Idle time Per DRAM Rank
system.mem_ctrls09_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgGap                3028348347.05                       # Average gap between requests
system.mem_ctrls10.avgMemAccLat             216349.60                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgPriority_.ruby.dir_cntrl10::samples       244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls10.avgQLat                  197599.60                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgRdQLen                     1.21                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls10.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls10.bw_read::.ruby.dir_cntrl10        20549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total               20549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::.ruby.dir_cntrl10        20549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total              20549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bytesPerActivate::samples          133                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   121.263158                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   102.847115                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    85.307811                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           62     46.62%     46.62% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           56     42.11%     88.72% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223            2      1.50%     90.23% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287            3      2.26%     92.48% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::384-415           10      7.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total          133                       # Bytes accessed per row activation
system.mem_ctrls10.bytesReadDRAM                15616                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadSys                 15616                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls10.bytes_read::.ruby.dir_cntrl10        15616                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total            15616                       # Number of bytes read from this memory
system.mem_ctrls10.masterReadAccesses::.ruby.dir_cntrl10          244                       # Per-master read serviced memory accesses
system.mem_ctrls10.masterReadAvgLat::.ruby.dir_cntrl10    216349.60                       # Per-master read average memory access latency
system.mem_ctrls10.masterReadBytes::.ruby.dir_cntrl10        15616                       # Per-master bytes read from memory
system.mem_ctrls10.masterReadRate::.ruby.dir_cntrl10 20548.664440973764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls10.masterReadTotalLat::.ruby.dir_cntrl10     52789302                       # Per-master read total memory access latency
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls10.numStayReadState               674                       # Number of times bus staying in READ state
system.mem_ctrls10.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls10.num_reads::.ruby.dir_cntrl10          244                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total               244                       # Number of read requests responded to by this memory
system.mem_ctrls10.pageHitRate                  47.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.perBankRdBursts::0               6                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1               4                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2               1                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4               0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9             133                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10             84                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11             15                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls10.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls10.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls10.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.mem_ctrls10.rdQLenPdf::0                   229                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                    15                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.readBursts                     244                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::6                 244                       # Read request sizes (log2)
system.mem_ctrls10.readReqs                       244                       # Number of read requests accepted
system.mem_ctrls10.readRowHitRate               47.54                       # Row buffer hit rate for reads
system.mem_ctrls10.readRowHits                    116                       # Number of row buffer hits during reads
system.mem_ctrls10.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.totBusLat                  1220000                       # Total ticks spent in databus transfers
system.mem_ctrls10.totGap                738916996680                       # Total gap between requests
system.mem_ctrls10.totMemAccLat              52789302                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totQLat                   48214302                       # Total ticks spent queuing
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls10.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls10.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls10.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls10_0.actBackEnergy            1183320                       # Energy for active background per rank (pJ)
system.mem_ctrls10_0.actEnergy                  78540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10_0.actPowerDownEnergy      16336200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls10_0.averagePower          240.028521                       # Core power per rank (mW)
system.mem_ctrls10_0.memoryStateTime::IDLE       858000                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::SREF 759887084106                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::PRE_PDN     30873561                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::ACT       468000                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::ACT_PDN     31420630                       # Time in different power states
system.mem_ctrls10_0.preBackEnergy             401280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10_0.preEnergy                  41745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10_0.prePowerDownEnergy      11967840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls10_0.readEnergy                135660                       # Energy for read commands per rank (pJ)
system.mem_ctrls10_0.refreshEnergy       4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10_0.selfRefreshEnergy   182375109060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls10_0.totalEnergy         182410170765                       # Total energy per rank (pJ)
system.mem_ctrls10_0.totalIdleTime       738929400680                       # Total Idle time Per DRAM Rank
system.mem_ctrls10_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls10_1.actBackEnergy           23300460                       # Energy for active background per rank (pJ)
system.mem_ctrls10_1.actEnergy                 871080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10_1.actPowerDownEnergy     322146330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls10_1.averagePower          240.548552                       # Core power per rank (mW)
system.mem_ctrls10_1.memoryStateTime::IDLE     22668000                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::REF     46280000                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::SREF 758542169606                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::PRE_PDN    629595601                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::ACT      8619368                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::ACT_PDN    706467037                       # Time in different power states
system.mem_ctrls10_1.preBackEnergy           10176960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10_1.preEnergy                 462990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10_1.prePowerDownEnergy     242488320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls10_1.readEnergy               1663620                       # Energy for read commands per rank (pJ)
system.mem_ctrls10_1.refreshEnergy       109405920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10_1.selfRefreshEnergy   182094853140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls10_1.totalEnergy         182805368820                       # Total energy per rank (pJ)
system.mem_ctrls10_1.totalIdleTime       735740629706                       # Total Idle time Per DRAM Rank
system.mem_ctrls10_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgGap                2932242995.11                       # Average gap between requests
system.mem_ctrls11.avgMemAccLat             221320.94                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgPriority_.ruby.dir_cntrl11::samples       252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls11.avgQLat                  202570.94                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgRdQLen                     1.23                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls11.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls11.bw_read::.ruby.dir_cntrl11        21222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total               21222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::.ruby.dir_cntrl11        21222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total              21222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bytesPerActivate::samples          143                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   118.601399                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   101.106407                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    83.188920                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           68     47.55%     47.55% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159           61     42.66%     90.21% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223            2      1.40%     91.61% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287            1      0.70%     92.31% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::320-351            1      0.70%     93.01% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::384-415           10      6.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total          143                       # Bytes accessed per row activation
system.mem_ctrls11.bytesReadDRAM                16128                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadSys                 16128                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls11.bytes_read::.ruby.dir_cntrl11        16128                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total            16128                       # Number of bytes read from this memory
system.mem_ctrls11.masterReadAccesses::.ruby.dir_cntrl11          252                       # Per-master read serviced memory accesses
system.mem_ctrls11.masterReadAvgLat::.ruby.dir_cntrl11    221320.94                       # Per-master read average memory access latency
system.mem_ctrls11.masterReadBytes::.ruby.dir_cntrl11        16128                       # Per-master bytes read from memory
system.mem_ctrls11.masterReadRate::.ruby.dir_cntrl11 21222.391143956509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls11.masterReadTotalLat::.ruby.dir_cntrl11     55772876                       # Per-master read total memory access latency
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls11.numStayReadState               677                       # Number of times bus staying in READ state
system.mem_ctrls11.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls11.num_reads::.ruby.dir_cntrl11          252                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total               252                       # Number of read requests responded to by this memory
system.mem_ctrls11.pageHitRate                  45.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.perBankRdBursts::0               7                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1               4                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2               2                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4               0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8               2                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9             133                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10             82                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11             21                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls11.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls11.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls11.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.mem_ctrls11.rdQLenPdf::0                   222                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                    18                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                     2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                     2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                     2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                     6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.readBursts                     252                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::6                 252                       # Read request sizes (log2)
system.mem_ctrls11.readReqs                       252                       # Number of read requests accepted
system.mem_ctrls11.readRowHitRate               45.63                       # Row buffer hit rate for reads
system.mem_ctrls11.readRowHits                    115                       # Number of row buffer hits during reads
system.mem_ctrls11.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.totBusLat                  1260000                       # Total ticks spent in databus transfers
system.mem_ctrls11.totGap                738925234767                       # Total gap between requests
system.mem_ctrls11.totMemAccLat              55772876                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totQLat                   51047876                       # Total ticks spent queuing
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls11.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls11.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls11.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls11_0.actBackEnergy            1242600                       # Energy for active background per rank (pJ)
system.mem_ctrls11_0.actEnergy                  99960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11_0.actPowerDownEnergy      16482690                       # Energy for active power-down per rank (pJ)
system.mem_ctrls11_0.averagePower          240.028664                       # Core power per rank (mW)
system.mem_ctrls11_0.memoryStateTime::IDLE       858000                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::SREF 759887084106                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::PRE_PDN     30343758                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::ACT       525250                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::ACT_PDN     31506334                       # Time in different power states
system.mem_ctrls11_0.preBackEnergy             401280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11_0.preEnergy                  53130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11_0.prePowerDownEnergy      11794560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls11_0.readEnergy                178500                       # Energy for read commands per rank (pJ)
system.mem_ctrls11_0.refreshEnergy       4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11_0.selfRefreshEnergy   182375109060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls11_0.totalEnergy         182410278900                       # Total energy per rank (pJ)
system.mem_ctrls11_0.totalIdleTime       738937595267                       # Total Idle time Per DRAM Rank
system.mem_ctrls11_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls11_1.actBackEnergy           23341500                       # Energy for active background per rank (pJ)
system.mem_ctrls11_1.actEnergy                 921060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11_1.actPowerDownEnergy     320368500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls11_1.averagePower          240.546854                       # Core power per rank (mW)
system.mem_ctrls11_1.memoryStateTime::IDLE     22932000                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::REF     46020000                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::SREF 758549679856                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::PRE_PDN    627010570                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::ACT      8862956                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::ACT_PDN    701375579                       # Time in different power states
system.mem_ctrls11_1.preBackEnergy           10254720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11_1.preEnergy                 489555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11_1.prePowerDownEnergy     240992640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls11_1.readEnergy               1713600                       # Energy for read commands per rank (pJ)
system.mem_ctrls11_1.refreshEnergy       108791280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11_1.selfRefreshEnergy   182097205680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls11_1.totalEnergy         182804078535                       # Total energy per rank (pJ)
system.mem_ctrls11_1.totalIdleTime       734964890150                       # Total Idle time Per DRAM Rank
system.mem_ctrls11_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgGap                2991936193.55                       # Average gap between requests
system.mem_ctrls12.avgMemAccLat             210286.20                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgPriority_.ruby.dir_cntrl12::samples       254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls12.avgQLat                  191536.20                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgRdQLen                     1.21                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls12.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls12.bw_read::.ruby.dir_cntrl12        21307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total               21307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::.ruby.dir_cntrl12        21307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total              21307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bytesPerActivate::samples          131                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   127.511450                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   108.960630                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    86.776137                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           51     38.93%     38.93% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159           65     49.62%     88.55% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223            2      1.53%     90.08% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287            2      1.53%     91.60% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::320-351            1      0.76%     92.37% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::384-415            9      6.87%     99.24% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::448-479            1      0.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total          131                       # Bytes accessed per row activation
system.mem_ctrls12.bytesReadDRAM                16256                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadSys                 16256                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls12.bytes_read::.ruby.dir_cntrl12        16192                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total            16192                       # Number of bytes read from this memory
system.mem_ctrls12.masterReadAccesses::.ruby.dir_cntrl12          254                       # Per-master read serviced memory accesses
system.mem_ctrls12.masterReadAvgLat::.ruby.dir_cntrl12    210286.20                       # Per-master read average memory access latency
system.mem_ctrls12.masterReadBytes::.ruby.dir_cntrl12        16256                       # Per-master bytes read from memory
system.mem_ctrls12.masterReadRate::.ruby.dir_cntrl12 21390.822819702196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls12.masterReadTotalLat::.ruby.dir_cntrl12     53412696                       # Per-master read total memory access latency
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls12.numStayReadState               692                       # Number of times bus staying in READ state
system.mem_ctrls12.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls12.num_reads::.ruby.dir_cntrl12          253                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total               253                       # Number of read requests responded to by this memory
system.mem_ctrls12.pageHitRate                  49.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.perBankRdBursts::0               8                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1               4                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2               3                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8               5                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9             132                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10             84                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11             16                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls12.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls12.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls12.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.mem_ctrls12.rdQLenPdf::0                   237                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                    17                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.readBursts                     254                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::6                 254                       # Read request sizes (log2)
system.mem_ctrls12.readReqs                       254                       # Number of read requests accepted
system.mem_ctrls12.readRowHitRate               49.61                       # Row buffer hit rate for reads
system.mem_ctrls12.readRowHits                    126                       # Number of row buffer hits during reads
system.mem_ctrls12.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.totBusLat                  1270000                       # Total ticks spent in databus transfers
system.mem_ctrls12.totGap                759951793161                       # Total gap between requests
system.mem_ctrls12.totMemAccLat              53412696                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totQLat                   48650196                       # Total ticks spent queuing
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls12.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls12.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls12.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls12_0.actBackEnergy            1372560                       # Energy for active background per rank (pJ)
system.mem_ctrls12_0.actEnergy                  99960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12_0.actPowerDownEnergy      16343040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls12_0.averagePower          240.029563                       # Core power per rank (mW)
system.mem_ctrls12_0.memoryStateTime::IDLE      1134000                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::SREF 759886518339                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::PRE_PDN     30421598                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::ACT       652023                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::ACT_PDN     31254468                       # Time in different power states
system.mem_ctrls12_0.preBackEnergy             511680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12_0.preEnergy                  49335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12_0.prePowerDownEnergy      11909280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls12_0.readEnergy                171360                       # Energy for read commands per rank (pJ)
system.mem_ctrls12_0.refreshEnergy       5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12_0.selfRefreshEnergy   182374973460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls12_0.totalEnergy         182410962435                       # Total energy per rank (pJ)
system.mem_ctrls12_0.totalIdleTime       759948194405                       # Total Idle time Per DRAM Rank
system.mem_ctrls12_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls12_1.actBackEnergy           22961880                       # Energy for active background per rank (pJ)
system.mem_ctrls12_1.actEnergy                 842520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12_1.actPowerDownEnergy     320211750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls12_1.averagePower          240.538910                       # Core power per rank (mW)
system.mem_ctrls12_1.memoryStateTime::IDLE     22380000                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::REF     45500000                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::SREF 758560961820                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::PRE_PDN    613185806                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::ACT      8559250                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::ACT_PDN    702217401                       # Time in different power states
system.mem_ctrls12_1.preBackEnergy           10031520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12_1.preEnergy                 447810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12_1.prePowerDownEnergy     235475520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls12_1.readEnergy               1699320                       # Energy for read commands per rank (pJ)
system.mem_ctrls12_1.refreshEnergy       107562000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12_1.selfRefreshEnergy   182098809000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls12_1.totalEnergy         182798041320                       # Total energy per rank (pJ)
system.mem_ctrls12_1.totalIdleTime       737290084947                       # Total Idle time Per DRAM Rank
system.mem_ctrls12_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgGap                2968560475.80                       # Average gap between requests
system.mem_ctrls13.avgMemAccLat             216810.81                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgPriority_.ruby.dir_cntrl13::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls13.avgQLat                  198060.81                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgRdQLen                     1.20                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls13.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls13.bw_read::.ruby.dir_cntrl13        21559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total               21559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::.ruby.dir_cntrl13        21559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total              21559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bytesPerActivate::samples          138                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   121.043478                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   103.881962                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    82.449088                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           60     43.48%     43.48% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159           65     47.10%     90.58% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223            1      0.72%     91.30% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287            2      1.45%     92.75% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::384-415           10      7.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total          138                       # Bytes accessed per row activation
system.mem_ctrls13.bytesReadDRAM                16384                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadSys                 16384                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls13.bytes_read::.ruby.dir_cntrl13        16384                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total            16384                       # Number of bytes read from this memory
system.mem_ctrls13.masterReadAccesses::.ruby.dir_cntrl13          256                       # Per-master read serviced memory accesses
system.mem_ctrls13.masterReadAvgLat::.ruby.dir_cntrl13    216810.81                       # Per-master read average memory access latency
system.mem_ctrls13.masterReadBytes::.ruby.dir_cntrl13        16384                       # Per-master bytes read from memory
system.mem_ctrls13.masterReadRate::.ruby.dir_cntrl13 21559.254495447880                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls13.masterReadTotalLat::.ruby.dir_cntrl13     55503567                       # Per-master read total memory access latency
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls13.numStayReadState               699                       # Number of times bus staying in READ state
system.mem_ctrls13.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls13.num_reads::.ruby.dir_cntrl13          256                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total               256                       # Number of read requests responded to by this memory
system.mem_ctrls13.pageHitRate                  46.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.perBankRdBursts::0               6                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1               4                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2               4                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4               2                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8               1                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9             132                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10             83                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11             23                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls13.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls13.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls13.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.mem_ctrls13.rdQLenPdf::0                   241                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                    15                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.readBursts                     256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::6                 256                       # Read request sizes (log2)
system.mem_ctrls13.readReqs                       256                       # Number of read requests accepted
system.mem_ctrls13.readRowHitRate               46.88                       # Row buffer hit rate for reads
system.mem_ctrls13.readRowHits                    120                       # Number of row buffer hits during reads
system.mem_ctrls13.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.totBusLat                  1280000                       # Total ticks spent in databus transfers
system.mem_ctrls13.totGap                759951481806                       # Total gap between requests
system.mem_ctrls13.totMemAccLat              55503567                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totQLat                   50703567                       # Total ticks spent queuing
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls13.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls13.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls13.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls13_0.actBackEnergy            1372560                       # Energy for active background per rank (pJ)
system.mem_ctrls13_0.actEnergy                 107100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13_0.actPowerDownEnergy      17077200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls13_0.averagePower          240.029879                       # Core power per rank (mW)
system.mem_ctrls13_0.memoryStateTime::IDLE      1134000                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::SREF 759885733125                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::PRE_PDN     30187499                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::ACT       654500                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::ACT_PDN     32050192                       # Time in different power states
system.mem_ctrls13_0.preBackEnergy             511680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13_0.preEnergy                  53130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13_0.prePowerDownEnergy      11592480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls13_0.readEnergy                171360                       # Energy for read commands per rank (pJ)
system.mem_ctrls13_0.refreshEnergy       5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13_0.selfRefreshEnergy   182374785060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls13_0.totalEnergy         182411202330                       # Total energy per rank (pJ)
system.mem_ctrls13_0.totalIdleTime       759947339556                       # Total Idle time Per DRAM Rank
system.mem_ctrls13_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls13_1.actBackEnergy           23377980                       # Energy for active background per rank (pJ)
system.mem_ctrls13_1.actEnergy                 885360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13_1.actPowerDownEnergy     327020400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls13_1.averagePower          240.550496                       # Core power per rank (mW)
system.mem_ctrls13_1.memoryStateTime::IDLE     22944000                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::REF     46280000                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::SREF 758541893606                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::PRE_PDN    620604913                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::ACT      8845607                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::ACT_PDN    717146480                       # Time in different power states
system.mem_ctrls13_1.preBackEnergy           10243200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13_1.preEnergy                 470580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13_1.prePowerDownEnergy     238312320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls13_1.readEnergy               1706460                       # Energy for read commands per rank (pJ)
system.mem_ctrls13_1.refreshEnergy       109405920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13_1.selfRefreshEnergy   182095367880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls13_1.totalEnergy         182806846110                       # Total energy per rank (pJ)
system.mem_ctrls13_1.totalIdleTime       736517655738                       # Total Idle time Per DRAM Rank
system.mem_ctrls13_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgGap                2991937488.84                       # Average gap between requests
system.mem_ctrls14.avgMemAccLat             214355.53                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgPriority_.ruby.dir_cntrl14::samples       254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls14.avgQLat                  195605.53                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgRdQLen                     1.17                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls14.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls14.bw_read::.ruby.dir_cntrl14        21391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total               21391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::.ruby.dir_cntrl14        21391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total              21391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bytesPerActivate::samples          134                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   124.179104                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   107.367575                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    81.847635                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           52     38.81%     38.81% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           69     51.49%     90.30% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223            2      1.49%     91.79% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287            1      0.75%     92.54% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::384-415           10      7.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total          134                       # Bytes accessed per row activation
system.mem_ctrls14.bytesReadDRAM                16256                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadSys                 16256                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls14.bytes_read::.ruby.dir_cntrl14        16256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total            16256                       # Number of bytes read from this memory
system.mem_ctrls14.masterReadAccesses::.ruby.dir_cntrl14          254                       # Per-master read serviced memory accesses
system.mem_ctrls14.masterReadAvgLat::.ruby.dir_cntrl14    214355.53                       # Per-master read average memory access latency
system.mem_ctrls14.masterReadBytes::.ruby.dir_cntrl14        16256                       # Per-master bytes read from memory
system.mem_ctrls14.masterReadRate::.ruby.dir_cntrl14 21390.822819702196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls14.masterReadTotalLat::.ruby.dir_cntrl14     54446305                       # Per-master read total memory access latency
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls14.numStayReadState               696                       # Number of times bus staying in READ state
system.mem_ctrls14.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls14.num_reads::.ruby.dir_cntrl14          254                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total               254                       # Number of read requests responded to by this memory
system.mem_ctrls14.pageHitRate                  48.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.perBankRdBursts::0               7                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1               4                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2               2                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4               2                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5               1                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8               5                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9             133                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10             84                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11             16                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls14.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls14.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls14.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.mem_ctrls14.rdQLenPdf::0                   241                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                    13                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.readBursts                     254                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::6                 254                       # Read request sizes (log2)
system.mem_ctrls14.readReqs                       254                       # Number of read requests accepted
system.mem_ctrls14.readRowHitRate               48.82                       # Row buffer hit rate for reads
system.mem_ctrls14.readRowHits                    124                       # Number of row buffer hits during reads
system.mem_ctrls14.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.totBusLat                  1270000                       # Total ticks spent in databus transfers
system.mem_ctrls14.totGap                759952122165                       # Total gap between requests
system.mem_ctrls14.totMemAccLat              54446305                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totQLat                   49683805                       # Total ticks spent queuing
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls14.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls14.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls14.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls14_0.actBackEnergy            1580610                       # Energy for active background per rank (pJ)
system.mem_ctrls14_0.actEnergy                  99960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14_0.actPowerDownEnergy      19773870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls14_0.averagePower          240.035690                       # Core power per rank (mW)
system.mem_ctrls14_0.memoryStateTime::IDLE      1416000                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::REF      2860000                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::SREF 759870495347                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::PRE_PDN     37985958                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::ACT       616000                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::ACT_PDN     38817683                       # Time in different power states
system.mem_ctrls14_0.preBackEnergy             636000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14_0.preEnergy                  49335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14_0.prePowerDownEnergy      14873280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls14_0.readEnergy                164220                       # Energy for read commands per rank (pJ)
system.mem_ctrls14_0.refreshEnergy       6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14_0.selfRefreshEnergy   182371680300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls14_0.totalEnergy         182415618615                       # Total energy per rank (pJ)
system.mem_ctrls14_0.totalIdleTime       759947230165                       # Total Idle time Per DRAM Rank
system.mem_ctrls14_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls14_1.actBackEnergy           23258280                       # Energy for active background per rank (pJ)
system.mem_ctrls14_1.actEnergy                 863940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14_1.actPowerDownEnergy     327866850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls14_1.averagePower          240.546008                       # Core power per rank (mW)
system.mem_ctrls14_1.memoryStateTime::IDLE     22662000                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::REF     46020000                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::SREF 758545230247                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::PRE_PDN    611328050                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::ACT      8712963                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::ACT_PDN    719015737                       # Time in different power states
system.mem_ctrls14_1.preBackEnergy           10154400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14_1.preEnergy                 459195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14_1.prePowerDownEnergy     234749280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls14_1.readEnergy               1706460                       # Energy for read commands per rank (pJ)
system.mem_ctrls14_1.refreshEnergy       108791280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14_1.selfRefreshEnergy   182095586040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls14_1.totalEnergy         182803435725                       # Total energy per rank (pJ)
system.mem_ctrls14_1.totalIdleTime       738841264097                       # Total Idle time Per DRAM Rank
system.mem_ctrls14_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgGap                3064323480.10                       # Average gap between requests
system.mem_ctrls15.avgMemAccLat             222815.00                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgPriority_.ruby.dir_cntrl15::samples       248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls15.avgQLat                  204065.00                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgRdQLen                     1.18                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls15.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls15.bw_read::.ruby.dir_cntrl15        20886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total               20886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::.ruby.dir_cntrl15        20886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total              20886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bytesPerActivate::samples          134                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   122.746269                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   105.570544                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    81.955672                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           56     41.79%     41.79% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159           64     47.76%     89.55% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223            2      1.49%     91.04% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287            2      1.49%     92.54% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::320-351            1      0.75%     93.28% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::384-415            9      6.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total          134                       # Bytes accessed per row activation
system.mem_ctrls15.bytesReadDRAM                15872                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadSys                 15872                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls15.bytes_read::.ruby.dir_cntrl15        15872                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total            15872                       # Number of bytes read from this memory
system.mem_ctrls15.masterReadAccesses::.ruby.dir_cntrl15          248                       # Per-master read serviced memory accesses
system.mem_ctrls15.masterReadAvgLat::.ruby.dir_cntrl15    222815.00                       # Per-master read average memory access latency
system.mem_ctrls15.masterReadBytes::.ruby.dir_cntrl15        15872                       # Per-master bytes read from memory
system.mem_ctrls15.masterReadRate::.ruby.dir_cntrl15 20885.527792465135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls15.masterReadTotalLat::.ruby.dir_cntrl15     55258120                       # Per-master read total memory access latency
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls15.numStayReadState               687                       # Number of times bus staying in READ state
system.mem_ctrls15.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls15.num_reads::.ruby.dir_cntrl15          248                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total               248                       # Number of read requests responded to by this memory
system.mem_ctrls15.pageHitRate                  47.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.perBankRdBursts::0               7                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1               5                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2               1                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8               1                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9             134                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10             83                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11             16                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls15.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls15.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls15.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.mem_ctrls15.rdQLenPdf::0                   234                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                    14                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.readBursts                     248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::6                 248                       # Read request sizes (log2)
system.mem_ctrls15.readReqs                       248                       # Number of read requests accepted
system.mem_ctrls15.readRowHitRate               47.98                       # Row buffer hit rate for reads
system.mem_ctrls15.readRowHits                    119                       # Number of row buffer hits during reads
system.mem_ctrls15.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.totBusLat                  1240000                       # Total ticks spent in databus transfers
system.mem_ctrls15.totGap                759952223064                       # Total gap between requests
system.mem_ctrls15.totMemAccLat              55258120                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totQLat                   50608120                       # Total ticks spent queuing
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls15.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls15.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls15.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls15_0.actBackEnergy            1557810                       # Energy for active background per rank (pJ)
system.mem_ctrls15_0.actEnergy                  99960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15_0.actPowerDownEnergy      20322780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls15_0.averagePower          240.035774                       # Core power per rank (mW)
system.mem_ctrls15_0.memoryStateTime::IDLE      1416000                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::REF      2860000                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::SREF 759870533309                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::PRE_PDN     37540000                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::ACT       566500                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::ACT_PDN     40185504                       # Time in different power states
system.mem_ctrls15_0.preBackEnergy             636960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15_0.preEnergy                  49335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15_0.prePowerDownEnergy      14415360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls15_0.readEnergy                149940                       # Energy for read commands per rank (pJ)
system.mem_ctrls15_0.refreshEnergy       6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15_0.selfRefreshEnergy   182371689000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls15_0.totalEnergy         182415682185                       # Total energy per rank (pJ)
system.mem_ctrls15_0.totalIdleTime       759948126266                       # Total Idle time Per DRAM Rank
system.mem_ctrls15_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls15_1.actBackEnergy           23569500                       # Energy for active background per rank (pJ)
system.mem_ctrls15_1.actEnergy                 863940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15_1.actPowerDownEnergy     333065250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls15_1.averagePower          240.556263                       # Core power per rank (mW)
system.mem_ctrls15_1.memoryStateTime::IDLE     22950000                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::REF     46800000                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::SREF 758526339082                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::PRE_PDN    622510152                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::ACT      8627976                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::ACT_PDN    725659651                       # Time in different power states
system.mem_ctrls15_1.preBackEnergy           10293120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15_1.preEnergy                 459195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15_1.prePowerDownEnergy     239044800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls15_1.readEnergy               1692180                       # Energy for read commands per rank (pJ)
system.mem_ctrls15_1.refreshEnergy       110635200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15_1.selfRefreshEnergy   182091605580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls15_1.totalEnergy         182811228765                       # Total energy per rank (pJ)
system.mem_ctrls15_1.totalIdleTime       738064142115                       # Total Idle time Per DRAM Rank
system.mem_ctrls15_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.ruby.Directory_Controller.Exclusive_Unblock |         212      6.08%      6.08% |         227      6.51%     12.60% |         219      6.28%     18.88% |         219      6.28%     25.16% |         217      6.23%     31.39% |         224      6.43%     37.82% |         213      6.11%     43.93% |         214      6.14%     50.07% |         208      5.97%     56.04% |         223      6.40%     62.44% |         216      6.20%     68.64% |         215      6.17%     74.81% |         219      6.28%     81.09% |         223      6.40%     87.49% |         219      6.28%     93.77% |         217      6.23%    100.00%
system.ruby.Directory_Controller.Exclusive_Unblock::total         3485                      
system.ruby.Directory_Controller.GETS    |          30      5.91%      5.91% |          29      5.71%     11.61% |          29      5.71%     17.32% |          34      6.69%     24.02% |          27      5.31%     29.33% |          27      5.31%     34.65% |          32      6.30%     40.94% |          32      6.30%     47.24% |          35      6.89%     54.13% |          34      6.69%     60.83% |          28      5.51%     66.34% |          37      7.28%     73.62% |          35      6.89%     80.51% |          33      6.50%     87.01% |          35      6.89%     93.90% |          31      6.10%    100.00%
system.ruby.Directory_Controller.GETS::total          508                      
system.ruby.Directory_Controller.GETX    |         212      6.08%      6.08% |         227      6.51%     12.60% |         219      6.28%     18.88% |         219      6.28%     25.16% |         217      6.23%     31.39% |         224      6.43%     37.82% |         213      6.11%     43.93% |         214      6.14%     50.07% |         208      5.97%     56.04% |         223      6.40%     62.44% |         216      6.20%     68.64% |         215      6.17%     74.81% |         219      6.28%     81.09% |         223      6.40%     87.49% |         219      6.28%     93.77% |         217      6.23%    100.00%
system.ruby.Directory_Controller.GETX::total         3485                      
system.ruby.Directory_Controller.I.GETS  |          30      5.91%      5.91% |          29      5.71%     11.61% |          29      5.71%     17.32% |          34      6.69%     24.02% |          27      5.31%     29.33% |          27      5.31%     34.65% |          32      6.30%     40.94% |          32      6.30%     47.24% |          35      6.89%     54.13% |          34      6.69%     60.83% |          28      5.51%     66.34% |          37      7.28%     73.62% |          35      6.89%     80.51% |          33      6.50%     87.01% |          35      6.89%     93.90% |          31      6.10%    100.00%
system.ruby.Directory_Controller.I.GETS::total          508                      
system.ruby.Directory_Controller.I.GETX  |         196      6.12%      6.12% |         210      6.56%     12.69% |         201      6.28%     18.97% |         195      6.09%     25.06% |         199      6.22%     31.28% |         207      6.47%     37.75% |         195      6.09%     43.84% |         197      6.16%     50.00% |         190      5.94%     55.94% |         206      6.44%     62.37% |         200      6.25%     68.62% |         191      5.97%     74.59% |         203      6.34%     80.94% |         207      6.47%     87.41% |         203      6.34%     93.75% |         200      6.25%    100.00%
system.ruby.Directory_Controller.I.GETX::total         3200                      
system.ruby.Directory_Controller.IS.Memory_Data |          30      5.92%      5.92% |          29      5.72%     11.64% |          29      5.72%     17.36% |          34      6.71%     24.06% |          27      5.33%     29.39% |          27      5.33%     34.71% |          32      6.31%     41.03% |          32      6.31%     47.34% |          35      6.90%     54.24% |          34      6.71%     60.95% |          28      5.52%     66.47% |          37      7.30%     73.77% |          34      6.71%     80.47% |          33      6.51%     86.98% |          35      6.90%     93.89% |          31      6.11%    100.00%
system.ruby.Directory_Controller.IS.Memory_Data::total          507                      
system.ruby.Directory_Controller.IS.Unblock |          30      5.91%      5.91% |          29      5.71%     11.61% |          29      5.71%     17.32% |          34      6.69%     24.02% |          27      5.31%     29.33% |          27      5.31%     34.65% |          32      6.30%     40.94% |          32      6.30%     47.24% |          35      6.89%     54.13% |          34      6.69%     60.83% |          28      5.51%     66.34% |          37      7.28%     73.62% |          34      6.69%     80.31% |          34      6.69%     87.01% |          35      6.89%     93.90% |          31      6.10%    100.00%
system.ruby.Directory_Controller.IS.Unblock::total          508                      
system.ruby.Directory_Controller.MM.Exclusive_Unblock |         212      6.08%      6.08% |         227      6.51%     12.60% |         219      6.28%     18.88% |         219      6.28%     25.16% |         217      6.23%     31.39% |         224      6.43%     37.82% |         213      6.11%     43.93% |         214      6.14%     50.07% |         208      5.97%     56.04% |         223      6.40%     62.44% |         216      6.20%     68.64% |         215      6.17%     74.81% |         219      6.28%     81.09% |         223      6.40%     87.49% |         219      6.28%     93.77% |         217      6.23%    100.00%
system.ruby.Directory_Controller.MM.Exclusive_Unblock::total         3485                      
system.ruby.Directory_Controller.MM.Memory_Data |         212      6.08%      6.08% |         227      6.51%     12.60% |         219      6.28%     18.88% |         219      6.28%     25.16% |         217      6.23%     31.39% |         224      6.43%     37.82% |         213      6.11%     43.93% |         214      6.14%     50.07% |         208      5.97%     56.04% |         223      6.40%     62.44% |         216      6.20%     68.64% |         215      6.17%     74.81% |         219      6.28%     81.09% |         223      6.40%     87.49% |         219      6.28%     93.77% |         217      6.23%    100.00%
system.ruby.Directory_Controller.MM.Memory_Data::total         3485                      
system.ruby.Directory_Controller.Memory_Data |         242      6.06%      6.06% |         256      6.41%     12.47% |         248      6.21%     18.69% |         253      6.34%     25.03% |         244      6.11%     31.14% |         251      6.29%     37.42% |         245      6.14%     43.56% |         246      6.16%     49.72% |         243      6.09%     55.81% |         257      6.44%     62.25% |         244      6.11%     68.36% |         252      6.31%     74.67% |         253      6.34%     81.01% |         256      6.41%     87.42% |         254      6.36%     93.79% |         248      6.21%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         3992                      
system.ruby.Directory_Controller.S.GETX  |          16      5.61%      5.61% |          17      5.96%     11.58% |          18      6.32%     17.89% |          24      8.42%     26.32% |          18      6.32%     32.63% |          17      5.96%     38.60% |          18      6.32%     44.91% |          17      5.96%     50.88% |          18      6.32%     57.19% |          17      5.96%     63.16% |          16      5.61%     68.77% |          24      8.42%     77.19% |          16      5.61%     82.81% |          16      5.61%     88.42% |          16      5.61%     94.04% |          17      5.96%    100.00%
system.ruby.Directory_Controller.S.GETX::total          285                      
system.ruby.Directory_Controller.Unblock |          30      5.91%      5.91% |          29      5.71%     11.61% |          29      5.71%     17.32% |          34      6.69%     24.02% |          27      5.31%     29.33% |          27      5.31%     34.65% |          32      6.30%     40.94% |          32      6.30%     47.24% |          35      6.89%     54.13% |          34      6.69%     60.83% |          28      5.51%     66.34% |          37      7.28%     73.62% |          34      6.69%     80.31% |          34      6.69%     87.01% |          35      6.89%     93.90% |          31      6.10%    100.00%
system.ruby.Directory_Controller.Unblock::total          508                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       454385                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      454385    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       454385                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples       455503                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.732952                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.011218                      
system.ruby.IFETCH.latency_hist_seqr::stdev    32.043299                      
system.ruby.IFETCH.latency_hist_seqr     |      455348     99.97%     99.97% |           6      0.00%     99.97% |           4      0.00%     99.97% |           1      0.00%     99.97% |           0      0.00%     99.97% |           4      0.00%     99.97% |          47      0.01%     99.98% |          93      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       455503                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         1118                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   299.624329                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    94.179095                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   574.169877                      
system.ruby.IFETCH.miss_latency_hist_seqr |         963     86.14%     86.14% |           6      0.54%     86.67% |           4      0.36%     87.03% |           1      0.09%     87.12% |           0      0.00%     87.12% |           4      0.36%     87.48% |          47      4.20%     91.68% |          93      8.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         1118                      
system.ruby.L1Cache_Controller.Ack       |        2365      6.86%      6.86% |        2323      6.74%     13.59% |        2306      6.69%     20.28% |        2250      6.52%     26.80% |         864      2.51%     29.31% |        2261      6.56%     35.86% |        2244      6.51%     42.37% |        2325      6.74%     49.11% |        2360      6.84%     55.95% |        2200      6.38%     62.33% |        2240      6.49%     68.83% |        2185      6.34%     75.16% |        2101      6.09%     81.25% |        2159      6.26%     87.51% |        2163      6.27%     93.78% |        2144      6.22%    100.00%
system.ruby.L1Cache_Controller.Ack::total        34490                      
system.ruby.L1Cache_Controller.All_acks  |        3950     10.53%     10.53% |        2367      6.31%     16.85% |        2332      6.22%     23.07% |        2232      5.95%     29.02% |        2251      6.00%     35.02% |        2275      6.07%     41.09% |        2241      5.98%     47.07% |        2322      6.19%     53.26% |        2359      6.29%     59.55% |        2198      5.86%     65.41% |        2237      5.97%     71.38% |        2183      5.82%     77.20% |        2104      5.61%     82.81% |        2161      5.76%     88.57% |        2164      5.77%     94.34% |        2121      5.66%    100.00%
system.ruby.L1Cache_Controller.All_acks::total        37497                      
system.ruby.L1Cache_Controller.Data      |        1417      0.03%      0.03% |        1336      0.02%      0.05% |        1330      0.02%      0.07% |        1568      0.03%      0.10% |        1289      0.02%      0.12% |        1945      0.03%      0.16% |        4141      0.07%      0.23% |        6635      0.12%      0.35% |      175455      3.11%      3.46% |      501146      8.89%     12.36% |      690058     12.25%     24.60% |      754526     13.39%     37.99% |      811596     14.40%     52.40% |      863453     15.32%     67.72% |      903815     16.04%     83.76% |      915233     16.24%    100.00%
system.ruby.L1Cache_Controller.Data::total      5634943                      
system.ruby.L1Cache_Controller.Exclusive_Data |        4151      1.72%      1.72% |        2497      1.03%      2.75% |        2610      1.08%      3.83% |        2431      1.01%      4.83% |        2878      1.19%      6.02% |        2662      1.10%      7.13% |        2799      1.16%      8.28% |        3121      1.29%      9.57% |        3500      1.45%     11.02% |        3540      1.46%     12.49% |        4405      1.82%     14.31% |        5644      2.33%     16.64% |       14081      5.82%     22.47% |       28037     11.60%     34.06% |       53125     21.97%     56.03% |      106307     43.97%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total       241788                      
system.ruby.L1Cache_Controller.Fwd_GETS  |        9826      0.49%      0.49% |        8235      0.41%      0.91% |      917409     46.10%     47.01% |        8233      0.41%     47.42% |       16869      0.85%     48.27% |      718209     36.09%     84.36% |        1145      0.06%     84.42% |        1729      0.09%     84.51% |        3031      0.15%     84.66% |       48081      2.42%     87.08% |        8180      0.41%     87.49% |        9595      0.48%     87.97% |       37635      1.89%     89.86% |       57965      2.91%     92.77% |       78081      3.92%     96.70% |       65711      3.30%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total      1989934                      
system.ruby.L1Cache_Controller.Fwd_GETX  |        3753      8.68%      8.68% |        3176      7.35%     16.03% |        3035      7.02%     23.06% |        2157      4.99%     28.05% |        3768      8.72%     36.77% |        3368      7.79%     44.56% |        2839      6.57%     51.13% |        2930      6.78%     57.91% |        2983      6.90%     64.81% |        2549      5.90%     70.71% |        2745      6.35%     77.07% |        2348      5.43%     82.50% |        2199      5.09%     87.59% |        2217      5.13%     92.72% |         975      2.26%     94.97% |        2172      5.03%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total        43214                      
system.ruby.L1Cache_Controller.I.Ifetch  |         268     23.95%     23.95% |          56      5.00%     28.95% |          59      5.27%     34.23% |          54      4.83%     39.05% |          54      4.83%     43.88% |          58      5.18%     49.06% |          58      5.18%     54.24% |          57      5.09%     59.34% |          58      5.18%     64.52% |          58      5.18%     69.71% |          58      5.18%     74.89% |          55      4.92%     79.80% |          54      4.83%     84.63% |          58      5.18%     89.81% |          57      5.09%     94.91% |          57      5.09%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total         1119                      
system.ruby.L1Cache_Controller.I.L1_Replacement |        2042      6.68%      6.68% |        1881      6.15%     12.83% |        1939      6.34%     19.17% |        1491      4.88%     24.04% |        2040      6.67%     30.71% |        2055      6.72%     37.43% |        2056      6.72%     44.16% |        2055      6.72%     50.87% |        2056      6.72%     57.60% |        2055      6.72%     64.32% |        2056      6.72%     71.04% |        2056      6.72%     77.76% |        2056      6.72%     84.48% |        1949      6.37%     90.86% |         750      2.45%     93.31% |        2046      6.69%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total        30583                      
system.ruby.L1Cache_Controller.I.Load    |        1360      0.02%      0.02% |        1413      0.02%      0.05% |        1559      0.03%      0.07% |        1718      0.03%      0.10% |        1862      0.03%      0.14% |        2275      0.04%      0.17% |        4647      0.08%      0.25% |        7385      0.13%      0.38% |      176545      3.02%      3.40% |      502437      8.61%     12.01% |      692175     11.86%     23.87% |      757939     12.98%     36.85% |      823521     14.11%     50.95% |      889274     15.23%     66.19% |      954723     16.35%     82.54% |     1019363     17.46%    100.00%
system.ruby.L1Cache_Controller.I.Load::total      5838196                      
system.ruby.L1Cache_Controller.I.Store   |        3929     10.54%     10.54% |        2362      6.34%     16.88% |        2320      6.22%     23.10% |        2221      5.96%     29.06% |        2243      6.02%     35.08% |        2251      6.04%     41.12% |        2221      5.96%     47.07% |        2278      6.11%     53.19% |        2349      6.30%     59.49% |        2186      5.86%     65.35% |        2220      5.96%     71.31% |        2169      5.82%     77.13% |        2096      5.62%     82.75% |        2156      5.78%     88.53% |        2158      5.79%     94.32% |        2116      5.68%    100.00%
system.ruby.L1Cache_Controller.I.Store::total        37275                      
system.ruby.L1Cache_Controller.IM.Ack    |        2268      6.69%      6.69% |        2317      6.83%     13.51% |        2284      6.73%     20.25% |        2218      6.54%     26.78% |         655      1.93%     28.72% |        2202      6.49%     35.21% |        2230      6.57%     41.78% |        2307      6.80%     48.58% |        2345      6.91%     55.49% |        2186      6.44%     61.93% |        2226      6.56%     68.50% |        2170      6.40%     74.89% |        2097      6.18%     81.07% |        2153      6.35%     87.42% |        2155      6.35%     93.77% |        2113      6.23%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total        33926                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |        3929     10.51%     10.51% |        2364      6.33%     16.84% |        2320      6.21%     23.04% |        2224      5.95%     29.00% |        2244      6.00%     35.00% |        2272      6.08%     41.08% |        2234      5.98%     47.06% |        2311      6.18%     53.24% |        2350      6.29%     59.53% |        2190      5.86%     65.39% |        2229      5.96%     71.35% |        2174      5.82%     77.17% |        2101      5.62%     82.79% |        2157      5.77%     88.56% |        2159      5.78%     94.34% |        2117      5.66%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total        37375                      
system.ruby.L1Cache_Controller.IS.Data   |        1417      0.03%      0.03% |        1336      0.02%      0.05% |        1330      0.02%      0.07% |        1568      0.03%      0.10% |        1289      0.02%      0.12% |        1945      0.03%      0.16% |        4141      0.07%      0.23% |        6635      0.12%      0.35% |      175455      3.11%      3.46% |      501146      8.89%     12.36% |      690058     12.25%     24.60% |      754526     13.39%     37.99% |      811596     14.40%     52.40% |      863453     15.32%     67.72% |      903815     16.04%     83.76% |      915233     16.24%    100.00%
system.ruby.L1Cache_Controller.IS.Data::total      5634943                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |         210      0.10%      0.10% |         133      0.07%      0.17% |         288      0.14%      0.31% |         204      0.10%      0.41% |         627      0.31%      0.72% |         388      0.19%      0.91% |         564      0.28%      1.18% |         807      0.39%      1.58% |        1148      0.56%      2.14% |        1349      0.66%      2.80% |        2175      1.06%      3.86% |        3468      1.70%      5.56% |       11979      5.86%     11.42% |       25879     12.66%     24.08% |       50965     24.94%     49.02% |      104187     50.98%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total       204371                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total            4                      
system.ruby.L1Cache_Controller.Ifetch    |       21190      4.65%      4.65% |       23037      5.06%      9.71% |       27467      6.03%     15.74% |       33839      7.43%     23.17% |       21547      4.73%     27.90% |       27928      6.13%     34.03% |       34164      7.50%     41.53% |       34820      7.64%     49.17% |       30303      6.65%     55.83% |       25650      5.63%     61.46% |       26621      5.84%     67.30% |       23982      5.26%     72.57% |       23690      5.20%     77.77% |       41949      9.21%     86.98% |       32416      7.12%     94.09% |       26901      5.91%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       455504                      
system.ruby.L1Cache_Controller.Inv       |           4      0.71%      0.71% |          18      3.21%      3.93% |          20      3.57%      7.50% |          21      3.75%     11.25% |          10      1.79%     13.04% |          30      5.36%     18.39% |          27      4.82%     23.21% |         287     51.25%     74.46% |          19      3.39%     77.86% |          18      3.21%     81.07% |          24      4.29%     85.36% |          26      4.64%     90.00% |          23      4.11%     94.11% |          11      1.96%     96.07% |          11      1.96%     98.04% |          11      1.96%    100.00%
system.ruby.L1Cache_Controller.Inv::total          560                      
system.ruby.L1Cache_Controller.L1_Replacement |        4822      0.08%      0.08% |        2858      0.05%      0.13% |        2994      0.05%      0.18% |        3127      0.05%      0.24% |        3403      0.06%      0.29% |        3772      0.06%      0.36% |        6113      0.10%      0.46% |        8548      0.15%      0.61% |      177952      3.03%      3.64% |      503919      8.59%     12.24% |      693630     11.83%     24.07% |      759411     12.95%     37.02% |      825038     14.07%     51.09% |      890758     15.19%     66.28% |      956219     16.31%     82.59% |     1020874     17.41%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total      5863438                      
system.ruby.L1Cache_Controller.Load      |      875318      0.62%      0.62% |     1962159      1.40%      2.03% |     3009422      2.15%      4.17% |     4052371      2.89%      7.07% |     5126316      3.66%     10.73% |     6173516      4.41%     15.13% |     7212194      5.15%     20.28% |     8261547      5.90%     26.18% |     9300913      6.64%     32.82% |    10349693      7.39%     40.21% |    11403563      8.14%     48.35% |    12444198      8.88%     57.23% |    13486831      9.63%     66.86% |    14532689     10.37%     77.23% |    15570663     11.12%     88.35% |    16319064     11.65%    100.00%
system.ruby.L1Cache_Controller.Load::total    140080457                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          51      0.04%      0.04% |          38      0.03%      0.07% |         188      0.15%      0.22% |          67      0.05%      0.27% |         594      0.47%      0.74% |         302      0.24%      0.98% |         109      0.09%      1.07% |         116      0.09%      1.16% |         249      0.20%      1.36% |         365      0.29%      1.65% |        1105      0.88%      2.52% |        2220      1.76%      4.28% |       10668      8.45%     12.73% |       24376     19.31%     32.05% |       46019     36.46%     68.51% |       39739     31.49%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total       126206                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           9      5.52%      5.52% |          10      6.13%     11.66% |          12      7.36%     19.02% |          52     31.90%     50.92% |           3      1.84%     52.76% |           6      3.68%     56.44% |           9      5.52%     61.96% |          14      8.59%     70.55% |          13      7.98%     78.53% |           5      3.07%     81.60% |           8      4.91%     86.50% |           5      3.07%     89.57% |           3      1.84%     91.41% |           6      3.68%     95.09% |           4      2.45%     97.55% |           4      2.45%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total          163                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          33      0.04%      0.04% |           3      0.00%      0.05% |           5      0.01%      0.05% |          11      0.01%      0.07% |          24      0.03%      0.10% |          50      0.06%      0.16% |         388      0.50%      0.67% |         590      0.77%      1.43% |         770      1.00%      2.44% |         928      1.21%      3.64% |         991      1.29%      4.93% |        1190      1.55%      6.48% |        1289      1.68%      8.15% |        1437      1.87%     10.02% |        4894      6.36%     16.38% |       64347     83.62%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total        76950                      
system.ruby.L1Cache_Controller.M.Load    |        1141      0.36%      0.36% |      302625     94.98%     95.34% |         267      0.08%     95.42% |         389      0.12%     95.54% |         352      0.11%     95.65% |         521      0.16%     95.82% |         723      0.23%     96.04% |         814      0.26%     96.30% |         773      0.24%     96.54% |        1060      0.33%     96.87% |         974      0.31%     97.18% |        1261      0.40%     97.58% |        1296      0.41%     97.98% |        1678      0.53%     98.51% |        1726      0.54%     99.05% |        3026      0.95%    100.00%
system.ruby.L1Cache_Controller.M.Load::total       318626                      
system.ruby.L1Cache_Controller.M.Store   |          62     15.42%     15.42% |          44     10.95%     26.37% |          35      8.71%     35.07% |          27      6.72%     41.79% |           0      0.00%     41.79% |          10      2.49%     44.28% |          25      6.22%     50.50% |          29      7.21%     57.71% |          37      9.20%     66.92% |          23      5.72%     72.64% |          31      7.71%     80.35% |          15      3.73%     84.08% |           4      1.00%     85.07% |          28      6.97%     92.04% |          25      6.22%     98.26% |           7      1.74%    100.00%
system.ruby.L1Cache_Controller.M.Store::total          402                      
system.ruby.L1Cache_Controller.MI.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          12     92.31%     92.31% |           1      7.69%    100.00%
system.ruby.L1Cache_Controller.MI.Fwd_GETS::total           13                      
system.ruby.L1Cache_Controller.MI.Load   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total            2                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data |        1462      1.81%      1.81% |          44      0.05%      1.87% |          43      0.05%      1.92% |         564      0.70%      2.62% |          37      0.05%      2.67% |          63      0.08%      2.75% |         401      0.50%      3.24% |         604      0.75%      3.99% |         783      0.97%      4.97% |         942      1.17%      6.13% |        1004      1.25%      7.38% |        1203      1.49%      8.87% |        1302      1.62%     10.49% |        1556      1.93%     12.42% |        6200      7.69%     20.12% |       64366     79.88%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data::total        80574                      
system.ruby.L1Cache_Controller.MM.Fwd_GETS |         216     17.63%     17.63% |          67      5.47%     23.10% |          81      6.61%     29.71% |          90      7.35%     37.06% |          27      2.20%     39.27% |          39      3.18%     42.45% |          69      5.63%     48.08% |         109      8.90%     56.98% |         131     10.69%     67.67% |          49      4.00%     71.67% |          85      6.94%     78.61% |          64      5.22%     83.84% |          28      2.29%     86.12% |          58      4.73%     90.86% |          58      4.73%     95.59% |          54      4.41%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total         1225                      
system.ruby.L1Cache_Controller.MM.Fwd_GETX |        2522      7.49%      7.49% |        2336      6.94%     14.43% |        2292      6.81%     21.24% |        1659      4.93%     26.17% |        2214      6.58%     32.75% |        2249      6.68%     39.43% |        2213      6.57%     46.00% |        2283      6.78%     52.78% |        2327      6.91%     59.69% |        2182      6.48%     66.18% |        2206      6.55%     72.73% |        2155      6.40%     79.13% |        2077      6.17%     85.30% |        2040      6.06%     91.36% |         832      2.47%     93.83% |        2076      6.17%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total        33663                      
system.ruby.L1Cache_Controller.MM.L1_Replacement |        1429     39.29%     39.29% |          41      1.13%     40.42% |          38      1.04%     41.46% |         553     15.20%     56.67% |          13      0.36%     57.03% |          13      0.36%     57.38% |          13      0.36%     57.74% |          14      0.38%     58.12% |          13      0.36%     58.48% |          14      0.38%     58.87% |          13      0.36%     59.22% |          13      0.36%     59.58% |          13      0.36%     59.94% |         119      3.27%     63.21% |        1318     36.24%     99.45% |          20      0.55%    100.00%
system.ruby.L1Cache_Controller.MM.L1_Replacement::total         3637                      
system.ruby.L1Cache_Controller.MM.Load   |      305753     79.39%     79.39% |        5619      1.46%     80.85% |        5341      1.39%     82.23% |        6364      1.65%     83.89% |        4104      1.07%     84.95% |        5086      1.32%     86.27% |        6275      1.63%     87.90% |        5296      1.38%     89.28% |        4226      1.10%     90.37% |        4456      1.16%     91.53% |        5417      1.41%     92.94% |        5586      1.45%     94.39% |        6400      1.66%     96.05% |        5098      1.32%     97.37% |        5699      1.48%     98.85% |        4416      1.15%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total       385136                      
system.ruby.L1Cache_Controller.MM.Store  |       12664     32.04%     32.04% |        1683      4.26%     36.29% |        1726      4.37%     40.66% |        1841      4.66%     45.32% |         944      2.39%     47.70% |        1772      4.48%     52.19% |        1866      4.72%     56.91% |        1749      4.42%     61.33% |        1676      4.24%     65.57% |        1914      4.84%     70.41% |        1847      4.67%     75.09% |        1928      4.88%     79.96% |        2034      5.15%     85.11% |        1938      4.90%     90.01% |        1954      4.94%     94.95% |        1995      5.05%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total        39531                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS |         100      7.66%      7.66% |          83      6.36%     14.02% |          72      5.52%     19.54% |          98      7.51%     27.05% |          72      5.52%     32.57% |          47      3.60%     36.17% |          88      6.74%     42.91% |         119      9.12%     52.03% |         164     12.57%     64.60% |          68      5.21%     69.81% |         119      9.12%     78.93% |          70      5.36%     84.29% |          21      1.61%     85.90% |          59      4.52%     90.42% |          70      5.36%     95.79% |          55      4.21%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS::total         1305                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX |        1182     13.13%     13.13% |         788      8.75%     21.89% |         673      7.48%     29.36% |         357      3.97%     33.33% |        1551     17.23%     50.56% |        1101     12.23%     62.79% |         588      6.53%     69.33% |         607      6.74%     76.07% |         624      6.93%     83.00% |         349      3.88%     86.88% |         510      5.67%     92.55% |         174      1.93%     94.48% |         117      1.30%     95.78% |         162      1.80%     97.58% |         136      1.51%     99.09% |          82      0.91%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX::total         9001                      
system.ruby.L1Cache_Controller.MM_W.Load |         498      7.39%      7.39% |         554      8.22%     15.62% |         545      8.09%     23.71% |         631      9.37%     33.08% |           5      0.07%     33.15% |         351      5.21%     38.36% |         434      6.44%     44.80% |         471      6.99%     51.80% |         362      5.37%     57.17% |         429      6.37%     63.54% |         419      6.22%     69.76% |         428      6.35%     76.11% |         450      6.68%     82.79% |         400      5.94%     88.73% |         445      6.61%     95.34% |         314      4.66%    100.00%
system.ruby.L1Cache_Controller.MM_W.Load::total         6736                      
system.ruby.L1Cache_Controller.MM_W.Store |        9015     85.52%     85.52% |          54      0.51%     86.04% |          46      0.44%     86.47% |          45      0.43%     86.90% |         985      9.34%     96.24% |         110      1.04%     97.29% |          22      0.21%     97.50% |          28      0.27%     97.76% |          36      0.34%     98.10% |          24      0.23%     98.33% |          32      0.30%     98.63% |          23      0.22%     98.85% |          30      0.28%     99.14% |          28      0.27%     99.40% |          21      0.20%     99.60% |          42      0.40%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total        10541                      
system.ruby.L1Cache_Controller.MM_W.Use_Timeout |        3993     10.50%     10.50% |        2403      6.32%     16.82% |        2377      6.25%     23.07% |        2276      5.98%     29.05% |        2255      5.93%     34.98% |        2292      6.03%     41.01% |        2271      5.97%     46.98% |        2378      6.25%     53.23% |        2435      6.40%     59.64% |        2223      5.85%     65.48% |        2274      5.98%     71.46% |        2218      5.83%     77.29% |        2116      5.56%     82.86% |        2190      5.76%     88.62% |        2184      5.74%     94.36% |        2145      5.64%    100.00%
system.ruby.L1Cache_Controller.MM_W.Use_Timeout::total        38030                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETS |          31      0.32%      0.32% |          27      0.28%      0.61% |          44      0.46%      1.07% |          25      0.26%      1.33% |           0      0.00%      1.33% |          32      0.34%      1.67% |          38      0.40%      2.06% |          40      0.42%      2.48% |          57      0.60%      3.08% |         102      1.07%      4.15% |          68      0.71%      4.86% |          72      0.75%      5.62% |        2218     23.25%     28.87% |         804      8.43%     37.30% |        1046     10.96%     48.26% |        4936     51.74%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETS::total         9540                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETX |          36      9.92%      9.92% |          37     10.19%     20.11% |          57     15.70%     35.81% |          83     22.87%     58.68% |           0      0.00%     58.68% |          11      3.03%     61.71% |          27      7.44%     69.15% |          24      6.61%     75.76% |          18      4.96%     80.72% |          12      3.31%     84.02% |          21      5.79%     89.81% |          14      3.86%     93.66% |           2      0.55%     94.21% |           9      2.48%     96.69% |           3      0.83%     97.52% |           9      2.48%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETX::total          363                      
system.ruby.L1Cache_Controller.M_W.Load  |         102      0.00%      0.00% |          68      0.00%      0.01% |        1984      0.07%      0.08% |          73      0.00%      0.08% |          24      0.00%      0.08% |        2871      0.10%      0.18% |          75      0.00%      0.18% |          95      0.00%      0.19% |        1473      0.05%      0.24% |        4929      0.17%      0.41% |       12433      0.44%      0.85% |       32752      1.15%      2.00% |      158628      5.58%      7.57% |      363549     12.78%     20.35% |      737440     25.92%     46.27% |     1528598     53.73%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total      2845094                      
system.ruby.L1Cache_Controller.M_W.Store |          43      8.07%      8.07% |          36      6.75%     14.82% |          45      8.44%     23.26% |          44      8.26%     31.52% |           4      0.75%     32.27% |          17      3.19%     35.46% |          30      5.63%     41.09% |          56     10.51%     51.59% |          76     14.26%     65.85% |          25      4.69%     70.54% |          37      6.94%     77.49% |          35      6.57%     84.05% |          12      2.25%     86.30% |          29      5.44%     91.74% |          20      3.75%     95.50% |          24      4.50%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total          533                      
system.ruby.L1Cache_Controller.M_W.Use_Timeout |         167      0.08%      0.08% |          97      0.05%      0.13% |         243      0.12%      0.25% |         160      0.08%      0.33% |         623      0.31%      0.63% |         371      0.18%      0.81% |         534      0.26%      1.08% |         751      0.37%      1.45% |        1072      0.53%      1.97% |        1324      0.65%      2.62% |        2138      1.05%      3.67% |        3433      1.68%      5.35% |       11967      5.87%     11.22% |       25850     12.68%     23.91% |       50945     24.99%     48.90% |      104163     51.10%    100.00%
system.ruby.L1Cache_Controller.M_W.Use_Timeout::total       203838                      
system.ruby.L1Cache_Controller.O.Fwd_GETS |        9099      0.49%      0.49% |        7716      0.42%      0.91% |      916952     49.54%     50.45% |        7937      0.43%     50.88% |       16114      0.87%     51.75% |      717754     38.78%     90.53% |         830      0.04%     90.58% |        1335      0.07%     90.65% |        2429      0.13%     90.78% |       47497      2.57%     93.35% |        6803      0.37%     93.71% |        7169      0.39%     94.10% |       24700      1.33%     95.44% |       32668      1.77%     97.20% |       30871      1.67%     98.87% |       20925      1.13%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETS::total      1850799                      
system.ruby.L1Cache_Controller.O.Fwd_GETX |           4     22.22%     22.22% |           4     22.22%     44.44% |           1      5.56%     50.00% |           4     22.22%     72.22% |           0      0.00%     72.22% |           1      5.56%     77.78% |           2     11.11%     88.89% |           0      0.00%     88.89% |           1      5.56%     94.44% |           0      0.00%     94.44% |           0      0.00%     94.44% |           0      0.00%     94.44% |           0      0.00%     94.44% |           0      0.00%     94.44% |           0      0.00%     94.44% |           1      5.56%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETX::total           18                      
system.ruby.L1Cache_Controller.O.L1_Replacement |           3      0.00%      0.00% |           5      0.00%      0.01% |          20      0.02%      0.02% |          16      0.01%      0.04% |         545      0.43%      0.47% |         185      0.15%      0.62% |          83      0.07%      0.68% |         106      0.08%      0.77% |         241      0.19%      0.96% |         357      0.28%      1.24% |        1098      0.87%      2.12% |        2213      1.76%      3.88% |       10666      8.49%     12.37% |       24371     19.40%     31.78% |       45951     36.59%     68.36% |       39737     31.64%    100.00%
system.ruby.L1Cache_Controller.O.L1_Replacement::total       125597                      
system.ruby.L1Cache_Controller.O.Load    |        4355      0.10%      0.10% |       62461      1.37%      1.47% |     2081437     45.67%     47.14% |       16476      0.36%     47.50% |       25548      0.56%     48.06% |     2148991     47.15%     95.21% |        2740      0.06%     95.27% |        3116      0.07%     95.34% |        2774      0.06%     95.40% |      204230      4.48%     99.88% |        4887      0.11%     99.99% |         334      0.01%    100.00% |          94      0.00%    100.00% |          44      0.00%    100.00% |          23      0.00%    100.00% |          17      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Load::total      4557527                      
system.ruby.L1Cache_Controller.O.Store   |           9     10.47%     10.47% |           4      4.65%     15.12% |          10     11.63%     26.74% |           7      8.14%     34.88% |           0      0.00%     34.88% |           1      1.16%     36.05% |           6      6.98%     43.02% |          10     11.63%     54.65% |           7      8.14%     62.79% |           8      9.30%     72.09% |           7      8.14%     80.23% |           7      8.14%     88.37% |           2      2.33%     90.70% |           3      3.49%     94.19% |           4      4.65%     98.84% |           1      1.16%    100.00%
system.ruby.L1Cache_Controller.O.Store::total           86                      
system.ruby.L1Cache_Controller.OI.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           5     83.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OI.Fwd_GETS::total            6                      
system.ruby.L1Cache_Controller.OI.Load   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          21     84.00%     84.00% |           0      0.00%     84.00% |           0      0.00%     84.00% |           0      0.00%     84.00% |           4     16.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OI.Load::total           25                      
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data |           3      0.00%      0.00% |           5      0.00%      0.01% |          20      0.02%      0.02% |          16      0.01%      0.04% |         545      0.43%      0.47% |         185      0.15%      0.62% |          83      0.07%      0.68% |         106      0.08%      0.77% |         241      0.19%      0.96% |         357      0.28%      1.24% |        1098      0.87%      2.12% |        2213      1.76%      3.88% |       10666      8.49%     12.37% |       24371     19.40%     31.77% |       45963     36.59%     68.36% |       39738     31.64%    100.00%
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data::total       125610                      
system.ruby.L1Cache_Controller.OM.Ack    |          41      9.47%      9.47% |           6      1.39%     10.85% |          21      4.85%     15.70% |          14      3.23%     18.94% |         193     44.57%     63.51% |          53     12.24%     75.75% |          13      3.00%     78.75% |          16      3.70%     82.45% |          14      3.23%     85.68% |          14      3.23%     88.91% |          14      3.23%     92.15% |          14      3.23%     95.38% |           4      0.92%     96.30% |           6      1.39%     97.69% |           8      1.85%     99.54% |           2      0.46%    100.00%
system.ruby.L1Cache_Controller.OM.Ack::total          433                      
system.ruby.L1Cache_Controller.OM.All_acks |        3950     10.53%     10.53% |        2367      6.31%     16.85% |        2332      6.22%     23.07% |        2232      5.95%     29.02% |        2251      6.00%     35.02% |        2275      6.07%     41.09% |        2241      5.98%     47.07% |        2322      6.19%     53.26% |        2359      6.29%     59.55% |        2198      5.86%     65.41% |        2237      5.97%     71.38% |        2183      5.82%     77.20% |        2104      5.61%     82.81% |        2161      5.76%     88.57% |        2164      5.77%     94.34% |        2121      5.66%    100.00%
system.ruby.L1Cache_Controller.OM.All_acks::total        37497                      
system.ruby.L1Cache_Controller.OM.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.Fwd_GETS::total            1                      
system.ruby.L1Cache_Controller.OM.Fwd_GETX |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           2     33.33%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     33.33%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.Fwd_GETX::total            6                      
system.ruby.L1Cache_Controller.OM.Own_GETX |           9     11.25%     11.25% |           3      3.75%     15.00% |          10     12.50%     27.50% |           5      6.25%     33.75% |           0      0.00%     33.75% |           1      1.25%     35.00% |           6      7.50%     42.50% |           8     10.00%     52.50% |           7      8.75%     61.25% |           7      8.75%     70.00% |           7      8.75%     78.75% |           7      8.75%     87.50% |           2      2.50%     90.00% |           3      3.75%     93.75% |           4      5.00%     98.75% |           1      1.25%    100.00%
system.ruby.L1Cache_Controller.OM.Own_GETX::total           80                      
system.ruby.L1Cache_Controller.Own_GETX  |           9     11.25%     11.25% |           3      3.75%     15.00% |          10     12.50%     27.50% |           5      6.25%     33.75% |           0      0.00%     33.75% |           1      1.25%     35.00% |           6      7.50%     42.50% |           8     10.00%     52.50% |           7      8.75%     61.25% |           7      8.75%     70.00% |           7      8.75%     78.75% |           7      8.75%     87.50% |           2      2.50%     90.00% |           3      3.75%     93.75% |           4      5.00%     98.75% |           1      1.25%    100.00%
system.ruby.L1Cache_Controller.Own_GETX::total           80                      
system.ruby.L1Cache_Controller.S.Fwd_GETS |         329     39.21%     39.21% |         304     36.23%     75.45% |          71      8.46%     83.91% |          16      1.91%     85.82% |          62      7.39%     93.21% |          35      4.17%     97.38% |          11      1.31%     98.69% |          10      1.19%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           1      0.12%    100.00%
system.ruby.L1Cache_Controller.S.Fwd_GETS::total          839                      
system.ruby.L1Cache_Controller.S.Ifetch  |       20922      4.60%      4.60% |       22981      5.06%      9.66% |       27408      6.03%     15.69% |       33785      7.44%     23.13% |       21493      4.73%     27.86% |       27870      6.13%     33.99% |       34106      7.51%     41.50% |       34763      7.65%     49.15% |       30245      6.66%     55.81% |       25592      5.63%     61.44% |       26563      5.85%     67.28% |       23927      5.27%     72.55% |       23636      5.20%     77.75% |       41891      9.22%     86.97% |       32359      7.12%     94.09% |       26844      5.91%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       454385                      
system.ruby.L1Cache_Controller.S.Inv     |           4      0.86%      0.86% |          17      3.65%      4.51% |          20      4.29%      8.80% |          20      4.29%     13.09% |           9      1.93%     15.02% |           9      1.93%     16.95% |          14      3.00%     19.96% |         256     54.94%     74.89% |          18      3.86%     78.76% |          15      3.22%     81.97% |          15      3.22%     85.19% |          21      4.51%     89.70% |          18      3.86%     93.56% |          10      2.15%     95.71% |          10      2.15%     97.85% |          10      2.15%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total          466                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1315      0.02%      0.02% |         928      0.02%      0.04% |         992      0.02%      0.06% |        1056      0.02%      0.08% |         779      0.01%      0.09% |        1469      0.03%      0.12% |        3571      0.06%      0.18% |        5783      0.10%      0.28% |      174872      3.11%      3.39% |      500565      8.90%     12.29% |      689472     12.25%     24.54% |      753939     13.40%     37.94% |      811014     14.41%     52.35% |      862882     15.34%     67.69% |      903306     16.05%     83.74% |      914724     16.26%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total      5626667                      
system.ruby.L1Cache_Controller.S.Load    |      562109      0.45%      0.45% |     1589416      1.26%      1.71% |      918287      0.73%      2.43% |     4026717      3.19%      5.63% |     5094418      4.04%      9.67% |     4013397      3.18%     12.85% |     7197225      5.71%     18.55% |     8244170      6.54%     25.09% |     9114589      7.23%     32.32% |     9632114      7.64%     39.95% |    10687255      8.47%     48.43% |    11645898      9.23%     57.66% |    12496441      9.91%     67.57% |    13272643     10.52%     78.09% |    13870607     11.00%     89.09% |    13763329     10.91%    100.00%
system.ruby.L1Cache_Controller.S.Load::total    126128615                      
system.ruby.L1Cache_Controller.S.Store   |          12      8.82%      8.82% |           1      0.74%      9.56% |           2      1.47%     11.03% |           4      2.94%     13.97% |           8      5.88%     19.85% |          23     16.91%     36.76% |          14     10.29%     47.06% |          34     25.00%     72.06% |           3      2.21%     74.26% |           4      2.94%     77.21% |          10      7.35%     84.56% |           7      5.15%     89.71% |           6      4.41%     94.12% |           2      1.47%     95.59% |           2      1.47%     97.06% |           4      2.94%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          136                      
system.ruby.L1Cache_Controller.SI.Load   |           0      0.00%      0.00% |           3      0.60%      0.60% |           2      0.40%      1.00% |           3      0.60%      1.60% |           3      0.60%      2.20% |           3      0.60%      2.80% |          75     15.00%     17.80% |         200     40.00%     57.80% |         171     34.20%     92.00% |          34      6.80%     98.80% |           3      0.60%     99.40% |           0      0.00%     99.40% |           0      0.00%     99.40% |           3      0.60%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Load::total          500                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack |         941      0.02%      0.02% |         928      0.02%      0.03% |         992      0.02%      0.05% |        1055      0.02%      0.07% |         779      0.01%      0.08% |        1468      0.03%      0.11% |        3571      0.06%      0.17% |        5783      0.10%      0.28% |      174872      3.11%      3.38% |      500565      8.90%     12.28% |      689472     12.25%     24.54% |      753939     13.40%     37.94% |      811014     14.41%     52.35% |      862882     15.34%     67.69% |      903305     16.06%     83.74% |      914724     16.26%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack::total      5626290                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data |         374     99.20%     99.20% |           0      0.00%     99.20% |           0      0.00%     99.20% |           1      0.27%     99.47% |           0      0.00%     99.47% |           1      0.27%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           1      0.27%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data::total          377                      
system.ruby.L1Cache_Controller.SM.Ack    |          56     42.75%     42.75% |           0      0.00%     42.75% |           1      0.76%     43.51% |          18     13.74%     57.25% |          16     12.21%     69.47% |           6      4.58%     74.05% |           1      0.76%     74.81% |           2      1.53%     76.34% |           1      0.76%     77.10% |           0      0.00%     77.10% |           0      0.00%     77.10% |           1      0.76%     77.86% |           0      0.00%     77.86% |           0      0.00%     77.86% |           0      0.00%     77.86% |          29     22.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          131                      
system.ruby.L1Cache_Controller.SM.Exclusive_Data |          12     28.57%     28.57% |           0      0.00%     28.57% |           2      4.76%     33.33% |           3      7.14%     40.48% |           7     16.67%     57.14% |           2      4.76%     61.90% |           1      2.38%     64.29% |           3      7.14%     71.43% |           2      4.76%     76.19% |           1      2.38%     78.57% |           1      2.38%     80.95% |           2      4.76%     85.71% |           1      2.38%     88.10% |           1      2.38%     90.48% |           1      2.38%     92.86% |           3      7.14%    100.00%
system.ruby.L1Cache_Controller.SM.Exclusive_Data::total           42                      
system.ruby.L1Cache_Controller.SM.Inv    |           0      0.00%      0.00% |           1      1.06%      1.06% |           0      0.00%      1.06% |           1      1.06%      2.13% |           1      1.06%      3.19% |          21     22.34%     25.53% |          13     13.83%     39.36% |          31     32.98%     72.34% |           1      1.06%     73.40% |           3      3.19%     76.60% |           9      9.57%     86.17% |           5      5.32%     91.49% |           5      5.32%     96.81% |           1      1.06%     97.87% |           1      1.06%     98.94% |           1      1.06%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total           94                      
system.ruby.L1Cache_Controller.Store     |       25734     29.08%     29.08% |        4184      4.73%     33.80% |        4184      4.73%     38.53% |        4189      4.73%     43.26% |        4184      4.73%     47.99% |        4184      4.73%     52.72% |        4184      4.73%     57.45% |        4184      4.73%     62.17% |        4184      4.73%     66.90% |        4184      4.73%     71.63% |        4184      4.73%     76.36% |        4184      4.73%     81.08% |        4184      4.73%     85.81% |        4184      4.73%     90.54% |        4184      4.73%     95.27% |        4189      4.73%    100.00%
system.ruby.L1Cache_Controller.Store::total        88504                      
system.ruby.L1Cache_Controller.Use_Timeout |        4160      1.72%      1.72% |        2500      1.03%      2.75% |        2620      1.08%      3.84% |        2436      1.01%      4.84% |        2878      1.19%      6.03% |        2663      1.10%      7.13% |        2805      1.16%      8.29% |        3129      1.29%      9.59% |        3507      1.45%     11.04% |        3547      1.47%     12.50% |        4412      1.82%     14.33% |        5651      2.34%     16.67% |       14083      5.82%     22.49% |       28040     11.59%     34.08% |       53129     21.97%     56.05% |      106308     43.95%    100.00%
system.ruby.L1Cache_Controller.Use_Timeout::total       241868                      
system.ruby.L1Cache_Controller.Writeback_Ack |         941      0.02%      0.02% |         928      0.02%      0.03% |         992      0.02%      0.05% |        1055      0.02%      0.07% |         779      0.01%      0.08% |        1468      0.03%      0.11% |        3571      0.06%      0.17% |        5783      0.10%      0.28% |      174872      3.11%      3.38% |      500565      8.90%     12.28% |      689472     12.25%     24.54% |      753939     13.40%     37.94% |      811014     14.41%     52.35% |      862882     15.34%     67.69% |      903305     16.06%     83.74% |      914724     16.26%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total      5626290                      
system.ruby.L1Cache_Controller.Writeback_Ack_Data |        1839      0.89%      0.89% |          49      0.02%      0.91% |          63      0.03%      0.94% |         581      0.28%      1.23% |         582      0.28%      1.51% |         249      0.12%      1.63% |         484      0.23%      1.86% |         710      0.34%      2.21% |        1024      0.50%      2.70% |        1299      0.63%      3.33% |        2102      1.02%      4.35% |        3416      1.65%      6.00% |       11968      5.79%     11.80% |       25927     12.55%     24.35% |       52164     25.25%     49.60% |      104104     50.40%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack_Data::total       206561                      
system.ruby.L2Cache_Controller.All_Acks  |         218      6.26%      6.26% |         204      5.85%     12.11% |         219      6.28%     18.39% |         219      6.28%     24.68% |         232      6.66%     31.33% |         233      6.69%     38.02% |         230      6.60%     44.62% |         229      6.57%     51.19% |         232      6.66%     57.85% |         216      6.20%     64.05% |         215      6.17%     70.22% |         216      6.20%     76.41% |         215      6.17%     82.58% |         203      5.82%     88.41% |         201      5.77%     94.18% |         203      5.82%    100.00%
system.ruby.L2Cache_Controller.All_Acks::total         3485                      
system.ruby.L2Cache_Controller.Data      |         249      6.24%      6.24% |         232      5.81%     12.05% |         260      6.51%     18.56% |         246      6.16%     24.72% |         258      6.46%     31.19% |         261      6.54%     37.73% |         261      6.54%     44.26% |         262      6.56%     50.83% |         266      6.66%     57.49% |         251      6.29%     63.78% |         245      6.14%     69.91% |         246      6.16%     76.08% |         247      6.19%     82.26% |         238      5.96%     88.23% |         234      5.86%     94.09% |         236      5.91%    100.00%
system.ruby.L2Cache_Controller.Data::total         3992                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       15523      6.42%      6.42% |       15424      6.38%     12.79% |       15403      6.37%     19.16% |       15408      6.37%     25.53% |       15288      6.32%     31.85% |       15220      6.29%     38.15% |       15153      6.26%     44.41% |       15099      6.24%     50.65% |       14990      6.20%     56.85% |       15029      6.21%     63.07% |       14972      6.19%     69.26% |       14880      6.15%     75.41% |       14857      6.14%     81.55% |       14686      6.07%     87.62% |       14694      6.08%     93.70% |       15242      6.30%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       241868                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS |         856      5.68%      5.68% |         866      5.75%     11.43% |         996      6.61%     18.04% |        1232      8.18%     26.21% |         665      4.41%     30.62% |         716      4.75%     35.37% |         801      5.32%     40.69% |        1297      8.61%     49.30% |        1037      6.88%     56.18% |         755      5.01%     61.19% |        1226      8.14%     69.32% |        1493      9.91%     79.23% |         929      6.16%     85.39% |         422      2.80%     88.20% |         678      4.50%     92.69% |        1101      7.31%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS::total        15070                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETX::total            1                      
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTO |           8     36.36%     36.36% |           2      9.09%     45.45% |           1      4.55%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1      4.55%     54.55% |           0      0.00%     54.55% |           1      4.55%     59.09% |           0      0.00%     59.09% |           9     40.91%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTO::total           22                      
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS |         241      6.92%      6.92% |         163      4.68%     11.60% |         233      6.69%     18.28% |         207      5.94%     24.23% |         198      5.68%     29.91% |         160      4.59%     34.50% |         186      5.34%     39.84% |         224      6.43%     46.27% |         241      6.92%     53.19% |         151      4.33%     57.52% |         195      5.60%     63.12% |         253      7.26%     70.38% |         223      6.40%     76.78% |         256      7.35%     84.13% |         208      5.97%     90.10% |         345      9.90%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS::total         3484                      
system.ruby.L2Cache_Controller.IFLOSX.Unblock |      100875      5.47%      5.47% |       99985      5.42%     10.89% |      124323      6.74%     17.64% |      113427      6.15%     23.79% |      111643      6.05%     29.84% |      118052      6.40%     36.25% |      106886      5.80%     42.04% |      121220      6.57%     48.62% |      121759      6.60%     55.22% |      103522      5.61%     60.83% |      114449      6.21%     67.04% |      118031      6.40%     73.44% |      109121      5.92%     79.36% |      128828      6.99%     86.35% |      123509      6.70%     93.05% |      128208      6.95%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.Unblock::total      1843838                      
system.ruby.L2Cache_Controller.IFLOX.Exclusive_Unblock |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOX.Exclusive_Unblock::total            3                      
system.ruby.L2Cache_Controller.IFLOX.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      6.25%      6.25% |           0      0.00%      6.25% |          15     93.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOX.L1_GETS::total           16                      
system.ruby.L2Cache_Controller.IFLOX.Unblock |         432      6.20%      6.20% |         443      6.36%     12.56% |         448      6.43%     18.99% |         459      6.59%     25.57% |         426      6.11%     31.69% |         435      6.24%     37.93% |         411      5.90%     43.83% |         453      6.50%     50.33% |         439      6.30%     56.63% |         420      6.03%     62.66% |         425      6.10%     68.76% |         441      6.33%     75.09% |         447      6.42%     81.50% |         444      6.37%     87.87% |         426      6.11%     93.99% |         419      6.01%    100.00%
system.ruby.L2Cache_Controller.IFLOX.Unblock::total         6968                      
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock |        2223      6.34%      6.34% |        2195      6.26%     12.60% |        2254      6.43%     19.04% |        2210      6.31%     25.34% |        2188      6.24%     31.58% |        2174      6.20%     37.78% |        2216      6.32%     44.11% |        2194      6.26%     50.37% |        2183      6.23%     56.59% |        2177      6.21%     62.81% |        2176      6.21%     69.01% |        2167      6.18%     75.20% |        2189      6.25%     81.44% |        2168      6.19%     87.63% |        2167      6.18%     93.81% |        2170      6.19%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock::total        35051                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS |         319     12.10%     12.10% |         245      9.29%     21.39% |         224      8.49%     29.88% |         178      6.75%     36.63% |         129      4.89%     41.52% |         179      6.79%     48.31% |         168      6.37%     54.68% |         159      6.03%     60.71% |         116      4.40%     65.11% |         108      4.10%     69.21% |         160      6.07%     75.27% |         139      5.27%     80.55% |         125      4.74%     85.29% |         112      4.25%     89.53% |         146      5.54%     95.07% |         130      4.93%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS::total         2637                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX |         456      9.17%      9.17% |         442      8.89%     18.06% |         445      8.95%     27.01% |         416      8.37%     35.38% |         423      8.51%     43.89% |         394      7.92%     51.81% |         384      7.72%     59.53% |         309      6.21%     65.75% |         230      4.63%     70.37% |         218      4.38%     74.76% |         210      4.22%     78.98% |         236      4.75%     83.73% |         215      4.32%     88.05% |         202      4.06%     92.12% |         197      3.96%     96.08% |         195      3.92%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX::total         4972                      
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTO |           1      7.69%      7.69% |           8     61.54%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           1      7.69%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           3     23.08%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTO::total           13                      
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTX |           9     69.23%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           4     30.77%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTX::total           13                      
system.ruby.L2Cache_Controller.IFLOXX.Unblock |        8162      6.47%      6.47% |        8117      6.43%     12.90% |        8076      6.40%     19.30% |        8041      6.37%     25.67% |        7989      6.33%     32.00% |        7986      6.33%     38.32% |        7909      6.27%     44.59% |        7867      6.23%     50.82% |        7829      6.20%     57.02% |        7796      6.18%     63.20% |        7742      6.13%     69.34% |        7725      6.12%     75.46% |        7685      6.09%     81.54% |        7653      6.06%     87.61% |        7611      6.03%     93.64% |        8031      6.36%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Unblock::total       126219                      
system.ruby.L2Cache_Controller.IFLS.L1_GETS |           6      0.61%      0.61% |          38      3.88%      4.49% |          21      2.15%      6.64% |          19      1.94%      8.58% |          26      2.66%     11.24% |          24      2.45%     13.69% |         124     12.67%     26.35% |         157     16.04%     42.39% |         111     11.34%     53.73% |          94      9.60%     63.33% |         108     11.03%     74.36% |         197     20.12%     94.48% |           9      0.92%     95.40% |          44      4.49%     99.90% |           1      0.10%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLS.L1_GETS::total          979                      
system.ruby.L2Cache_Controller.IFLS.Unblock |          52      6.20%      6.20% |          50      5.96%     12.16% |          38      4.53%     16.69% |          35      4.17%     20.86% |          37      4.41%     25.27% |          22      2.62%     27.89% |          51      6.08%     33.97% |          48      5.72%     39.69% |          35      4.17%     43.86% |          35      4.17%     48.03% |          64      7.63%     55.66% |          62      7.39%     63.05% |          61      7.27%     70.32% |          92     10.97%     81.29% |          74      8.82%     90.11% |          83      9.89%    100.00%
system.ruby.L2Cache_Controller.IFLS.Unblock::total          839                      
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock |           8      7.69%      7.69% |           9      8.65%     16.35% |           7      6.73%     23.08% |           3      2.88%     25.96% |           8      7.69%     33.65% |          12     11.54%     45.19% |           5      4.81%     50.00% |           3      2.88%     52.88% |           5      4.81%     57.69% |           4      3.85%     61.54% |           2      1.92%     63.46% |           5      4.81%     68.27% |          10      9.62%     77.88% |           7      6.73%     84.62% |           9      8.65%     93.27% |           7      6.73%    100.00%
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock::total          104                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETS |           4     10.81%     10.81% |          30     81.08%     91.89% |           0      0.00%     91.89% |           0      0.00%     91.89% |           1      2.70%     94.59% |           0      0.00%     94.59% |           0      0.00%     94.59% |           0      0.00%     94.59% |           0      0.00%     94.59% |           0      0.00%     94.59% |           0      0.00%     94.59% |           0      0.00%     94.59% |           1      2.70%     97.30% |           0      0.00%     97.30% |           1      2.70%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETS::total           37                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETX |          10     21.74%     21.74% |           2      4.35%     26.09% |          10     21.74%     47.83% |           0      0.00%     47.83% |           4      8.70%     56.52% |           4      8.70%     65.22% |           3      6.52%     71.74% |           1      2.17%     73.91% |           2      4.35%     78.26% |           0      0.00%     78.26% |           0      0.00%     78.26% |           2      4.35%     82.61% |           4      8.70%     91.30% |           2      4.35%     95.65% |           2      4.35%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETX::total           46                      
system.ruby.L2Cache_Controller.IGM.Data  |         201      6.28%      6.28% |         188      5.88%     12.16% |         189      5.91%     18.06% |         201      6.28%     24.34% |         215      6.72%     31.06% |         215      6.72%     37.78% |         213      6.66%     44.44% |         211      6.59%     51.03% |         215      6.72%     57.75% |         198      6.19%     63.94% |         197      6.16%     70.09% |         200      6.25%     76.34% |         199      6.22%     82.56% |         187      5.84%     88.41% |         184      5.75%     94.16% |         187      5.84%    100.00%
system.ruby.L2Cache_Controller.IGM.Data::total         3200                      
system.ruby.L2Cache_Controller.IGM.L1_GETX |          21      6.00%      6.00% |          23      6.57%     12.57% |          26      7.43%     20.00% |          23      6.57%     26.57% |          28      8.00%     34.57% |          23      6.57%     41.14% |          16      4.57%     45.71% |          24      6.86%     52.57% |          18      5.14%     57.71% |          28      8.00%     65.71% |          21      6.00%     71.71% |          20      5.71%     77.43% |          19      5.43%     82.86% |          18      5.14%     88.00% |          19      5.43%     93.43% |          23      6.57%    100.00%
system.ruby.L2Cache_Controller.IGM.L1_GETX::total          350                      
system.ruby.L2Cache_Controller.IGMLS.Data |          17      5.96%      5.96% |          16      5.61%     11.58% |          30     10.53%     22.11% |          18      6.32%     28.42% |          17      5.96%     34.39% |          18      6.32%     40.70% |          17      5.96%     46.67% |          18      6.32%     52.98% |          17      5.96%     58.95% |          18      6.32%     65.26% |          18      6.32%     71.58% |          16      5.61%     77.19% |          16      5.61%     82.81% |          16      5.61%     88.42% |          17      5.96%     94.39% |          16      5.61%    100.00%
system.ruby.L2Cache_Controller.IGMLS.Data::total          285                      
system.ruby.L2Cache_Controller.IGMLS.L1_GETX |          22      8.46%      8.46% |          17      6.54%     15.00% |          22      8.46%     23.46% |          22      8.46%     31.92% |          19      7.31%     39.23% |          17      6.54%     45.77% |          16      6.15%     51.92% |          15      5.77%     57.69% |          14      5.38%     63.08% |          16      6.15%     69.23% |          15      5.77%     75.00% |          14      5.38%     80.38% |          15      5.77%     86.15% |          14      5.38%     91.54% |          14      5.38%     96.92% |           8      3.08%    100.00%
system.ruby.L2Cache_Controller.IGMLS.L1_GETX::total          260                      
system.ruby.L2Cache_Controller.IGMO.All_Acks |         218      6.26%      6.26% |         204      5.85%     12.11% |         219      6.28%     18.39% |         219      6.28%     24.68% |         232      6.66%     31.33% |         233      6.69%     38.02% |         230      6.60%     44.62% |         229      6.57%     51.19% |         232      6.66%     57.85% |         216      6.20%     64.05% |         215      6.17%     70.22% |         216      6.20%     76.41% |         215      6.17%     82.58% |         203      5.82%     88.41% |         201      5.77%     94.18% |         203      5.82%    100.00%
system.ruby.L2Cache_Controller.IGMO.All_Acks::total         3485                      
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock |         218      6.26%      6.26% |         204      5.85%     12.11% |         219      6.28%     18.39% |         219      6.28%     24.68% |         232      6.66%     31.33% |         233      6.69%     38.02% |         230      6.60%     44.62% |         229      6.57%     51.19% |         232      6.66%     57.85% |         216      6.20%     64.05% |         215      6.17%     70.22% |         216      6.20%     76.41% |         215      6.17%     82.58% |         203      5.82%     88.41% |         201      5.77%     94.18% |         203      5.82%    100.00%
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock::total         3485                      
system.ruby.L2Cache_Controller.IGMO.L1_GETX |           8      3.32%      3.32% |          14      5.81%      9.13% |          11      4.56%     13.69% |          15      6.22%     19.92% |          13      5.39%     25.31% |          16      6.64%     31.95% |          21      8.71%     40.66% |          15      6.22%     46.89% |          18      7.47%     54.36% |          13      5.39%     59.75% |          18      7.47%     67.22% |          17      7.05%     74.27% |          16      6.64%     80.91% |          15      6.22%     87.14% |          15      6.22%     93.36% |          16      6.64%    100.00%
system.ruby.L2Cache_Controller.IGMO.L1_GETX::total          241                      
system.ruby.L2Cache_Controller.IGS.Data  |          31      6.11%      6.11% |          28      5.52%     11.64% |          41      8.09%     19.72% |          27      5.33%     25.05% |          26      5.13%     30.18% |          28      5.52%     35.70% |          31      6.11%     41.81% |          33      6.51%     48.32% |          34      6.71%     55.03% |          35      6.90%     61.93% |          30      5.92%     67.85% |          30      5.92%     73.77% |          32      6.31%     80.08% |          35      6.90%     86.98% |          33      6.51%     93.49% |          33      6.51%    100.00%
system.ruby.L2Cache_Controller.IGS.Data::total          507                      
system.ruby.L2Cache_Controller.IGS.L1_GETS |           3      1.79%      1.79% |           9      5.36%      7.14% |           8      4.76%     11.90% |           7      4.17%     16.07% |           7      4.17%     20.24% |           6      3.57%     23.81% |          19     11.31%     35.12% |          25     14.88%     50.00% |          19     11.31%     61.31% |          17     10.12%     71.43% |          18     10.71%     82.14% |          17     10.12%     92.26% |           4      2.38%     94.64% |           4      2.38%     97.02% |           2      1.19%     98.21% |           3      1.79%    100.00%
system.ruby.L2Cache_Controller.IGS.L1_GETS::total          168                      
system.ruby.L2Cache_Controller.IGS.Unblock |          31      6.10%      6.10% |          28      5.51%     11.61% |          41      8.07%     19.69% |          27      5.31%     25.00% |          26      5.12%     30.12% |          28      5.51%     35.63% |          31      6.10%     41.73% |          33      6.50%     48.23% |          34      6.69%     54.92% |          35      6.89%     61.81% |          30      5.91%     67.72% |          30      5.91%     73.62% |          32      6.30%     79.92% |          36      7.09%     87.01% |          33      6.50%     93.50% |          33      6.50%    100.00%
system.ruby.L2Cache_Controller.IGS.Unblock::total          508                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETS |      100875      5.47%      5.47% |       99985      5.42%     10.89% |      124323      6.74%     17.64% |      113427      6.15%     23.79% |      111643      6.05%     29.84% |      118052      6.40%     36.25% |      106886      5.80%     42.04% |      121220      6.57%     48.62% |      121759      6.60%     55.22% |      103522      5.61%     60.83% |      114449      6.21%     67.04% |      118031      6.40%     73.44% |      109121      5.92%     79.36% |      128828      6.99%     86.35% |      123509      6.70%     93.05% |      128208      6.95%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETS::total      1843838                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETX |           8      7.69%      7.69% |           9      8.65%     16.35% |           7      6.73%     23.08% |           3      2.88%     25.96% |           8      7.69%     33.65% |          12     11.54%     45.19% |           5      4.81%     50.00% |           3      2.88%     52.88% |           5      4.81%     57.69% |           4      3.85%     61.54% |           2      1.92%     63.46% |           5      4.81%     68.27% |          10      9.62%     77.88% |           7      6.73%     84.62% |           9      8.65%     93.27% |           7      6.73%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETX::total          104                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO |        7711      6.47%      6.47% |        7675      6.44%     12.91% |        7635      6.41%     19.32% |        7597      6.38%     25.69% |        7539      6.33%     32.02% |        7533      6.32%     38.34% |        7469      6.27%     44.61% |        7429      6.23%     50.85% |        7388      6.20%     57.05% |        7369      6.18%     63.23% |        7306      6.13%     69.36% |        7286      6.11%     75.48% |        7252      6.09%     81.56% |        7209      6.05%     87.61% |        7172      6.02%     93.63% |        7590      6.37%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO::total       119160                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS |       93626      5.40%      5.40% |       92706      5.35%     10.75% |      117187      6.76%     17.51% |      106307      6.13%     23.64% |      104637      6.04%     29.67% |      110998      6.40%     36.08% |       99959      5.77%     41.84% |      114380      6.60%     48.44% |      115008      6.63%     55.07% |       96782      5.58%     60.65% |      107739      6.21%     66.87% |      111428      6.43%     73.29% |      102526      5.91%     79.21% |      122326      7.06%     86.26% |      117055      6.75%     93.01% |      121104      6.99%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS::total      1733768                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only |         843      6.26%      6.26% |         849      6.31%     12.57% |         854      6.34%     18.92% |         871      6.47%     25.39% |         840      6.24%     31.63% |         849      6.31%     37.93% |         819      6.08%     44.02% |         858      6.37%     50.39% |         844      6.27%     56.66% |         818      6.08%     62.74% |         829      6.16%     68.90% |         844      6.27%     75.17% |         843      6.26%     81.43% |         851      6.32%     87.76% |         826      6.14%     93.89% |         822      6.11%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only::total        13460                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTX |           9     69.23%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           4     30.77%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTX::total           13                      
system.ruby.L2Cache_Controller.ILOSXW.L1_GETS |        2987      6.07%      6.07% |        3108      6.31%     12.38% |        3902      7.93%     20.31% |        3880      7.88%     28.19% |        2838      5.76%     33.95% |        3359      6.82%     40.77% |        3517      7.14%     47.92% |        4293      8.72%     56.64% |        3262      6.63%     63.26% |        2679      5.44%     68.70% |        3527      7.16%     75.87% |        3291      6.68%     82.55% |        2281      4.63%     87.19% |        1831      3.72%     90.90% |        2176      4.42%     95.32% |        2302      4.68%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_GETS::total        49233                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTO |           6     11.32%     11.32% |           4      7.55%     18.87% |           3      5.66%     24.53% |           6     11.32%     35.85% |           4      7.55%     43.40% |           3      5.66%     49.06% |           0      0.00%     49.06% |           3      5.66%     54.72% |           3      5.66%     60.38% |           2      3.77%     64.15% |           2      3.77%     67.92% |           2      3.77%     71.70% |           4      7.55%     79.25% |           4      7.55%     86.79% |           3      5.66%     92.45% |           4      7.55%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTO::total           53                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS |         149      8.26%      8.26% |          92      5.10%     13.36% |         114      6.32%     19.68% |         139      7.71%     27.38% |         106      5.88%     33.26% |         107      5.93%     39.19% |          93      5.16%     44.35% |         158      8.76%     53.10% |          93      5.16%     58.26% |          79      4.38%     62.64% |          80      4.43%     67.07% |         136      7.54%     74.61% |          96      5.32%     79.93% |         111      6.15%     86.09% |          96      5.32%     91.41% |         155      8.59%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS::total         1804                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS_only |          29     69.05%     69.05% |           1      2.38%     71.43% |           1      2.38%     73.81% |           0      0.00%     73.81% |           1      2.38%     76.19% |           1      2.38%     78.57% |           0      0.00%     78.57% |           0      0.00%     78.57% |           5     11.90%     90.48% |           0      0.00%     90.48% |           0      0.00%     90.48% |           0      0.00%     90.48% |           3      7.14%     97.62% |           0      0.00%     97.62% |           0      0.00%     97.62% |           1      2.38%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS_only::total           42                      
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA |        7720      6.48%      6.48% |        7675      6.44%     12.92% |        7635      6.41%     19.32% |        7597      6.37%     25.70% |        7539      6.33%     32.03% |        7533      6.32%     38.35% |        7469      6.27%     44.61% |        7429      6.23%     50.85% |        7388      6.20%     57.05% |        7369      6.18%     63.23% |        7306      6.13%     69.36% |        7286      6.11%     75.48% |        7252      6.09%     81.56% |        7209      6.05%     87.61% |        7172      6.02%     93.63% |        7594      6.37%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA::total       119173                      
system.ruby.L2Cache_Controller.ILOSXW.Unblock |       93626      5.40%      5.40% |       92706      5.35%     10.75% |      117187      6.76%     17.51% |      106307      6.13%     23.64% |      104637      6.04%     29.67% |      110998      6.40%     36.08% |       99959      5.77%     41.84% |      114380      6.60%     48.44% |      115008      6.63%     55.07% |       96782      5.58%     60.65% |      107739      6.21%     66.87% |      111428      6.43%     73.29% |      102526      5.91%     79.21% |      122326      7.06%     86.26% |      117055      6.75%     93.01% |      121104      6.99%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.Unblock::total      1733768                      
system.ruby.L2Cache_Controller.ILOX.L1_GETS |         432      6.20%      6.20% |         443      6.36%     12.56% |         448      6.43%     18.99% |         459      6.59%     25.57% |         426      6.11%     31.69% |         435      6.24%     37.93% |         411      5.90%     43.83% |         453      6.50%     50.33% |         439      6.30%     56.63% |         420      6.03%     62.66% |         425      6.10%     68.76% |         441      6.33%     75.09% |         447      6.42%     81.50% |         444      6.37%     87.87% |         426      6.11%     93.99% |         419      6.01%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_GETS::total         6968                      
system.ruby.L2Cache_Controller.ILOX.L1_PUTO |         406      6.31%      6.31% |         404      6.28%     12.58% |         401      6.23%     18.81% |         408      6.34%     25.15% |         410      6.37%     31.52% |         410      6.37%     37.89% |         406      6.31%     44.20% |         401      6.23%     50.43% |         403      6.26%     56.69% |         396      6.15%     62.84% |         400      6.21%     69.05% |         400      6.21%     75.27% |         393      6.11%     81.37% |         400      6.21%     87.59% |         397      6.17%     93.75% |         402      6.25%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_PUTO::total         6437                      
system.ruby.L2Cache_Controller.ILOXW.L1_PUTO |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOXW.L1_PUTO::total            4                      
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA |         406      6.31%      6.31% |         404      6.28%     12.58% |         401      6.23%     18.81% |         408      6.34%     25.15% |         410      6.37%     31.52% |         410      6.37%     37.89% |         406      6.31%     44.20% |         401      6.23%     50.43% |         403      6.26%     56.69% |         396      6.15%     62.84% |         400      6.21%     69.05% |         400      6.21%     75.27% |         393      6.11%     81.37% |         400      6.21%     87.59% |         397      6.17%     93.75% |         402      6.25%    100.00%
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA::total         6437                      
system.ruby.L2Cache_Controller.ILOXW.Unblock |         843      6.26%      6.26% |         849      6.31%     12.57% |         854      6.34%     18.92% |         871      6.47%     25.39% |         840      6.24%     31.63% |         849      6.31%     37.93% |         819      6.08%     44.02% |         858      6.37%     50.39% |         844      6.27%     56.66% |         818      6.08%     62.74% |         829      6.16%     68.90% |         844      6.27%     75.17% |         843      6.26%     81.43% |         851      6.32%     87.76% |         826      6.14%     93.89% |         822      6.11%    100.00%
system.ruby.L2Cache_Controller.ILOXW.Unblock::total        13460                      
system.ruby.L2Cache_Controller.ILS.L1_GETS |          52      6.20%      6.20% |          50      5.96%     12.16% |          38      4.53%     16.69% |          35      4.17%     20.86% |          37      4.41%     25.27% |          22      2.62%     27.89% |          51      6.08%     33.97% |          48      5.72%     39.69% |          35      4.17%     43.86% |          35      4.17%     48.03% |          64      7.63%     55.66% |          62      7.39%     63.05% |          61      7.27%     70.32% |          92     10.97%     81.29% |          74      8.82%     90.11% |          83      9.89%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETS::total          839                      
system.ruby.L2Cache_Controller.ILS.L1_GETX |          17      5.99%      5.99% |          16      5.63%     11.62% |          30     10.56%     22.18% |          18      6.34%     28.52% |          17      5.99%     34.51% |          18      6.34%     40.85% |          17      5.99%     46.83% |          18      6.34%     53.17% |          17      5.99%     59.15% |          18      6.34%     65.49% |          17      5.99%     71.48% |          16      5.63%     77.11% |          16      5.63%     82.75% |          16      5.63%     88.38% |          17      5.99%     94.37% |          16      5.63%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETX::total          284                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS::total            4                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only |          29      7.77%      7.77% |          22      5.90%     13.67% |          22      5.90%     19.57% |          14      3.75%     23.32% |          22      5.90%     29.22% |          19      5.09%     34.32% |          23      6.17%     40.48% |          23      6.17%     46.65% |          26      6.97%     53.62% |          26      6.97%     60.59% |          22      5.90%     66.49% |          22      5.90%     72.39% |          27      7.24%     79.62% |          26      6.97%     86.60% |          25      6.70%     93.30% |          25      6.70%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only::total          373                      
system.ruby.L2Cache_Controller.ILSW.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA::total            4                      
system.ruby.L2Cache_Controller.ILX.L1_GETS |        8255      6.48%      6.48% |        8195      6.43%     12.91% |        8150      6.39%     19.30% |        8127      6.38%     25.68% |        8046      6.31%     31.99% |        8071      6.33%     38.33% |        7988      6.27%     44.59% |        7965      6.25%     50.84% |        7891      6.19%     57.04% |        7871      6.18%     63.21% |        7818      6.13%     69.35% |        7792      6.11%     75.46% |        7771      6.10%     81.56% |        7719      6.06%     87.61% |        7686      6.03%     93.65% |        8099      6.35%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETS::total       127444                      
system.ruby.L2Cache_Controller.ILX.L1_GETX |        2130      6.30%      6.30% |        2117      6.26%     12.56% |        2180      6.44%     19.00% |        2124      6.28%     25.28% |        2131      6.30%     31.58% |        2089      6.18%     37.75% |        2137      6.32%     44.07% |        2096      6.20%     50.27% |        2121      6.27%     56.54% |        2102      6.21%     62.75% |        2100      6.21%     68.96% |        2100      6.21%     75.17% |        2103      6.22%     81.39% |        2102      6.21%     87.60% |        2092      6.18%     93.79% |        2102      6.21%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETX::total        33826                      
system.ruby.L2Cache_Controller.ILX.L1_PUTX |        5137      6.38%      6.38% |        5111      6.34%     12.72% |        5070      6.29%     19.01% |        5143      6.38%     25.39% |        5112      6.34%     31.74% |        5062      6.28%     38.02% |        5030      6.24%     44.26% |        5040      6.26%     50.52% |        4981      6.18%     56.70% |        5041      6.26%     62.96% |        5046      6.26%     69.22% |        4992      6.20%     75.42% |        4985      6.19%     81.60% |        4866      6.04%     87.64% |        4918      6.10%     93.74% |        5040      6.26%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_PUTX::total        80574                      
system.ruby.L2Cache_Controller.ILXW.L1_GETS |           4     50.00%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           2     25.00%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETS::total            8                      
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA |        5137      6.38%      6.38% |        5111      6.34%     12.72% |        5070      6.29%     19.01% |        5143      6.38%     25.39% |        5112      6.34%     31.74% |        5062      6.28%     38.02% |        5030      6.24%     44.26% |        5040      6.26%     50.52% |        4981      6.18%     56.70% |        5041      6.26%     62.96% |        5046      6.26%     69.22% |        4992      6.20%     75.42% |        4985      6.19%     81.60% |        4866      6.04%     87.64% |        4918      6.10%     93.74% |        5040      6.26%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA::total        80574                      
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA |          29      7.77%      7.77% |          22      5.90%     13.67% |          22      5.90%     19.57% |          14      3.75%     23.32% |          22      5.90%     29.22% |          19      5.09%     34.32% |          23      6.17%     40.48% |          23      6.17%     46.65% |          26      6.97%     53.62% |          26      6.97%     60.59% |          22      5.90%     66.49% |          22      5.90%     72.39% |          27      7.24%     79.62% |          26      6.97%     86.60% |          25      6.70%     93.30% |          25      6.70%    100.00%
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA::total          373                      
system.ruby.L2Cache_Controller.L1_GETS   |      382781      6.41%      6.41% |      379957      6.36%     12.76% |      379311      6.35%     19.11% |      380567      6.37%     25.48% |      376268      6.30%     31.78% |      374202      6.26%     38.04% |      374901      6.27%     44.31% |      375948      6.29%     50.60% |      372213      6.23%     56.83% |      369950      6.19%     63.02% |      370081      6.19%     69.22% |      371435      6.22%     75.43% |      366975      6.14%     81.57% |      361925      6.06%     87.63% |      361118      6.04%     93.67% |      378170      6.33%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total      5975802                      
system.ruby.L2Cache_Controller.L1_GETX   |        2875      6.63%      6.63% |        2833      6.53%     13.16% |        2925      6.74%     19.91% |        2824      6.51%     26.42% |        2860      6.59%     33.01% |        2793      6.44%     39.45% |        2818      6.50%     45.95% |        2696      6.22%     52.17% |        2648      6.11%     58.27% |        2604      6.00%     64.28% |        2586      5.96%     70.24% |        2616      6.03%     76.27% |        2604      6.00%     82.28% |        2569      5.92%     88.20% |        2556      5.89%     94.10% |        2560      5.90%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total        43367                      
system.ruby.L2Cache_Controller.L1_PUTO   |        8132      6.47%      6.47% |        8093      6.44%     12.91% |        8040      6.40%     19.31% |        8011      6.37%     25.68% |        7953      6.33%     32.01% |        7947      6.32%     38.33% |        7875      6.27%     44.59% |        7833      6.23%     50.83% |        7794      6.20%     57.03% |        7767      6.18%     63.21% |        7708      6.13%     69.34% |        7690      6.12%     75.46% |        7650      6.09%     81.54% |        7615      6.06%     87.60% |        7573      6.03%     93.63% |        8008      6.37%    100.00%
system.ruby.L2Cache_Controller.L1_PUTO::total       125689                      
system.ruby.L2Cache_Controller.L1_PUTS   |      352650      6.38%      6.38% |      351121      6.35%     12.73% |      349787      6.33%     19.05% |      349299      6.32%     25.37% |      348197      6.30%     31.66% |      346894      6.27%     37.94% |      346084      6.26%     44.20% |      345236      6.24%     50.44% |      344173      6.22%     56.66% |      343052      6.20%     62.87% |      341998      6.18%     69.05% |      341166      6.17%     75.22% |      340245      6.15%     81.37% |      338980      6.13%     87.50% |      338188      6.12%     93.62% |      353016      6.38%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS::total      5530086                      
system.ruby.L2Cache_Controller.L1_PUTS_only |        8703      6.49%      6.49% |        8623      6.43%     12.93% |        8596      6.41%     19.34% |        8566      6.39%     25.73% |        8475      6.32%     32.05% |        8468      6.32%     38.37% |        8372      6.25%     44.62% |        8376      6.25%     50.87% |        8312      6.20%     57.07% |        8254      6.16%     63.23% |        8210      6.13%     69.35% |        8209      6.12%     75.48% |        8172      6.10%     81.57% |        8125      6.06%     87.63% |        8061      6.01%     93.65% |        8514      6.35%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS_only::total       134036                      
system.ruby.L2Cache_Controller.L1_PUTX   |        5155      6.40%      6.40% |        5111      6.34%     12.74% |        5070      6.29%     19.03% |        5143      6.38%     25.41% |        5112      6.34%     31.75% |        5062      6.28%     38.03% |        5030      6.24%     44.27% |        5040      6.25%     50.52% |        4981      6.18%     56.70% |        5041      6.25%     62.96% |        5046      6.26%     69.22% |        4992      6.19%     75.41% |        4985      6.18%     81.60% |        4866      6.04%     87.64% |        4918      6.10%     93.74% |        5048      6.26%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total        80600                      
system.ruby.L2Cache_Controller.L1_WBCLEANDATA |          29      7.69%      7.69% |          22      5.84%     13.53% |          23      6.10%     19.63% |          14      3.71%     23.34% |          23      6.10%     29.44% |          19      5.04%     34.48% |          23      6.10%     40.58% |          23      6.10%     46.68% |          26      6.90%     53.58% |          26      6.90%     60.48% |          22      5.84%     66.31% |          22      5.84%     72.15% |          27      7.16%     79.31% |          27      7.16%     86.47% |          25      6.63%     93.10% |          26      6.90%    100.00%
system.ruby.L2Cache_Controller.L1_WBCLEANDATA::total          377                      
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA |       13263      6.43%      6.43% |       13190      6.40%     12.83% |       13106      6.36%     19.19% |       13148      6.38%     25.56% |       13061      6.33%     31.90% |       13005      6.31%     38.21% |       12905      6.26%     44.46% |       12870      6.24%     50.71% |       12772      6.19%     56.90% |       12806      6.21%     63.11% |       12752      6.18%     69.30% |       12678      6.15%     75.45% |       12630      6.13%     81.57% |       12475      6.05%     87.62% |       12487      6.06%     93.68% |       13036      6.32%    100.00%
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA::total       206184                      
system.ruby.L2Cache_Controller.M.L1_GETS |       13072      6.43%      6.43% |       13011      6.40%     12.84% |       12918      6.36%     19.20% |       12974      6.39%     25.59% |       12858      6.33%     31.91% |       12796      6.30%     38.21% |       12696      6.25%     44.46% |       12669      6.24%     50.70% |       12563      6.18%     56.88% |       12625      6.21%     63.10% |       12574      6.19%     69.29% |       12486      6.15%     75.43% |       12436      6.12%     81.56% |       12302      6.06%     87.61% |       12310      6.06%     93.67% |       12856      6.33%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       203146                      
system.ruby.L2Cache_Controller.M.L1_GETX |           2      2.53%      2.53% |           4      5.06%      7.59% |           4      5.06%     12.66% |           2      2.53%     15.19% |           2      2.53%     17.72% |           4      5.06%     22.78% |           6      7.59%     30.38% |           4      5.06%     35.44% |           7      8.86%     44.30% |           7      8.86%     53.16% |           5      6.33%     59.49% |           6      7.59%     67.09% |           7      8.86%     75.95% |           6      7.59%     83.54% |           7      8.86%     92.41% |           6      7.59%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total           79                      
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock |           2      2.53%      2.53% |           4      5.06%      7.59% |           4      5.06%     12.66% |           2      2.53%     15.19% |           2      2.53%     17.72% |           4      5.06%     22.78% |           6      7.59%     30.38% |           4      5.06%     35.44% |           7      8.86%     44.30% |           7      8.86%     53.16% |           5      6.33%     59.49% |           6      7.59%     67.09% |           7      8.86%     75.95% |           6      7.59%     83.54% |           7      8.86%     92.41% |           6      7.59%    100.00%
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock::total           79                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          31      6.10%      6.10% |          28      5.51%     11.61% |          41      8.07%     19.69% |          27      5.31%     25.00% |          26      5.12%     30.12% |          28      5.51%     35.63% |          31      6.10%     41.73% |          33      6.50%     48.23% |          34      6.69%     54.92% |          35      6.89%     61.81% |          30      5.91%     67.72% |          30      5.91%     73.62% |          33      6.50%     80.12% |          35      6.89%     87.01% |          33      6.50%     93.50% |          33      6.50%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total          508                      
system.ruby.L2Cache_Controller.NP.L1_GETX |         201      6.28%      6.28% |         188      5.88%     12.16% |         189      5.91%     18.06% |         201      6.28%     24.34% |         215      6.72%     31.06% |         215      6.72%     37.78% |         213      6.66%     44.44% |         211      6.59%     51.03% |         215      6.72%     57.75% |         198      6.19%     63.94% |         197      6.16%     70.09% |         200      6.25%     76.34% |         199      6.22%     82.56% |         187      5.84%     88.41% |         184      5.75%     94.16% |         187      5.84%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total         3200                      
system.ruby.L2Cache_Controller.OLSX.L1_GETS |      249279      6.82%      6.82% |      249029      6.81%     13.63% |      223338      6.11%     19.74% |      233612      6.39%     26.13% |      234521      6.41%     32.54% |      227055      6.21%     38.75% |      237303      6.49%     45.24% |      222076      6.07%     51.31% |      220615      6.03%     57.35% |      237929      6.51%     63.85% |      225978      6.18%     70.04% |      221439      6.06%     76.09% |      229411      6.27%     82.37% |      208670      5.71%     88.07% |      213244      5.83%     93.90% |      222856      6.10%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_GETS::total      3656355                      
system.ruby.L2Cache_Controller.OLSX.L1_GETX |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_GETX::total            3                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS |      256157      6.81%      6.81% |      255916      6.80%     13.62% |      230140      6.12%     19.74% |      240392      6.39%     26.13% |      241169      6.41%     32.54% |      233700      6.21%     38.75% |      243886      6.49%     45.24% |      228564      6.08%     51.32% |      227015      6.04%     57.35% |      244332      6.50%     63.85% |      232353      6.18%     70.03% |      227690      6.05%     76.08% |      235650      6.27%     82.35% |      214824      5.71%     88.06% |      219351      5.83%     93.89% |      229603      6.11%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS::total      3760742                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only |        7659      6.48%      6.48% |        7615      6.44%     12.92% |        7580      6.41%     19.33% |        7540      6.38%     25.71% |        7483      6.33%     32.03% |        7473      6.32%     38.35% |        7409      6.27%     44.62% |        7373      6.24%     50.86% |        7330      6.20%     57.05% |        7307      6.18%     63.23% |        7251      6.13%     69.37% |        7230      6.11%     75.48% |        7191      6.08%     81.56% |        7154      6.05%     87.61% |        7114      6.02%     93.63% |        7532      6.37%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only::total       118241                      
system.ruby.L2Cache_Controller.OLSXS.L1_GETS |        3664      7.89%      7.89% |        3154      6.79%     14.69% |        3670      7.90%     22.59% |        4594      9.90%     32.49% |        3293      7.09%     39.58% |        2272      4.89%     44.47% |        3098      6.67%     51.14% |        4316      9.30%     60.44% |        3059      6.59%     67.03% |        2414      5.20%     72.23% |        2875      6.19%     78.42% |        4418      9.52%     87.94% |        2989      6.44%     94.38% |         984      2.12%     96.50% |         361      0.78%     97.27% |        1266      2.73%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_GETS::total        46427                      
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS |        1745      7.51%      7.51% |        1690      7.28%     14.79% |        1578      6.79%     21.58% |        1679      7.23%     28.81% |        1605      6.91%     35.72% |        1507      6.49%     42.21% |        1489      6.41%     48.62% |        1444      6.22%     54.83% |        1418      6.10%     60.94% |        1352      5.82%     66.76% |        1296      5.58%     72.34% |        1295      5.58%     77.91% |        1374      5.92%     83.83% |        1173      5.05%     88.88% |        1171      5.04%     93.92% |        1412      6.08%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS::total        23228                      
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS_only |         143      7.56%      7.56% |         136      7.19%     14.75% |         138      7.29%     22.04% |         138      7.29%     29.33% |         128      6.77%     36.10% |         124      6.55%     42.65% |         119      6.29%     48.94% |         122      6.45%     55.39% |         105      5.55%     60.94% |         102      5.39%     66.33% |         105      5.55%     71.88% |         109      5.76%     77.64% |         105      5.55%     83.19% |          93      4.92%     88.11% |          95      5.02%     93.13% |         130      6.87%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS_only::total         1892                      
system.ruby.L2Cache_Controller.OLSXS.Unblock |      249279      6.82%      6.82% |      249029      6.81%     13.63% |      223338      6.11%     19.74% |      233612      6.39%     26.13% |      234521      6.41%     32.54% |      227055      6.21%     38.75% |      237303      6.49%     45.24% |      222076      6.07%     51.31% |      220615      6.03%     57.35% |      237929      6.51%     63.85% |      225978      6.18%     70.04% |      221439      6.06%     76.09% |      229411      6.27%     82.37% |      208670      5.71%     88.07% |      213244      5.83%     93.90% |      222856      6.10%    100.00%
system.ruby.L2Cache_Controller.OLSXS.Unblock::total      3656355                      
system.ruby.L2Cache_Controller.OLSXW.L1_GETS |        2892     13.30%     13.30% |        1749      8.04%     21.35% |        1198      5.51%     26.86% |        1979      9.10%     35.96% |        1730      7.96%     43.92% |        1156      5.32%     49.23% |        1784      8.21%     57.44% |        1222      5.62%     63.06% |        1246      5.73%     68.79% |        1406      6.47%     75.26% |         822      3.78%     79.04% |        1583      7.28%     86.32% |        1312      6.03%     92.36% |         411      1.89%     94.25% |         466      2.14%     96.39% |         785      3.61%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_GETS::total        21741                      
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS |         732     10.45%     10.45% |         554      7.91%     18.36% |         534      7.62%     25.98% |         575      8.21%     34.19% |         471      6.72%     40.91% |         422      6.02%     46.94% |         457      6.52%     53.46% |         466      6.65%     60.11% |         398      5.68%     65.80% |         342      4.88%     70.68% |         335      4.78%     75.46% |         364      5.20%     80.66% |         376      5.37%     86.02% |         289      4.13%     90.15% |         307      4.38%     94.53% |         383      5.47%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS::total         7005                      
system.ruby.L2Cache_Controller.OLSXW.Unblock |      256157      6.81%      6.81% |      255916      6.80%     13.62% |      230140      6.12%     19.74% |      240392      6.39%     26.13% |      241169      6.41%     32.54% |      233700      6.21%     38.75% |      243886      6.49%     45.24% |      228564      6.08%     51.32% |      227015      6.04%     57.35% |      244332      6.50%     63.85% |      232353      6.18%     70.03% |      227690      6.05%     76.08% |      235650      6.27%     82.35% |      214824      5.71%     88.06% |      219351      5.83%     93.89% |      229603      6.11%    100.00%
system.ruby.L2Cache_Controller.OLSXW.Unblock::total      3760742                      
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock |       13072      6.43%      6.43% |       13011      6.40%     12.84% |       12918      6.36%     19.20% |       12974      6.39%     25.59% |       12858      6.33%     31.91% |       12796      6.30%     38.21% |       12696      6.25%     44.46% |       12669      6.24%     50.70% |       12563      6.18%     56.88% |       12625      6.21%     63.10% |       12574      6.19%     69.29% |       12486      6.15%     75.43% |       12436      6.12%     81.56% |       12302      6.06%     87.61% |       12310      6.06%     93.67% |       12856      6.33%    100.00%
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock::total       203146                      
system.ruby.L2Cache_Controller.OO.L1_GETS |          12     17.91%     17.91% |           3      4.48%     22.39% |           6      8.96%     31.34% |           4      5.97%     37.31% |           2      2.99%     40.30% |           4      5.97%     46.27% |           2      2.99%     49.25% |           5      7.46%     56.72% |           3      4.48%     61.19% |           3      4.48%     65.67% |           1      1.49%     67.16% |           3      4.48%     71.64% |           5      7.46%     79.10% |           3      4.48%     83.58% |           0      0.00%     83.58% |          11     16.42%    100.00%
system.ruby.L2Cache_Controller.OO.L1_GETS::total           67                      
system.ruby.L2Cache_Controller.OXW.L1_GETS |          10     10.53%     10.53% |          10     10.53%     21.05% |          15     15.79%     36.84% |           9      9.47%     46.32% |           4      4.21%     50.53% |           4      4.21%     54.74% |           2      2.11%     56.84% |           7      7.37%     64.21% |           4      4.21%     68.42% |           5      5.26%     73.68% |           0      0.00%     73.68% |           7      7.37%     81.05% |           4      4.21%     85.26% |           4      4.21%     89.47% |           0      0.00%     89.47% |          10     10.53%    100.00%
system.ruby.L2Cache_Controller.OXW.L1_GETS::total           95                      
system.ruby.L2Cache_Controller.OXW.Unblock |        7659      6.48%      6.48% |        7615      6.44%     12.92% |        7580      6.41%     19.33% |        7540      6.38%     25.71% |        7483      6.33%     32.03% |        7473      6.32%     38.35% |        7409      6.27%     44.62% |        7373      6.24%     50.86% |        7330      6.20%     57.05% |        7307      6.18%     63.23% |        7251      6.13%     69.37% |        7230      6.11%     75.48% |        7191      6.08%     81.56% |        7154      6.05%     87.61% |        7114      6.02%     93.63% |        7532      6.37%    100.00%
system.ruby.L2Cache_Controller.OXW.Unblock::total       118241                      
system.ruby.L2Cache_Controller.S.L1_GETS |           5      5.95%      5.95% |           3      3.57%      9.52% |           3      3.57%     13.10% |           3      3.57%     16.67% |           8      9.52%     26.19% |           8      9.52%     35.71% |           6      7.14%     42.86% |           3      3.57%     46.43% |           4      4.76%     51.19% |           4      4.76%     55.95% |           6      7.14%     63.10% |           6      7.14%     70.24% |           8      9.52%     79.76% |           6      7.14%     86.90% |           5      5.95%     92.86% |           6      7.14%    100.00%
system.ruby.L2Cache_Controller.S.L1_GETS::total           84                      
system.ruby.L2Cache_Controller.SLS.L1_GETS |          15     11.28%     11.28% |           0      0.00%     11.28% |          12      9.02%     20.30% |           0      0.00%     20.30% |           7      5.26%     25.56% |           0      0.00%     25.56% |          14     10.53%     36.09% |           0      0.00%     36.09% |          15     11.28%     47.37% |          28     21.05%     68.42% |           0      0.00%     68.42% |           0      0.00%     68.42% |          28     21.05%     89.47% |          14     10.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_GETS::total          133                      
system.ruby.L2Cache_Controller.SLS.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_GETX::total            1                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          10     19.61%     19.61% |           0      0.00%     19.61% |          14     27.45%     47.06% |           0      0.00%     47.06% |           0      0.00%     47.06% |          14     27.45%     74.51% |           0      0.00%     74.51% |           0      0.00%     74.51% |           0      0.00%     74.51% |           0      0.00%     74.51% |           0      0.00%     74.51% |          13     25.49%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS::total           51                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      3.57%      3.57% |           3     10.71%     14.29% |           1      3.57%     17.86% |           2      7.14%     25.00% |           2      7.14%     32.14% |           0      0.00%     32.14% |           2      7.14%     39.29% |           1      3.57%     42.86% |           3     10.71%     53.57% |           4     14.29%     67.86% |           3     10.71%     78.57% |           1      3.57%     82.14% |           1      3.57%     85.71% |           4     14.29%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only::total           28                      
system.ruby.L2Cache_Controller.SLSS.L1_GETS |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSS.L1_GETS::total            8                      
system.ruby.L2Cache_Controller.SLSS.Unblock |          15     11.28%     11.28% |           0      0.00%     11.28% |          12      9.02%     20.30% |           0      0.00%     20.30% |           7      5.26%     25.56% |           0      0.00%     25.56% |          14     10.53%     36.09% |           0      0.00%     36.09% |          15     11.28%     47.37% |          28     21.05%     68.42% |           0      0.00%     68.42% |           0      0.00%     68.42% |          28     21.05%     89.47% |          14     10.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSS.Unblock::total          133                      
system.ruby.L2Cache_Controller.SLSW.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          10     19.61%     19.61% |           0      0.00%     19.61% |          14     27.45%     47.06% |           0      0.00%     47.06% |           0      0.00%     47.06% |          14     27.45%     74.51% |           0      0.00%     74.51% |           0      0.00%     74.51% |           0      0.00%     74.51% |           0      0.00%     74.51% |           0      0.00%     74.51% |          13     25.49%    100.00%
system.ruby.L2Cache_Controller.SLSW.Unblock::total           51                      
system.ruby.L2Cache_Controller.SS.Unblock |           5      6.02%      6.02% |           2      2.41%      8.43% |           3      3.61%     12.05% |           3      3.61%     15.66% |           8      9.64%     25.30% |           8      9.64%     34.94% |           6      7.23%     42.17% |           3      3.61%     45.78% |           4      4.82%     50.60% |           4      4.82%     55.42% |           6      7.23%     62.65% |           6      7.23%     69.88% |           8      9.64%     79.52% |           6      7.23%     86.75% |           5      6.02%     92.77% |           6      7.23%    100.00%
system.ruby.L2Cache_Controller.SS.Unblock::total           83                      
system.ruby.L2Cache_Controller.SW.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      3.57%      3.57% |           3     10.71%     14.29% |           1      3.57%     17.86% |           2      7.14%     25.00% |           2      7.14%     32.14% |           0      0.00%     32.14% |           2      7.14%     39.29% |           1      3.57%     42.86% |           3     10.71%     53.57% |           4     14.29%     67.86% |           3     10.71%     78.57% |           1      3.57%     82.14% |           1      3.57%     85.71% |           4     14.29%    100.00%
system.ruby.L2Cache_Controller.SW.Unblock::total           28                      
system.ruby.L2Cache_Controller.Unblock   |      717136      6.37%      6.37% |      714740      6.35%     12.72% |      712041      6.32%     19.04% |      710717      6.31%     25.35% |      708797      6.29%     31.64% |      706608      6.27%     37.92% |      704700      6.26%     44.18% |      702875      6.24%     50.42% |      700929      6.22%     56.64% |      699023      6.21%     62.85% |      696869      6.19%     69.04% |      694930      6.17%     75.21% |      693006      6.15%     81.36% |      690899      6.14%     87.50% |      689249      6.12%     93.62% |      718714      6.38%    100.00%
system.ruby.L2Cache_Controller.Unblock::total     11261233                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    134241734                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.000000                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.000000                      
system.ruby.LD.hit_latency_hist_seqr::stdev     0.000299                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |   134241722    100.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    134241734                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples    140079930                      
system.ruby.LD.latency_hist_seqr::mean       2.895213                      
system.ruby.LD.latency_hist_seqr::gmean      1.172908                      
system.ruby.LD.latency_hist_seqr::stdev      9.561635                      
system.ruby.LD.latency_hist_seqr         |   140079506    100.00%    100.00% |          55      0.00%    100.00% |          40      0.00%    100.00% |          11      0.00%    100.00% |           6      0.00%    100.00% |          25      0.00%    100.00% |          12      0.00%    100.00% |         275      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     140079930                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples      5838196                      
system.ruby.LD.miss_latency_hist_seqr::mean    46.473161                      
system.ruby.LD.miss_latency_hist_seqr::gmean    45.909334                      
system.ruby.LD.miss_latency_hist_seqr::stdev    14.560005                      
system.ruby.LD.miss_latency_hist_seqr    |     5837772     99.99%     99.99% |          55      0.00%     99.99% |          40      0.00%     99.99% |          11      0.00%     99.99% |           6      0.00%     99.99% |          25      0.00%    100.00% |          12      0.00%    100.00% |         275      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      5838196                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples          155                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         155    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total          155                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size           64                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket          639                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples          252                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean    40.964286                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean     4.963315                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::stdev    95.260738                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |         227     90.08%     90.08% |           3      1.19%     91.27% |           5      1.98%     93.25% |           2      0.79%     94.05% |           4      1.59%     95.63% |           5      1.98%     97.62% |           3      1.19%     98.81% |           1      0.40%     99.21% |           1      0.40%     99.60% |           1      0.40%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total          252                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples           97                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::mean   104.824742                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::gmean    64.205495                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev   130.487388                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |          72     74.23%     74.23% |           3      3.09%     77.32% |           5      5.15%     82.47% |           2      2.06%     84.54% |           4      4.12%     88.66% |           5      5.15%     93.81% |           3      3.09%     96.91% |           1      1.03%     97.94% |           1      1.03%     98.97% |           1      1.03%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total           97                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples          252                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |         252    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total          252                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples          252                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |         252    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total          252                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           23                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |          23    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           23                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size           32                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket          319                      
system.ruby.RMW_Read.latency_hist_seqr::samples           31                      
system.ruby.RMW_Read.latency_hist_seqr::mean    30.548387                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     3.206243                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    65.213924                      
system.ruby.RMW_Read.latency_hist_seqr   |          23     74.19%     74.19% |           4     12.90%     87.10% |           1      3.23%     90.32% |           0      0.00%     90.32% |           0      0.00%     90.32% |           0      0.00%     90.32% |           1      3.23%     93.55% |           2      6.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           31                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size           32                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket          319                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            8                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   115.500000                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean    91.355821                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    84.320816                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           4     50.00%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           1     12.50%     75.00% |           2     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            8                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        50577                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.000277                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.000192                      
system.ruby.ST.hit_latency_hist_seqr::stdev     0.016635                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       50563     99.97%     99.97% |          14      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        50577                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        87969                      
system.ruby.ST.latency_hist_seqr::mean      51.099956                      
system.ruby.ST.latency_hist_seqr::gmean      5.515303                      
system.ruby.ST.latency_hist_seqr::stdev    210.745551                      
system.ruby.ST.latency_hist_seqr         |       85820     97.56%     97.56% |         759      0.86%     98.42% |         140      0.16%     98.58% |          67      0.08%     98.66% |          55      0.06%     98.72% |          38      0.04%     98.76% |          51      0.06%     98.82% |        1039      1.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         87969                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples        37392                      
system.ruby.ST.miss_latency_hist_seqr::mean   118.865559                      
system.ruby.ST.miss_latency_hist_seqr::gmean    55.528381                      
system.ruby.ST.miss_latency_hist_seqr::stdev   310.648534                      
system.ruby.ST.miss_latency_hist_seqr    |       35243     94.25%     94.25% |         759      2.03%     96.28% |         140      0.37%     96.66% |          67      0.18%     96.84% |          55      0.15%     96.98% |          38      0.10%     97.08% |          51      0.14%     97.22% |        1039      2.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total        37392                      
system.ruby.clk_domain.clock                      333                       # Clock period in ticks
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  2641.774864                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  2711.542977                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  2659.599624                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  2714.557126                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl10.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl10.requestToDir.avg_stall_time  2639.127933                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseToDir.avg_stall_time  2704.252835                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl11.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl11.requestToDir.avg_stall_time  2648.877975                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseToDir.avg_stall_time  2699.436591                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl12.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl12.requestToDir.avg_stall_time  2661.453973                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseToDir.avg_stall_time  2678.770138                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl13.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl13.requestToDir.avg_stall_time  2654.367672                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseToDir.avg_stall_time  2710.520341                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl14.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl14.requestToDir.avg_stall_time  2647.341853                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseToDir.avg_stall_time  2688.581476                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl15.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl15.requestToDir.avg_stall_time  2654.136225                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseToDir.avg_stall_time  2686.524670                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  2647.341167                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  2686.240226                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  2643.011576                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time  2672.559592                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl4.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl4.requestToDir.avg_stall_time  2658.947845                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseToDir.avg_stall_time  2681.683372                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl5.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl5.requestToDir.avg_stall_time  2650.010513                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseToDir.avg_stall_time  2692.439882                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl6.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl6.requestToDir.avg_stall_time  2644.826695                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseToDir.avg_stall_time  2662.328792                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl7.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl7.requestToDir.avg_stall_time  2644.133755                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseToDir.avg_stall_time  2700.902349                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl8.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl8.requestToDir.avg_stall_time  2646.817315                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseToDir.avg_stall_time  2684.155505                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl9.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl9.requestToDir.avg_stall_time  2668.525874                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseToDir.avg_stall_time  2694.897234                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    134747126                      
system.ruby.hit_latency_hist_seqr::mean      1.000000                      
system.ruby.hit_latency_hist_seqr::gmean     1.000000                      
system.ruby.hit_latency_hist_seqr::stdev     0.000439                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |   134747100    100.00%    100.00% |          26      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    134747126                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses       901052                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits       895742                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5310                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses        21190                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits        20922                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          268                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles           113                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.000404                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   333.000001                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   342.129952                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  4758.886062                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   333.000754                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  5125.806438                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load        15461                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store         1241                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load           13                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1966340                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1962560                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses         3780                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses        23037                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits        22981                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           56                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles            23                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.000872                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   332.956017                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   357.996021                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  4400.889171                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   332.956037                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  5218.828392                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.load_waiting_on_load        11173                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl1.sequencer.load_waiting_on_store          572                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.store_waiting_on_load            1                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time   332.955941                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses     11407744                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits     10713332                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses       694412                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses        26621                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits        26563                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           58                       # Number of cache demand misses
system.ruby.l1_cntrl10.fully_busy_cycles         1057                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.005010                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time   332.948474                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000912                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   352.411128                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  3559.112802                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000611                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time   332.948251                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000608                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  6753.885341                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.load_waiting_on_load     11008845                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl10.sequencer.load_waiting_on_store          296                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.sequencer.store_waiting_on_load            3                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time   332.948168                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses     12448382                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits     11688260                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses       760122                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses        23982                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits        23927                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           55                       # Number of cache demand misses
system.ruby.l1_cntrl11.fully_busy_cycles          727                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.005465                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time   332.947441                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000999                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   366.676088                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  4006.103486                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000669                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time   332.947198                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000666                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  5735.212531                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.load_waiting_on_load     12057696                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl11.sequencer.load_waiting_on_store          299                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.sequencer.store_waiting_on_load            8                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time   332.947131                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses     13491014                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits     12665389                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses       825625                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses        23690                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits        23636                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           54                       # Number of cache demand misses
system.ruby.l1_cntrl12.fully_busy_cycles         1147                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.005922                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time   332.946661                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.001089                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   364.210270                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time  4268.414488                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000734                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time   332.946696                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000723                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  5326.279044                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.load_waiting_on_load     13107593                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl12.sequencer.load_waiting_on_store          310                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.sequencer.store_waiting_on_load            6                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time   332.946349                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses     14536870                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits     13645435                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses       891435                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses        41949                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits        41891                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           58                       # Number of cache demand misses
system.ruby.l1_cntrl13.fully_busy_cycles         1940                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.006388                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time   332.945770                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.001182                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   366.232406                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000030                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time  4014.675780                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000795                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time   332.945630                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000781                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time  5491.347120                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.load_waiting_on_load     14161165                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl13.sequencer.load_waiting_on_store          273                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.sequencer.store_waiting_on_load            5                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time   332.945473                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses     15574847                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits     14617960                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses       956887                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses        32416                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits        32359                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           57                       # Number of cache demand misses
system.ruby.l1_cntrl14.fully_busy_cycles         1795                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.006839                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time   332.944924                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.001280                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time   364.380500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time  3581.952425                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000849                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time   332.944902                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000839                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time  5701.940112                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.load_waiting_on_load     15204461                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl14.sequencer.load_waiting_on_store          267                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.sequencer.store_waiting_on_load            3                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time   332.944652                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses     16323252                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits     15301768                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses      1021484                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses        26901                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits        26844                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           57                       # Number of cache demand misses
system.ruby.l1_cntrl15.fully_busy_cycles         1683                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.007164                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time   332.943904                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.001387                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time   365.998756                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time  4298.143677                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000876                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time   332.944070                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000895                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time  6240.464099                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.load_waiting_on_load     16239302                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl15.sequencer.load_waiting_on_store          266                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.sequencer.store_waiting_on_load            5                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   332.943558                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      3013604                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits      3009713                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses         3891                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses        27467                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits        27408                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           59                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles            70                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.001333                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   332.955024                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   365.077001                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000407                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  4261.213493                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000409                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   332.960780                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  5507.695461                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.load_waiting_on_load        12231                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl2.sequencer.load_waiting_on_store          668                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.store_waiting_on_load            3                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time   332.954974                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      4056557                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits      4052607                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses         3950                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses        33839                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits        33785                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           54                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles            39                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.001792                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   332.954158                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   360.330274                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  4538.406219                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   332.954158                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  6081.737604                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.load_waiting_on_load        12989                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl3.sequencer.load_waiting_on_store          658                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.store_waiting_on_load            5                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time   332.954080                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      5130497                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits      5126384                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses         4113                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses        21547                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits        21493                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           54                       # Number of cache demand misses
system.ruby.l1_cntrl4.fully_busy_cycles            46                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.002258                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time   332.953444                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   336.139024                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  4229.525710                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   332.953341                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  5114.951619                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.load_waiting_on_load        13660                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl4.sequencer.load_waiting_on_store           32                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.sequencer.store_waiting_on_load            3                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time   332.953298                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      6177676                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits      6173126                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses         4550                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses        27928                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits        27870                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           58                       # Number of cache demand misses
system.ruby.l1_cntrl5.fully_busy_cycles           115                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.002719                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time   332.954590                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   368.988047                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  3885.924460                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000320                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   332.954565                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  4662.778383                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.load_waiting_on_load        16515                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl5.sequencer.load_waiting_on_store          203                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.sequencer.store_waiting_on_load            1                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time   332.952439                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      7216303                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits      7209415                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses         6888                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses        34164                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits        34106                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           58                       # Number of cache demand misses
system.ruby.l1_cntrl6.fully_busy_cycles           224                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.003177                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time   332.956787                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   367.721914                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  3919.266216                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   332.951651                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  4921.957365                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.load_waiting_on_load        52014                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl6.sequencer.load_waiting_on_store          283                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.sequencer.store_waiting_on_load            6                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time   332.951605                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses      8265531                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits      8255824                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses         9707                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses        34820                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits        34763                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           57                       # Number of cache demand misses
system.ruby.l1_cntrl7.fully_busy_cycles           277                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.003638                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time   332.964217                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   365.115293                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  4228.576666                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   332.950972                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  5701.948498                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.load_waiting_on_load        88074                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl7.sequencer.load_waiting_on_store          462                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.sequencer.store_waiting_on_load            4                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time   332.950810                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      9304926                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits      9126022                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses       178904                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses        30303                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits        30245                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           58                       # Number of cache demand misses
system.ruby.l1_cntrl8.fully_busy_cycles           458                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.004091                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time   332.961808                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000234                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   352.043696                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  4030.254297                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000157                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   332.950223                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000157                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  5910.408605                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.load_waiting_on_load      2773743                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl8.sequencer.load_waiting_on_store          550                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.sequencer.store_waiting_on_load            8                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time   332.949949                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses     10353839                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits      9849204                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses       504635                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses        25650                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits        25592                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           58                       # Number of cache demand misses
system.ruby.l1_cntrl9.fully_busy_cycles          1099                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.004548                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time   332.951811                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000662                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   360.553067                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  3697.586728                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000463                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   332.949826                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000442                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  4908.361338                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.load_waiting_on_load      7979949                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl9.sequencer.load_waiting_on_store          310                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.sequencer.store_waiting_on_load            5                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time   332.949027                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   333.015138                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000443                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  7062.250944                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls        14345                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses       374374                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits       262373                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses       112001                       # Number of cache demand misses
system.ruby.l2_cntrl0.fully_busy_cycles           118                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.002464                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   634.850481                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  4642.233826                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   332.955962                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.000414                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  6729.561504                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls        12361                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses       373079                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits       262048                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses       111031                       # Number of cache demand misses
system.ruby.l2_cntrl1.fully_busy_cycles           171                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.002461                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   696.286632                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000320                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  4001.724317                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl1.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   333.000057                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000388                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time  9970.085393                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls        11014                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses       363666                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits       238563                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses       125103                       # Number of cache demand misses
system.ruby.l2_cntrl10.fully_busy_cycles           66                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.002251                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   654.736234                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000312                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  3249.581308                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl10.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000056                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   333.000059                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.000417                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 11281.037586                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls        13598                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses       362614                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits       233937                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses       128677                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles           88                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.002210                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   659.707520                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000311                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  3422.934787                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl11.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   333.000069                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.000379                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time  7032.396201                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls        10110                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses       361651                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits       241890                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses       119761                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           29                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.002279                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   655.443995                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000310                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  4302.201405                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl12.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000061                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   333.000079                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.000354                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time  6284.651915                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.num_msg_stalls         5994                       # Number of times messages were stalled
system.ruby.l2_cntrl13.L2cache.demand_accesses       360428                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits       220998                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses       139430                       # Number of cache demand misses
system.ruby.l2_cntrl13.fully_busy_cycles           41                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.002095                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   697.155530                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  3737.644479                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl13.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   333.000059                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000352                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time  5963.750982                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.num_msg_stalls         5959                       # Number of times messages were stalled
system.ruby.l2_cntrl14.L2cache.demand_accesses       359596                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits       225566                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses       134030                       # Number of cache demand misses
system.ruby.l2_cntrl14.fully_busy_cycles           27                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.002135                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   662.281294                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  3185.746721                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl14.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000061                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   333.001449                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.000383                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time  5913.180574                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls         8298                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses       374878                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits       235724                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses       139154                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           25                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.002231                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   660.983360                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000322                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  3349.548661                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl15.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   333.000082                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000422                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  6271.392917                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.num_msg_stalls        13156                       # Number of times messages were stalled
system.ruby.l2_cntrl2.L2cache.demand_accesses       371682                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits       236276                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses       135406                       # Number of cache demand misses
system.ruby.l2_cntrl2.fully_busy_cycles            96                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.002234                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   680.903425                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000319                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time  3482.455944                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl2.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   333.000060                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000445                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time  6676.394191                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.num_msg_stalls        15123                       # Number of times messages were stalled
system.ruby.l2_cntrl3.L2cache.demand_accesses       371012                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits       246591                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses       124421                       # Number of cache demand misses
system.ruby.l2_cntrl3.fully_busy_cycles            87                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.002324                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   746.926522                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000318                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time  3640.481202                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl3.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   333.000081                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.000410                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  7401.250093                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.num_msg_stalls        11696                       # Number of times messages were stalled
system.ruby.l2_cntrl4.L2cache.demand_accesses       369945                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits       247396                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses       122549                       # Number of cache demand misses
system.ruby.l2_cntrl4.fully_busy_cycles            92                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.002331                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   778.493001                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000317                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  4547.584455                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl4.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000056                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   332.981702                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000393                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  6120.668286                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.num_msg_stalls        10514                       # Number of times messages were stalled
system.ruby.l2_cntrl5.L2cache.demand_accesses       368806                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits       239864                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses       128942                       # Number of cache demand misses
system.ruby.l2_cntrl5.fully_busy_cycles           137                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.002264                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time  1146.663012                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000316                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  3837.540762                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl5.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000051                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   333.000051                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000413                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  7374.522774                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.num_msg_stalls        12299                       # Number of times messages were stalled
system.ruby.l2_cntrl6.L2cache.demand_accesses       367764                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits       250025                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses       117739                       # Number of cache demand misses
system.ruby.l2_cntrl6.fully_busy_cycles           106                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.002353                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   652.534133                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000316                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  3351.412628                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl6.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   333.000049                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000432                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time  7654.198633                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.num_msg_stalls        14262                       # Number of times messages were stalled
system.ruby.l2_cntrl7.L2cache.demand_accesses       366799                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits       234752                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses       132047                       # Number of cache demand misses
system.ruby.l2_cntrl7.fully_busy_cycles            97                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.002219                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   664.252018                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  3529.243418                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl7.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   333.000063                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000403                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time 10028.804110                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.num_msg_stalls        11404                       # Number of times messages were stalled
system.ruby.l2_cntrl8.L2cache.demand_accesses       365720                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits       233204                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses       132516                       # Number of cache demand misses
system.ruby.l2_cntrl8.fully_busy_cycles            66                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.002205                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   646.485623                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000314                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  4426.115519                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl8.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   333.000055                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000382                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time  9168.342563                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.num_msg_stalls         9784                       # Number of times messages were stalled
system.ruby.l2_cntrl9.L2cache.demand_accesses       364798                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits       250593                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses       114205                       # Number of cache demand misses
system.ruby.l2_cntrl9.fully_busy_cycles            59                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.002357                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   680.131053                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000313                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  3773.702485                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl9.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples      140623937                      
system.ruby.latency_hist_seqr::mean          2.921674                      
system.ruby.latency_hist_seqr::gmean         1.173484                      
system.ruby.latency_hist_seqr::stdev        11.120136                      
system.ruby.latency_hist_seqr            |   140621194    100.00%    100.00% |         833      0.00%    100.00% |         186      0.00%    100.00% |          79      0.00%    100.00% |          61      0.00%    100.00% |          67      0.00%    100.00% |         110      0.00%    100.00% |        1407      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total        140623937                      
system.ruby.memctrl_clk_domain.clock              999                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples      5876811                      
system.ruby.miss_latency_hist_seqr::mean    46.982984                      
system.ruby.miss_latency_hist_seqr::gmean    45.971514                      
system.ruby.miss_latency_hist_seqr::stdev    30.543089                      
system.ruby.miss_latency_hist_seqr       |     5874068     99.95%     99.95% |         833      0.01%     99.97% |         186      0.00%     99.97% |          79      0.00%     99.97% |          61      0.00%     99.97% |          67      0.00%     99.97% |         110      0.00%     99.98% |        1407      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      5876811                      
system.ruby.network.average_flit_latency    16.641898                      
system.ruby.network.average_flit_network_latency     9.586830                      
system.ruby.network.average_flit_queueing_latency     7.055067                      
system.ruby.network.average_flit_vnet_latency |    8.898371                       |    5.042825                       |    9.804392                      
system.ruby.network.average_flit_vqueue_latency |    1.396608                       |           1                       |    8.840535                      
system.ruby.network.average_hops             2.612358                      
system.ruby.network.average_packet_latency    12.268814                      
system.ruby.network.average_packet_network_latency     9.138419                      
system.ruby.network.average_packet_queueing_latency     3.130396                      
system.ruby.network.average_packet_vnet_latency |    8.467322                       |    5.042825                       |    9.541107                      
system.ruby.network.average_packet_vqueue_latency |    1.420113                       |           1                       |    4.155218                      
system.ruby.network.avg_link_utilization     0.124373                      
system.ruby.network.avg_vc_load          |    0.015104     12.14%     12.14% |    0.010614      8.53%     20.68% |    0.001970      1.58%     22.26% |    0.001747      1.40%     23.67% |    0.000004      0.00%     23.67% |    0.000000      0.00%     23.67% |    0.000000      0.00%     23.67% |    0.000000      0.00%     23.67% |    0.075671     60.84%     84.51% |    0.008910      7.16%     91.68% |    0.005218      4.20%     95.87% |    0.005133      4.13%    100.00%
system.ruby.network.avg_vc_load::total       0.124373                      
system.ruby.network.ext_in_link_utilization     61538090                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.credit_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.credit_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.network_links0.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.network_links1.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization     61538090                      
system.ruby.network.flit_network_latency |   131304775                       |       20136                       |   458630320                      
system.ruby.network.flit_queueing_latency |    20608410                       |        3993                       |   413542972                      
system.ruby.network.flits_injected       |    14756047     23.98%     23.98% |        3993      0.01%     23.99% |    46778050     76.01%    100.00%
system.ruby.network.flits_injected::total     61538090                      
system.ruby.network.flits_received       |    14756047     23.98%     23.98% |        3993      0.01%     23.99% |    46778050     76.01%    100.00%
system.ruby.network.flits_received::total     61538090                      
system.ruby.network.int_link_utilization    160759535                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs36.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs37.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs38.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs39.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs40.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs41.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs42.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs43.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs44.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs45.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs46.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs47.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |   117948133                       |       20136                       |   221879958                      
system.ruby.network.packet_queueing_latency |    19781898                       |        3993                       |    96630248                      
system.ruby.network.packets_injected     |    13929803     37.46%     37.46% |        3993      0.01%     37.47% |    23255158     62.53%    100.00%
system.ruby.network.packets_injected::total     37188954                      
system.ruby.network.packets_received     |    13929803     37.46%     37.46% |        3993      0.01%     37.47% |    23255158     62.53%    100.00%
system.ruby.network.packets_received::total     37188954                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      5178766                      
system.ruby.network.routers00.buffer_writes      5178766                      
system.ruby.network.routers00.crossbar_activity      5178766                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity      5186618                      
system.ruby.network.routers00.sw_output_arbiter_activity      5178766                      
system.ruby.network.routers01.buffer_reads      8423903                      
system.ruby.network.routers01.buffer_writes      8423903                      
system.ruby.network.routers01.crossbar_activity      8423903                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity      8486845                      
system.ruby.network.routers01.sw_output_arbiter_activity      8423903                      
system.ruby.network.routers02.buffer_reads     11992073                      
system.ruby.network.routers02.buffer_writes     11992073                      
system.ruby.network.routers02.crossbar_activity     11992073                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity     12162814                      
system.ruby.network.routers02.sw_output_arbiter_activity     11992073                      
system.ruby.network.routers03.buffer_reads      6222398                      
system.ruby.network.routers03.buffer_writes      6222398                      
system.ruby.network.routers03.crossbar_activity      6222398                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity      6242693                      
system.ruby.network.routers03.sw_output_arbiter_activity      6222398                      
system.ruby.network.routers04.buffer_reads      8473752                      
system.ruby.network.routers04.buffer_writes      8473752                      
system.ruby.network.routers04.crossbar_activity      8473752                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity      8521379                      
system.ruby.network.routers04.sw_output_arbiter_activity      8473752                      
system.ruby.network.routers05.buffer_reads     14699815                      
system.ruby.network.routers05.buffer_writes     14699815                      
system.ruby.network.routers05.crossbar_activity     14699815                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity     14972540                      
system.ruby.network.routers05.sw_output_arbiter_activity     14699815                      
system.ruby.network.routers06.buffer_reads     13824142                      
system.ruby.network.routers06.buffer_writes     13824142                      
system.ruby.network.routers06.crossbar_activity     13824142                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity     14019859                      
system.ruby.network.routers06.sw_output_arbiter_activity     13824142                      
system.ruby.network.routers07.buffer_reads     10723622                      
system.ruby.network.routers07.buffer_writes     10723622                      
system.ruby.network.routers07.crossbar_activity     10723622                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity     10879215                      
system.ruby.network.routers07.sw_output_arbiter_activity     10723622                      
system.ruby.network.routers08.buffer_reads     12174500                      
system.ruby.network.routers08.buffer_writes     12174500                      
system.ruby.network.routers08.crossbar_activity     12174500                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity     12312393                      
system.ruby.network.routers08.sw_output_arbiter_activity     12174500                      
system.ruby.network.routers09.buffer_reads     19176334                      
system.ruby.network.routers09.buffer_writes     19176334                      
system.ruby.network.routers09.crossbar_activity     19176334                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity     19481949                      
system.ruby.network.routers09.sw_output_arbiter_activity     19176334                      
system.ruby.network.routers10.buffer_reads     21442192                      
system.ruby.network.routers10.buffer_writes     21442192                      
system.ruby.network.routers10.crossbar_activity     21442192                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity     21818547                      
system.ruby.network.routers10.sw_output_arbiter_activity     21442192                      
system.ruby.network.routers11.buffer_reads     17871659                      
system.ruby.network.routers11.buffer_writes     17871659                      
system.ruby.network.routers11.crossbar_activity     17871659                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity     18071881                      
system.ruby.network.routers11.sw_output_arbiter_activity     17871659                      
system.ruby.network.routers12.buffer_reads     13712617                      
system.ruby.network.routers12.buffer_writes     13712617                      
system.ruby.network.routers12.crossbar_activity     13712617                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity     13858468                      
system.ruby.network.routers12.sw_output_arbiter_activity     13712617                      
system.ruby.network.routers13.buffer_reads     20301188                      
system.ruby.network.routers13.buffer_writes     20301188                      
system.ruby.network.routers13.crossbar_activity     20301188                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity     20743170                      
system.ruby.network.routers13.sw_output_arbiter_activity     20301188                      
system.ruby.network.routers14.buffer_reads     21691313                      
system.ruby.network.routers14.buffer_writes     21691313                      
system.ruby.network.routers14.crossbar_activity     21691313                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity     22154040                      
system.ruby.network.routers14.sw_output_arbiter_activity     21691313                      
system.ruby.network.routers15.buffer_reads     16389352                      
system.ruby.network.routers15.buffer_writes     16389352                      
system.ruby.network.routers15.crossbar_activity     16389352                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity     16560417                      
system.ruby.network.routers15.sw_output_arbiter_activity     16389352                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples    140623946                      
system.ruby.outstanding_req_hist_seqr::mean     1.086186                      
system.ruby.outstanding_req_hist_seqr::gmean     1.061334                      
system.ruby.outstanding_req_hist_seqr::stdev     0.283430                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |   128604110     91.45%     91.45% |    11929013      8.48%     99.94% |       82797      0.06%     99.99% |        7038      0.01%    100.00% |         818      0.00%    100.00% |         140      0.00%    100.00% |          24      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    140623946                      
system.ruby.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 760004711856                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               760021786098                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70949                       # Simulator instruction rate (inst/s)
host_mem_usage                                1513832                       # Number of bytes of host memory used
host_op_rate                                   323581                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                234925.20                       # Real time elapsed on the host
host_tick_rate                                3234941                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 16667698706                       # Number of instructions simulated
sim_ops                                   76017344449                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.759969                       # Number of seconds simulated
sim_ticks                                759969140463                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu00.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu00.branchPred.BTBLookups          112273658                       # Number of BTB lookups
system.cpu00.branchPred.RASInCorrect              154                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.condIncorrect          120480                       # Number of conditional branches incorrect
system.cpu00.branchPred.condPredicted       224265403                       # Number of conditional branches predicted
system.cpu00.branchPred.indirectHits        112230533                       # Number of indirect target hits.
system.cpu00.branchPred.indirectLookups     112273658                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectMisses          43125                       # Number of indirect misses.
system.cpu00.branchPred.lookups             224265403                       # Number of BP lookups
system.cpu00.branchPred.usedRAS                   919                       # Number of times the RAS was used to get a target.
system.cpu00.branchPredindirectMispredicted         3008                       # Number of mispredicted indirect branches.
system.cpu00.cc_regfile_reads              7323117069                       # number of cc regfile reads
system.cpu00.cc_regfile_writes             1336306606                       # number of cc regfile writes
system.cpu00.commit.amos                            0                       # Number of atomic instructions committed
system.cpu00.commit.branchMispredicts          120556                       # The number of times a branch was mispredicted
system.cpu00.commit.branches                223487321                       # Number of branches committed
system.cpu00.commit.bw_lim_events           111337927                       # number cycles where commit BW limit reached
system.cpu00.commit.commitNonSpecStalls           551                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.commitSquashedInsts       9019016                       # The number of squashed insts skipped by commit
system.cpu00.commit.committedInsts         1002212223                       # Number of instructions committed
system.cpu00.commit.committedOps           4664234358                       # Number of ops (including micro ops) committed
system.cpu00.commit.committed_per_cycle::samples   2219481017                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     2.101498                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.974796                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0      1134545      0.05%      0.05% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1   1551607566     69.91%     69.96% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       272587      0.01%     69.97% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3    332860256     15.00%     84.97% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         7257      0.00%     84.97% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5    111118328      5.01%     89.98% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6    110821091      4.99%     94.97% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7       321460      0.01%     94.98% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8    111337927      5.02%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total   2219481017                       # Number of insts commited each cycle
system.cpu00.commit.fp_insts                     2184                       # Number of committed floating point instructions.
system.cpu00.commit.function_calls                305                       # Number of function calls committed.
system.cpu00.commit.int_insts              4552960931                       # Number of committed integer instructions.
system.cpu00.commit.loads                      861935                       # Number of loads committed
system.cpu00.commit.membars                       332                       # Number of memory barriers committed
system.cpu00.commit.op_class_0::No_OpClass    110959885      2.38%      2.38% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu     3776155111     80.96%     83.34% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult            26      0.00%     83.34% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv      776231066     16.64%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd           33      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMultAcc            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMisc            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu            26      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt            22      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc          244      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdDiv             0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            3      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            1      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAdd            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAlu            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceCmp            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAes             0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAesMix            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma2            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma3            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdPredAlu            0      0.00%     99.98% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        861597      0.02%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        24531      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemRead          338      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemWrite         1475      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total      4664234358                       # Class of committed instruction
system.cpu00.commit.refs                       887941                       # Number of memory references committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu00.committedInsts                1002212223                       # Number of Instructions Simulated
system.cpu00.committedOps                  4664234358                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             2.215835                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       2.215835                       # CPI: Total CPI of All Threads
system.cpu00.decode.BlockedCycles          1441679598                       # Number of cycles decode is blocked
system.cpu00.decode.DecodedInsts           4674465399                       # Number of instructions handled by decode
system.cpu00.decode.IdleCycles              194046264                       # Number of cycles decode is idle
system.cpu00.decode.RunCycles                 3147364                       # Number of cycles decode is running
system.cpu00.decode.SquashCycles               120574                       # Number of cycles decode is squashing
system.cpu00.decode.UnblockCycles           581666404                       # Number of cycles decode is unblocking
system.cpu00.dtb.rdAccesses                    882116                       # TLB accesses on read requests
system.cpu00.dtb.rdMisses                         126                       # TLB misses on read requests
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.wrAccesses                     28629                       # TLB accesses on write requests
system.cpu00.dtb.wrMisses                         141                       # TLB misses on write requests
system.cpu00.fetch.Branches                 224265403                       # Number of branches that fetch encountered
system.cpu00.fetch.CacheLines                   22400                       # Number of cache lines fetched
system.cpu00.fetch.Cycles                  2220477623                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.IcacheSquashes                 721                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.IcacheWaitRetryStallCycles         4579                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.Insts                   1005433172                       # Number of instructions fetch has processed
system.cpu00.fetch.MiscStallCycles              16253                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu00.fetch.PendingTrapStallCycles          837                       # Number of stall cycles due to pending traps
system.cpu00.fetch.SquashCycles                241148                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.branchRate                0.100987                       # Number of branch fetches per cycle
system.cpu00.fetch.icacheStallCycles            40332                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.predictedBranches        112231452                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.rate                      0.452748                       # Number of inst fetches per cycle
system.cpu00.fetch.rateDist::samples       2220660204                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            2.106953                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           3.377909                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0             1551935968     69.89%     69.89% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                 129165      0.01%     69.89% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2               55525599      2.50%     72.39% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                 614976      0.03%     72.42% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4               55618451      2.50%     74.92% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                 148436      0.01%     74.93% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6               55376891      2.49%     77.43% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                 161299      0.01%     77.43% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8              501149419     22.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total         2220660204                       # Number of instructions fetched each cycle (Total)
system.cpu00.fp_regfile_reads                    3013                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                    708                       # number of floating regfile writes
system.cpu00.idleCycles                         76781                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.iew.branchMispredicts             122571                       # Number of branch mispredicts detected at execute
system.cpu00.iew.exec_branches              223573360                       # Number of branches executed
system.cpu00.iew.exec_nop                           0                       # number of nop insts executed
system.cpu00.iew.exec_rate                   2.101470                       # Inst execution rate
system.cpu00.iew.exec_refs                     960665                       # number of memory reference insts executed
system.cpu00.iew.exec_stores                    28628                       # Number of stores executed
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.iewBlockCycles               1111071                       # Number of cycles IEW is blocking
system.cpu00.iew.iewDispLoadInsts              889432                       # Number of dispatched load instructions
system.cpu00.iew.iewDispNonSpecInsts              395                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewDispSquashedInsts            1600                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispStoreInsts              34503                       # Number of dispatched store instructions
system.cpu00.iew.iewDispatchedInsts        4673253336                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewExecLoadInsts              932037                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts           51347                       # Number of squashed instructions skipped in execute
system.cpu00.iew.iewExecutedInsts          4666813177                       # Number of executed instructions
system.cpu00.iew.iewIQFullEvents                  386                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewLSQFullEvents               12646                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.iewSquashCycles               120574                       # Number of cycles IEW is squashing
system.cpu00.iew.iewUnblockCycles               13223                       # Number of cycles IEW is unblocking
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.cacheBlocked        16768                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.lsq.thread0.forwLoads           1586                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.squashedLoads        27500                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.squashedStores         8498                       # Number of stores squashed
system.cpu00.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.cpu00.iew.predictedNotTakenIncorrect        72568                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.predictedTakenIncorrect        50003                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.wb_consumers             12511467022                       # num instructions consuming a value
system.cpu00.iew.wb_count                  4666754512                       # cumulative count of insts written-back
system.cpu00.iew.wb_fanout                   0.350628                       # average fanout of values written-back
system.cpu00.iew.wb_producers              4386868201                       # num instructions producing a value
system.cpu00.iew.wb_rate                     2.101444                       # insts written-back per cycle
system.cpu00.iew.wb_sent                   4666756528                       # cumulative count of insts sent to commit
system.cpu00.int_regfile_reads            11208421309                       # number of integer regfile reads
system.cpu00.int_regfile_writes            5995577265                       # number of integer regfile writes
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu00.ipc                             0.451297                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.451297                       # IPC: Total IPC of All Threads
system.cpu00.iq.FU_type_0::No_OpClass       110963688      2.38%      2.38% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu          3778565255     80.97%     83.34% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                 30      0.00%     83.34% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv           776370943     16.64%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                36      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMultAcc             0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMisc                0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                 36      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                 22      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc               251      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdDiv                  0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             4      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            1      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAdd            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAlu            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceCmp            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAes                  0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAesMix               0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash             0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma2            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma3            0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdPredAlu              0      0.00%     99.98% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             934188      0.02%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             27805      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemRead           732      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemWrite         1527      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total           4666864518                       # Type of FU issued
system.cpu00.iq.fp_alu_accesses                  2815                       # Number of floating point alu accesses
system.cpu00.iq.fp_inst_queue_reads              5498                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_wakeup_accesses         2240                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_writes             2750                       # Number of floating instruction queue writes
system.cpu00.iq.fu_busy_cnt                     54467                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.000012                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                 46516     85.40%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMultAcc               0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMisc                  0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    1      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdDiv                    0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAdd              0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAlu              0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceCmp              0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAes                    0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAesMix                 0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash               0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash2              0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash             0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash2            0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma2              0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma3              0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdPredAlu                0      0.00%     85.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 7510     13.79%     99.19% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                 277      0.51%     99.70% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemRead              37      0.07%     99.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemWrite            126      0.23%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.int_alu_accesses           4555952482                       # Number of integer alu accesses
system.cpu00.iq.int_inst_queue_reads      11554443650                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_wakeup_accesses   4666752272                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.int_inst_queue_writes      4682269605                       # Number of integer instruction queue writes
system.cpu00.iq.iqInstsAdded               4673252390                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqInstsIssued              4666864518                       # Number of instructions issued
system.cpu00.iq.iqNonSpecInstsAdded               946                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqSquashedInstsExamined       9018997                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedInstsIssued            5435                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedNonSpecRemoved          395                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.iqSquashedOperandsExamined     30137047                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.issued_per_cycle::samples   2220660204                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       2.101566                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.854433                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           1919165      0.09%      0.09% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1         499045024     22.47%     22.56% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2        1190738821     53.62%     76.18% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3         332825573     14.99%     91.17% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4         194095008      8.74%     99.91% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5           1098106      0.05%     99.96% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6            583299      0.03%     99.98% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7            346887      0.02%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              8321      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total    2220660204                       # Number of insts issued each cycle
system.cpu00.iq.rate                         2.101494                       # Inst issue rate
system.cpu00.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu00.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu00.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu00.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu00.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu00.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.wrAccesses                     22514                       # TLB accesses on write requests
system.cpu00.itb.wrMisses                         130                       # TLB misses on write requests
system.cpu00.memDep0.conflictingLoads            2981                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores           1646                       # Number of conflicting stores.
system.cpu00.memDep0.insertedLoads             889432                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             34503                       # Number of stores inserted to the mem dependence unit.
system.cpu00.misc_regfile_reads             226365331                       # number of misc regfile reads
system.cpu00.numCycles                     2220736985                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean    20463724791                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value  20463724791                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value  20463724791                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON  739558061307                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED  20463724791                       # Cumulative time (in ticks) in various power states
system.cpu00.quiesceCycles                   61452626                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.rename.BlockCycles               1148771                       # Number of cycles rename is blocking
system.cpu00.rename.CommittedMaps          7327788576                       # Number of HB maps that are committed
system.cpu00.rename.IQFullEvents           1329694630                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.IdleCycles              388020779                       # Number of cycles rename is idle
system.cpu00.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.ROBFullEvents                5775                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.RenameLookups         18790415159                       # Number of register rename lookups that rename has made
system.cpu00.rename.RenamedInsts           4673856171                       # Number of instructions processed by rename
system.cpu00.rename.RenamedOperands        7342728739                       # Number of destination operands rename has renamed
system.cpu00.rename.RunCycles               390722739                       # Number of cycles rename is running
system.cpu00.rename.SQFullEvents               259055                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.SquashCycles               120574                       # Number of cycles rename is squashing
system.cpu00.rename.UnblockCycles          1440620947                       # Number of cycles rename is unblocking
system.cpu00.rename.UndoneMaps               14940188                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.fp_rename_lookups            2491                       # Number of floating rename lookups
system.cpu00.rename.int_rename_lookups    11227157879                       # Number of integer rename lookups
system.cpu00.rename.serializeStallCycles        26394                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.serializingInsts              128                       # count of serializing insts renamed
system.cpu00.rename.skidInsts              2715783475                       # count of insts added to the skid buffer
system.cpu00.rename.tempSerializingInsts          130                       # count of temporary serializing insts renamed
system.cpu00.rob.rob_reads                 6781396451                       # The number of ROB reads
system.cpu00.rob.rob_writes                9347686058                       # The number of ROB writes
system.cpu00.timesIdled                           343                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.workload.numSyscalls                  52                       # Number of system calls
system.cpu01.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu01.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu01.branchPred.BTBLookups          113408678                       # Number of BTB lookups
system.cpu01.branchPred.RASInCorrect               40                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.condIncorrect          122863                       # Number of conditional branches incorrect
system.cpu01.branchPred.condPredicted       226493151                       # Number of conditional branches predicted
system.cpu01.branchPred.indirectHits        113340343                       # Number of indirect target hits.
system.cpu01.branchPred.indirectLookups     113408678                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectMisses          68335                       # Number of indirect misses.
system.cpu01.branchPred.lookups             226493151                       # Number of BP lookups
system.cpu01.branchPred.usedRAS                   259                       # Number of times the RAS was used to get a target.
system.cpu01.branchPredindirectMispredicted         4004                       # Number of mispredicted indirect branches.
system.cpu01.cc_regfile_reads              7334196967                       # number of cc regfile reads
system.cpu01.cc_regfile_writes             1342918283                       # number of cc regfile writes
system.cpu01.commit.amos                            0                       # Number of atomic instructions committed
system.cpu01.commit.branchMispredicts          123026                       # The number of times a branch was mispredicted
system.cpu01.commit.branches                225703102                       # Number of branches committed
system.cpu01.commit.bw_lim_events           112383758                       # number cycles where commit BW limit reached
system.cpu01.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.commitSquashedInsts       9103833                       # The number of squashed insts skipped by commit
system.cpu01.commit.committedInsts         1007836122                       # Number of instructions committed
system.cpu01.commit.committedOps           4676428180                       # Number of ops (including micro ops) committed
system.cpu01.commit.committed_per_cycle::samples   2221339640                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     2.105229                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.978265                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0       796778      0.04%      0.04% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1   1551605744     69.85%     69.89% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       270462      0.01%     69.90% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3    333894794     15.03%     84.93% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         4507      0.00%     84.93% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5    111179370      5.01%     89.93% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6    110817401      4.99%     94.92% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7       386826      0.02%     94.94% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8    112383758      5.06%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total   2221339640                       # Number of insts commited each cycle
system.cpu01.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu01.commit.function_calls                 14                       # Number of function calls committed.
system.cpu01.commit.int_insts              4565084280                       # Number of committed integer instructions.
system.cpu01.commit.loads                     1974308                       # Number of loads committed
system.cpu01.commit.membars                        14                       # Number of memory barriers committed
system.cpu01.commit.op_class_0::No_OpClass    110962989      2.37%      2.37% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu     3787243374     80.99%     83.36% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult             1      0.00%     83.36% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv      776243330     16.60%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMultAcc            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMisc            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            1      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdDiv             0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAdd            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAlu            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceCmp            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAes             0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAesMix            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma2            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma3            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdPredAlu            0      0.00%     99.96% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead       1974300      0.04%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total      4676428180                       # Class of committed instruction
system.cpu01.commit.refs                      1978485                       # Number of memory references committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu01.committedInsts                1007836122                       # Number of Instructions Simulated
system.cpu01.committedOps                  4676428180                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.205255                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.205255                       # CPI: Total CPI of All Threads
system.cpu01.decode.BlockedCycles          1441345871                       # Number of cycles decode is blocked
system.cpu01.decode.DecodedInsts           4686779684                       # Number of instructions handled by decode
system.cpu01.decode.IdleCycles              194022828                       # Number of cycles decode is idle
system.cpu01.decode.RunCycles                 5388570                       # Number of cycles decode is running
system.cpu01.decode.SquashCycles               123031                       # Number of cycles decode is squashing
system.cpu01.decode.UnblockCycles           581652533                       # Number of cycles decode is unblocking
system.cpu01.dtb.rdAccesses                   1995092                       # TLB accesses on read requests
system.cpu01.dtb.rdMisses                          26                       # TLB misses on read requests
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.wrAccesses                      7572                       # TLB accesses on write requests
system.cpu01.dtb.wrMisses                          35                       # TLB misses on write requests
system.cpu01.fetch.Branches                 226493151                       # Number of branches that fetch encountered
system.cpu01.fetch.CacheLines                   23052                       # Number of cache lines fetched
system.cpu01.fetch.Cycles                  2222367034                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.IcacheSquashes                 529                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.IcacheWaitRetryStallCycles          181                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.Insts                   1011101980                       # Number of instructions fetch has processed
system.cpu01.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu01.fetch.MiscStallCycles               9386                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles         2459                       # Number of stall cycles due to pending traps
system.cpu01.fetch.SquashCycles                246062                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.TlbCycles                       15                       # Number of cycles fetch has spent waiting for tlb
system.cpu01.fetch.branchRate                0.101908                       # Number of branch fetches per cycle
system.cpu01.fetch.icacheStallCycles            30727                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.predictedBranches        113340602                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.rate                      0.454932                       # Number of inst fetches per cycle
system.cpu01.fetch.rateDist::samples       2222532833                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            2.110750                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.379010                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0             1551501568     69.81%     69.81% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                 280688      0.01%     69.82% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2               55370968      2.49%     72.31% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                1815020      0.08%     72.39% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4               55528206      2.50%     74.89% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                 299432      0.01%     74.91% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6               55224485      2.48%     77.39% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                 313951      0.01%     77.40% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8              502198515     22.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total         2222532833                       # Number of instructions fetched each cycle (Total)
system.cpu01.fp_regfile_reads                      10                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu01.idleCycles                          2503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.iew.branchMispredicts             125405                       # Number of branch mispredicts detected at execute
system.cpu01.iew.exec_branches              225788095                       # Number of branches executed
system.cpu01.iew.exec_nop                           0                       # number of nop insts executed
system.cpu01.iew.exec_rate                   2.105259                       # Inst execution rate
system.cpu01.iew.exec_refs                    2040843                       # number of memory reference insts executed
system.cpu01.iew.exec_stores                     7572                       # Number of stores executed
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.iewBlockCycles               1083485                       # Number of cycles IEW is blocking
system.cpu01.iew.iewDispLoadInsts             2003212                       # Number of dispatched load instructions
system.cpu01.iew.iewDispNonSpecInsts              111                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewDispSquashedInsts            1974                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispStoreInsts              15394                       # Number of dispatched store instructions
system.cpu01.iew.iewDispatchedInsts        4685532110                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewExecLoadInsts             2033271                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts           54306                       # Number of squashed instructions skipped in execute
system.cpu01.iew.iewExecutedInsts          4679012532                       # Number of executed instructions
system.cpu01.iew.iewIQFullEvents                  207                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.iewSquashCycles               123031                       # Number of cycles IEW is squashing
system.cpu01.iew.iewUnblockCycles                 249                       # Number of cycles IEW is unblocking
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.cacheBlocked        11702                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.lsq.thread0.forwLoads           1236                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.squashedLoads        28901                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.squashedStores        11217                       # Number of stores squashed
system.cpu01.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu01.iew.predictedNotTakenIncorrect        75227                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.predictedTakenIncorrect        50178                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.wb_consumers             12525425027                       # num instructions consuming a value
system.cpu01.iew.wb_count                  4678963728                       # cumulative count of insts written-back
system.cpu01.iew.wb_fanout                   0.351024                       # average fanout of values written-back
system.cpu01.iew.wb_producers              4396723390                       # num instructions producing a value
system.cpu01.iew.wb_rate                     2.105237                       # insts written-back per cycle
system.cpu01.iew.wb_sent                   4678965917                       # cumulative count of insts sent to commit
system.cpu01.int_regfile_reads            11221656726                       # number of integer regfile reads
system.cpu01.int_regfile_writes            6005550094                       # number of integer regfile writes
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu01.ipc                             0.453462                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.453462                       # IPC: Total IPC of All Threads
system.cpu01.iq.FU_type_0::No_OpClass       110969063      2.37%      2.37% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu          3789667983     80.99%     83.36% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                  1      0.00%     83.36% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv           776383994     16.59%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 1      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMultAcc             0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMisc                0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 1      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdDiv                  0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAdd            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAlu            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceCmp            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAes                  0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAesMix               0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash             0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma2            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma3            0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdPredAlu              0      0.00%     99.96% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            2037376      0.04%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              8395      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemRead            20      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total           4679066843                       # Type of FU issued
system.cpu01.iq.fp_alu_accesses                    35                       # Number of floating point alu accesses
system.cpu01.iq.fp_inst_queue_reads                66                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_wakeup_accesses           19                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_writes               59                       # Number of floating instruction queue writes
system.cpu01.iq.fu_busy_cnt                     57059                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.000012                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                 49892     87.44%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMultAcc               0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMisc                  0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdDiv                    0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAdd              0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAlu              0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceCmp              0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAes                    0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAesMix                 0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash               0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash2              0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash             0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash2            0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma2              0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma3              0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdPredAlu                0      0.00%     87.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 7160     12.55%     99.99% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   3      0.01%     99.99% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemRead               4      0.01%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.int_alu_accesses           4568154804                       # Number of integer alu accesses
system.cpu01.iq.int_inst_queue_reads      11580729371                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_wakeup_accesses   4678963709                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.int_inst_queue_writes      4694635953                       # Number of integer instruction queue writes
system.cpu01.iq.iqInstsAdded               4685531834                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqInstsIssued              4679066843                       # Number of instructions issued
system.cpu01.iq.iqNonSpecInstsAdded               276                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqSquashedInstsExamined       9103900                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedInstsIssued            5864                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedNonSpecRemoved          253                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.iqSquashedOperandsExamined     30433211                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.issued_per_cycle::samples   2222532833                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       2.105286                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.860639                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           1589870      0.07%      0.07% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1         498925303     22.45%     22.52% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2        1191006486     53.59%     76.11% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3         332645675     14.97%     91.07% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4         194113171      8.73%     99.81% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5           2204137      0.10%     99.91% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6           1625235      0.07%     99.98% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7            416884      0.02%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8              6072      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total    2222532833                       # Number of insts issued each cycle
system.cpu01.iq.rate                         2.105283                       # Inst issue rate
system.cpu01.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu01.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu01.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu01.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu01.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.wrAccesses                     23438                       # TLB accesses on write requests
system.cpu01.itb.wrMisses                         395                       # TLB misses on write requests
system.cpu01.memDep0.conflictingLoads            2998                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            191                       # Number of conflicting stores.
system.cpu01.memDep0.insertedLoads            2003212                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             15394                       # Number of stores inserted to the mem dependence unit.
system.cpu01.misc_regfile_reads             231870170                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu01.numCycles                     2222535336                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean    19764500715                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value  19764500715                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value  19764500715                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON  740257285383                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED  19764500715                       # Cumulative time (in ticks) in various power states
system.cpu01.quiesceCycles                   59812370                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.rename.BlockCycles               1107768                       # Number of cycles rename is blocking
system.cpu01.rename.CommittedMaps          7344354041                       # Number of HB maps that are committed
system.cpu01.rename.IQFullEvents           1329921102                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.IdleCycles              387994540                       # Number of cycles rename is idle
system.cpu01.rename.ROBFullEvents                5066                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.RenameLookups         18820652453                       # Number of register rename lookups that rename has made
system.cpu01.rename.RenamedInsts           4686159021                       # Number of instructions processed by rename
system.cpu01.rename.RenamedOperands        7359450598                       # Number of destination operands rename has renamed
system.cpu01.rename.RunCycles               392952386                       # Number of cycles rename is running
system.cpu01.rename.SquashCycles               123031                       # Number of cycles rename is squashing
system.cpu01.rename.UnblockCycles          1440354481                       # Number of cycles rename is unblocking
system.cpu01.rename.UndoneMaps               15096497                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.fp_rename_lookups              49                       # Number of floating rename lookups
system.cpu01.rename.int_rename_lookups    11240657058                       # Number of integer rename lookups
system.cpu01.rename.serializeStallCycles          627                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.serializingInsts               34                       # count of serializing insts renamed
system.cpu01.rename.skidInsts              2715592383                       # count of insts added to the skid buffer
system.cpu01.rename.tempSerializingInsts           32                       # count of temporary serializing insts renamed
system.cpu01.rob.rob_reads                 6794487856                       # The number of ROB reads
system.cpu01.rob.rob_writes                9372257399                       # The number of ROB writes
system.cpu01.timesIdled                            39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu02.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu02.branchPred.BTBLookups          114454533                       # Number of BTB lookups
system.cpu02.branchPred.RASInCorrect               22                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.condIncorrect          124102                       # Number of conditional branches incorrect
system.cpu02.branchPred.condPredicted       228591782                       # Number of conditional branches predicted
system.cpu02.branchPred.indirectHits        114385951                       # Number of indirect target hits.
system.cpu02.branchPred.indirectLookups     114454533                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectMisses          68582                       # Number of indirect misses.
system.cpu02.branchPred.lookups             228591782                       # Number of BP lookups
system.cpu02.branchPred.usedRAS                  1169                       # Number of times the RAS was used to get a target.
system.cpu02.branchPredindirectMispredicted         4459                       # Number of mispredicted indirect branches.
system.cpu02.cc_regfile_reads              7344673969                       # number of cc regfile reads
system.cpu02.cc_regfile_writes             1349199962                       # number of cc regfile writes
system.cpu02.commit.amos                            0                       # Number of atomic instructions committed
system.cpu02.commit.branchMispredicts          124222                       # The number of times a branch was mispredicted
system.cpu02.commit.branches                227797603                       # Number of branches committed
system.cpu02.commit.bw_lim_events           113432886                       # number cycles where commit BW limit reached
system.cpu02.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.commitSquashedInsts       9103346                       # The number of squashed insts skipped by commit
system.cpu02.commit.committedInsts         1013070027                       # Number of instructions committed
system.cpu02.commit.committedOps           4687948456                       # Number of ops (including micro ops) committed
system.cpu02.commit.committed_per_cycle::samples   2223443572                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     2.108418                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.981569                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0       808480      0.04%      0.04% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1   1551606821     69.78%     69.82% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       270962      0.01%     69.83% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3    334936121     15.06%     84.90% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         4760      0.00%     84.90% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5    111177748      5.00%     89.90% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6    110820078      4.98%     94.88% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7       385716      0.02%     94.90% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8    113432886      5.10%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total   2223443572                       # Number of insts commited each cycle
system.cpu02.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu02.commit.function_calls                 14                       # Number of function calls committed.
system.cpu02.commit.int_insts              4576605998                       # Number of committed integer instructions.
system.cpu02.commit.loads                     3021735                       # Number of loads committed
system.cpu02.commit.membars                        14                       # Number of memory barriers committed
system.cpu02.commit.op_class_0::No_OpClass    110962951      2.37%      2.37% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu     3797716212     81.01%     83.38% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult             1      0.00%     83.38% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv      776243379     16.56%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMultAcc            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMisc            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            1      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdDiv             0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAdd            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAlu            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceCmp            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAes             0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAesMix            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma2            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma3            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdPredAlu            0      0.00%     99.94% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead       3021727      0.06%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total      4687948456                       # Class of committed instruction
system.cpu02.commit.refs                      3025912                       # Number of memory references committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu02.committedInsts                1013070027                       # Number of Instructions Simulated
system.cpu02.committedOps                  4687948456                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.195939                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.195939                       # CPI: Total CPI of All Threads
system.cpu02.decode.BlockedCycles          1441349123                       # Number of cycles decode is blocked
system.cpu02.decode.DecodedInsts           4698307191                       # Number of instructions handled by decode
system.cpu02.decode.IdleCycles              194030903                       # Number of cycles decode is idle
system.cpu02.decode.RunCycles                 7482159                       # Number of cycles decode is running
system.cpu02.decode.SquashCycles               124228                       # Number of cycles decode is squashing
system.cpu02.decode.UnblockCycles           581652213                       # Number of cycles decode is unblocking
system.cpu02.dtb.rdAccesses                   3042527                       # TLB accesses on read requests
system.cpu02.dtb.rdMisses                          26                       # TLB misses on read requests
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.wrAccesses                      8576                       # TLB accesses on write requests
system.cpu02.dtb.wrMisses                          32                       # TLB misses on write requests
system.cpu02.fetch.Branches                 228591782                       # Number of branches that fetch encountered
system.cpu02.fetch.CacheLines                   27480                       # Number of cache lines fetched
system.cpu02.fetch.Cycles                  2224462066                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.IcacheSquashes                 556                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.IcacheWaitRetryStallCycles          137                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.Insts                   1016348381                       # Number of instructions fetch has processed
system.cpu02.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu02.fetch.MiscStallCycles               8868                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles         7129                       # Number of stall cycles due to pending traps
system.cpu02.fetch.SquashCycles                248456                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.TlbCycles                       24                       # Number of cycles fetch has spent waiting for tlb
system.cpu02.fetch.branchRate                0.102754                       # Number of branch fetches per cycle
system.cpu02.fetch.icacheStallCycles            36174                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.predictedBranches        114387120                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.rate                      0.456860                       # Number of inst fetches per cycle
system.cpu02.fetch.rateDist::samples       2224638626                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            2.113936                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.379927                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0             1551588280     69.75%     69.75% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                 126730      0.01%     69.75% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2               55523777      2.50%     72.25% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                2709385      0.12%     72.37% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4               55681045      2.50%     74.87% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                 146463      0.01%     74.88% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6               55379793      2.49%     77.37% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                 159566      0.01%     77.38% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8              503323587     22.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total         2224638626                       # Number of instructions fetched each cycle (Total)
system.cpu02.fp_regfile_reads                      11                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu02.idleCycles                          1769                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.iew.branchMispredicts             128654                       # Number of branch mispredicts detected at execute
system.cpu02.iew.exec_branches              227884331                       # Number of branches executed
system.cpu02.iew.exec_nop                           0                       # number of nop insts executed
system.cpu02.iew.exec_rate                   2.108450                       # Inst execution rate
system.cpu02.iew.exec_refs                    3092835                       # number of memory reference insts executed
system.cpu02.iew.exec_stores                     8576                       # Number of stores executed
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.iewBlockCycles               1084368                       # Number of cycles IEW is blocking
system.cpu02.iew.iewDispLoadInsts             3055176                       # Number of dispatched load instructions
system.cpu02.iew.iewDispNonSpecInsts             1031                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewDispSquashedInsts            2646                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispStoreInsts              18559                       # Number of dispatched store instructions
system.cpu02.iew.iewDispatchedInsts        4697051970                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewExecLoadInsts             3084259                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts           56320                       # Number of squashed instructions skipped in execute
system.cpu02.iew.iewExecutedInsts          4690542214                       # Number of executed instructions
system.cpu02.iew.iewIQFullEvents                  164                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.iewSquashCycles               124228                       # Number of cycles IEW is squashing
system.cpu02.iew.iewUnblockCycles                 221                       # Number of cycles IEW is unblocking
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.cacheBlocked        12867                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.lsq.thread0.forwLoads           1253                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.squashedLoads        33438                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.squashedStores        14382                       # Number of stores squashed
system.cpu02.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu02.iew.predictedNotTakenIncorrect        77789                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.predictedTakenIncorrect        50865                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.wb_consumers             12539866439                       # num instructions consuming a value
system.cpu02.iew.wb_count                  4690488395                       # cumulative count of insts written-back
system.cpu02.iew.wb_fanout                   0.351380                       # average fanout of values written-back
system.cpu02.iew.wb_producers              4406253430                       # num instructions producing a value
system.cpu02.iew.wb_rate                     2.108425                       # insts written-back per cycle
system.cpu02.iew.wb_sent                   4690491550                       # cumulative count of insts sent to commit
system.cpu02.int_regfile_reads            11234229260                       # number of integer regfile reads
system.cpu02.int_regfile_writes            6014976538                       # number of integer regfile writes
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu02.ipc                             0.455386                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.455386                       # IPC: Total IPC of All Threads
system.cpu02.iq.FU_type_0::No_OpClass       110971232      2.37%      2.37% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu          3800145409     81.02%     83.38% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                  1      0.00%     83.38% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv           776383449     16.55%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 1      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMultAcc             0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMisc                0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 1      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdDiv                  0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAdd            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAlu            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceCmp            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAes                  0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAesMix               0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash             0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma2            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma3            0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdPredAlu              0      0.00%     99.93% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            3088795      0.07%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              9608      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemRead            35      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total           4690598541                       # Type of FU issued
system.cpu02.iq.fp_alu_accesses                    54                       # Number of floating point alu accesses
system.cpu02.iq.fp_inst_queue_reads               101                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_wakeup_accesses           20                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_writes               59                       # Number of floating instruction queue writes
system.cpu02.iq.fu_busy_cnt                     63483                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.000014                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                 55472     87.38%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMultAcc               0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMisc                  0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdDiv                    0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAdd              0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAlu              0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceCmp              0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAes                    0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAesMix                 0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash               0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash2              0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash             0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash2            0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma2              0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma3              0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdPredAlu                0      0.00%     87.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                 8000     12.60%     99.98% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   4      0.01%     99.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemRead               7      0.01%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.int_alu_accesses           4579690738                       # Number of integer alu accesses
system.cpu02.iq.int_inst_queue_reads      11605904952                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_wakeup_accesses   4690488375                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.int_inst_queue_writes      4706155394                       # Number of integer instruction queue writes
system.cpu02.iq.iqInstsAdded               4697048935                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqInstsIssued              4690598541                       # Number of instructions issued
system.cpu02.iq.iqNonSpecInstsAdded              3035                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqSquashedInstsExamined       9103481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedInstsIssued            5869                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedNonSpecRemoved         3012                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.iqSquashedOperandsExamined     30352603                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.issued_per_cycle::samples   2224638626                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       2.108477                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.866725                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           1598440      0.07%      0.07% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1         499051988     22.43%     22.50% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2        1190731219     53.52%     76.03% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3         332823656     14.96%     90.99% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4         194088296      8.72%     99.71% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5           3244201      0.15%     99.86% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6           2673560      0.12%     99.98% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7            420530      0.02%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8              6736      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total    2224638626                       # Number of insts issued each cycle
system.cpu02.iq.rate                         2.108475                       # Inst issue rate
system.cpu02.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu02.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu02.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu02.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu02.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.wrAccesses                     28735                       # TLB accesses on write requests
system.cpu02.itb.wrMisses                        1264                       # TLB misses on write requests
system.cpu02.memDep0.conflictingLoads            6665                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           1162                       # Number of conflicting stores.
system.cpu02.memDep0.insertedLoads            3055176                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores             18559                       # Number of stores inserted to the mem dependence unit.
system.cpu02.misc_regfile_reads             237115521                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu02.numCycles                     2224640395                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean    19061246673                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value  19061246673                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value  19061246673                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON  740960539425                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED  19061246673                       # Cumulative time (in ticks) in various power states
system.cpu02.quiesceCycles                   57707311                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.rename.BlockCycles               1111691                       # Number of cycles rename is blocking
system.cpu02.rename.CommittedMaps          7360065040                       # Number of HB maps that are committed
system.cpu02.rename.IQFullEvents           1329612174                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.IdleCycles              388002291                       # Number of cycles rename is idle
system.cpu02.rename.ROBFullEvents                5508                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.RenameLookups         18848872249                       # Number of register rename lookups that rename has made
system.cpu02.rename.RenamedInsts           4697684078                       # Number of instructions processed by rename
system.cpu02.rename.RenamedOperands        7375141159                       # Number of destination operands rename has renamed
system.cpu02.rename.RunCycles               395046398                       # Number of cycles rename is running
system.cpu02.rename.SquashCycles               124228                       # Number of cycles rename is squashing
system.cpu02.rename.UnblockCycles          1440352673                       # Number of cycles rename is unblocking
system.cpu02.rename.UndoneMaps               15076058                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.fp_rename_lookups              45                       # Number of floating rename lookups
system.cpu02.rename.int_rename_lookups    11253193300                       # Number of integer rename lookups
system.cpu02.rename.serializeStallCycles         1345                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.serializingInsts               30                       # count of serializing insts renamed
system.cpu02.rename.skidInsts              2715474653                       # count of insts added to the skid buffer
system.cpu02.rename.tempSerializingInsts           30                       # count of temporary serializing insts renamed
system.cpu02.rob.rob_reads                 6807062436                       # The number of ROB reads
system.cpu02.rob.rob_writes                9395298831                       # The number of ROB writes
system.cpu02.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu03.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu03.branchPred.BTBLookups          115544449                       # Number of BTB lookups
system.cpu03.branchPred.RASInCorrect               53                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.condIncorrect          127563                       # Number of conditional branches incorrect
system.cpu03.branchPred.condPredicted       230696188                       # Number of conditional branches predicted
system.cpu03.branchPred.indirectHits        115443225                       # Number of indirect target hits.
system.cpu03.branchPred.indirectLookups     115544449                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectMisses         101224                       # Number of indirect misses.
system.cpu03.branchPred.lookups             230696188                       # Number of BP lookups
system.cpu03.branchPred.usedRAS                   352                       # Number of times the RAS was used to get a target.
system.cpu03.branchPredindirectMispredicted         4910                       # Number of mispredicted indirect branches.
system.cpu03.cc_regfile_reads              7355077359                       # number of cc regfile reads
system.cpu03.cc_regfile_writes             1355452961                       # number of cc regfile writes
system.cpu03.commit.amos                            0                       # Number of atomic instructions committed
system.cpu03.commit.branchMispredicts          127716                       # The number of times a branch was mispredicted
system.cpu03.commit.branches                229875097                       # Number of branches committed
system.cpu03.commit.bw_lim_events           114479466                       # number cycles where commit BW limit reached
system.cpu03.commit.commitNonSpecStalls            24                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.commitSquashedInsts       9204966                       # The number of squashed insts skipped by commit
system.cpu03.commit.committedInsts         1018243016                       # Number of instructions committed
system.cpu03.commit.committedOps           4699362300                       # Number of ops (including micro ops) committed
system.cpu03.commit.committed_per_cycle::samples   2225542538                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     2.111558                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.984834                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0       830197      0.04%      0.04% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1   1551615343     69.72%     69.76% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       274183      0.01%     69.77% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3    335964214     15.10%     84.86% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         7778      0.00%     84.86% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5    111168042      5.00%     89.86% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6    110824306      4.98%     94.84% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7       379009      0.02%     94.86% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8    114479466      5.14%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total   2225542538                       # Number of insts commited each cycle
system.cpu03.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu03.commit.function_calls                 14                       # Number of function calls committed.
system.cpu03.commit.int_insts              4588029590                       # Number of committed integer instructions.
system.cpu03.commit.loads                     4060627                       # Number of loads committed
system.cpu03.commit.membars                        14                       # Number of memory barriers committed
system.cpu03.commit.op_class_0::No_OpClass    110963158      2.36%      2.36% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu     3808090382     81.03%     83.40% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult             1      0.00%     83.40% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv      776243950     16.52%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMultAcc            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMisc            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            1      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdDiv             0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAdd            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAlu            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceCmp            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAes             0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAesMix            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma2            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma3            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdPredAlu            0      0.00%     99.91% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead       4060619      0.09%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         4173      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total      4699362300                       # Class of committed instruction
system.cpu03.commit.refs                      4064808                       # Number of memory references committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu03.committedInsts                1018243016                       # Number of Instructions Simulated
system.cpu03.committedOps                  4699362300                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.186862                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.186862                       # CPI: Total CPI of All Threads
system.cpu03.decode.BlockedCycles          1441357003                       # Number of cycles decode is blocked
system.cpu03.decode.DecodedInsts           4709899301                       # Number of instructions handled by decode
system.cpu03.decode.IdleCycles              194038776                       # Number of cycles decode is idle
system.cpu03.decode.RunCycles                 9573607                       # Number of cycles decode is running
system.cpu03.decode.SquashCycles               127720                       # Number of cycles decode is squashing
system.cpu03.decode.UnblockCycles           581656873                       # Number of cycles decode is unblocking
system.cpu03.dtb.rdAccesses                   4085845                       # TLB accesses on read requests
system.cpu03.dtb.rdMisses                          29                       # TLB misses on read requests
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.wrAccesses                      8815                       # TLB accesses on write requests
system.cpu03.dtb.wrMisses                          33                       # TLB misses on write requests
system.cpu03.fetch.Branches                 230696188                       # Number of branches that fetch encountered
system.cpu03.fetch.CacheLines                   33849                       # Number of cache lines fetched
system.cpu03.fetch.Cycles                  2226571270                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.IcacheSquashes                 601                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.IcacheWaitRetryStallCycles          156                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.Insts                   1021603428                       # Number of instructions fetch has processed
system.cpu03.fetch.MiscStallCycles               8944                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles         3167                       # Number of stall cycles due to pending traps
system.cpu03.fetch.SquashCycles                255440                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.branchRate                0.103602                       # Number of branch fetches per cycle
system.cpu03.fetch.icacheStallCycles            42722                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.predictedBranches        115443577                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.rate                      0.458785                       # Number of inst fetches per cycle
system.cpu03.fetch.rateDist::samples       2226753979                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.117150                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.380813                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0             1551592172     69.68%     69.68% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                 129588      0.01%     69.69% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2               55520907      2.49%     72.18% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                3764314      0.17%     72.35% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4               55668319      2.50%     74.85% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                 153711      0.01%     74.85% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6               55384986      2.49%     77.34% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                 163180      0.01%     77.35% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8              504376802     22.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total         2226753979                       # Number of instructions fetched each cycle (Total)
system.cpu03.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                     64                       # number of floating regfile writes
system.cpu03.idleCycles                          2985                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.iew.branchMispredicts             130468                       # Number of branch mispredicts detected at execute
system.cpu03.iew.exec_branches              229964102                       # Number of branches executed
system.cpu03.iew.exec_nop                           0                       # number of nop insts executed
system.cpu03.iew.exec_rate                   2.111593                       # Inst execution rate
system.cpu03.iew.exec_refs                    4137393                       # number of memory reference insts executed
system.cpu03.iew.exec_stores                     8815                       # Number of stores executed
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.iewBlockCycles               1090231                       # Number of cycles IEW is blocking
system.cpu03.iew.iewDispLoadInsts             4098512                       # Number of dispatched load instructions
system.cpu03.iew.iewDispNonSpecInsts              145                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewDispSquashedInsts            2197                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispStoreInsts              18593                       # Number of dispatched store instructions
system.cpu03.iew.iewDispatchedInsts        4708567274                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewExecLoadInsts             4128578                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts           64515                       # Number of squashed instructions skipped in execute
system.cpu03.iew.iewExecutedInsts          4702004008                       # Number of executed instructions
system.cpu03.iew.iewIQFullEvents                  191                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.iewSquashCycles               127720                       # Number of cycles IEW is squashing
system.cpu03.iew.iewUnblockCycles                 206                       # Number of cycles IEW is unblocking
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.cacheBlocked        13627                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.lsq.thread0.forwLoads           1250                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.squashedLoads        37882                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.squashedStores        14412                       # Number of stores squashed
system.cpu03.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu03.iew.predictedNotTakenIncorrect        76988                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.predictedTakenIncorrect        53480                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.wb_consumers             12553414012                       # num instructions consuming a value
system.cpu03.iew.wb_count                  4701946323                       # cumulative count of insts written-back
system.cpu03.iew.wb_fanout                   0.351747                       # average fanout of values written-back
system.cpu03.iew.wb_producers              4415630915                       # num instructions producing a value
system.cpu03.iew.wb_rate                     2.111567                       # insts written-back per cycle
system.cpu03.iew.wb_sent                   4701948892                       # cumulative count of insts sent to commit
system.cpu03.int_regfile_reads            11246759879                       # number of integer regfile reads
system.cpu03.int_regfile_writes            6024367509                       # number of integer regfile writes
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu03.ipc                             0.457276                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.457276                       # IPC: Total IPC of All Threads
system.cpu03.iq.FU_type_0::No_OpClass       110971024      2.36%      2.36% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu          3810569704     81.04%     83.40% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                  1      0.00%     83.40% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv           776385037     16.51%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMultAcc             0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMisc                0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 1      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdDiv                  0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAdd            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAlu            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceCmp            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAes                  0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAesMix               0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash             0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma2            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma3            0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdPredAlu              0      0.00%     99.91% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            4132875      0.09%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              9845      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemRead            33      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total           4702068528                       # Type of FU issued
system.cpu03.iq.fp_alu_accesses                    50                       # Number of floating point alu accesses
system.cpu03.iq.fp_inst_queue_reads                92                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_wakeup_accesses           17                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_writes               21                       # Number of floating instruction queue writes
system.cpu03.iq.fu_busy_cnt                     84256                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.000018                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                 76125     90.35%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMultAcc               0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMisc                  0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdDiv                    0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAdd              0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAlu              0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceCmp              0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAes                    0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAesMix                 0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash               0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash2              0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash             0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash2            0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma2              0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma3              0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdPredAlu                0      0.00%     90.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 8121      9.64%     99.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   2      0.00%     99.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemRead               8      0.01%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.int_alu_accesses           4591181710                       # Number of integer alu accesses
system.cpu03.iq.int_inst_queue_reads      11630980611                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_wakeup_accesses   4701946306                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.int_inst_queue_writes      4717772199                       # Number of integer instruction queue writes
system.cpu03.iq.iqInstsAdded               4708566906                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqInstsIssued              4702068528                       # Number of instructions issued
system.cpu03.iq.iqNonSpecInstsAdded               368                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqSquashedInstsExamined       9204944                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedInstsIssued            5417                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedNonSpecRemoved          344                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.iqSquashedOperandsExamined     30609196                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.issued_per_cycle::samples   2226753979                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       2.111625                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.872678                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           1625571      0.07%      0.07% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1         499051979     22.41%     22.48% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2        1190729749     53.47%     75.96% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3         332839667     14.95%     90.91% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4         194093165      8.72%     99.62% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5           4262971      0.19%     99.81% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6           3712882      0.17%     99.98% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7            430717      0.02%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8              7278      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total    2226753979                       # Number of insts issued each cycle
system.cpu03.iq.rate                         2.111622                       # Inst issue rate
system.cpu03.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu03.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu03.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu03.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu03.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.wrAccesses                     34329                       # TLB accesses on write requests
system.cpu03.itb.wrMisses                         489                       # TLB misses on write requests
system.cpu03.memDep0.conflictingLoads            4024                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            210                       # Number of conflicting stores.
system.cpu03.memDep0.insertedLoads            4098512                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores             18593                       # Number of stores inserted to the mem dependence unit.
system.cpu03.misc_regfile_reads             242324433                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu03.numCycles                     2226756964                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean    18354396231                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value  18354396231                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value  18354396231                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON  741667389867                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED  18354396231                       # Cumulative time (in ticks) in various power states
system.cpu03.quiesceCycles                   55590742                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.rename.BlockCycles               1124234                       # Number of cycles rename is blocking
system.cpu03.rename.CommittedMaps          7375644065                       # Number of HB maps that are committed
system.cpu03.rename.IQFullEvents           1329612914                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.IdleCycles              388013904                       # Number of cycles rename is idle
system.cpu03.rename.ROBFullEvents                5356                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.RenameLookups         18877381521                       # Number of register rename lookups that rename has made
system.cpu03.rename.RenamedInsts           4709243677                       # Number of instructions processed by rename
system.cpu03.rename.RenamedOperands        7390934503                       # Number of destination operands rename has renamed
system.cpu03.rename.RunCycles               397135601                       # Number of cycles rename is running
system.cpu03.rename.SquashCycles               127720                       # Number of cycles rename is squashing
system.cpu03.rename.UnblockCycles          1440351456                       # Number of cycles rename is unblocking
system.cpu03.rename.UndoneMaps               15290378                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.fp_rename_lookups              11                       # Number of floating rename lookups
system.cpu03.rename.int_rename_lookups    11265918801                       # Number of integer rename lookups
system.cpu03.rename.serializeStallCycles         1064                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu03.rename.skidInsts              2715490190                       # count of insts added to the skid buffer
system.cpu03.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu03.rob.rob_reads                 6819630312                       # The number of ROB reads
system.cpu03.rob.rob_writes                9418346146                       # The number of ROB writes
system.cpu03.timesIdled                            34                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu04.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu04.branchPred.BTBLookups          116745235                       # Number of BTB lookups
system.cpu04.branchPred.RASInCorrect               36                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.condIncorrect          122652                       # Number of conditional branches incorrect
system.cpu04.branchPred.condPredicted       232818871                       # Number of conditional branches predicted
system.cpu04.branchPred.indirectHits        116508679                       # Number of indirect target hits.
system.cpu04.branchPred.indirectLookups     116745235                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectMisses         236556                       # Number of indirect misses.
system.cpu04.branchPred.lookups             232818871                       # Number of BP lookups
system.cpu04.branchPred.usedRAS                   235                       # Number of times the RAS was used to get a target.
system.cpu04.branchPredindirectMispredicted         3317                       # Number of mispredicted indirect branches.
system.cpu04.cc_regfile_reads              7365823379                       # number of cc regfile reads
system.cpu04.cc_regfile_writes             1361891863                       # number of cc regfile writes
system.cpu04.commit.amos                            0                       # Number of atomic instructions committed
system.cpu04.commit.branchMispredicts          122750                       # The number of times a branch was mispredicted
system.cpu04.commit.branches                232035288                       # Number of branches committed
system.cpu04.commit.bw_lim_events           115535033                       # number cycles where commit BW limit reached
system.cpu04.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.commitSquashedInsts       9024007                       # The number of squashed insts skipped by commit
system.cpu04.commit.committedInsts         1023707304                       # Number of instructions committed
system.cpu04.commit.committedOps           4711272624                       # Number of ops (including micro ops) committed
system.cpu04.commit.committed_per_cycle::samples   2227648136                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     2.114909                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.988196                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0       784381      0.04%      0.04% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1   1551607344     69.65%     69.69% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       270532      0.01%     69.70% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3    337019509     15.13%     84.83% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         5393      0.00%     84.83% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5    111199156      4.99%     89.82% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6    110819443      4.97%     94.80% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7       407345      0.02%     94.81% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8    115535033      5.19%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total   2227648136                       # Number of insts commited each cycle
system.cpu04.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu04.commit.function_calls                 14                       # Number of function calls committed.
system.cpu04.commit.int_insts              4599908560                       # Number of committed integer instructions.
system.cpu04.commit.loads                     5141071                       # Number of loads committed
system.cpu04.commit.membars                        14                       # Number of memory barriers committed
system.cpu04.commit.op_class_0::No_OpClass    110962827      2.36%      2.36% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu     3818922210     81.06%     83.41% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult             1      0.00%     83.41% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv      776242337     16.48%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMultAcc            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMisc            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            1      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdDiv             0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAdd            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAlu            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceCmp            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAes             0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAesMix            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma2            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma3            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdPredAlu            0      0.00%     99.89% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       5141063      0.11%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total      4711272624                       # Class of committed instruction
system.cpu04.commit.refs                      5145248                       # Number of memory references committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu04.committedInsts                1023707304                       # Number of Instructions Simulated
system.cpu04.committedOps                  4711272624                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.177216                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.177216                       # CPI: Total CPI of All Threads
system.cpu04.decode.BlockedCycles          1441325937                       # Number of cycles decode is blocked
system.cpu04.decode.DecodedInsts           4721549514                       # Number of instructions handled by decode
system.cpu04.decode.IdleCycles              194022897                       # Number of cycles decode is idle
system.cpu04.decode.RunCycles                11705478                       # Number of cycles decode is running
system.cpu04.decode.SquashCycles               122755                       # Number of cycles decode is squashing
system.cpu04.decode.UnblockCycles           581653561                       # Number of cycles decode is unblocking
system.cpu04.dtb.rdAccesses                   5156796                       # TLB accesses on read requests
system.cpu04.dtb.rdMisses                          26                       # TLB misses on read requests
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.wrAccesses                      7032                       # TLB accesses on write requests
system.cpu04.dtb.wrMisses                          32                       # TLB misses on write requests
system.cpu04.fetch.Branches                 232818871                       # Number of branches that fetch encountered
system.cpu04.fetch.CacheLines                   21559                       # Number of cache lines fetched
system.cpu04.fetch.Cycles                  2228668659                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.IcacheSquashes                 429                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.IcacheWaitRetryStallCycles          193                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.Insts                   1026928373                       # Number of instructions fetch has processed
system.cpu04.fetch.MiscStallCycles               8895                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles         2138                       # Number of stall cycles due to pending traps
system.cpu04.fetch.SquashCycles                245510                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.TlbCycles                        8                       # Number of cycles fetch has spent waiting for tlb
system.cpu04.fetch.branchRate                0.104458                       # Number of branch fetches per cycle
system.cpu04.fetch.icacheStallCycles            27980                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.predictedBranches        116508914                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.rate                      0.460747                       # Number of inst fetches per cycle
system.cpu04.fetch.rateDist::samples       2228830628                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.120369                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.381684                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0             1551556938     69.61%     69.61% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                 129262      0.01%     69.62% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2               55522626      2.49%     72.11% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                4810851      0.22%     72.33% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4               55699027      2.50%     74.82% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                 148737      0.01%     74.83% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6               55373574      2.48%     77.32% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                 162584      0.01%     77.32% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8              505427029     22.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total         2228830628                       # Number of instructions fetched each cycle (Total)
system.cpu04.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                     64                       # number of floating regfile writes
system.cpu04.idleCycles                          1320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.iew.branchMispredicts             124946                       # Number of branch mispredicts detected at execute
system.cpu04.iew.exec_branches              232114259                       # Number of branches executed
system.cpu04.iew.exec_nop                           0                       # number of nop insts executed
system.cpu04.iew.exec_rate                   2.114917                       # Inst execution rate
system.cpu04.iew.exec_refs                    5206147                       # number of memory reference insts executed
system.cpu04.iew.exec_stores                     7032                       # Number of stores executed
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.iewBlockCycles               1063177                       # Number of cycles IEW is blocking
system.cpu04.iew.iewDispLoadInsts             5167080                       # Number of dispatched load instructions
system.cpu04.iew.iewDispNonSpecInsts              108                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewDispSquashedInsts            1319                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispStoreInsts              13597                       # Number of dispatched store instructions
system.cpu04.iew.iewDispatchedInsts        4720296822                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewExecLoadInsts             5199115                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts           52804                       # Number of squashed instructions skipped in execute
system.cpu04.iew.iewExecutedInsts          4713795367                       # Number of executed instructions
system.cpu04.iew.iewIQFullEvents                   44                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.iewSquashCycles               122755                       # Number of cycles IEW is squashing
system.cpu04.iew.iewUnblockCycles                  43                       # Number of cycles IEW is unblocking
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.cacheBlocked        13659                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.lsq.thread0.forwLoads           3252                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.squashedLoads        26006                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.squashedStores         9420                       # Number of stores squashed
system.cpu04.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu04.iew.predictedNotTakenIncorrect        73831                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.predictedTakenIncorrect        51115                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.wb_consumers             12567262602                       # num instructions consuming a value
system.cpu04.iew.wb_count                  4713746192                       # cumulative count of insts written-back
system.cpu04.iew.wb_fanout                   0.352126                       # average fanout of values written-back
system.cpu04.iew.wb_producers              4425264771                       # num instructions producing a value
system.cpu04.iew.wb_rate                     2.114895                       # insts written-back per cycle
system.cpu04.iew.wb_sent                   4713748062                       # cumulative count of insts sent to commit
system.cpu04.int_regfile_reads            11259561662                       # number of integer regfile reads
system.cpu04.int_regfile_writes            6033984773                       # number of integer regfile writes
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu04.ipc                             0.459302                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.459302                       # IPC: Total IPC of All Threads
system.cpu04.iq.FU_type_0::No_OpClass       110967931      2.35%      2.35% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu          3821288851     81.07%     83.42% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                  1      0.00%     83.42% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv           776382692     16.47%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMultAcc             0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMisc                0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 1      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdDiv                  0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAdd            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAlu            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceCmp            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAes                  0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAesMix               0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash             0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma2            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma3            0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdPredAlu              0      0.00%     99.89% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            5200990      0.11%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              7664      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemRead            40      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total           4713848178                       # Type of FU issued
system.cpu04.iq.fp_alu_accesses                    61                       # Number of floating point alu accesses
system.cpu04.iq.fp_inst_queue_reads               110                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_wakeup_accesses           17                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_writes               21                       # Number of floating instruction queue writes
system.cpu04.iq.fu_busy_cnt                     63813                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.000014                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                 56888     89.15%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMultAcc               0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMisc                  0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdDiv                    0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAdd              0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAlu              0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceCmp              0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAes                    0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAesMix                 0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash               0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash2              0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash             0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash2            0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma2              0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma3              0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdPredAlu                0      0.00%     89.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                 6908     10.83%     99.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   5      0.01%     99.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemRead              12      0.02%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.int_alu_accesses           4602943999                       # Number of integer alu accesses
system.cpu04.iq.int_inst_queue_reads      11656599542                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_wakeup_accesses   4713746175                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.int_inst_queue_writes      4729320968                       # Number of integer instruction queue writes
system.cpu04.iq.iqInstsAdded               4720296560                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqInstsIssued              4713848178                       # Number of instructions issued
system.cpu04.iq.iqNonSpecInstsAdded               262                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqSquashedInstsExamined       9024165                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedInstsIssued            8862                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedNonSpecRemoved          239                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.iqSquashedOperandsExamined     30330915                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.issued_per_cycle::samples   2228830628                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       2.114942                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.878687                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           1572477      0.07%      0.07% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1         499048090     22.39%     22.46% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2        1190729508     53.42%     75.89% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3         332824942     14.93%     90.82% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4         194089945      8.71%     99.53% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5           5351570      0.24%     99.77% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6           4759495      0.21%     99.98% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7            445162      0.02%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8              9439      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total    2228830628                       # Number of insts issued each cycle
system.cpu04.iq.rate                         2.114941                       # Inst issue rate
system.cpu04.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu04.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu04.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu04.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu04.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.wrAccesses                     21872                       # TLB accesses on write requests
system.cpu04.itb.wrMisses                         322                       # TLB misses on write requests
system.cpu04.memDep0.conflictingLoads            2541                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            109                       # Number of conflicting stores.
system.cpu04.memDep0.insertedLoads            5167080                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores             13597                       # Number of stores inserted to the mem dependence unit.
system.cpu04.misc_regfile_reads             247685457                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu04.numCycles                     2228831948                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean    17661633687                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value  17661633687                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value  17661633687                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON  742360152411                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED  17661633687                       # Cumulative time (in ticks) in various power states
system.cpu04.quiesceCycles                   53515758                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.rename.BlockCycles               1086172                       # Number of cycles rename is blocking
system.cpu04.rename.CommittedMaps          7391840057                       # Number of HB maps that are committed
system.cpu04.rename.IQFullEvents           1329618463                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.IdleCycles              387995059                       # Number of cycles rename is idle
system.cpu04.rename.ROBFullEvents                5205                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.RenameLookups         18905887871                       # Number of register rename lookups that rename has made
system.cpu04.rename.RenamedInsts           4720927813                       # Number of instructions processed by rename
system.cpu04.rename.RenamedOperands        7406840418                       # Number of destination operands rename has renamed
system.cpu04.rename.RunCycles               399269354                       # Number of cycles rename is running
system.cpu04.rename.SquashCycles               122755                       # Number of cycles rename is squashing
system.cpu04.rename.UnblockCycles          1440356248                       # Number of cycles rename is unblocking
system.cpu04.rename.UndoneMaps               15000300                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.fp_rename_lookups              11                       # Number of floating rename lookups
system.cpu04.rename.int_rename_lookups    11278492399                       # Number of integer rename lookups
system.cpu04.rename.serializeStallCycles         1040                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.serializingInsts               32                       # count of serializing insts renamed
system.cpu04.rename.skidInsts              2715488154                       # count of insts added to the skid buffer
system.cpu04.rename.tempSerializingInsts           32                       # count of temporary serializing insts renamed
system.cpu04.rob.rob_reads                 6832409695                       # The number of ROB reads
system.cpu04.rob.rob_writes                9441775860                       # The number of ROB writes
system.cpu04.timesIdled                            29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu05.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu05.branchPred.BTBLookups          117793240                       # Number of BTB lookups
system.cpu05.branchPred.RASInCorrect               42                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.condIncorrect          124069                       # Number of conditional branches incorrect
system.cpu05.branchPred.condPredicted       234914847                       # Number of conditional branches predicted
system.cpu05.branchPred.indirectHits        117552787                       # Number of indirect target hits.
system.cpu05.branchPred.indirectLookups     117793240                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectMisses         240453                       # Number of indirect misses.
system.cpu05.branchPred.lookups             234914847                       # Number of BP lookups
system.cpu05.branchPred.usedRAS                   497                       # Number of times the RAS was used to get a target.
system.cpu05.branchPredindirectMispredicted         3447                       # Number of mispredicted indirect branches.
system.cpu05.cc_regfile_reads              7376285998                       # number of cc regfile reads
system.cpu05.cc_regfile_writes             1368164690                       # number of cc regfile writes
system.cpu05.commit.amos                            0                       # Number of atomic instructions committed
system.cpu05.commit.branchMispredicts          124184                       # The number of times a branch was mispredicted
system.cpu05.commit.branches                234123087                       # Number of branches committed
system.cpu05.commit.bw_lim_events           116587268                       # number cycles where commit BW limit reached
system.cpu05.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.commitSquashedInsts       9056187                       # The number of squashed insts skipped by commit
system.cpu05.commit.committedInsts         1028917324                       # Number of instructions committed
system.cpu05.commit.committedOps           4722759331                       # Number of ops (including micro ops) committed
system.cpu05.commit.committed_per_cycle::samples   2229758457                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     2.118059                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.991453                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0       808136      0.04%      0.04% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1   1551614380     69.59%     69.62% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       272612      0.01%     69.64% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3    338050512     15.16%     84.80% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         5266      0.00%     84.80% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5    111194598      4.99%     89.78% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6    110823802      4.97%     94.75% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7       401883      0.02%     94.77% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8    116587268      5.23%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total   2229758457                       # Number of insts commited each cycle
system.cpu05.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu05.commit.function_calls                 14                       # Number of function calls committed.
system.cpu05.commit.int_insts              4611400012                       # Number of committed integer instructions.
system.cpu05.commit.loads                     6184864                       # Number of loads committed
system.cpu05.commit.membars                        14                       # Number of memory barriers committed
system.cpu05.commit.op_class_0::No_OpClass    110963168      2.35%      2.35% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu     3829362438     81.08%     83.43% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult             1      0.00%     83.43% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv      776244682     16.44%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMultAcc            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMisc            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            1      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdDiv             0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAdd            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAlu            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceCmp            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAes             0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAesMix            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma2            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma3            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdPredAlu            0      0.00%     99.87% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       6184856      0.13%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total      4722759331                       # Class of committed instruction
system.cpu05.commit.refs                      6189041                       # Number of memory references committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu05.committedInsts                1028917324                       # Number of Instructions Simulated
system.cpu05.committedOps                  4722759331                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.168247                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.168247                       # CPI: Total CPI of All Threads
system.cpu05.decode.BlockedCycles          1441338649                       # Number of cycles decode is blocked
system.cpu05.decode.DecodedInsts           4733078495                       # Number of instructions handled by decode
system.cpu05.decode.IdleCycles              194033334                       # Number of cycles decode is idle
system.cpu05.decode.RunCycles                13791367                       # Number of cycles decode is running
system.cpu05.decode.SquashCycles               124189                       # Number of cycles decode is squashing
system.cpu05.decode.UnblockCycles           581658019                       # Number of cycles decode is unblocking
system.cpu05.dtb.rdAccesses                   6201645                       # TLB accesses on read requests
system.cpu05.dtb.rdMisses                          27                       # TLB misses on read requests
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.wrAccesses                      7327                       # TLB accesses on write requests
system.cpu05.dtb.wrMisses                          31                       # TLB misses on write requests
system.cpu05.fetch.Branches                 234914847                       # Number of branches that fetch encountered
system.cpu05.fetch.CacheLines                   27943                       # Number of cache lines fetched
system.cpu05.fetch.Cycles                  2230773213                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.IcacheSquashes                 386                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.IcacheWaitRetryStallCycles          166                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.Insts                   1032171287                       # Number of instructions fetch has processed
system.cpu05.fetch.MiscStallCycles               8774                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles         3473                       # Number of stall cycles due to pending traps
system.cpu05.fetch.SquashCycles                248378                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.TlbCycles                        3                       # Number of cycles fetch has spent waiting for tlb
system.cpu05.fetch.branchRate                0.105298                       # Number of branch fetches per cycle
system.cpu05.fetch.icacheStallCycles            35740                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.predictedBranches        117553284                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.rate                      0.462661                       # Number of inst fetches per cycle
system.cpu05.fetch.rateDist::samples       2230945558                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            2.123533                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.382545                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0             1551574627     69.55%     69.55% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                 129117      0.01%     69.55% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2               55525302      2.49%     72.04% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                5857162      0.26%     72.31% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4               55694493      2.50%     74.80% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                 148968      0.01%     74.81% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6               55377043      2.48%     77.29% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                 161349      0.01%     77.30% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8              506477497     22.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total         2230945558                       # Number of instructions fetched each cycle (Total)
system.cpu05.fp_regfile_reads                      10                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu05.idleCycles                          1658                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.iew.branchMispredicts             128252                       # Number of branch mispredicts detected at execute
system.cpu05.iew.exec_branches              234205415                       # Number of branches executed
system.cpu05.iew.exec_nop                           0                       # number of nop insts executed
system.cpu05.iew.exec_rate                   2.118075                       # Inst execution rate
system.cpu05.iew.exec_refs                    6262747                       # number of memory reference insts executed
system.cpu05.iew.exec_stores                     7327                       # Number of stores executed
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.iewBlockCycles               1064366                       # Number of cycles IEW is blocking
system.cpu05.iew.iewDispLoadInsts             6214402                       # Number of dispatched load instructions
system.cpu05.iew.iewDispNonSpecInsts              349                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewDispSquashedInsts            1377                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispStoreInsts              14629                       # Number of dispatched store instructions
system.cpu05.iew.iewDispatchedInsts        4731815482                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewExecLoadInsts             6255420                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts           56230                       # Number of squashed instructions skipped in execute
system.cpu05.iew.iewExecutedInsts          4725313966                       # Number of executed instructions
system.cpu05.iew.iewIQFullEvents                  151                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.iewSquashCycles               124189                       # Number of cycles IEW is squashing
system.cpu05.iew.iewUnblockCycles                 155                       # Number of cycles IEW is unblocking
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.cacheBlocked        16679                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.lsq.thread0.forwLoads           1517                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.squashedLoads        29535                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.squashedStores        10452                       # Number of stores squashed
system.cpu05.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu05.iew.predictedNotTakenIncorrect        75791                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.predictedTakenIncorrect        52461                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.wb_consumers             12580073459                       # num instructions consuming a value
system.cpu05.iew.wb_count                  4725252553                       # cumulative count of insts written-back
system.cpu05.iew.wb_fanout                   0.352516                       # average fanout of values written-back
system.cpu05.iew.wb_producers              4434682865                       # num instructions producing a value
system.cpu05.iew.wb_rate                     2.118048                       # insts written-back per cycle
system.cpu05.iew.wb_sent                   4725254859                       # cumulative count of insts sent to commit
system.cpu05.int_regfile_reads            11272156381                       # number of integer regfile reads
system.cpu05.int_regfile_writes            6043407948                       # number of integer regfile writes
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu05.ipc                             0.461202                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.461202                       # IPC: Total IPC of All Threads
system.cpu05.iq.FU_type_0::No_OpClass       110970165      2.35%      2.35% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu          3831749871     81.09%     83.44% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                  1      0.00%     83.44% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv           776384992     16.43%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 1      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMultAcc             0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMisc                0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 1      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdDiv                  0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAdd            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAlu            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceCmp            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAes                  0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAesMix               0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash             0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma2            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma3            0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdPredAlu              0      0.00%     99.87% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            6257097      0.13%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              8020      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemRead            43      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total           4725370201                       # Type of FU issued
system.cpu05.iq.fp_alu_accesses                    69                       # Number of floating point alu accesses
system.cpu05.iq.fp_inst_queue_reads               124                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_wakeup_accesses           19                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_writes               59                       # Number of floating instruction queue writes
system.cpu05.iq.fu_busy_cnt                     77299                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.000016                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                 68319     88.38%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMultAcc               0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMisc                  0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdDiv                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAdd              0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAlu              0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceCmp              0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAes                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAesMix                 0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash               0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash2              0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash             0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash2            0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma2              0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma3              0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdPredAlu                0      0.00%     88.38% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                 8959     11.59%     99.97% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   7      0.01%     99.98% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemRead              13      0.02%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemWrite              1      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.int_alu_accesses           4614477266                       # Number of integer alu accesses
system.cpu05.iq.int_inst_queue_reads      11681773135                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_wakeup_accesses   4725252534                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.int_inst_queue_writes      4740871546                       # Number of integer instruction queue writes
system.cpu05.iq.iqInstsAdded               4731814493                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqInstsIssued              4725370201                       # Number of instructions issued
system.cpu05.iq.iqNonSpecInstsAdded               989                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqSquashedInstsExamined       9056121                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedInstsIssued           10005                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedNonSpecRemoved          966                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.iqSquashedOperandsExamined     30342091                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.issued_per_cycle::samples   2230945558                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       2.118102                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.884516                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           1586369      0.07%      0.07% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1         499026749     22.37%     22.44% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2        1190785232     53.38%     75.82% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3         332805192     14.92%     90.73% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4         194092019      8.70%     99.43% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5           6382504      0.29%     99.72% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6           5807976      0.26%     99.98% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7            447176      0.02%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8             12341      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total    2230945558                       # Number of insts issued each cycle
system.cpu05.iq.rate                         2.118100                       # Inst issue rate
system.cpu05.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu05.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu05.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu05.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu05.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.wrAccesses                     28517                       # TLB accesses on write requests
system.cpu05.itb.wrMisses                         583                       # TLB misses on write requests
system.cpu05.memDep0.conflictingLoads            3476                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            409                       # Number of conflicting stores.
system.cpu05.memDep0.insertedLoads            6214402                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores             14629                       # Number of stores inserted to the mem dependence unit.
system.cpu05.misc_regfile_reads             252923981                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu05.numCycles                     2230947216                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean    16955290071                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value  16955290071                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value  16955290071                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON  743066496027                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED  16955290071                       # Cumulative time (in ticks) in various power states
system.cpu05.quiesceCycles                   51400490                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.rename.BlockCycles               1092980                       # Number of cycles rename is blocking
system.cpu05.rename.CommittedMaps          7407512610                       # Number of HB maps that are committed
system.cpu05.rename.IQFullEvents           1329800783                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.IdleCycles              388007687                       # Number of cycles rename is idle
system.cpu05.rename.ROBFullEvents                6024                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.RenameLookups         18934166266                       # Number of register rename lookups that rename has made
system.cpu05.rename.RenamedInsts           4732447749                       # Number of instructions processed by rename
system.cpu05.rename.RenamedOperands        7422546690                       # Number of destination operands rename has renamed
system.cpu05.rename.RunCycles               401357683                       # Number of cycles rename is running
system.cpu05.rename.SquashCycles               124189                       # Number of cycles rename is squashing
system.cpu05.rename.UnblockCycles          1440362186                       # Number of cycles rename is unblocking
system.cpu05.rename.UndoneMaps               15034020                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.fp_rename_lookups              45                       # Number of floating rename lookups
system.cpu05.rename.int_rename_lookups    11291069337                       # Number of integer rename lookups
system.cpu05.rename.serializeStallCycles          833                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.serializingInsts               29                       # count of serializing insts renamed
system.cpu05.rename.skidInsts              2715960568                       # count of insts added to the skid buffer
system.cpu05.rename.tempSerializingInsts           28                       # count of temporary serializing insts renamed
system.cpu05.rob.rob_reads                 6844986668                       # The number of ROB reads
system.cpu05.rob.rob_writes                9464818278                       # The number of ROB writes
system.cpu05.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu06.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu06.branchPred.BTBLookups          118732562                       # Number of BTB lookups
system.cpu06.branchPred.RASInCorrect               46                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.condIncorrect          125749                       # Number of conditional branches incorrect
system.cpu06.branchPred.condPredicted       236997953                       # Number of conditional branches predicted
system.cpu06.branchPred.indirectHits        118591708                       # Number of indirect target hits.
system.cpu06.branchPred.indirectLookups     118732562                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectMisses         140854                       # Number of indirect misses.
system.cpu06.branchPred.lookups             236997953                       # Number of BP lookups
system.cpu06.branchPred.usedRAS                   330                       # Number of times the RAS was used to get a target.
system.cpu06.branchPredindirectMispredicted         4064                       # Number of mispredicted indirect branches.
system.cpu06.cc_regfile_reads              7386665541                       # number of cc regfile reads
system.cpu06.cc_regfile_writes             1374394201                       # number of cc regfile writes
system.cpu06.commit.amos                            0                       # Number of atomic instructions committed
system.cpu06.commit.branchMispredicts          125906                       # The number of times a branch was mispredicted
system.cpu06.commit.branches                236198105                       # Number of branches committed
system.cpu06.commit.bw_lim_events           117665974                       # number cycles where commit BW limit reached
system.cpu06.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.commitSquashedInsts       9104624                       # The number of squashed insts skipped by commit
system.cpu06.commit.committedInsts         1034082769                       # Number of instructions committed
system.cpu06.commit.committedOps           4734158977                       # Number of ops (including micro ops) committed
system.cpu06.commit.committed_per_cycle::samples   2231879319                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     2.121154                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.994799                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0       907391      0.04%      0.04% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1   1551614777     69.52%     69.56% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       272378      0.01%     69.57% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3    339012178     15.19%     84.76% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         6968      0.00%     84.76% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5    111183532      4.98%     89.74% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6    110823261      4.97%     94.71% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7       392860      0.02%     94.73% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8    117665974      5.27%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total   2231879319                       # Number of insts commited each cycle
system.cpu06.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu06.commit.function_calls                 14                       # Number of function calls committed.
system.cpu06.commit.int_insts              4622810739                       # Number of committed integer instructions.
system.cpu06.commit.loads                     7222476                       # Number of loads committed
system.cpu06.commit.membars                        14                       # Number of memory barriers committed
system.cpu06.commit.op_class_0::No_OpClass    110963083      2.34%      2.34% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu     3839725116     81.11%     83.45% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult             1      0.00%     83.45% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv      776244123     16.40%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMultAcc            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMisc            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            1      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdDiv             0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAdd            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAlu            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceCmp            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAes             0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAesMix            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma2            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma3            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdPredAlu            0      0.00%     99.85% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead       7222468      0.15%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total      4734158977                       # Class of committed instruction
system.cpu06.commit.refs                      7226653                       # Number of memory references committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu06.committedInsts                1034082769                       # Number of Instructions Simulated
system.cpu06.committedOps                  4734158977                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.159476                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.159476                       # CPI: Total CPI of All Threads
system.cpu06.decode.BlockedCycles          1441387365                       # Number of cycles decode is blocked
system.cpu06.decode.DecodedInsts           4744552083                       # Number of instructions handled by decode
system.cpu06.decode.IdleCycles              194044140                       # Number of cycles decode is idle
system.cpu06.decode.RunCycles                15847839                       # Number of cycles decode is running
system.cpu06.decode.SquashCycles               125911                       # Number of cycles decode is squashing
system.cpu06.decode.UnblockCycles           581669446                       # Number of cycles decode is unblocking
system.cpu06.dtb.rdAccesses                   7240299                       # TLB accesses on read requests
system.cpu06.dtb.rdMisses                          26                       # TLB misses on read requests
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.wrAccesses                      7841                       # TLB accesses on write requests
system.cpu06.dtb.wrMisses                          32                       # TLB misses on write requests
system.cpu06.fetch.Branches                 236997953                       # Number of branches that fetch encountered
system.cpu06.fetch.CacheLines                   34177                       # Number of cache lines fetched
system.cpu06.fetch.Cycles                  2232895001                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.IcacheSquashes                2052                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.IcacheWaitRetryStallCycles          208                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.Insts                   1037366007                       # Number of instructions fetch has processed
system.cpu06.fetch.MiscStallCycles               8786                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles         3120                       # Number of stall cycles due to pending traps
system.cpu06.fetch.SquashCycles                251822                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.TlbCycles                        3                       # Number of cycles fetch has spent waiting for tlb
system.cpu06.fetch.branchRate                0.106131                       # Number of branch fetches per cycle
system.cpu06.fetch.icacheStallCycles            41672                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.predictedBranches        118592038                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.rate                      0.464546                       # Number of inst fetches per cycle
system.cpu06.fetch.rateDist::samples       2233074701                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            2.126659                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.383352                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0             1551537215     69.48%     69.48% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                 282873      0.01%     69.49% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2               55375701      2.48%     71.97% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                7055366      0.32%     72.29% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4               55532531      2.49%     74.78% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                 301615      0.01%     74.79% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6               55225835      2.47%     77.26% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                 313646      0.01%     77.28% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8              507449919     22.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total         2233074701                       # Number of instructions fetched each cycle (Total)
system.cpu06.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu06.idleCycles                          1786                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.iew.branchMispredicts             130324                       # Number of branch mispredicts detected at execute
system.cpu06.iew.exec_branches              236281850                       # Number of branches executed
system.cpu06.iew.exec_nop                           0                       # number of nop insts executed
system.cpu06.iew.exec_rate                   2.121223                       # Inst execution rate
system.cpu06.iew.exec_refs                    7424782                       # number of memory reference insts executed
system.cpu06.iew.exec_stores                     7841                       # Number of stores executed
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.iewBlockCycles               1073515                       # Number of cycles IEW is blocking
system.cpu06.iew.iewDispLoadInsts             7254276                       # Number of dispatched load instructions
system.cpu06.iew.iewDispNonSpecInsts              182                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewDispSquashedInsts            1830                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispStoreInsts              15990                       # Number of dispatched store instructions
system.cpu06.iew.iewDispatchedInsts        4743263601                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewExecLoadInsts             7416941                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts           59797                       # Number of squashed instructions skipped in execute
system.cpu06.iew.iewExecutedInsts          4736853186                       # Number of executed instructions
system.cpu06.iew.iewIQFullEvents                  335                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.iewSquashCycles               125911                       # Number of cycles IEW is squashing
system.cpu06.iew.iewUnblockCycles                 372                       # Number of cycles IEW is unblocking
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.cacheBlocked        52263                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.lsq.thread0.forwLoads           1246                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.squashedLoads        31797                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.squashedStores        11813                       # Number of stores squashed
system.cpu06.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu06.iew.predictedNotTakenIncorrect        77343                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.predictedTakenIncorrect        52981                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.wb_consumers             12593322305                       # num instructions consuming a value
system.cpu06.iew.wb_count                  4736668221                       # cumulative count of insts written-back
system.cpu06.iew.wb_fanout                   0.352882                       # average fanout of values written-back
system.cpu06.iew.wb_producers              4443950631                       # num instructions producing a value
system.cpu06.iew.wb_rate                     2.121140                       # insts written-back per cycle
system.cpu06.iew.wb_sent                   4736670654                       # cumulative count of insts sent to commit
system.cpu06.int_regfile_reads            11284869906                       # number of integer regfile reads
system.cpu06.int_regfile_writes            6052756010                       # number of integer regfile writes
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu06.ipc                             0.463075                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.463075                       # IPC: Total IPC of All Threads
system.cpu06.iq.FU_type_0::No_OpClass       110971623      2.34%      2.34% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu          3842128782     81.11%     83.45% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                  1      0.00%     83.45% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv           776384880     16.39%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 1      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMultAcc             0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMisc                0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 1      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdDiv                  0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAdd            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAlu            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceCmp            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAes                  0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAesMix               0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash             0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma2            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma3            0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdPredAlu              0      0.00%     99.84% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            7418926      0.16%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              8725      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemRead            41      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total           4736912988                       # Type of FU issued
system.cpu06.iq.fp_alu_accesses                    59                       # Number of floating point alu accesses
system.cpu06.iq.fp_inst_queue_reads               110                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_writes               59                       # Number of floating instruction queue writes
system.cpu06.iq.fu_busy_cnt                    157854                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.000033                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                126578     80.19%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMultAcc               0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMisc                  0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdDiv                    0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAdd              0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAlu              0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceCmp              0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAes                    0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAesMix                 0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash               0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash2              0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash             0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash2            0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma2              0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma3              0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdPredAlu                0      0.00%     80.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                31255     19.80%     99.99% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                  13      0.01%     99.99% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemRead               8      0.01%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.int_alu_accesses           4626099160                       # Number of integer alu accesses
system.cpu06.iq.int_inst_queue_reads      11707067303                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_wakeup_accesses   4736668203                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.int_inst_queue_writes      4752368138                       # Number of integer instruction queue writes
system.cpu06.iq.iqInstsAdded               4743263111                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqInstsIssued              4736912988                       # Number of instructions issued
system.cpu06.iq.iqNonSpecInstsAdded               490                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqSquashedInstsExamined       9104594                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedInstsIssued            8887                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedNonSpecRemoved          467                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.iqSquashedOperandsExamined     30474741                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.issued_per_cycle::samples   2233074701                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       2.121251                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.890433                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           1617206      0.07%      0.07% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1         499057503     22.35%     22.42% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2        1190736955     53.32%     75.74% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3         332837935     14.90%     90.65% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4         194122752      8.69%     99.34% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5           7376158      0.33%     99.67% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6           6817931      0.31%     99.98% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7            477702      0.02%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8             30559      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total    2233074701                       # Number of insts issued each cycle
system.cpu06.iq.rate                         2.121250                       # Inst issue rate
system.cpu06.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu06.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu06.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu06.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu06.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.wrAccesses                     34627                       # TLB accesses on write requests
system.cpu06.itb.wrMisses                         459                       # TLB misses on write requests
system.cpu06.memDep0.conflictingLoads            3448                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            288                       # Number of conflicting stores.
system.cpu06.memDep0.insertedLoads            7254276                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores             15990                       # Number of stores inserted to the mem dependence unit.
system.cpu06.misc_regfile_reads             258239222                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu06.numCycles                     2233076487                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean    16244339400                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value  16244339400                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value  16244339400                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON  743777446698                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED  16244339400                       # Cumulative time (in ticks) in various power states
system.cpu06.quiesceCycles                   49271219                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.rename.BlockCycles               1132718                       # Number of cycles rename is blocking
system.cpu06.rename.CommittedMaps          7423072032                       # Number of HB maps that are committed
system.cpu06.rename.IQFullEvents           1329896344                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.IdleCycles              388023605                       # Number of cycles rename is idle
system.cpu06.rename.ROBFullEvents               13444                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.RenameLookups         18962381796                       # Number of register rename lookups that rename has made
system.cpu06.rename.RenamedInsts           4743908884                       # Number of instructions processed by rename
system.cpu06.rename.RenamedOperands        7438191158                       # Number of destination operands rename has renamed
system.cpu06.rename.RunCycles               403418135                       # Number of cycles rename is running
system.cpu06.rename.SquashCycles               125911                       # Number of cycles rename is squashing
system.cpu06.rename.UnblockCycles          1440373174                       # Number of cycles rename is unblocking
system.cpu06.rename.UndoneMaps               15119066                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.fp_rename_lookups              45                       # Number of floating rename lookups
system.cpu06.rename.int_rename_lookups    11303645521                       # Number of integer rename lookups
system.cpu06.rename.serializeStallCycles         1158                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.serializingInsts               30                       # count of serializing insts renamed
system.cpu06.rename.skidInsts              2715996438                       # count of insts added to the skid buffer
system.cpu06.rename.tempSerializingInsts           29                       # count of temporary serializing insts renamed
system.cpu06.rob.rob_reads                 6857476907                       # The number of ROB reads
system.cpu06.rob.rob_writes                9487722724                       # The number of ROB writes
system.cpu06.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu07.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu07.branchPred.BTBLookups          119749076                       # Number of BTB lookups
system.cpu07.branchPred.RASInCorrect               41                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.condIncorrect          128032                       # Number of conditional branches incorrect
system.cpu07.branchPred.condPredicted       239108640                       # Number of conditional branches predicted
system.cpu07.branchPred.indirectHits        119651998                       # Number of indirect target hits.
system.cpu07.branchPred.indirectLookups     119749076                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectMisses          97078                       # Number of indirect misses.
system.cpu07.branchPred.lookups             239108640                       # Number of BP lookups
system.cpu07.branchPred.usedRAS                   319                       # Number of times the RAS was used to get a target.
system.cpu07.branchPredindirectMispredicted         4556                       # Number of mispredicted indirect branches.
system.cpu07.cc_regfile_reads              7397133836                       # number of cc regfile reads
system.cpu07.cc_regfile_writes             1380684241                       # number of cc regfile writes
system.cpu07.commit.amos                            0                       # Number of atomic instructions committed
system.cpu07.commit.branchMispredicts          128162                       # The number of times a branch was mispredicted
system.cpu07.commit.branches                238292734                       # Number of branches committed
system.cpu07.commit.bw_lim_events           118745149                       # number cycles where commit BW limit reached
system.cpu07.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.commitSquashedInsts       9126033                       # The number of squashed insts skipped by commit
system.cpu07.commit.committedInsts         1039318853                       # Number of instructions committed
system.cpu07.commit.committedOps           4745670718                       # Number of ops (including micro ops) committed
system.cpu07.commit.committed_per_cycle::samples   2234026542                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.124268                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.998178                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      1023745      0.05%      0.05% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1   1551617563     69.45%     69.50% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       272714      0.01%     69.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3    339949593     15.22%     84.73% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4        12612      0.00%     84.73% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5    111182228      4.98%     89.71% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6    110824398      4.96%     94.67% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7       398540      0.02%     94.68% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8    118745149      5.32%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total   2234026542                       # Number of insts commited each cycle
system.cpu07.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu07.commit.function_calls                 14                       # Number of function calls committed.
system.cpu07.commit.int_insts              4634324119                       # Number of committed integer instructions.
system.cpu07.commit.loads                     8270630                       # Number of loads committed
system.cpu07.commit.membars                        14                       # Number of memory barriers committed
system.cpu07.commit.op_class_0::No_OpClass    110962170      2.34%      2.34% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu     3850194198     81.13%     83.47% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult             1      0.00%     83.47% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv      776239541     16.36%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMultAcc            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMisc            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            1      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdDiv             0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAdd            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAlu            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceCmp            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAes             0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAesMix            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma2            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma3            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdPredAlu            0      0.00%     99.83% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       8270622      0.17%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total      4745670718                       # Class of committed instruction
system.cpu07.commit.refs                      8274807                       # Number of memory references committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu07.committedInsts                1039318853                       # Number of Instructions Simulated
system.cpu07.committedOps                  4745670718                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.150668                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.150668                       # CPI: Total CPI of All Threads
system.cpu07.decode.BlockedCycles          1441445407                       # Number of cycles decode is blocked
system.cpu07.decode.DecodedInsts           4756143500                       # Number of instructions handled by decode
system.cpu07.decode.IdleCycles              194054446                       # Number of cycles decode is idle
system.cpu07.decode.RunCycles                17916533                       # Number of cycles decode is running
system.cpu07.decode.SquashCycles               128167                       # Number of cycles decode is squashing
system.cpu07.decode.UnblockCycles           581683966                       # Number of cycles decode is unblocking
system.cpu07.dtb.rdAccesses                   8290702                       # TLB accesses on read requests
system.cpu07.dtb.rdMisses                          32                       # TLB misses on read requests
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.wrAccesses                      8690                       # TLB accesses on write requests
system.cpu07.dtb.wrMisses                          26                       # TLB misses on write requests
system.cpu07.fetch.Branches                 239108640                       # Number of branches that fetch encountered
system.cpu07.fetch.CacheLines                   34834                       # Number of cache lines fetched
system.cpu07.fetch.Cycles                  2235044383                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.IcacheSquashes                 505                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.IcacheWaitRetryStallCycles          179                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.Insts                   1042641767                       # Number of instructions fetch has processed
system.cpu07.fetch.MiscStallCycles               8851                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles         3503                       # Number of stall cycles due to pending traps
system.cpu07.fetch.SquashCycles                256334                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.TlbCycles                        8                       # Number of cycles fetch has spent waiting for tlb
system.cpu07.fetch.branchRate                0.106973                       # Number of branch fetches per cycle
system.cpu07.fetch.icacheStallCycles            43428                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.predictedBranches        119652317                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.rate                      0.466458                       # Number of inst fetches per cycle
system.cpu07.fetch.rateDist::samples       2235228519                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            2.129800                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.384226                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0             1551655099     69.42%     69.42% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                 132223      0.01%     69.42% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2               55528203      2.48%     71.91% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                7954552      0.36%     72.26% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4               55685139      2.49%     74.76% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                 153329      0.01%     74.76% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6               55384530      2.48%     77.24% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                 159773      0.01%     77.25% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8              508575671     22.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total         2235228519                       # Number of instructions fetched each cycle (Total)
system.cpu07.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu07.idleCycles                          1148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.iew.branchMispredicts             130875                       # Number of branch mispredicts detected at execute
system.cpu07.iew.exec_branches              238376948                       # Number of branches executed
system.cpu07.iew.exec_nop                           0                       # number of nop insts executed
system.cpu07.iew.exec_rate                   2.124389                       # Inst execution rate
system.cpu07.iew.exec_refs                    8596479                       # number of memory reference insts executed
system.cpu07.iew.exec_stores                     8690                       # Number of stores executed
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.iewBlockCycles               1083326                       # Number of cycles IEW is blocking
system.cpu07.iew.iewDispLoadInsts             8305428                       # Number of dispatched load instructions
system.cpu07.iew.iewDispNonSpecInsts              129                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewDispSquashedInsts            2654                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispStoreInsts              17959                       # Number of dispatched store instructions
system.cpu07.iew.iewDispatchedInsts        4754796285                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewExecLoadInsts             8587789                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts           64776                       # Number of squashed instructions skipped in execute
system.cpu07.iew.iewExecutedInsts          4748497248                       # Number of executed instructions
system.cpu07.iew.iewIQFullEvents                  665                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.iewSquashCycles               128167                       # Number of cycles IEW is squashing
system.cpu07.iew.iewUnblockCycles                 720                       # Number of cycles IEW is unblocking
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.cacheBlocked        88504                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.lsq.thread0.forwLoads           1262                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.squashedLoads        34795                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.squashedStores        13782                       # Number of stores squashed
system.cpu07.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu07.iew.predictedNotTakenIncorrect        76529                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.predictedTakenIncorrect        54346                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.wb_consumers             12607978104                       # num instructions consuming a value
system.cpu07.iew.wb_count                  4748189095                       # cumulative count of insts written-back
system.cpu07.iew.wb_fanout                   0.353225                       # average fanout of values written-back
system.cpu07.iew.wb_producers              4453451744                       # num instructions producing a value
system.cpu07.iew.wb_rate                     2.124251                       # insts written-back per cycle
system.cpu07.iew.wb_sent                   4748191573                       # cumulative count of insts sent to commit
system.cpu07.int_regfile_reads            11297654233                       # number of integer regfile reads
system.cpu07.int_regfile_writes            6062171141                       # number of integer regfile writes
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu07.ipc                             0.464972                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.464972                       # IPC: Total IPC of All Threads
system.cpu07.iq.FU_type_0::No_OpClass       110969913      2.34%      2.34% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu          3852613119     81.13%     83.47% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                  1      0.00%     83.47% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv           776379410     16.35%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 1      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMultAcc             0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMisc                0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 1      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdDiv                  0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAdd            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAlu            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceCmp            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAes                  0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAesMix               0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash             0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma2            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma3            0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdPredAlu              0      0.00%     99.82% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            8589769      0.18%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              9777      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemRead            30      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total           4748562029                       # Type of FU issued
system.cpu07.iq.fp_alu_accesses                    47                       # Number of floating point alu accesses
system.cpu07.iq.fp_inst_queue_reads                87                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_writes               41                       # Number of floating instruction queue writes
system.cpu07.iq.fu_busy_cnt                    266705                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.000056                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                212821     79.80%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMultAcc               0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMisc                  0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdDiv                    0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAdd              0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAlu              0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceCmp              0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAes                    0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAesMix                 0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash               0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash2              0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash             0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash2            0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma2              0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma3              0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdPredAlu                0      0.00%     79.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                53872     20.20%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   5      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemRead               7      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.int_alu_accesses           4637858774                       # Number of integer alu accesses
system.cpu07.iq.int_inst_queue_reads      11732632710                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_wakeup_accesses   4748189077                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.int_inst_queue_writes      4763921783                       # Number of integer instruction queue writes
system.cpu07.iq.iqInstsAdded               4754795962                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqInstsIssued              4748562029                       # Number of instructions issued
system.cpu07.iq.iqNonSpecInstsAdded               323                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqSquashedInstsExamined       9125537                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedInstsIssued           13520                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedNonSpecRemoved          300                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.iqSquashedOperandsExamined     30483992                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.issued_per_cycle::samples   2235228519                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       2.124419                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.896379                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           1657902      0.07%      0.07% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1         499059348     22.33%     22.40% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2        1190741537     53.27%     75.67% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3         332849913     14.89%     90.56% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4         194162045      8.69%     99.25% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5           8358748      0.37%     99.62% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6           7811657      0.35%     99.97% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7            540946      0.02%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8             46423      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total    2235228519                       # Number of insts issued each cycle
system.cpu07.iq.rate                         2.124418                       # Inst issue rate
system.cpu07.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu07.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu07.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu07.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu07.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.wrAccesses                     35250                       # TLB accesses on write requests
system.cpu07.itb.wrMisses                         425                       # TLB misses on write requests
system.cpu07.memDep0.conflictingLoads            2235                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            172                       # Number of conflicting stores.
system.cpu07.memDep0.insertedLoads            8305428                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             17959                       # Number of stores inserted to the mem dependence unit.
system.cpu07.misc_regfile_reads             263606994                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu07.numCycles                     2235229667                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean    15525521604                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value  15525521604                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value  15525521604                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON  744496264494                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED  15525521604                       # Cumulative time (in ticks) in various power states
system.cpu07.quiesceCycles                   47118039                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.rename.BlockCycles               1187541                       # Number of cycles rename is blocking
system.cpu07.rename.CommittedMaps          7438765027                       # Number of HB maps that are committed
system.cpu07.rename.IQFullEvents           1329611613                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.IdleCycles              388039127                       # Number of cycles rename is idle
system.cpu07.rename.ROBFullEvents               20181                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.RenameLookups         18990758743                       # Number of register rename lookups that rename has made
system.cpu07.rename.RenamedInsts           4755485897                       # Number of instructions processed by rename
system.cpu07.rename.RenamedOperands        7453959620                       # Number of destination operands rename has renamed
system.cpu07.rename.RunCycles               405490590                       # Number of cycles rename is running
system.cpu07.rename.SquashCycles               128167                       # Number of cycles rename is squashing
system.cpu07.rename.UnblockCycles          1440382076                       # Number of cycles rename is unblocking
system.cpu07.rename.UndoneMaps               15194533                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.fp_rename_lookups              27                       # Number of floating rename lookups
system.cpu07.rename.int_rename_lookups    11316247781                       # Number of integer rename lookups
system.cpu07.rename.serializeStallCycles         1018                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.serializingInsts               33                       # count of serializing insts renamed
system.cpu07.rename.skidInsts              2715597496                       # count of insts added to the skid buffer
system.cpu07.rename.tempSerializingInsts           33                       # count of temporary serializing insts renamed
system.cpu07.rob.rob_reads                 6870078105                       # The number of ROB reads
system.cpu07.rob.rob_writes                9510795641                       # The number of ROB writes
system.cpu07.timesIdled                            29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu08.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu08.branchPred.BTBLookups          120936303                       # Number of BTB lookups
system.cpu08.branchPred.RASInCorrect               14                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.condIncorrect          124754                       # Number of conditional branches incorrect
system.cpu08.branchPred.condPredicted       241184960                       # Number of conditional branches predicted
system.cpu08.branchPred.indirectHits        120677887                       # Number of indirect target hits.
system.cpu08.branchPred.indirectLookups     120936303                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectMisses         258416                       # Number of indirect misses.
system.cpu08.branchPred.lookups             241184960                       # Number of BP lookups
system.cpu08.branchPred.usedRAS                   316                       # Number of times the RAS was used to get a target.
system.cpu08.branchPredindirectMispredicted         4610                       # Number of mispredicted indirect branches.
system.cpu08.cc_regfile_reads              7407578247                       # number of cc regfile reads
system.cpu08.cc_regfile_writes             1386943032                       # number of cc regfile writes
system.cpu08.commit.amos                            0                       # Number of atomic instructions committed
system.cpu08.commit.branchMispredicts          124880                       # The number of times a branch was mispredicted
system.cpu08.commit.branches                240383396                       # Number of branches committed
system.cpu08.commit.bw_lim_events           120493828                       # number cycles where commit BW limit reached
system.cpu08.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.commitSquashedInsts       9108782                       # The number of squashed insts skipped by commit
system.cpu08.commit.committedInsts         1044539202                       # Number of instructions committed
system.cpu08.commit.committedOps           4757167604                       # Number of ops (including micro ops) committed
system.cpu08.commit.committed_per_cycle::samples   2240836835                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     2.122942                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.004707                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      6802224      0.30%      0.30% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1   1551768549     69.25%     69.55% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       267822      0.01%     69.57% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3    339102934     15.13%     84.70% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4        10997      0.00%     84.70% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5    111178505      4.96%     89.66% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6    110816360      4.95%     94.61% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7       395616      0.02%     94.62% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8    120493828      5.38%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total   2240836835                       # Number of insts commited each cycle
system.cpu08.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu08.commit.function_calls                 14                       # Number of function calls committed.
system.cpu08.commit.int_insts              4645824310                       # Number of committed integer instructions.
system.cpu08.commit.loads                     9316024                       # Number of loads committed
system.cpu08.commit.membars                        14                       # Number of memory barriers committed
system.cpu08.commit.op_class_0::No_OpClass    110962164      2.33%      2.33% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu     3860645555     81.15%     83.49% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             1      0.00%     83.49% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv      776239682     16.32%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMultAcc            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMisc            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            1      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdDiv             0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAdd            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAlu            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceCmp            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAes             0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAesMix            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma2            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma3            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdPredAlu            0      0.00%     99.80% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       9316016      0.20%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total      4757167604                       # Class of committed instruction
system.cpu08.commit.refs                      9320201                       # Number of memory references committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu08.committedInsts                1044539202                       # Number of Instructions Simulated
system.cpu08.committedOps                  4757167604                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             2.146436                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       2.146436                       # CPI: Total CPI of All Threads
system.cpu08.decode.BlockedCycles          1447100629                       # Number of cycles decode is blocked
system.cpu08.decode.DecodedInsts           4767557046                       # Number of instructions handled by decode
system.cpu08.decode.IdleCycles              194459617                       # Number of cycles decode is idle
system.cpu08.decode.RunCycles                17752679                       # Number of cycles decode is running
system.cpu08.decode.SquashCycles               124885                       # Number of cycles decode is squashing
system.cpu08.decode.UnblockCycles           582596861                       # Number of cycles decode is unblocking
system.cpu08.dtb.rdAccesses                   9332278                       # TLB accesses on read requests
system.cpu08.dtb.rdMisses                          26                       # TLB misses on read requests
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.wrAccesses                      9432                       # TLB accesses on write requests
system.cpu08.dtb.wrMisses                          33                       # TLB misses on write requests
system.cpu08.fetch.Branches                 241184960                       # Number of branches that fetch encountered
system.cpu08.fetch.CacheLines                   30317                       # Number of cache lines fetched
system.cpu08.fetch.Cycles                  2241858728                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.IcacheSquashes                 618                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.IcacheWaitRetryStallCycles          182                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.Insts                   1047830701                       # Number of instructions fetch has processed
system.cpu08.fetch.MiscStallCycles               8735                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles         3205                       # Number of stall cycles due to pending traps
system.cpu08.fetch.SquashCycles                249770                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.TlbCycles                        6                       # Number of cycles fetch has spent waiting for tlb
system.cpu08.fetch.branchRate                0.107574                       # Number of branch fetches per cycle
system.cpu08.fetch.icacheStallCycles            38930                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.predictedBranches        120678203                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.rate                      0.467357                       # Number of inst fetches per cycle
system.cpu08.fetch.rateDist::samples       2242034671                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.128440                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.382901                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0             1556296018     69.41%     69.41% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                 218323      0.01%     69.42% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2               55611448      2.48%     71.90% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                8918703      0.40%     72.30% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4               55682218      2.48%     74.79% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                 148334      0.01%     74.79% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6               55373944      2.47%     77.26% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                 161150      0.01%     77.27% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8              509624533     22.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total         2242034671                       # Number of instructions fetched each cycle (Total)
system.cpu08.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu08.idleCycles                          1355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.iew.branchMispredicts             127360                       # Number of branch mispredicts detected at execute
system.cpu08.iew.exec_branches              240467112                       # Number of branches executed
system.cpu08.iew.exec_nop                           0                       # number of nop insts executed
system.cpu08.iew.exec_rate                   2.127445                       # Inst execution rate
system.cpu08.iew.exec_refs                   19470573                       # number of memory reference insts executed
system.cpu08.iew.exec_stores                     9432                       # Number of stores executed
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.iewBlockCycles               1080072                       # Number of cycles IEW is blocking
system.cpu08.iew.iewDispLoadInsts             9345238                       # Number of dispatched load instructions
system.cpu08.iew.iewDispNonSpecInsts              127                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewDispSquashedInsts            3081                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispStoreInsts              19506                       # Number of dispatched store instructions
system.cpu08.iew.iewDispatchedInsts        4766275681                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewExecLoadInsts            19461141                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts           54631                       # Number of squashed instructions skipped in execute
system.cpu08.iew.iewExecutedInsts          4769809125                       # Number of executed instructions
system.cpu08.iew.iewIQFullEvents                  647                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.iewSquashCycles               124885                       # Number of cycles IEW is squashing
system.cpu08.iew.iewUnblockCycles                 692                       # Number of cycles IEW is unblocking
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.cacheBlocked      2774264                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.lsq.thread0.forwLoads           1396                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.squashedLoads        29211                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.squashedStores        15329                       # Number of stores squashed
system.cpu08.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu08.iew.predictedNotTakenIncorrect        76751                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.predictedTakenIncorrect        50609                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.wb_consumers             12620158430                       # num instructions consuming a value
system.cpu08.iew.wb_count                  4759671972                       # cumulative count of insts written-back
system.cpu08.iew.wb_fanout                   0.353622                       # average fanout of values written-back
system.cpu08.iew.wb_producers              4462767041                       # num instructions producing a value
system.cpu08.iew.wb_rate                     2.122924                       # insts written-back per cycle
system.cpu08.iew.wb_sent                   4759674230                       # cumulative count of insts sent to commit
system.cpu08.int_regfile_reads            11329830634                       # number of integer regfile reads
system.cpu08.int_regfile_writes            6071565686                       # number of integer regfile writes
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu08.ipc                             0.465889                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.465889                       # IPC: Total IPC of All Threads
system.cpu08.iq.FU_type_0::No_OpClass       110970477      2.33%      2.33% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu          3863039187     80.99%     83.31% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  1      0.00%     83.31% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv           776379524     16.28%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 1      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMultAcc             0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMisc                0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 1      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdDiv                  0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAdd            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAlu            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceCmp            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAes                  0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAesMix               0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash             0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma2            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma3            0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdPredAlu              0      0.00%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead           19463937      0.41%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite             10582      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemRead            45      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total           4769863763                       # Type of FU issued
system.cpu08.iq.fp_alu_accesses                    69                       # Number of floating point alu accesses
system.cpu08.iq.fp_inst_queue_reads               124                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_writes               55                       # Number of floating instruction queue writes
system.cpu08.iq.fu_busy_cnt                   3312609                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.000694                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu               1411278     42.60%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMultAcc               0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMisc                  0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdDiv                    0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAdd              0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAlu              0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceCmp              0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAes                    0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAesMix                 0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash               0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash2              0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash             0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash2            0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma2              0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma3              0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdPredAlu                0      0.00%     42.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead              1901312     57.40%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   5      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemRead              14      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.int_alu_accesses           4662205826                       # Number of integer alu accesses
system.cpu08.iq.int_inst_queue_reads      11785090894                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_wakeup_accesses   4759671954                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.int_inst_queue_writes      4775383672                       # Number of integer instruction queue writes
system.cpu08.iq.iqInstsAdded               4766275360                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqInstsIssued              4769863763                       # Number of instructions issued
system.cpu08.iq.iqNonSpecInstsAdded               321                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqSquashedInstsExamined       9108044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedInstsIssued           16219                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedNonSpecRemoved          298                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.iqSquashedOperandsExamined     30510144                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.issued_per_cycle::samples   2242034671                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       2.127471                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.917846                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           4767647      0.21%      0.21% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1         499303647     22.27%     22.48% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2        1191603198     53.15%     75.63% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3         332989788     14.85%     90.48% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4         194702317      8.68%     99.17% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5           7576877      0.34%     99.51% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6           7495886      0.33%     99.84% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7           2047101      0.09%     99.93% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8           1548210      0.07%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total    2242034671                       # Number of insts issued each cycle
system.cpu08.iq.rate                         2.127470                       # Inst issue rate
system.cpu08.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu08.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu08.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu08.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu08.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.wrAccesses                     30729                       # TLB accesses on write requests
system.cpu08.itb.wrMisses                         421                       # TLB misses on write requests
system.cpu08.memDep0.conflictingLoads            4627                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            303                       # Number of conflicting stores.
system.cpu08.memDep0.insertedLoads            9345238                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores             19506                       # Number of stores inserted to the mem dependence unit.
system.cpu08.misc_regfile_reads             278661853                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu08.numCycles                     2242036026                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean    13257036360                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value  13257036360                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value  13257036360                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON  746764749738                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED  13257036360                       # Cumulative time (in ticks) in various power states
system.cpu08.quiesceCycles                   40311680                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.rename.BlockCycles               5671701                       # Number of cycles rename is blocking
system.cpu08.rename.CommittedMaps          7454446994                       # Number of HB maps that are committed
system.cpu08.rename.IQFullEvents           1330116292                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.IdleCycles              388858199                       # Number of cycles rename is idle
system.cpu08.rename.ROBFullEvents              610768                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.RenameLookups         19018870840                       # Number of register rename lookups that rename has made
system.cpu08.rename.RenamedInsts           4766926952                       # Number of instructions processed by rename
system.cpu08.rename.RenamedOperands        7469562053                       # Number of destination operands rename has renamed
system.cpu08.rename.RunCycles               405744439                       # Number of cycles rename is running
system.cpu08.rename.SquashCycles               124885                       # Number of cycles rename is squashing
system.cpu08.rename.UnblockCycles          1441634518                       # Number of cycles rename is unblocking
system.cpu08.rename.UndoneMaps               15114998                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.fp_rename_lookups              49                       # Number of floating rename lookups
system.cpu08.rename.int_rename_lookups    11328737349                       # Number of integer rename lookups
system.cpu08.rename.serializeStallCycles          929                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.serializingInsts               29                       # count of serializing insts renamed
system.cpu08.rename.skidInsts              2720327703                       # count of insts added to the skid buffer
system.cpu08.rename.tempSerializingInsts           28                       # count of temporary serializing insts renamed
system.cpu08.rob.rob_reads                 6886619354                       # The number of ROB reads
system.cpu08.rob.rob_writes                9533750722                       # The number of ROB writes
system.cpu08.timesIdled                            33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu09.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu09.branchPred.BTBLookups          121944521                       # Number of BTB lookups
system.cpu09.branchPred.RASInCorrect               18                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.condIncorrect          124291                       # Number of conditional branches incorrect
system.cpu09.branchPred.condPredicted       243295708                       # Number of conditional branches predicted
system.cpu09.branchPred.indirectHits        121743484                       # Number of indirect target hits.
system.cpu09.branchPred.indirectLookups     121944521                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectMisses         201037                       # Number of indirect misses.
system.cpu09.branchPred.lookups             243295708                       # Number of BP lookups
system.cpu09.branchPred.usedRAS                   253                       # Number of times the RAS was used to get a target.
system.cpu09.branchPredindirectMispredicted         3701                       # Number of mispredicted indirect branches.
system.cpu09.cc_regfile_reads              7418099174                       # number of cc regfile reads
system.cpu09.cc_regfile_writes             1393259566                       # number of cc regfile writes
system.cpu09.commit.amos                            0                       # Number of atomic instructions committed
system.cpu09.commit.branchMispredicts          124410                       # The number of times a branch was mispredicted
system.cpu09.commit.branches                242475280                       # Number of branches committed
system.cpu09.commit.bw_lim_events           122818636                       # number cycles where commit BW limit reached
system.cpu09.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.commitSquashedInsts       9190559                       # The number of squashed insts skipped by commit
system.cpu09.commit.committedInsts         1049761218                       # Number of instructions committed
system.cpu09.commit.committedOps           4768678072                       # Number of ops (including micro ops) committed
system.cpu09.commit.committed_per_cycle::samples   2250982885                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     2.118487                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.013852                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     16752785      0.74%      0.74% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1   1552105375     68.95%     69.70% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       269116      0.01%     69.71% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3    336644158     14.96%     84.66% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         8934      0.00%     84.66% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5    111176112      4.94%     89.60% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6    110817776      4.92%     94.53% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7       389993      0.02%     94.54% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8    122818636      5.46%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total   2250982885                       # Number of insts commited each cycle
system.cpu09.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu09.commit.function_calls                 14                       # Number of function calls committed.
system.cpu09.commit.int_insts              4657337206                       # Number of committed integer instructions.
system.cpu09.commit.loads                    10361683                       # Number of loads committed
system.cpu09.commit.membars                        14                       # Number of memory barriers committed
system.cpu09.commit.op_class_0::No_OpClass    110963145      2.33%      2.33% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu     3871104490     81.18%     83.50% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             1      0.00%     83.50% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv      776244575     16.28%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMultAcc            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMisc            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            1      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdDiv             0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAdd            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAlu            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceCmp            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAes             0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAesMix            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma2            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma3            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdPredAlu            0      0.00%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead      10361675      0.22%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total      4768678072                       # Class of committed instruction
system.cpu09.commit.refs                     10365860                       # Number of memory references committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu09.committedInsts                1049761218                       # Number of Instructions Simulated
system.cpu09.committedOps                  4768678072                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.145430                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.145430                       # CPI: Total CPI of All Threads
system.cpu09.decode.BlockedCycles          1456936526                       # Number of cycles decode is blocked
system.cpu09.decode.DecodedInsts           4779140256                       # Number of instructions handled by decode
system.cpu09.decode.IdleCycles              195271519                       # Number of cycles decode is idle
system.cpu09.decode.RunCycles                15464938                       # Number of cycles decode is running
system.cpu09.decode.SquashCycles               124415                       # Number of cycles decode is squashing
system.cpu09.decode.UnblockCycles           584390613                       # Number of cycles decode is unblocking
system.cpu09.dtb.rdAccesses                  10386016                       # TLB accesses on read requests
system.cpu09.dtb.rdMisses                          26                       # TLB misses on read requests
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.wrAccesses                      7727                       # TLB accesses on write requests
system.cpu09.dtb.wrMisses                          33                       # TLB misses on write requests
system.cpu09.fetch.Branches                 243295708                       # Number of branches that fetch encountered
system.cpu09.fetch.CacheLines                   25662                       # Number of cache lines fetched
system.cpu09.fetch.Cycles                  2252019334                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.IcacheSquashes                 443                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.IcacheWaitRetryStallCycles          198                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.Insts                   1053086832                       # Number of instructions fetch has processed
system.cpu09.fetch.MiscStallCycles               8668                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles         2384                       # Number of stall cycles due to pending traps
system.cpu09.fetch.SquashCycles                248830                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.TlbCycles                       10                       # Number of cycles fetch has spent waiting for tlb
system.cpu09.fetch.branchRate                0.108026                       # Number of branch fetches per cycle
system.cpu09.fetch.icacheStallCycles            33002                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.predictedBranches        121743737                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.rate                      0.467584                       # Number of inst fetches per cycle
system.cpu09.fetch.rateDist::samples       2252188011                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.123983                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.380035                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0             1564151891     69.45%     69.45% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                 433160      0.02%     69.47% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2               55724674      2.47%     71.94% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                9866024      0.44%     72.38% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4               55625552      2.47%     74.85% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                 201179      0.01%     74.86% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6               55324588      2.46%     77.32% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                 213934      0.01%     77.33% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8              510647009     22.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total         2252188011                       # Number of instructions fetched each cycle (Total)
system.cpu09.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu09.idleCycles                          1185                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.iew.branchMispredicts             126532                       # Number of branch mispredicts detected at execute
system.cpu09.iew.exec_branches              242566946                       # Number of branches executed
system.cpu09.iew.exec_nop                           0                       # number of nop insts executed
system.cpu09.iew.exec_rate                   2.131448                       # Inst execution rate
system.cpu09.iew.exec_refs                   39553909                       # number of memory reference insts executed
system.cpu09.iew.exec_stores                     7727                       # Number of stores executed
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.iewBlockCycles               1084371                       # Number of cycles IEW is blocking
system.cpu09.iew.iewDispLoadInsts            10398822                       # Number of dispatched load instructions
system.cpu09.iew.iewDispNonSpecInsts              168                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewDispSquashedInsts            1948                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispStoreInsts              15395                       # Number of dispatched store instructions
system.cpu09.iew.iewDispatchedInsts        4777867816                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewExecLoadInsts            39546182                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts           56483                       # Number of squashed instructions skipped in execute
system.cpu09.iew.iewExecutedInsts          4800424378                       # Number of executed instructions
system.cpu09.iew.iewIQFullEvents                  458                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.iewSquashCycles               124415                       # Number of cycles IEW is squashing
system.cpu09.iew.iewUnblockCycles                 418                       # Number of cycles IEW is unblocking
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.cacheBlocked      7980230                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.lsq.thread0.forwLoads           1240                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.squashedLoads        37136                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.squashedStores        11218                       # Number of stores squashed
system.cpu09.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu09.iew.predictedNotTakenIncorrect        74770                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.predictedTakenIncorrect        51762                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.wb_consumers             12633035895                       # num instructions consuming a value
system.cpu09.iew.wb_count                  4771249572                       # cumulative count of insts written-back
system.cpu09.iew.wb_fanout                   0.353997                       # average fanout of values written-back
system.cpu09.iew.wb_producers              4472056239                       # num instructions producing a value
system.cpu09.iew.wb_rate                     2.118494                       # insts written-back per cycle
system.cpu09.iew.wb_sent                   4771252084                       # cumulative count of insts sent to commit
system.cpu09.int_regfile_reads            11380559368                       # number of integer regfile reads
system.cpu09.int_regfile_writes            6081062738                       # number of integer regfile writes
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu09.ipc                             0.466107                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.466107                       # IPC: Total IPC of All Threads
system.cpu09.iq.FU_type_0::No_OpClass       110969363      2.31%      2.31% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu          3873566508     80.69%     83.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  1      0.00%     83.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv           776385320     16.17%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 1      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMultAcc             0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMisc                0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 1      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdDiv                  0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAdd            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAlu            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceCmp            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAes                  0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAesMix               0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash             0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma2            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma3            0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdPredAlu              0      0.00%     99.18% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead           39551054      0.82%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              8573      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemRead            39      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total           4800480868                       # Type of FU issued
system.cpu09.iq.fp_alu_accesses                    58                       # Number of floating point alu accesses
system.cpu09.iq.fp_inst_queue_reads               107                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_writes               55                       # Number of floating instruction queue writes
system.cpu09.iq.fu_busy_cnt                   9117796                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.001899                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu               3639098     39.91%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMultAcc               0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMisc                  0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdDiv                    0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAdd              0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAlu              0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceCmp              0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAes                    0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAesMix                 0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash               0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash2              0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash             0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash2            0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma2              0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma3              0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdPredAlu                0      0.00%     39.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead              5478678     60.09%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                  11      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemRead               9      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.int_alu_accesses           4698629243                       # Number of integer alu accesses
system.cpu09.iq.int_inst_queue_reads      11862286910                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_wakeup_accesses   4771249554                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.int_inst_queue_writes      4787057474                       # Number of integer instruction queue writes
system.cpu09.iq.iqInstsAdded               4777867373                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqInstsIssued              4800480868                       # Number of instructions issued
system.cpu09.iq.iqNonSpecInstsAdded               443                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqSquashedInstsExamined       9189711                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedInstsIssued           19481                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedNonSpecRemoved          420                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.iqSquashedOperandsExamined     30596797                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.issued_per_cycle::samples   2252188011                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       2.131474                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.952353                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           9713649      0.43%      0.43% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1         500300131     22.21%     22.65% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2        1192224035     52.94%     75.58% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3         333823941     14.82%     90.40% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4         195664446      8.69%     99.09% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5           5070451      0.23%     99.32% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6           5966133      0.26%     99.58% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7           4947793      0.22%     99.80% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8           4477432      0.20%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total    2252188011                       # Number of insts issued each cycle
system.cpu09.iq.rate                         2.131473                       # Inst issue rate
system.cpu09.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu09.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu09.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu09.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu09.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.wrAccesses                     26001                       # TLB accesses on write requests
system.cpu09.itb.wrMisses                         348                       # TLB misses on write requests
system.cpu09.memDep0.conflictingLoads            3209                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            203                       # Number of conflicting stores.
system.cpu09.memDep0.insertedLoads           10398822                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores             15395                       # Number of stores inserted to the mem dependence unit.
system.cpu09.misc_regfile_reads             302948819                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu09.numCycles                     2252189196                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean     9873924858                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value   9873924858                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value   9873924858                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON  750147861240                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED   9873924858                       # Cumulative time (in ticks) in various power states
system.cpu09.quiesceCycles                   30158510                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.rename.BlockCycles              13215321                       # Number of cycles rename is blocking
system.cpu09.rename.CommittedMaps          7470153509                       # Number of HB maps that are committed
system.cpu09.rename.IQFullEvents           1330438175                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.IdleCycles              390485321                       # Number of cycles rename is idle
system.cpu09.rename.ROBFullEvents             1750636                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.RenameLookups         19047347321                       # Number of register rename lookups that rename has made
system.cpu09.rename.RenamedInsts           4778509787                       # Number of instructions processed by rename
system.cpu09.rename.RenamedOperands        7485392797                       # Number of destination operands rename has renamed
system.cpu09.rename.RunCycles               404272349                       # Number of cycles rename is running
system.cpu09.rename.SquashCycles               124415                       # Number of cycles rename is squashing
system.cpu09.rename.UnblockCycles          1444089766                       # Number of cycles rename is unblocking
system.cpu09.rename.UndoneMaps               15239227                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.fp_rename_lookups              49                       # Number of floating rename lookups
system.cpu09.rename.int_rename_lookups    11341398962                       # Number of integer rename lookups
system.cpu09.rename.serializeStallCycles          839                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.serializingInsts               32                       # count of serializing insts renamed
system.cpu09.rename.skidInsts              2729017721                       # count of insts added to the skid buffer
system.cpu09.rename.tempSerializingInsts           31                       # count of temporary serializing insts renamed
system.cpu09.rob.rob_reads                 6906032841                       # The number of ROB reads
system.cpu09.rob.rob_writes                9556942530                       # The number of ROB writes
system.cpu09.timesIdled                            32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu10.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu10.branchPred.BTBLookups          122969692                       # Number of BTB lookups
system.cpu10.branchPred.RASInCorrect               33                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.condIncorrect          124087                       # Number of conditional branches incorrect
system.cpu10.branchPred.condPredicted       245408333                       # Number of conditional branches predicted
system.cpu10.branchPred.indirectHits        122803339                       # Number of indirect target hits.
system.cpu10.branchPred.indirectLookups     122969692                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectMisses         166353                       # Number of indirect misses.
system.cpu10.branchPred.lookups             245408333                       # Number of BP lookups
system.cpu10.branchPred.usedRAS                   679                       # Number of times the RAS was used to get a target.
system.cpu10.branchPredindirectMispredicted         3364                       # Number of mispredicted indirect branches.
system.cpu10.cc_regfile_reads              7428627067                       # number of cc regfile reads
system.cpu10.cc_regfile_writes             1399584160                       # number of cc regfile writes
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed
system.cpu10.commit.branchMispredicts          124260                       # The number of times a branch was mispredicted
system.cpu10.commit.branches                244580955                       # Number of branches committed
system.cpu10.commit.bw_lim_events           124572200                       # number cycles where commit BW limit reached
system.cpu10.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.commitSquashedInsts       9183093                       # The number of squashed insts skipped by commit
system.cpu10.commit.committedInsts         1055033928                       # Number of instructions committed
system.cpu10.commit.committedOps           4780259665                       # Number of ops (including micro ops) committed
system.cpu10.commit.committed_per_cycle::samples   2258285489                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     2.116765                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.020282                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     22992133      1.02%      1.02% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1   1552292783     68.74%     69.76% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       268752      0.01%     69.77% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3    335769102     14.87%     84.64% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         4010      0.00%     84.64% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5    111180114      4.92%     89.56% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6    110816903      4.91%     94.47% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7       389492      0.02%     94.48% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8    124572200      5.52%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total   2258285489                       # Number of insts commited each cycle
system.cpu10.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu10.commit.function_calls                 14                       # Number of function calls committed.
system.cpu10.commit.int_insts              4668914506                       # Number of committed integer instructions.
system.cpu10.commit.loads                    11414584                       # Number of loads committed
system.cpu10.commit.membars                        14                       # Number of memory barriers committed
system.cpu10.commit.op_class_0::No_OpClass    110963004      2.32%      2.32% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu     3881634334     81.20%     83.52% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             1      0.00%     83.52% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv      776243564     16.24%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMultAcc            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMisc            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            1      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdDiv             0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAdd            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAlu            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceCmp            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAes             0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAesMix            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma2            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma3            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdPredAlu            0      0.00%     99.76% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead      11414576      0.24%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total      4780259665                       # Class of committed instruction
system.cpu10.commit.refs                     11418761                       # Number of memory references committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu10.committedInsts                1055033928                       # Number of Instructions Simulated
system.cpu10.committedOps                  4780259665                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.141627                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.141627                       # CPI: Total CPI of All Threads
system.cpu10.decode.BlockedCycles          1463168989                       # Number of cycles decode is blocked
system.cpu10.decode.DecodedInsts           4790713810                       # Number of instructions handled by decode
system.cpu10.decode.IdleCycles              195744224                       # Number of cycles decode is idle
system.cpu10.decode.RunCycles                15019444                       # Number of cycles decode is running
system.cpu10.decode.SquashCycles               124265                       # Number of cycles decode is squashing
system.cpu10.decode.UnblockCycles           585430759                       # Number of cycles decode is unblocking
system.cpu10.dtb.rdAccesses                  11442580                       # TLB accesses on read requests
system.cpu10.dtb.rdMisses                          28                       # TLB misses on read requests
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.wrAccesses                      7016                       # TLB accesses on write requests
system.cpu10.dtb.wrMisses                          33                       # TLB misses on write requests
system.cpu10.fetch.Branches                 245408333                       # Number of branches that fetch encountered
system.cpu10.fetch.CacheLines                   26632                       # Number of cache lines fetched
system.cpu10.fetch.Cycles                  2259317126                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.IcacheSquashes                 532                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.IcacheWaitRetryStallCycles          201                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.Insts                   1058371588                       # Number of instructions fetch has processed
system.cpu10.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu10.fetch.MiscStallCycles               8710                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles         3635                       # Number of stall cycles due to pending traps
system.cpu10.fetch.SquashCycles                248530                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.TlbCycles                       18                       # Number of cycles fetch has spent waiting for tlb
system.cpu10.fetch.branchRate                0.108612                       # Number of branch fetches per cycle
system.cpu10.fetch.icacheStallCycles            33726                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.predictedBranches        122804018                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.rate                      0.468412                       # Number of inst fetches per cycle
system.cpu10.fetch.rateDist::samples       2259487681                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            2.122240                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.378519                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0             1569276684     69.45%     69.45% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                 475930      0.02%     69.47% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2               55870682      2.47%     71.95% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3               10771600      0.48%     72.42% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4               55681391      2.46%     74.89% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                 151234      0.01%     74.89% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6               55378693      2.45%     77.35% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                 162940      0.01%     77.35% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8              511718527     22.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total         2259487681                       # Number of instructions fetched each cycle (Total)
system.cpu10.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu10.idleCycles                          1613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.iew.branchMispredicts             126533                       # Number of branch mispredicts detected at execute
system.cpu10.iew.exec_branches              244674738                       # Number of branches executed
system.cpu10.iew.exec_nop                           0                       # number of nop insts executed
system.cpu10.iew.exec_rate                   2.134606                       # Inst execution rate
system.cpu10.iew.exec_refs                   51704320                       # number of memory reference insts executed
system.cpu10.iew.exec_stores                     7016                       # Number of stores executed
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.iewBlockCycles               1079239                       # Number of cycles IEW is blocking
system.cpu10.iew.iewDispLoadInsts            11455549                       # Number of dispatched load instructions
system.cpu10.iew.iewDispNonSpecInsts              107                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewDispSquashedInsts            1391                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispStoreInsts              13878                       # Number of dispatched store instructions
system.cpu10.iew.iewDispatchedInsts        4789442778                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewExecLoadInsts            51697304                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts           58326                       # Number of squashed instructions skipped in execute
system.cpu10.iew.iewExecutedInsts          4823118300                       # Number of executed instructions
system.cpu10.iew.iewIQFullEvents                  132                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.iewSquashCycles               124265                       # Number of cycles IEW is squashing
system.cpu10.iew.iewUnblockCycles                 132                       # Number of cycles IEW is unblocking
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.cacheBlocked     11009107                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.lsq.thread0.forwLoads           1306                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.squashedLoads        40962                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.squashedStores         9701                       # Number of stores squashed
system.cpu10.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu10.iew.predictedNotTakenIncorrect        73920                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.predictedTakenIncorrect        52613                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.wb_consumers             12645693575                       # num instructions consuming a value
system.cpu10.iew.wb_count                  4782846306                       # cumulative count of insts written-back
system.cpu10.iew.wb_fanout                   0.354387                       # average fanout of values written-back
system.cpu10.iew.wb_producers              4481468644                       # num instructions producing a value
system.cpu10.iew.wb_rate                     2.116782                       # insts written-back per cycle
system.cpu10.iew.wb_sent                   4782848564                       # cumulative count of insts sent to commit
system.cpu10.int_regfile_reads            11415384576                       # number of integer regfile reads
system.cpu10.int_regfile_writes            6090546109                       # number of integer regfile writes
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu10.ipc                             0.466935                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.466935                       # IPC: Total IPC of All Threads
system.cpu10.iq.FU_type_0::No_OpClass       110968505      2.30%      2.30% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu          3884113502     80.53%     82.83% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  1      0.00%     82.83% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv           776383970     16.10%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 1      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMultAcc             0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMisc                0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 1      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdDiv                  0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAdd            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAlu            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceCmp            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAes                  0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAesMix               0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash             0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma2            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma3            0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdPredAlu              0      0.00%     98.93% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead           51702910      1.07%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              7702      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemRead            31      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total           4823176631                       # Type of FU issued
system.cpu10.iq.fp_alu_accesses                    48                       # Number of floating point alu accesses
system.cpu10.iq.fp_inst_queue_reads                89                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_writes               55                       # Number of floating instruction queue writes
system.cpu10.iq.fu_busy_cnt                  12410392                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.002573                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu               4847138     39.06%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMultAcc               0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMisc                  0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdDiv                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAdd              0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAlu              0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceCmp              0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAes                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAesMix                 0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash               0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash2              0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash             0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash2            0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma2              0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma3              0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdPredAlu                0      0.00%     39.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead              7563242     60.94%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   5      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemRead               7      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.int_alu_accesses           4724618470                       # Number of integer alu accesses
system.cpu10.iq.int_inst_queue_reads      11918273731                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_wakeup_accesses   4782846288                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.int_inst_queue_writes      4798625808                       # Number of integer instruction queue writes
system.cpu10.iq.iqInstsAdded               4789442511                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqInstsIssued              4823176631                       # Number of instructions issued
system.cpu10.iq.iqNonSpecInstsAdded               267                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqSquashedInstsExamined       9183083                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedInstsIssued           22490                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedNonSpecRemoved          244                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.iqSquashedOperandsExamined     30490712                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.issued_per_cycle::samples   2259487681                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       2.134633                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.974216                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0          13103373      0.58%      0.58% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1         500769282     22.16%     22.74% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2        1192794524     52.79%     75.53% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3         334200159     14.79%     90.32% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4         196181497      8.68%     99.01% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5           4102482      0.18%     99.19% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6           5557549      0.25%     99.43% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7           6596388      0.29%     99.73% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8           6182427      0.27%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total    2259487681                       # Number of insts issued each cycle
system.cpu10.iq.rate                         2.134631                       # Inst issue rate
system.cpu10.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu10.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu10.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu10.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.wrAccesses                     27435                       # TLB accesses on write requests
system.cpu10.itb.wrMisses                         812                       # TLB misses on write requests
system.cpu10.memDep0.conflictingLoads            2563                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            209                       # Number of conflicting stores.
system.cpu10.memDep0.insertedLoads           11455549                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores             13878                       # Number of stores inserted to the mem dependence unit.
system.cpu10.misc_regfile_reads             319317352                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu10.numCycles                     2259489294                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean     7441033185                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value   7441033185                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value   7441033185                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  752580752913                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED   7441033185                       # Cumulative time (in ticks) in various power states
system.cpu10.quiesceCycles                   22858412                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.rename.BlockCycles              18119926                       # Number of cycles rename is blocking
system.cpu10.rename.CommittedMaps          7485939734                       # Number of HB maps that are committed
system.cpu10.rename.IQFullEvents           1330753183                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.IdleCycles              391431212                       # Number of cycles rename is idle
system.cpu10.rename.ROBFullEvents             2415357                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.RenameLookups         19075661962                       # Number of register rename lookups that rename has made
system.cpu10.rename.RenamedInsts           4790082770                       # Number of instructions processed by rename
system.cpu10.rename.RenamedOperands        7501166465                       # Number of destination operands rename has renamed
system.cpu10.rename.RunCycles               404300681                       # Number of cycles rename is running
system.cpu10.rename.SquashCycles               124265                       # Number of cycles rename is squashing
system.cpu10.rename.UnblockCycles          1445510677                       # Number of cycles rename is unblocking
system.cpu10.rename.UndoneMaps               15226671                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.fp_rename_lookups              45                       # Number of floating rename lookups
system.cpu10.rename.int_rename_lookups    11353952394                       # Number of integer rename lookups
system.cpu10.rename.serializeStallCycles          920                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.serializingInsts               27                       # count of serializing insts renamed
system.cpu10.rename.skidInsts              2734345100                       # count of insts added to the skid buffer
system.cpu10.rename.tempSerializingInsts           26                       # count of temporary serializing insts renamed
system.cpu10.rob.rob_reads                 6923156008                       # The number of ROB reads
system.cpu10.rob.rob_writes                9580087850                       # The number of ROB writes
system.cpu10.timesIdled                            34                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu11.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu11.branchPred.BTBLookups          124076256                       # Number of BTB lookups
system.cpu11.branchPred.RASInCorrect               43                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.condIncorrect          123735                       # Number of conditional branches incorrect
system.cpu11.branchPred.condPredicted       247484061                       # Number of conditional branches predicted
system.cpu11.branchPred.indirectHits        123836681                       # Number of indirect target hits.
system.cpu11.branchPred.indirectLookups     124076256                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectMisses         239575                       # Number of indirect misses.
system.cpu11.branchPred.lookups             247484061                       # Number of BP lookups
system.cpu11.branchPred.usedRAS                   303                       # Number of times the RAS was used to get a target.
system.cpu11.branchPredindirectMispredicted         3851                       # Number of mispredicted indirect branches.
system.cpu11.cc_regfile_reads              7439034624                       # number of cc regfile reads
system.cpu11.cc_regfile_writes             1405825937                       # number of cc regfile writes
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed
system.cpu11.commit.branchMispredicts          123931                       # The number of times a branch was mispredicted
system.cpu11.commit.branches                246659833                       # Number of branches committed
system.cpu11.commit.bw_lim_events           125882078                       # number cycles where commit BW limit reached
system.cpu11.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.commitSquashedInsts       9210891                       # The number of squashed insts skipped by commit
system.cpu11.commit.committedInsts         1060212776                       # Number of instructions committed
system.cpu11.commit.committedOps           4791682783                       # Number of ops (including micro ops) committed
system.cpu11.commit.committed_per_cycle::samples   2263619658                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.116823                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.024649                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     26641564      1.18%      1.18% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1   1552357719     68.58%     69.76% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       268162      0.01%     69.77% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3    336096802     14.85%     84.62% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         4097      0.00%     84.62% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5    111170815      4.91%     89.53% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6    110817700      4.90%     94.42% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7       380721      0.02%     94.44% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8    125882078      5.56%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total   2263619658                       # Number of insts commited each cycle
system.cpu11.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu11.commit.function_calls                 14                       # Number of function calls committed.
system.cpu11.commit.int_insts              4680346879                       # Number of committed integer instructions.
system.cpu11.commit.loads                    12454426                       # Number of loads committed
system.cpu11.commit.membars                        14                       # Number of memory barriers committed
system.cpu11.commit.op_class_0::No_OpClass    110962932      2.32%      2.32% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu     3892018153     81.22%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             1      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv      776243093     16.20%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMultAcc            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMisc            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            1      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdDiv             0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAdd            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAlu            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceCmp            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAes             0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAesMix            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma2            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma3            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdPredAlu            0      0.00%     99.74% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead      12454418      0.26%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total      4791682783                       # Class of committed instruction
system.cpu11.commit.refs                     12458603                       # Number of memory references committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu11.committedInsts                1060212776                       # Number of Instructions Simulated
system.cpu11.committedOps                  4791682783                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.136201                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.136201                       # CPI: Total CPI of All Threads
system.cpu11.decode.BlockedCycles          1466791673                       # Number of cycles decode is blocked
system.cpu11.decode.DecodedInsts           4802159718                       # Number of instructions handled by decode
system.cpu11.decode.IdleCycles              195906118                       # Number of cycles decode is idle
system.cpu11.decode.RunCycles                16213333                       # Number of cycles decode is running
system.cpu11.decode.SquashCycles               123936                       # Number of cycles decode is squashing
system.cpu11.decode.UnblockCycles           585791212                       # Number of cycles decode is unblocking
system.cpu11.dtb.rdAccesses                  12483654                       # TLB accesses on read requests
system.cpu11.dtb.rdMisses                          27                       # TLB misses on read requests
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.wrAccesses                      7571                       # TLB accesses on write requests
system.cpu11.dtb.wrMisses                          32                       # TLB misses on write requests
system.cpu11.fetch.Branches                 247484061                       # Number of branches that fetch encountered
system.cpu11.fetch.CacheLines                   23994                       # Number of cache lines fetched
system.cpu11.fetch.Cycles                  2264658923                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.IcacheSquashes                 585                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.IcacheWaitRetryStallCycles          173                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.Insts                   1063545927                       # Number of instructions fetch has processed
system.cpu11.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu11.fetch.MiscStallCycles               8613                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles         3436                       # Number of stall cycles due to pending traps
system.cpu11.fetch.SquashCycles                247872                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.TlbCycles                        4                       # Number of cycles fetch has spent waiting for tlb
system.cpu11.fetch.branchRate                0.109273                       # Number of branch fetches per cycle
system.cpu11.fetch.icacheStallCycles            31187                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.predictedBranches        123836984                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.rate                      0.469592                       # Number of inst fetches per cycle
system.cpu11.fetch.rateDist::samples       2264826272                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            2.122292                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.377896                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0             1572502037     69.43%     69.43% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                 509693      0.02%     69.45% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2               55901204      2.47%     71.92% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3               11791272      0.52%     72.44% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4               55670516      2.46%     74.90% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                 149709      0.01%     74.91% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6               55372595      2.44%     77.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                 163969      0.01%     77.36% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8              512765277     22.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total         2264826272                       # Number of instructions fetched each cycle (Total)
system.cpu11.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                     64                       # number of floating regfile writes
system.cpu11.idleCycles                          1384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.iew.branchMispredicts             125986                       # Number of branch mispredicts detected at execute
system.cpu11.iew.exec_branches              246755276                       # Number of branches executed
system.cpu11.iew.exec_nop                           0                       # number of nop insts executed
system.cpu11.iew.exec_rate                   2.136314                       # Inst execution rate
system.cpu11.iew.exec_refs                   56572118                       # number of memory reference insts executed
system.cpu11.iew.exec_stores                     7571                       # Number of stores executed
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.iewBlockCycles               1084435                       # Number of cycles IEW is blocking
system.cpu11.iew.iewDispLoadInsts            12495337                       # Number of dispatched load instructions
system.cpu11.iew.iewDispNonSpecInsts              156                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewDispSquashedInsts            1400                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispStoreInsts              14955                       # Number of dispatched store instructions
system.cpu11.iew.iewDispatchedInsts        4800893739                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewExecLoadInsts            56564547                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts           55404                       # Number of squashed instructions skipped in execute
system.cpu11.iew.iewExecutedInsts          4838382282                       # Number of executed instructions
system.cpu11.iew.iewIQFullEvents                   90                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.iewSquashCycles               123936                       # Number of cycles IEW is squashing
system.cpu11.iew.iewUnblockCycles                  95                       # Number of cycles IEW is unblocking
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.cacheBlocked     12057974                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.lsq.thread0.forwLoads           1178                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.squashedLoads        40908                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.squashedStores        10778                       # Number of stores squashed
system.cpu11.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu11.iew.predictedNotTakenIncorrect        74815                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.predictedTakenIncorrect        51171                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.wb_consumers             12659487684                       # num instructions consuming a value
system.cpu11.iew.wb_count                  4794282910                       # cumulative count of insts written-back
system.cpu11.iew.wb_fanout                   0.354738                       # average fanout of values written-back
system.cpu11.iew.wb_producers              4490804062                       # num instructions producing a value
system.cpu11.iew.wb_rate                     2.116842                       # insts written-back per cycle
system.cpu11.iew.wb_sent                   4794285492                       # cumulative count of insts sent to commit
system.cpu11.int_regfile_reads            11435523450                       # number of integer regfile reads
system.cpu11.int_regfile_writes            6099909186                       # number of integer regfile writes
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu11.ipc                             0.468121                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.468121                       # IPC: Total IPC of All Threads
system.cpu11.iq.FU_type_0::No_OpClass       110968939      2.29%      2.29% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu          3894506885     80.49%     82.78% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  1      0.00%     82.78% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv           776383271     16.05%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMultAcc             0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMisc                0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 1      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdDiv                  0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAdd            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAlu            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceCmp            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAes                  0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAesMix               0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash             0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma2            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma3            0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdPredAlu              0      0.00%     98.83% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead           56570263      1.17%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              8284      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemRead            41      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total           4838437693                       # Type of FU issued
system.cpu11.iq.fp_alu_accesses                    60                       # Number of floating point alu accesses
system.cpu11.iq.fp_inst_queue_reads               110                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_wakeup_accesses           17                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_writes               21                       # Number of floating instruction queue writes
system.cpu11.iq.fu_busy_cnt                  13598048                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.002810                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu               5312997     39.07%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMultAcc               0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMisc                  0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdDiv                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAdd              0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAlu              0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceCmp              0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAes                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAesMix                 0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash               0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash2              0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash             0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash2            0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma2              0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma3              0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdPredAlu                0      0.00%     39.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead              8285038     60.93%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   3      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemRead              10      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.int_alu_accesses           4741066742                       # Number of integer alu accesses
system.cpu11.iq.int_inst_queue_reads      11955319331                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_wakeup_accesses   4794282893                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.int_inst_queue_writes      4810104643                       # Number of integer instruction queue writes
system.cpu11.iq.iqInstsAdded               4800893328                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqInstsIssued              4838437693                       # Number of instructions issued
system.cpu11.iq.iqNonSpecInstsAdded               411                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqSquashedInstsExamined       9210923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedInstsIssued           19742                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedNonSpecRemoved          388                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.iqSquashedOperandsExamined     30575113                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.issued_per_cycle::samples   2264826272                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       2.136339                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.986031                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0          15736363      0.69%      0.69% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1         500938238     22.12%     22.81% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2        1192992746     52.67%     75.49% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3         334332825     14.76%     90.25% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4         196374919      8.67%     98.92% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5           4416424      0.20%     99.12% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6           6082338      0.27%     99.38% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7           7179688      0.32%     99.70% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8           6772731      0.30%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total    2264826272                       # Number of insts issued each cycle
system.cpu11.iq.rate                         2.136338                       # Inst issue rate
system.cpu11.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu11.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu11.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu11.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.wrAccesses                     24456                       # TLB accesses on write requests
system.cpu11.itb.wrMisses                         471                       # TLB misses on write requests
system.cpu11.memDep0.conflictingLoads            3059                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            224                       # Number of conflicting stores.
system.cpu11.memDep0.insertedLoads           12495337                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             14955                       # Number of stores inserted to the mem dependence unit.
system.cpu11.misc_regfile_reads             328346235                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu11.numCycles                     2264827656                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean     5660999334                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value   5660999334                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value   5660999334                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  754360786764                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED   5660999334                       # Cumulative time (in ticks) in various power states
system.cpu11.quiesceCycles                   17520050                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.rename.BlockCycles              21283452                       # Number of cycles rename is blocking
system.cpu11.rename.CommittedMaps          7501528529                       # Number of HB maps that are committed
system.cpu11.rename.IQFullEvents           1330748432                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.IdleCycles              391758015                       # Number of cycles rename is idle
system.cpu11.rename.ROBFullEvents             2644733                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.RenameLookups         19103848726                       # Number of register rename lookups that rename has made
system.cpu11.rename.RenamedInsts           4801531964                       # Number of instructions processed by rename
system.cpu11.rename.RenamedOperands        7516793179                       # Number of destination operands rename has renamed
system.cpu11.rename.RunCycles               405657590                       # Number of cycles rename is running
system.cpu11.rename.SquashCycles               123936                       # Number of cycles rename is squashing
system.cpu11.rename.UnblockCycles          1446002543                       # Number of cycles rename is unblocking
system.cpu11.rename.UndoneMaps               15264589                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.fp_rename_lookups              11                       # Number of floating rename lookups
system.cpu11.rename.int_rename_lookups    11366503154                       # Number of integer rename lookups
system.cpu11.rename.serializeStallCycles          736                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.serializingInsts               31                       # count of serializing insts renamed
system.cpu11.rename.skidInsts              2735812684                       # count of insts added to the skid buffer
system.cpu11.rename.tempSerializingInsts           30                       # count of temporary serializing insts renamed
system.cpu11.rob.rob_reads                 6938631215                       # The number of ROB reads
system.cpu11.rob.rob_writes                9602994154                       # The number of ROB writes
system.cpu11.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu12.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu12.branchPred.BTBLookups          125139665                       # Number of BTB lookups
system.cpu12.branchPred.RASInCorrect               56                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.condIncorrect          123092                       # Number of conditional branches incorrect
system.cpu12.branchPred.condPredicted       249570052                       # Number of conditional branches predicted
system.cpu12.branchPred.indirectHits        124881669                       # Number of indirect target hits.
system.cpu12.branchPred.indirectLookups     125139665                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectMisses         257996                       # Number of indirect misses.
system.cpu12.branchPred.lookups             249570052                       # Number of BP lookups
system.cpu12.branchPred.usedRAS                  1011                       # Number of times the RAS was used to get a target.
system.cpu12.branchPredindirectMispredicted         3688                       # Number of mispredicted indirect branches.
system.cpu12.cc_regfile_reads              7449463617                       # number of cc regfile reads
system.cpu12.cc_regfile_writes             1412088537                       # number of cc regfile writes
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed
system.cpu12.commit.branchMispredicts          123419                       # The number of times a branch was mispredicted
system.cpu12.commit.branches                248741536                       # Number of branches committed
system.cpu12.commit.bw_lim_events           127193188                       # number cycles where commit BW limit reached
system.cpu12.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.commitSquashedInsts       9209153                       # The number of squashed insts skipped by commit
system.cpu12.commit.committedInsts         1065401116                       # Number of instructions committed
system.cpu12.commit.committedOps           4803124763                       # Number of ops (including micro ops) committed
system.cpu12.commit.committed_per_cycle::samples   2269307294                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     2.116560                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.029003                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     30638748      1.35%      1.35% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1   1552425730     68.41%     69.76% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       268470      0.01%     69.77% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3    336423737     14.82%     84.60% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         4335      0.00%     84.60% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5    111163392      4.90%     89.50% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6    110816780      4.88%     94.38% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7       372914      0.02%     94.40% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8    127193188      5.60%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total   2269307294                       # Number of insts commited each cycle
system.cpu12.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu12.commit.function_calls                 14                       # Number of function calls committed.
system.cpu12.commit.int_insts              4691796532                       # Number of committed integer instructions.
system.cpu12.commit.loads                    13495235                       # Number of loads committed
system.cpu12.commit.membars                        14                       # Number of memory barriers committed
system.cpu12.commit.op_class_0::No_OpClass    110963080      2.31%      2.31% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu     3902418530     81.25%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             1      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv      776243739     16.16%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMultAcc            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMisc            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            1      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdDiv             0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAdd            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAlu            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceCmp            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAes             0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAesMix            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma2            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma3            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdPredAlu            0      0.00%     99.72% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead      13495227      0.28%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total      4803124763                       # Class of committed instruction
system.cpu12.commit.refs                     13499412                       # Number of memory references committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu12.committedInsts                1065401116                       # Number of Instructions Simulated
system.cpu12.committedOps                  4803124763                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.131136                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.131136                       # CPI: Total CPI of All Threads
system.cpu12.decode.BlockedCycles          1470755371                       # Number of cycles decode is blocked
system.cpu12.decode.DecodedInsts           4813578821                       # Number of instructions handled by decode
system.cpu12.decode.IdleCycles              196073147                       # Number of cycles decode is idle
system.cpu12.decode.RunCycles                17406127                       # Number of cycles decode is running
system.cpu12.decode.SquashCycles               123424                       # Number of cycles decode is squashing
system.cpu12.decode.UnblockCycles           586154448                       # Number of cycles decode is unblocking
system.cpu12.dtb.rdAccesses                  13531007                       # TLB accesses on read requests
system.cpu12.dtb.rdMisses                          26                       # TLB misses on read requests
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.wrAccesses                      6932                       # TLB accesses on write requests
system.cpu12.dtb.wrMisses                          33                       # TLB misses on write requests
system.cpu12.fetch.Branches                 249570052                       # Number of branches that fetch encountered
system.cpu12.fetch.CacheLines                   23701                       # Number of cache lines fetched
system.cpu12.fetch.Cycles                  2270337566                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.IcacheSquashes                 418                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.IcacheWaitRetryStallCycles          191                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.Insts                   1068747004                       # Number of instructions fetch has processed
system.cpu12.fetch.MiscStallCycles               8614                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles        11864                       # Number of stall cycles due to pending traps
system.cpu12.fetch.SquashCycles                246848                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.TlbCycles                        8                       # Number of cycles fetch has spent waiting for tlb
system.cpu12.fetch.branchRate                0.109918                       # Number of branch fetches per cycle
system.cpu12.fetch.icacheStallCycles            30850                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.predictedBranches        124882680                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.rate                      0.470707                       # Number of inst fetches per cycle
system.cpu12.fetch.rateDist::samples       2270512517                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.121996                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.377098                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0             1576081121     69.42%     69.42% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                 538962      0.02%     69.44% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2               55936069      2.46%     71.90% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3               12803439      0.56%     72.47% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4               55666218      2.45%     74.92% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                 146327      0.01%     74.92% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6               55380921      2.44%     77.36% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                 160975      0.01%     77.37% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8              513798485     22.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total         2270512517                       # Number of instructions fetched each cycle (Total)
system.cpu12.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                     64                       # number of floating regfile writes
system.cpu12.idleCycles                          2440                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.iew.branchMispredicts             125967                       # Number of branch mispredicts detected at execute
system.cpu12.iew.exec_branches              248841893                       # Number of branches executed
system.cpu12.iew.exec_nop                           0                       # number of nop insts executed
system.cpu12.iew.exec_rate                   2.137719                       # Inst execution rate
system.cpu12.iew.exec_refs                   61467178                       # number of memory reference insts executed
system.cpu12.iew.exec_stores                     6932                       # Number of stores executed
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.iewBlockCycles               1082916                       # Number of cycles IEW is blocking
system.cpu12.iew.iewDispLoadInsts            13542803                       # Number of dispatched load instructions
system.cpu12.iew.iewDispNonSpecInsts              822                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewDispSquashedInsts            1108                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispStoreInsts              14571                       # Number of dispatched store instructions
system.cpu12.iew.iewDispatchedInsts        4812333980                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewExecLoadInsts            61460246                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts           58517                       # Number of squashed instructions skipped in execute
system.cpu12.iew.iewExecutedInsts          4853722683                       # Number of executed instructions
system.cpu12.iew.iewIQFullEvents                  153                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.iewSquashCycles               123424                       # Number of cycles IEW is squashing
system.cpu12.iew.iewUnblockCycles                 148                       # Number of cycles IEW is unblocking
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.cacheBlocked     13107876                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.lsq.thread0.forwLoads           1204                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.squashedLoads        47565                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.squashedStores        10394                       # Number of stores squashed
system.cpu12.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu12.iew.predictedNotTakenIncorrect        74157                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.predictedTakenIncorrect        51810                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.wb_consumers             12672853523                       # num instructions consuming a value
system.cpu12.iew.wb_count                  4805769189                       # cumulative count of insts written-back
system.cpu12.iew.wb_fanout                   0.355104                       # average fanout of values written-back
system.cpu12.iew.wb_producers              4500177331                       # num instructions producing a value
system.cpu12.iew.wb_rate                     2.116599                       # insts written-back per cycle
system.cpu12.iew.wb_sent                   4805772837                       # cumulative count of insts sent to commit
system.cpu12.int_regfile_reads            11455771860                       # number of integer regfile reads
system.cpu12.int_regfile_writes            6109320036                       # number of integer regfile writes
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu12.ipc                             0.469233                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.469233                       # IPC: Total IPC of All Threads
system.cpu12.iq.FU_type_0::No_OpClass       110968820      2.29%      2.29% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu          3904952414     80.45%     82.74% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  1      0.00%     82.74% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv           776383911     16.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMultAcc             0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMisc                0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 1      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdDiv                  0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAdd            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAlu            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceCmp            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAes                  0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAesMix               0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash             0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma2            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma3            0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdPredAlu              0      0.00%     98.73% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead           61468392      1.27%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              7620      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemRead            40      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total           4853781207                       # Type of FU issued
system.cpu12.iq.fp_alu_accesses                    61                       # Number of floating point alu accesses
system.cpu12.iq.fp_inst_queue_reads               110                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_wakeup_accesses           17                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_writes               21                       # Number of floating instruction queue writes
system.cpu12.iq.fu_busy_cnt                  14787252                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.003047                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu               5777298     39.07%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMultAcc               0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMisc                  0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdDiv                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAdd              0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAlu              0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceCmp              0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAes                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAesMix                 0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash               0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash2              0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash             0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash2            0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma2              0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma3              0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdPredAlu                0      0.00%     39.07% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead              9009936     60.93%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   6      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemRead              12      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.int_alu_accesses           4757599578                       # Number of integer alu accesses
system.cpu12.iq.int_inst_queue_reads      11992877361                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_wakeup_accesses   4805769172                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.int_inst_queue_writes      4821543145                       # Number of integer instruction queue writes
system.cpu12.iq.iqInstsAdded               4812331570                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqInstsIssued              4853781207                       # Number of instructions issued
system.cpu12.iq.iqNonSpecInstsAdded              2410                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqSquashedInstsExamined       9209184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedInstsIssued           15295                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedNonSpecRemoved         2387                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.iqSquashedOperandsExamined     30376212                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.issued_per_cycle::samples   2270512517                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       2.137747                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.997926                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0          18701434      0.82%      0.82% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1         501103326     22.07%     22.89% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2        1193192950     52.55%     75.45% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3         334463307     14.73%     90.18% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4         196575394      8.66%     98.83% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5           4739746      0.21%     99.04% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6           6612536      0.29%     99.33% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7           7764054      0.34%     99.68% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8           7359770      0.32%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total    2270512517                       # Number of insts issued each cycle
system.cpu12.iq.rate                         2.137745                       # Inst issue rate
system.cpu12.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu12.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu12.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu12.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.wrAccesses                     24915                       # TLB accesses on write requests
system.cpu12.itb.wrMisses                        1223                       # TLB misses on write requests
system.cpu12.memDep0.conflictingLoads            4301                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            837                       # Number of conflicting stores.
system.cpu12.memDep0.insertedLoads           13542803                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores             14571                       # Number of stores inserted to the mem dependence unit.
system.cpu12.misc_regfile_reads             337417279                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu12.numCycles                     2270514957                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean     3765338892                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value   3765338892                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value   3765338892                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  756256447206                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED   3765338892                       # Cumulative time (in ticks) in various power states
system.cpu12.quiesceCycles                   11832749                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.rename.BlockCycles              24778503                       # Number of cycles rename is blocking
system.cpu12.rename.CommittedMaps          7517142777                       # Number of HB maps that are committed
system.cpu12.rename.IQFullEvents           1330844106                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.IdleCycles              392088493                       # Number of cycles rename is idle
system.cpu12.rename.ROBFullEvents             2876777                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.RenameLookups         19131777337                       # Number of register rename lookups that rename has made
system.cpu12.rename.RenamedInsts           4812955804                       # Number of instructions processed by rename
system.cpu12.rename.RenamedOperands        7532367340                       # Number of destination operands rename has renamed
system.cpu12.rename.RunCycles               407018846                       # Number of cycles rename is running
system.cpu12.rename.SquashCycles               123424                       # Number of cycles rename is squashing
system.cpu12.rename.UnblockCycles          1446502434                       # Number of cycles rename is unblocking
system.cpu12.rename.UndoneMaps               15224502                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.fp_rename_lookups              15                       # Number of floating rename lookups
system.cpu12.rename.int_rename_lookups    11378887475                       # Number of integer rename lookups
system.cpu12.rename.serializeStallCycles          817                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.serializingInsts               30                       # count of serializing insts renamed
system.cpu12.rename.skidInsts              2737565069                       # count of insts added to the skid buffer
system.cpu12.rename.tempSerializingInsts           29                       # count of temporary serializing insts renamed
system.cpu12.rob.rob_reads                 6954447983                       # The number of ROB reads
system.cpu12.rob.rob_writes                9625873213                       # The number of ROB writes
system.cpu12.timesIdled                           154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu13.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu13.branchPred.BTBLookups          126245197                       # Number of BTB lookups
system.cpu13.branchPred.RASInCorrect               32                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.condIncorrect          128259                       # Number of conditional branches incorrect
system.cpu13.branchPred.condPredicted       251696376                       # Number of conditional branches predicted
system.cpu13.branchPred.indirectHits        125956694                       # Number of indirect target hits.
system.cpu13.branchPred.indirectLookups     126245197                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectMisses         288503                       # Number of indirect misses.
system.cpu13.branchPred.lookups             251696376                       # Number of BP lookups
system.cpu13.branchPred.usedRAS                  3571                       # Number of times the RAS was used to get a target.
system.cpu13.branchPredindirectMispredicted         3207                       # Number of mispredicted indirect branches.
system.cpu13.cc_regfile_reads              7459951591                       # number of cc regfile reads
system.cpu13.cc_regfile_writes             1418398287                       # number of cc regfile writes
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed
system.cpu13.commit.branchMispredicts          128511                       # The number of times a branch was mispredicted
system.cpu13.commit.branches                250829130                       # Number of branches committed
system.cpu13.commit.bw_lim_events           128504890                       # number cycles where commit BW limit reached
system.cpu13.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.commitSquashedInsts       9393367                       # The number of squashed insts skipped by commit
system.cpu13.commit.committedInsts         1070610951                       # Number of instructions committed
system.cpu13.commit.committedOps           4814606231                       # Number of ops (including micro ops) committed
system.cpu13.commit.committed_per_cycle::samples   2271449938                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.119618                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.033203                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     31086109      1.37%      1.37% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1   1552492789     68.35%     69.72% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       268988      0.01%     69.73% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3    336748764     14.83%     84.55% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         4729      0.00%     84.55% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5    111158739      4.89%     89.45% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6    110817067      4.88%     94.33% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7       367863      0.02%     94.34% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8    128504890      5.66%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total   2271449938                       # Number of insts commited each cycle
system.cpu13.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu13.commit.function_calls                 14                       # Number of function calls committed.
system.cpu13.commit.int_insts              4703282926                       # Number of committed integer instructions.
system.cpu13.commit.loads                    14539168                       # Number of loads committed
system.cpu13.commit.membars                        14                       # Number of memory barriers committed
system.cpu13.commit.op_class_0::No_OpClass    110963108      2.30%      2.30% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu     3912855424     81.27%     83.58% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             1      0.00%     83.58% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv      776244352     16.12%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMultAcc            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMisc            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            1      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdDiv             0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAdd            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAlu            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceCmp            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAes             0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAesMix            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma2            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma3            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdPredAlu            0      0.00%     99.70% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead      14539160      0.30%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total      4814606231                       # Class of committed instruction
system.cpu13.commit.refs                     14543345                       # Number of memory references committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu13.committedInsts                1070610951                       # Number of Instructions Simulated
system.cpu13.committedOps                  4814606231                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.122791                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.122791                       # CPI: Total CPI of All Threads
system.cpu13.decode.BlockedCycles          1471130496                       # Number of cycles decode is blocked
system.cpu13.decode.DecodedInsts           4825304412                       # Number of instructions handled by decode
system.cpu13.decode.IdleCycles              196255570                       # Number of cycles decode is idle
system.cpu13.decode.RunCycles                18658374                       # Number of cycles decode is running
system.cpu13.decode.SquashCycles               128516                       # Number of cycles decode is squashing
system.cpu13.decode.UnblockCycles           586508576                       # Number of cycles decode is unblocking
system.cpu13.dtb.rdAccesses                  14579353                       # TLB accesses on read requests
system.cpu13.dtb.rdMisses                          28                       # TLB misses on read requests
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.wrAccesses                      6923                       # TLB accesses on write requests
system.cpu13.dtb.wrMisses                          33                       # TLB misses on write requests
system.cpu13.fetch.Branches                 251696376                       # Number of branches that fetch encountered
system.cpu13.fetch.CacheLines                   41963                       # Number of cache lines fetched
system.cpu13.fetch.Cycles                  2272475527                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.IcacheSquashes                 620                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.IcacheWaitRetryStallCycles          182                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.Insts                   1074073876                       # Number of instructions fetch has processed
system.cpu13.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu13.fetch.MiscStallCycles               8460                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles        15325                       # Number of stall cycles due to pending traps
system.cpu13.fetch.SquashCycles                257032                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.TlbCycles                        4                       # Number of cycles fetch has spent waiting for tlb
system.cpu13.fetch.branchRate                0.110749                       # Number of branch fetches per cycle
system.cpu13.fetch.icacheStallCycles            53518                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.predictedBranches        125960265                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.rate                      0.472602                       # Number of inst fetches per cycle
system.cpu13.fetch.rateDist::samples       2272681532                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.125144                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.377939                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0             1576080801     69.35%     69.35% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                 574841      0.03%     69.37% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2               55970811      2.46%     71.84% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3               13820239      0.61%     72.45% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4               55660327      2.45%     74.89% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                 158171      0.01%     74.90% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6               55400528      2.44%     77.34% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                 163020      0.01%     77.35% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8              514852794     22.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total         2272681532                       # Number of instructions fetched each cycle (Total)
system.cpu13.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu13.idleCycles                          1269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.iew.branchMispredicts             132041                       # Number of branch mispredicts detected at execute
system.cpu13.iew.exec_branches              250940571                       # Number of branches executed
system.cpu13.iew.exec_nop                           0                       # number of nop insts executed
system.cpu13.iew.exec_rate                   2.142473                       # Inst execution rate
system.cpu13.iew.exec_refs                   66376362                       # number of memory reference insts executed
system.cpu13.iew.exec_stores                     6923                       # Number of stores executed
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.iewBlockCycles               1104660                       # Number of cycles IEW is blocking
system.cpu13.iew.iewDispLoadInsts            14601967                       # Number of dispatched load instructions
system.cpu13.iew.iewDispNonSpecInsts             1987                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewDispSquashedInsts            1070                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispStoreInsts              14842                       # Number of dispatched store instructions
system.cpu13.iew.iewDispatchedInsts        4823999797                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewExecLoadInsts            66369439                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts           71935                       # Number of squashed instructions skipped in execute
system.cpu13.iew.iewExecutedInsts          4869160550                       # Number of executed instructions
system.cpu13.iew.iewIQFullEvents                  117                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.iewSquashCycles               128516                       # Number of cycles IEW is squashing
system.cpu13.iew.iewUnblockCycles                 133                       # Number of cycles IEW is unblocking
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.cacheBlocked     14161410                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.lsq.thread0.forwLoads           1191                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.squashedLoads        62796                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.squashedStores        10665                       # Number of stores squashed
system.cpu13.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu13.iew.predictedNotTakenIncorrect        74888                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.predictedTakenIncorrect        57153                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.wb_consumers             12686259116                       # num instructions consuming a value
system.cpu13.iew.wb_count                  4817341040                       # cumulative count of insts written-back
system.cpu13.iew.wb_fanout                   0.355471                       # average fanout of values written-back
system.cpu13.iew.wb_producers              4509603183                       # num instructions producing a value
system.cpu13.iew.wb_rate                     2.119672                       # insts written-back per cycle
system.cpu13.iew.wb_sent                   4817346041                       # cumulative count of insts sent to commit
system.cpu13.int_regfile_reads            11476122842                       # number of integer regfile reads
system.cpu13.int_regfile_writes            6118802012                       # number of integer regfile writes
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu13.ipc                             0.471078                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.471078                       # IPC: Total IPC of All Threads
system.cpu13.iq.FU_type_0::No_OpClass       110969359      2.28%      2.28% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu          3915489778     80.41%     82.69% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  1      0.00%     82.69% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv           776385370     15.94%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 1      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMultAcc             0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMisc                0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 1      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdDiv                  0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAdd            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAlu            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceCmp            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAes                  0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAesMix               0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash             0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma2            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma3            0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdPredAlu              0      0.00%     98.64% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead           66380386      1.36%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              7544      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemRead            42      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total           4869232490                       # Type of FU issued
system.cpu13.iq.fp_alu_accesses                    63                       # Number of floating point alu accesses
system.cpu13.iq.fp_inst_queue_reads               115                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_writes               55                       # Number of floating instruction queue writes
system.cpu13.iq.fu_busy_cnt                  15960954                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.003278                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu               6233370     39.05%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMultAcc               0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMisc                  0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdDiv                    0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAdd              0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAlu              0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceCmp              0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAes                    0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAesMix                 0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash               0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash2              0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash             0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash2            0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma2              0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma3              0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdPredAlu                0      0.00%     39.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead              9727568     60.95%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   5      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemRead              11      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.int_alu_accesses           4774224022                       # Number of integer alu accesses
system.cpu13.iq.int_inst_queue_reads      12027133058                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_wakeup_accesses   4817341022                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.int_inst_queue_writes      4833393280                       # Number of integer instruction queue writes
system.cpu13.iq.iqInstsAdded               4823994226                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqInstsIssued              4869232490                       # Number of instructions issued
system.cpu13.iq.iqNonSpecInstsAdded              5571                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqSquashedInstsExamined       9393536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedInstsIssued           25712                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedNonSpecRemoved         5548                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.iqSquashedOperandsExamined     30677768                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.issued_per_cycle::samples   2272681532                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       2.142505                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.006906                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0          18133573      0.80%      0.80% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1         501263307     22.06%     22.85% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2        1193382358     52.51%     75.36% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3         334603142     14.72%     90.09% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4         196786020      8.66%     98.75% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5           5069354      0.22%     98.97% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6           7147223      0.31%     99.28% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7           8351587      0.37%     99.65% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8           7944968      0.35%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total    2272681532                       # Number of insts issued each cycle
system.cpu13.iq.rate                         2.142504                       # Inst issue rate
system.cpu13.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu13.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu13.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu13.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.wrAccesses                     45625                       # TLB accesses on write requests
system.cpu13.itb.wrMisses                        3671                       # TLB misses on write requests
system.cpu13.memDep0.conflictingLoads            7031                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           1742                       # Number of conflicting stores.
system.cpu13.memDep0.insertedLoads           14601967                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             14842                       # Number of stores inserted to the mem dependence unit.
system.cpu13.misc_regfile_reads             346533842                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu13.numCycles                     2272682801                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean     3041447508                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value   3041447508                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value   3041447508                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  756980338590                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED   3041447508                       # Cumulative time (in ticks) in various power states
system.cpu13.quiesceCycles                    9664905                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.rename.BlockCycles              24702439                       # Number of cycles rename is blocking
system.cpu13.rename.CommittedMaps          7532806065                       # Number of HB maps that are committed
system.cpu13.rename.IQFullEvents           1330938422                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.IdleCycles              392433830                       # Number of cycles rename is idle
system.cpu13.rename.ROBFullEvents             3112023                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.RenameLookups         19160537121                       # Number of register rename lookups that rename has made
system.cpu13.rename.RenamedInsts           4824660799                       # Number of instructions processed by rename
system.cpu13.rename.RenamedOperands        7548331037                       # Number of destination operands rename has renamed
system.cpu13.rename.RunCycles               408428582                       # Number of cycles rename is running
system.cpu13.rename.SquashCycles               128516                       # Number of cycles rename is squashing
system.cpu13.rename.UnblockCycles          1446986414                       # Number of cycles rename is unblocking
system.cpu13.rename.UndoneMaps               15524912                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.fp_rename_lookups              45                       # Number of floating rename lookups
system.cpu13.rename.int_rename_lookups    11391712031                       # Number of integer rename lookups
system.cpu13.rename.serializeStallCycles         1751                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.serializingInsts               42                       # count of serializing insts renamed
system.cpu13.rename.skidInsts              2739314443                       # count of insts added to the skid buffer
system.cpu13.rename.tempSerializingInsts           43                       # count of temporary serializing insts renamed
system.cpu13.rob.rob_reads                 6966944607                       # The number of ROB reads
system.cpu13.rob.rob_writes                9649230916                       # The number of ROB writes
system.cpu13.timesIdled                            47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu14.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu14.branchPred.BTBLookups          127551447                       # Number of BTB lookups
system.cpu14.branchPred.RASInCorrect               32                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.condIncorrect          126489                       # Number of conditional branches incorrect
system.cpu14.branchPred.condPredicted       253769711                       # Number of conditional branches predicted
system.cpu14.branchPred.indirectHits        126989548                       # Number of indirect target hits.
system.cpu14.branchPred.indirectLookups     127551447                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectMisses         561899                       # Number of indirect misses.
system.cpu14.branchPred.lookups             253769711                       # Number of BP lookups
system.cpu14.branchPred.usedRAS                   776                       # Number of times the RAS was used to get a target.
system.cpu14.branchPredindirectMispredicted         3651                       # Number of mispredicted indirect branches.
system.cpu14.cc_regfile_reads              7470329071                       # number of cc regfile reads
system.cpu14.cc_regfile_writes             1424619705                       # number of cc regfile writes
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed
system.cpu14.commit.branchMispredicts          126605                       # The number of times a branch was mispredicted
system.cpu14.commit.branches                252909178                       # Number of branches committed
system.cpu14.commit.bw_lim_events           129814345                       # number cycles where commit BW limit reached
system.cpu14.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.commitSquashedInsts       9321908                       # The number of squashed insts skipped by commit
system.cpu14.commit.committedInsts         1075793721                       # Number of instructions committed
system.cpu14.commit.committedOps           4826036011                       # Number of ops (including micro ops) committed
system.cpu14.commit.committed_per_cycle::samples   2275195590                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     2.121152                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.037427                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     33145626      1.46%      1.46% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1   1552556578     68.24%     69.70% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       269356      0.01%     69.71% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3    337077522     14.82%     84.52% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         4564      0.00%     84.52% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5    111150201      4.89%     89.41% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6    110817652      4.87%     94.28% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7       359746      0.02%     94.29% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8    129814345      5.71%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total   2275195590                       # Number of insts commited each cycle
system.cpu14.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu14.commit.function_calls                 14                       # Number of function calls committed.
system.cpu14.commit.int_insts              4714721160                       # Number of committed integer instructions.
system.cpu14.commit.loads                    15579055                       # Number of loads committed
system.cpu14.commit.membars                        14                       # Number of memory barriers committed
system.cpu14.commit.op_class_0::No_OpClass    110963123      2.30%      2.30% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu     3923245455     81.29%     83.59% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             1      0.00%     83.59% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv      776244199     16.08%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMultAcc            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMisc            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            1      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdDiv             0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAdd            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAlu            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceCmp            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAes             0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAesMix            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma2            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma3            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdPredAlu            0      0.00%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead      15579047      0.32%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         4169      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total      4826036011                       # Class of committed instruction
system.cpu14.commit.refs                     15583232                       # Number of memory references committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu14.committedInsts                1075793721                       # Number of Instructions Simulated
system.cpu14.committedOps                  4826036011                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.116037                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.116037                       # CPI: Total CPI of All Threads
system.cpu14.decode.BlockedCycles          1473175848                       # Number of cycles decode is blocked
system.cpu14.decode.DecodedInsts           4836664876                       # Number of instructions handled by decode
system.cpu14.decode.IdleCycles              196404717                       # Number of cycles decode is idle
system.cpu14.decode.RunCycles                19838127                       # Number of cycles decode is running
system.cpu14.decode.SquashCycles               126610                       # Number of cycles decode is squashing
system.cpu14.decode.UnblockCycles           586872250                       # Number of cycles decode is unblocking
system.cpu14.dtb.rdAccesses                  15617275                       # TLB accesses on read requests
system.cpu14.dtb.rdMisses                          26                       # TLB misses on read requests
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.wrAccesses                      7227                       # TLB accesses on write requests
system.cpu14.dtb.wrMisses                          33                       # TLB misses on write requests
system.cpu14.fetch.Branches                 253769711                       # Number of branches that fetch encountered
system.cpu14.fetch.CacheLines                   32428                       # Number of cache lines fetched
system.cpu14.fetch.Cycles                  2276238785                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.IcacheSquashes                 986                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.IcacheWaitRetryStallCycles          157                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.Insts                   1079231925                       # Number of instructions fetch has processed
system.cpu14.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu14.fetch.MiscStallCycles               8363                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles         3132                       # Number of stall cycles due to pending traps
system.cpu14.fetch.SquashCycles                253220                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.TlbCycles                      508                       # Number of cycles fetch has spent waiting for tlb
system.cpu14.fetch.branchRate                0.111478                       # Number of branch fetches per cycle
system.cpu14.fetch.icacheStallCycles            39997                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.predictedBranches        126990324                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.rate                      0.474092                       # Number of inst fetches per cycle
system.cpu14.fetch.rateDist::samples       2276417552                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            2.126662                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.377917                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0             1577497380     69.30%     69.30% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                1035638      0.05%     69.34% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2               55571437      2.44%     71.78% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3               15270381      0.67%     72.45% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4               55222771      2.43%     74.88% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                 584870      0.03%     74.91% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6               54960557      2.41%     77.32% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                 593399      0.03%     77.35% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8              515681119     22.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total         2276417552                       # Number of instructions fetched each cycle (Total)
system.cpu14.fp_regfile_reads                       9                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu14.idleCycles                          1825                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.iew.branchMispredicts             128535                       # Number of branch mispredicts detected at execute
system.cpu14.iew.exec_branches              253014914                       # Number of branches executed
system.cpu14.iew.exec_nop                           0                       # number of nop insts executed
system.cpu14.iew.exec_rate                   2.145634                       # Inst execution rate
system.cpu14.iew.exec_refs                   71230770                       # number of memory reference insts executed
system.cpu14.iew.exec_stores                     7227                       # Number of stores executed
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.iewBlockCycles               1098093                       # Number of cycles IEW is blocking
system.cpu14.iew.iewDispLoadInsts            15631555                       # Number of dispatched load instructions
system.cpu14.iew.iewDispNonSpecInsts              141                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewDispSquashedInsts            1421                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispStoreInsts              14239                       # Number of dispatched store instructions
system.cpu14.iew.iewDispatchedInsts        4835358099                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewExecLoadInsts            71223543                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts           69076                       # Number of squashed instructions skipped in execute
system.cpu14.iew.iewExecutedInsts          4884362946                       # Number of executed instructions
system.cpu14.iew.iewIQFullEvents                  123                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewLSQFullEvents                  45                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.iewSquashCycles               126610                       # Number of cycles IEW is squashing
system.cpu14.iew.iewUnblockCycles                 209                       # Number of cycles IEW is unblocking
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.cacheBlocked     15204694                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.lsq.thread0.forwLoads           1191                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.squashedLoads        52497                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.squashedStores        10062                       # Number of stores squashed
system.cpu14.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu14.iew.predictedNotTakenIncorrect        73724                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.predictedTakenIncorrect        54811                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.wb_consumers             12696899165                       # num instructions consuming a value
system.cpu14.iew.wb_count                  4828731067                       # cumulative count of insts written-back
system.cpu14.iew.wb_fanout                   0.355864                       # average fanout of values written-back
system.cpu14.iew.wb_producers              4518364588                       # num instructions producing a value
system.cpu14.iew.wb_rate                     2.121196                       # insts written-back per cycle
system.cpu14.iew.wb_sent                   4828734067                       # cumulative count of insts sent to commit
system.cpu14.int_regfile_reads            11496201604                       # number of integer regfile reads
system.cpu14.int_regfile_writes            6128125231                       # number of integer regfile writes
system.cpu14.interrupts.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu14.ipc                             0.472582                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.472582                       # IPC: Total IPC of All Threads
system.cpu14.iq.FU_type_0::No_OpClass       110968484      2.27%      2.27% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu          3925836740     80.37%     82.65% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  1      0.00%     82.65% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv           776385682     15.90%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 1      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMultAcc             0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMisc                0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 1      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdDiv                  0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAdd            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAlu            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceCmp            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAes                  0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAesMix               0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash             0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma2            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma3            0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdPredAlu              0      0.00%     98.54% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead           71233187      1.46%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              7891      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemRead            32      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total           4884432027                       # Type of FU issued
system.cpu14.iq.fp_alu_accesses                    48                       # Number of floating point alu accesses
system.cpu14.iq.fp_inst_queue_reads                90                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_writes               55                       # Number of floating instruction queue writes
system.cpu14.iq.fu_busy_cnt                  17139516                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.003509                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu               6689936     39.03%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMultAcc               0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMisc                  0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdDiv                    0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAdd              0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAlu              0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceCmp              0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAes                    0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAesMix                 0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash               0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash2              0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash             0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash2            0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma2              0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma3              0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdPredAlu                0      0.00%     39.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead             10449570     60.97%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   4      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemRead               6      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.int_alu_accesses           4790603011                       # Number of integer alu accesses
system.cpu14.iq.int_inst_queue_reads      12062441425                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_wakeup_accesses   4828731049                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.int_inst_queue_writes      4844680104                       # Number of integer instruction queue writes
system.cpu14.iq.iqInstsAdded               4835357730                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqInstsIssued              4884432027                       # Number of instructions issued
system.cpu14.iq.iqNonSpecInstsAdded               369                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqSquashedInstsExamined       9322058                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedInstsIssued           20398                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedNonSpecRemoved          346                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.iqSquashedOperandsExamined     30627529                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.issued_per_cycle::samples   2276417552                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       2.145666                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.016939                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0          19179617      0.84%      0.84% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1         501429118     22.03%     22.87% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2        1193580508     52.43%     75.30% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3         334728456     14.70%     90.01% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4         196975947      8.65%     98.66% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5           5390512      0.24%     98.90% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6           7667409      0.34%     99.23% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7           8932157      0.39%     99.63% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8           8533828      0.37%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total    2276417552                       # Number of insts issued each cycle
system.cpu14.iq.rate                         2.145664                       # Inst issue rate
system.cpu14.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu14.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu14.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu14.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu14.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.wrAccesses                     33299                       # TLB accesses on write requests
system.cpu14.itb.wrMisses                         880                       # TLB misses on write requests
system.cpu14.memDep0.conflictingLoads            2934                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            185                       # Number of conflicting stores.
system.cpu14.memDep0.insertedLoads           15631555                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores             14239                       # Number of stores inserted to the mem dependence unit.
system.cpu14.misc_regfile_reads             355531737                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu14.numCycles                     2276419377                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean     1795294242                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value   1795294242                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value   1795294242                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  758226491856                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED   1795294242                       # Cumulative time (in ticks) in various power states
system.cpu14.quiesceCycles                    5928329                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.rename.BlockCycles              26291338                       # Number of cycles rename is blocking
system.cpu14.rename.CommittedMaps          7548403900                       # Number of HB maps that are committed
system.cpu14.rename.IQFullEvents           1331566245                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.IdleCycles              392748366                       # Number of cycles rename is idle
system.cpu14.rename.ROBFullEvents             3335126                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.RenameLookups         19188508052                       # Number of register rename lookups that rename has made
system.cpu14.rename.RenamedInsts           4836018171                       # Number of instructions processed by rename
system.cpu14.rename.RenamedOperands        7563848376                       # Number of destination operands rename has renamed
system.cpu14.rename.RunCycles               409771092                       # Number of cycles rename is running
system.cpu14.rename.SQFullEvents                  553                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.SquashCycles               126610                       # Number of cycles rename is squashing
system.cpu14.rename.UnblockCycles          1447479103                       # Number of cycles rename is unblocking
system.cpu14.rename.UndoneMaps               15444416                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.fp_rename_lookups              45                       # Number of floating rename lookups
system.cpu14.rename.int_rename_lookups    11404144333                       # Number of integer rename lookups
system.cpu14.rename.serializeStallCycles         1043                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.serializingInsts               27                       # count of serializing insts renamed
system.cpu14.rename.skidInsts              2741938500                       # count of insts added to the skid buffer
system.cpu14.rename.tempSerializingInsts           26                       # count of temporary serializing insts renamed
system.cpu14.rob.rob_reads                 6980739125                       # The number of ROB reads
system.cpu14.rob.rob_writes                9671937989                       # The number of ROB writes
system.cpu14.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu15.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu15.branchPred.BTBLookups          127845674                       # Number of BTB lookups
system.cpu15.branchPred.RASInCorrect               37                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.condIncorrect          124740                       # Number of conditional branches incorrect
system.cpu15.branchPred.condPredicted       255255820                       # Number of conditional branches predicted
system.cpu15.branchPred.indirectHits        127732968                       # Number of indirect target hits.
system.cpu15.branchPred.indirectLookups     127845674                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectMisses         112706                       # Number of indirect misses.
system.cpu15.branchPred.lookups             255255820                       # Number of BP lookups
system.cpu15.branchPred.usedRAS                   294                       # Number of times the RAS was used to get a target.
system.cpu15.branchPredindirectMispredicted         2760                       # Number of mispredicted indirect branches.
system.cpu15.cc_regfile_reads              7477783425                       # number of cc regfile reads
system.cpu15.cc_regfile_writes             1429096671                       # number of cc regfile writes
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed
system.cpu15.commit.branchMispredicts          124862                       # The number of times a branch was mispredicted
system.cpu15.commit.branches                254395902                       # Number of branches committed
system.cpu15.commit.bw_lim_events           131104035                       # number cycles where commit BW limit reached
system.cpu15.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.commitSquashedInsts       9297546                       # The number of squashed insts skipped by commit
system.cpu15.commit.committedInsts         1078944331                       # Number of instructions committed
system.cpu15.commit.committedOps           4833925297                       # Number of ops (including micro ops) committed
system.cpu15.commit.committed_per_cycle::samples   2280585291                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.119599                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.040937                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     37445137      1.64%      1.64% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1   1552612821     68.08%     69.72% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       264687      0.01%     69.73% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3    337400795     14.79%     84.53% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         4235      0.00%     84.53% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5    110862636      4.86%     89.39% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6    110818298      4.86%     94.25% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        72647      0.00%     94.25% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8    131104035      5.75%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total   2280585291                       # Number of insts commited each cycle
system.cpu15.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu15.commit.function_calls                 14                       # Number of function calls committed.
system.cpu15.commit.int_insts              4722900973                       # Number of committed integer instructions.
system.cpu15.commit.loads                    16324310                       # Number of loads committed
system.cpu15.commit.membars                        14                       # Number of memory barriers committed
system.cpu15.commit.op_class_0::No_OpClass    110959751      2.30%      2.30% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu     3930406587     81.31%     83.60% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             1      0.00%     83.60% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv      776230466     16.06%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMultAcc            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMisc            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            1      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdDiv             0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAdd            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAlu            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceCmp            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAes             0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAesMix            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma2            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma3            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdPredAlu            0      0.00%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead      16324302      0.34%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         4173      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total      4833925297                       # Class of committed instruction
system.cpu15.commit.refs                     16328491                       # Number of memory references committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu15.committedInsts                1078944331                       # Number of Instructions Simulated
system.cpu15.committedOps                  4833925297                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.114848                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.114848                       # CPI: Total CPI of All Threads
system.cpu15.decode.BlockedCycles          1477440902                       # Number of cycles decode is blocked
system.cpu15.decode.DecodedInsts           4844510627                       # Number of instructions handled by decode
system.cpu15.decode.IdleCycles              196560573                       # Number of cycles decode is idle
system.cpu15.decode.RunCycles                20448211                       # Number of cycles decode is running
system.cpu15.decode.SquashCycles               124867                       # Number of cycles decode is squashing
system.cpu15.decode.UnblockCycles           587226988                       # Number of cycles decode is unblocking
system.cpu15.dtb.rdAccesses                  16364574                       # TLB accesses on read requests
system.cpu15.dtb.rdMisses                          26                       # TLB misses on read requests
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.wrAccesses                      6548                       # TLB accesses on write requests
system.cpu15.dtb.wrMisses                          33                       # TLB misses on write requests
system.cpu15.fetch.Branches                 255255820                       # Number of branches that fetch encountered
system.cpu15.fetch.CacheLines                   26914                       # Number of cache lines fetched
system.cpu15.fetch.Cycles                  2281632112                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.IcacheSquashes                 418                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.IcacheWaitRetryStallCycles          174                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.Insts                   1082370561                       # Number of instructions fetch has processed
system.cpu15.fetch.MiscStallCycles               8491                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles         2948                       # Number of stall cycles due to pending traps
system.cpu15.fetch.SquashCycles                249734                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.branchRate                0.111866                       # Number of branch fetches per cycle
system.cpu15.fetch.icacheStallCycles            32949                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.predictedBranches        127733262                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.rate                      0.474349                       # Number of inst fetches per cycle
system.cpu15.fetch.rateDist::samples       2281801541                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            2.125048                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.376790                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0             1581586996     69.31%     69.31% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                 639874      0.03%     69.34% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2               56034410      2.46%     71.80% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3               15845709      0.69%     72.49% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4               55364129      2.43%     74.92% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                 155643      0.01%     74.92% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6               55389225      2.43%     77.35% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                 162590      0.01%     77.36% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8              516622965     22.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total         2281801541                       # Number of instructions fetched each cycle (Total)
system.cpu15.fp_regfile_reads                      11                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                     65                       # number of floating regfile writes
system.cpu15.idleCycles                          1628                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.iew.branchMispredicts             126627                       # Number of branch mispredicts detected at execute
system.cpu15.iew.exec_branches              254508540                       # Number of branches executed
system.cpu15.iew.exec_nop                           0                       # number of nop insts executed
system.cpu15.iew.exec_rate                   2.145685                       # Inst execution rate
system.cpu15.iew.exec_refs                   75730308                       # number of memory reference insts executed
system.cpu15.iew.exec_stores                     6548                       # Number of stores executed
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.iewBlockCycles               1093041                       # Number of cycles IEW is blocking
system.cpu15.iew.iewDispLoadInsts            16381367                       # Number of dispatched load instructions
system.cpu15.iew.iewDispNonSpecInsts              200                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewDispSquashedInsts            1075                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispStoreInsts              12123                       # Number of dispatched store instructions
system.cpu15.iew.iewDispatchedInsts        4843223041                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewExecLoadInsts            75723760                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts           68715                       # Number of squashed instructions skipped in execute
system.cpu15.iew.iewExecutedInsts          4896030671                       # Number of executed instructions
system.cpu15.iew.iewIQFullEvents                   64                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.iewSquashCycles               124867                       # Number of cycles IEW is squashing
system.cpu15.iew.iewUnblockCycles                  72                       # Number of cycles IEW is unblocking
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.cacheBlocked     16239540                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.lsq.thread0.forwLoads           1146                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.squashedLoads        57054                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.squashedStores         7942                       # Number of stores squashed
system.cpu15.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu15.iew.predictedNotTakenIncorrect        72249                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.predictedTakenIncorrect        54378                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.wb_consumers             12709131881                       # num instructions consuming a value
system.cpu15.iew.wb_count                  4836646009                       # cumulative count of insts written-back
system.cpu15.iew.wb_fanout                   0.356089                       # average fanout of values written-back
system.cpu15.iew.wb_producers              4525581376                       # num instructions producing a value
system.cpu15.iew.wb_rate                     2.119660                       # insts written-back per cycle
system.cpu15.iew.wb_sent                   4836649395                       # cumulative count of insts sent to commit
system.cpu15.int_regfile_reads            11512582440                       # number of integer regfile reads
system.cpu15.int_regfile_writes            6134803001                       # number of integer regfile writes
system.cpu15.interrupts.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu15.ipc                             0.472847                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.472847                       # IPC: Total IPC of All Threads
system.cpu15.iq.FU_type_0::No_OpClass       110964196      2.27%      2.27% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu          3933025051     80.33%     82.60% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  2      0.00%     82.60% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv           776369390     15.86%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 1      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMultAcc             0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMisc                0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 1      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdDiv                  0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAdd            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAlu            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceCmp            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAes                  0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAesMix               0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash             0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma2            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma3            0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdPredAlu              0      0.00%     98.45% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead           75733622      1.55%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              7089      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemRead            31      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total           4896099393                       # Type of FU issued
system.cpu15.iq.fp_alu_accesses                    49                       # Number of floating point alu accesses
system.cpu15.iq.fp_inst_queue_reads                92                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_wakeup_accesses           20                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_writes               41                       # Number of floating instruction queue writes
system.cpu15.iq.fu_busy_cnt                  18299554                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.003738                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu               7147474     39.06%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMultAcc               0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMisc                  0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdDiv                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAdd              0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAlu              0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceCmp              0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAes                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAesMix                 0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash               0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash2              0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash             0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash2            0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma2              0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma3              0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdPredAlu                0      0.00%     39.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead             11152070     60.94%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   4      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemRead               6      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.int_alu_accesses           4803434702                       # Number of integer alu accesses
system.cpu15.iq.int_inst_queue_reads      12092322531                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_wakeup_accesses   4836645989                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.int_inst_queue_writes      4852520713                       # Number of integer instruction queue writes
system.cpu15.iq.iqInstsAdded               4843222514                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqInstsIssued              4896099393                       # Number of instructions issued
system.cpu15.iq.iqNonSpecInstsAdded               527                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqSquashedInstsExamined       9297711                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedInstsIssued           22749                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedNonSpecRemoved          504                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.iqSquashedOperandsExamined     30383590                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.issued_per_cycle::samples   2281801541                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       2.145717                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.026670                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0          22474441      0.98%      0.98% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1         501577901     21.98%     22.97% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2        1193777986     52.32%     75.28% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3         334855839     14.68%     89.96% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4         197165819      8.64%     98.60% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5           5418504      0.24%     98.84% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6           8187576      0.36%     99.20% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7           9231049      0.40%     99.60% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8           9112426      0.40%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total    2281801541                       # Number of insts issued each cycle
system.cpu15.iq.rate                         2.145715                       # Inst issue rate
system.cpu15.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu15.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu15.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu15.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu15.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.wrAccesses                     27302                       # TLB accesses on write requests
system.cpu15.itb.wrMisses                         397                       # TLB misses on write requests
system.cpu15.memDep0.conflictingLoads            2432                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            233                       # Number of conflicting stores.
system.cpu15.memDep0.insertedLoads           16381367                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             12123                       # Number of stores inserted to the mem dependence unit.
system.cpu15.misc_regfile_reads             363026319                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu15.numCycles                     2281803169                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.pwrStateResidencyTicks::ON  760021786098                       # Cumulative time (in ticks) in various power states
system.cpu15.quiesceCycles                     544537                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.rename.BlockCycles              30105590                       # Number of cycles rename is blocking
system.cpu15.rename.CommittedMaps          7559532621                       # Number of HB maps that are committed
system.cpu15.rename.IQFullEvents           1331131102                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.IdleCycles              393065227                       # Number of cycles rename is idle
system.cpu15.rename.ROBFullEvents             3564305                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.RenameLookups         19208296881                       # Number of register rename lookups that rename has made
system.cpu15.rename.RenamedInsts           4843875707                       # Number of instructions processed by rename
system.cpu15.rename.RenamedOperands        7574918185                       # Number of destination operands rename has renamed
system.cpu15.rename.RunCycles               410542671                       # Number of cycles rename is running
system.cpu15.rename.SquashCycles               124867                       # Number of cycles rename is squashing
system.cpu15.rename.UnblockCycles          1447961619                       # Number of cycles rename is unblocking
system.cpu15.rename.UndoneMaps               15385503                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.fp_rename_lookups              27                       # Number of floating rename lookups
system.cpu15.rename.int_rename_lookups    11412832590                       # Number of integer rename lookups
system.cpu15.rename.serializeStallCycles         1567                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.serializingInsts               37                       # count of serializing insts renamed
system.cpu15.rename.skidInsts              2742844387                       # count of insts added to the skid buffer
system.cpu15.rename.tempSerializingInsts           37                       # count of temporary serializing insts renamed
system.cpu15.rob.rob_reads                 6992704060                       # The number of ROB reads
system.cpu15.rob.rob_writes                9687662072                       # The number of ROB writes
system.cpu15.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls00.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgGap                2900647221.49                       # Average gap between requests
system.mem_ctrls00.avgMemAccLat             208845.00                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgPriority_.ruby.dir_cntrl0::samples       262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls00.avgQLat                  190095.00                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgRdQLen                     1.20                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls00.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls00.bw_read::.ruby.dir_cntrl0        21980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total               21980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::.ruby.dir_cntrl0        21980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total              21980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bytesPerActivate::samples          136                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   124.235294                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   104.875026                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    88.737335                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           61     44.85%     44.85% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           58     42.65%     87.50% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223            5      3.68%     91.18% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::320-351            1      0.74%     91.91% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::384-415           10      7.35%     99.26% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::448-479            1      0.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total          136                       # Bytes accessed per row activation
system.mem_ctrls00.bytesReadDRAM                16768                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadSys                 16768                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls00.bytes_read::.ruby.dir_cntrl0        16704                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total            16704                       # Number of bytes read from this memory
system.mem_ctrls00.masterReadAccesses::.ruby.dir_cntrl0          262                       # Per-master read serviced memory accesses
system.mem_ctrls00.masterReadAvgLat::.ruby.dir_cntrl0    208845.00                       # Per-master read average memory access latency
system.mem_ctrls00.masterReadBytes::.ruby.dir_cntrl0        16768                       # Per-master bytes read from memory
system.mem_ctrls00.masterReadRate::.ruby.dir_cntrl0 22064.053798005985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls00.masterReadTotalLat::.ruby.dir_cntrl0     54717390                       # Per-master read total memory access latency
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls00.numStayReadState               715                       # Number of times bus staying in READ state
system.mem_ctrls00.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls00.num_reads::.ruby.dir_cntrl0          261                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total               261                       # Number of read requests responded to by this memory
system.mem_ctrls00.pageHitRate                  48.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.perBankRdBursts::0              10                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1               4                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2               2                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5              12                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6               2                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7               1                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8               4                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9             133                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10             84                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11              8                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls00.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls00.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls00.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls00.rdQLenPdf::0                   247                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                    15                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.readBursts                     262                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::6                 262                       # Read request sizes (log2)
system.mem_ctrls00.readReqs                       262                       # Number of read requests accepted
system.mem_ctrls00.readRowHitRate               48.47                       # Row buffer hit rate for reads
system.mem_ctrls00.readRowHits                    127                       # Number of row buffer hits during reads
system.mem_ctrls00.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.totBusLat                  1310000                       # Total ticks spent in databus transfers
system.mem_ctrls00.totGap                759969572031                       # Total gap between requests
system.mem_ctrls00.totMemAccLat              54717390                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totQLat                   49804890                       # Total ticks spent queuing
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls00.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls00.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls00.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls00_0.actBackEnergy            1878720                       # Energy for active background per rank (pJ)
system.mem_ctrls00_0.actEnergy                 128520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00_0.actPowerDownEnergy      26481630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls00_0.averagePower          240.038848                       # Core power per rank (mW)
system.mem_ctrls00_0.memoryStateTime::IDLE      1152000                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::REF      3120000                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::SREF 759880057429                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::PRE_PDN     30201555                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::ACT      1120571                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::ACT_PDN     53894297                       # Time in different power states
system.mem_ctrls00_0.preBackEnergy             548640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00_0.preEnergy                  64515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00_0.prePowerDownEnergy      11944800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls00_0.readEnergy                271320                       # Energy for read commands per rank (pJ)
system.mem_ctrls00_0.refreshEnergy       7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00_0.selfRefreshEnergy   182373423360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls00_0.totalEnergy         182422117185                       # Total energy per rank (pJ)
system.mem_ctrls00_0.totalIdleTime       739314166303                       # Total Idle time Per DRAM Rank
system.mem_ctrls00_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls00_1.actBackEnergy           23327820                       # Energy for active background per rank (pJ)
system.mem_ctrls00_1.actEnergy                 856800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00_1.actPowerDownEnergy     321469170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls00_1.averagePower          240.549311                       # Core power per rank (mW)
system.mem_ctrls00_1.memoryStateTime::IDLE     22950000                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::REF     46540000                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::SREF 758555853192                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::PRE_PDN    635102921                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::ACT      8430600                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::ACT_PDN    704974357                       # Time in different power states
system.mem_ctrls00_1.preBackEnergy           10282560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00_1.preEnergy                 451605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00_1.prePowerDownEnergy     243874080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls00_1.readEnergy               1635060                       # Energy for read commands per rank (pJ)
system.mem_ctrls00_1.refreshEnergy       110020560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00_1.selfRefreshEnergy   182098135440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls00_1.totalEnergy         182810053095                       # Total energy per rank (pJ)
system.mem_ctrls00_1.totalIdleTime       728005264410                       # Total Idle time Per DRAM Rank
system.mem_ctrls00_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgGap                2753520383.97                       # Average gap between requests
system.mem_ctrls01.avgMemAccLat             206740.46                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgPriority_.ruby.dir_cntrl1::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls01.avgQLat                  187990.46                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgRdQLen                     1.18                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls01.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls01.bw_read::.ruby.dir_cntrl1        23243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total               23243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::.ruby.dir_cntrl1        23243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total              23243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bytesPerActivate::samples          137                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   125.197080                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   106.633986                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    86.029222                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           58     42.34%     42.34% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159           61     44.53%     86.86% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223            6      4.38%     91.24% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287            1      0.73%     91.97% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::320-351            1      0.73%     92.70% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::384-415            9      6.57%     99.27% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::448-479            1      0.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total          137                       # Bytes accessed per row activation
system.mem_ctrls01.bytesReadDRAM                17664                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadSys                 17664                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls01.bytes_read::.ruby.dir_cntrl1        17664                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total            17664                       # Number of bytes read from this memory
system.mem_ctrls01.masterReadAccesses::.ruby.dir_cntrl1          276                       # Per-master read serviced memory accesses
system.mem_ctrls01.masterReadAvgLat::.ruby.dir_cntrl1    206740.46                       # Per-master read average memory access latency
system.mem_ctrls01.masterReadBytes::.ruby.dir_cntrl1        17664                       # Per-master bytes read from memory
system.mem_ctrls01.masterReadRate::.ruby.dir_cntrl1 23243.049039120808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls01.masterReadTotalLat::.ruby.dir_cntrl1     57060366                       # Per-master read total memory access latency
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls01.numStayReadState               739                       # Number of times bus staying in READ state
system.mem_ctrls01.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls01.num_reads::.ruby.dir_cntrl1          276                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total               276                       # Number of read requests responded to by this memory
system.mem_ctrls01.pageHitRate                  48.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.perBankRdBursts::0               8                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1               2                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2               4                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4               2                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5              11                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6               2                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7               1                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8               4                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9             134                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10             84                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11             24                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls01.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls01.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls01.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls01.rdQLenPdf::0                   262                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                    14                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.readBursts                     276                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::6                 276                       # Read request sizes (log2)
system.mem_ctrls01.readReqs                       276                       # Number of read requests accepted
system.mem_ctrls01.readRowHitRate               48.55                       # Row buffer hit rate for reads
system.mem_ctrls01.readRowHits                    134                       # Number of row buffer hits during reads
system.mem_ctrls01.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.totBusLat                  1380000                       # Total ticks spent in databus transfers
system.mem_ctrls01.totGap                759971625975                       # Total gap between requests
system.mem_ctrls01.totMemAccLat              57060366                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totQLat                   51885366                       # Total ticks spent queuing
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls01.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls01.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls01.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls01_0.actBackEnergy            1374840                       # Energy for active background per rank (pJ)
system.mem_ctrls01_0.actEnergy                 121380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01_0.actPowerDownEnergy      19862220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls01_0.averagePower          240.028733                       # Core power per rank (mW)
system.mem_ctrls01_0.memoryStateTime::IDLE       858000                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::SREF 759904296574                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::PRE_PDN     22737942                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::ACT      1031250                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::ACT_PDN     40755967                       # Time in different power states
system.mem_ctrls01_0.preBackEnergy             400800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01_0.preEnergy                  45540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01_0.prePowerDownEnergy       8784480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls01_0.readEnergy                235620                       # Energy for read commands per rank (pJ)
system.mem_ctrls01_0.refreshEnergy       4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01_0.selfRefreshEnergy   182378687820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls01_0.totalEnergy         182414429820                       # Total energy per rank (pJ)
system.mem_ctrls01_0.totalIdleTime        43735818307                       # Total Idle time Per DRAM Rank
system.mem_ctrls01_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls01_1.actBackEnergy           23587170                       # Energy for active background per rank (pJ)
system.mem_ctrls01_1.actEnergy                 899640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01_1.actPowerDownEnergy     324309480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls01_1.averagePower          240.551297                       # Core power per rank (mW)
system.mem_ctrls01_1.memoryStateTime::IDLE     23220000                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::REF     46540000                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::SREF 758557410690                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::PRE_PDN    627792125                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::ACT      9011989                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::ACT_PDN    711190284                       # Time in different power states
system.mem_ctrls01_1.preBackEnergy           10381920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01_1.preEnergy                 474375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01_1.prePowerDownEnergy     241071360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls01_1.readEnergy               1756440                       # Energy for read commands per rank (pJ)
system.mem_ctrls01_1.refreshEnergy       110020560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01_1.selfRefreshEnergy   182099061480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls01_1.totalEnergy         182811562425                       # Total energy per rank (pJ)
system.mem_ctrls01_1.totalIdleTime       727232920740                       # Total Idle time Per DRAM Rank
system.mem_ctrls01_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgGap                2900655033.01                       # Average gap between requests
system.mem_ctrls02.avgMemAccLat             213937.37                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgPriority_.ruby.dir_cntrl2::samples       262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls02.avgQLat                  195187.37                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgRdQLen                     1.21                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls02.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls02.bw_read::.ruby.dir_cntrl2        22064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total               22064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::.ruby.dir_cntrl2        22064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total              22064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bytesPerActivate::samples          138                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   120.115942                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   101.633704                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    85.918232                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           66     47.83%     47.83% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           58     42.03%     89.86% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223            1      0.72%     90.58% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287            1      0.72%     91.30% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::320-351            2      1.45%     92.75% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::384-415           10      7.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total          138                       # Bytes accessed per row activation
system.mem_ctrls02.bytesReadDRAM                16768                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadSys                 16768                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls02.bytes_read::.ruby.dir_cntrl2        16768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total            16768                       # Number of bytes read from this memory
system.mem_ctrls02.masterReadAccesses::.ruby.dir_cntrl2          262                       # Per-master read serviced memory accesses
system.mem_ctrls02.masterReadAvgLat::.ruby.dir_cntrl2    213937.37                       # Per-master read average memory access latency
system.mem_ctrls02.masterReadBytes::.ruby.dir_cntrl2        16768                       # Per-master bytes read from memory
system.mem_ctrls02.masterReadRate::.ruby.dir_cntrl2 22064.053798005985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls02.masterReadTotalLat::.ruby.dir_cntrl2     56051591                       # Per-master read total memory access latency
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls02.numStayReadState               717                       # Number of times bus staying in READ state
system.mem_ctrls02.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls02.num_reads::.ruby.dir_cntrl2          262                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total               262                       # Number of read requests responded to by this memory
system.mem_ctrls02.pageHitRate                  46.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.perBankRdBursts::0               7                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1               0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2               5                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4               2                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5               8                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7               1                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8               4                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9             135                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10             85                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11             15                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls02.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls02.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls02.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls02.rdQLenPdf::0                   247                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                    15                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.readBursts                     262                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::6                 262                       # Read request sizes (log2)
system.mem_ctrls02.readReqs                       262                       # Number of read requests accepted
system.mem_ctrls02.readRowHitRate               46.18                       # Row buffer hit rate for reads
system.mem_ctrls02.readRowHits                    121                       # Number of row buffer hits during reads
system.mem_ctrls02.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.totBusLat                  1310000                       # Total ticks spent in databus transfers
system.mem_ctrls02.totGap                759971618649                       # Total gap between requests
system.mem_ctrls02.totMemAccLat              56051591                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totQLat                   51139091                       # Total ticks spent queuing
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls02.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls02.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls02.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls02_0.actBackEnergy            1524750                       # Energy for active background per rank (pJ)
system.mem_ctrls02_0.actEnergy                  99960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02_0.actPowerDownEnergy      21387540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls02_0.averagePower          240.034182                       # Core power per rank (mW)
system.mem_ctrls02_0.memoryStateTime::IDLE      1140000                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::REF      2600000                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::SREF 759889324530                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::PRE_PDN     33638629                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::ACT       830500                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::ACT_PDN     44145821                       # Time in different power states
system.mem_ctrls02_0.preBackEnergy             525600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02_0.preEnergy                  41745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02_0.prePowerDownEnergy      12998400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls02_0.readEnergy                199920                       # Energy for read commands per rank (pJ)
system.mem_ctrls02_0.refreshEnergy       6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02_0.selfRefreshEnergy   182375646660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls02_0.totalEnergy         182418570975                       # Total energy per rank (pJ)
system.mem_ctrls02_0.totalIdleTime       738956363896                       # Total Idle time Per DRAM Rank
system.mem_ctrls02_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls02_1.actBackEnergy           23959950                       # Energy for active background per rank (pJ)
system.mem_ctrls02_1.actEnergy                 913920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02_1.actPowerDownEnergy     333065250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls02_1.averagePower          240.568747                       # Core power per rank (mW)
system.mem_ctrls02_1.memoryStateTime::IDLE     23778000                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::REF     47580000                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::SREF 758540391469                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::PRE_PDN    631817737                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::ACT      8875523                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::ACT_PDN    730406119                       # Time in different power states
system.mem_ctrls02_1.preBackEnergy           10634400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02_1.preEnergy                 481965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02_1.prePowerDownEnergy     245499360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls02_1.readEnergy               1706460                       # Energy for read commands per rank (pJ)
system.mem_ctrls02_1.refreshEnergy       112479120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02_1.selfRefreshEnergy   182096083260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls02_1.totalEnergy         182824823685                       # Total energy per rank (pJ)
system.mem_ctrls02_1.totalIdleTime       729563231551                       # Total Idle time Per DRAM Rank
system.mem_ctrls02_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgGap                2846335514.43                       # Average gap between requests
system.mem_ctrls03.avgMemAccLat             216768.59                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgPriority_.ruby.dir_cntrl3::samples       267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls03.avgQLat                  198018.59                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgRdQLen                     1.22                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls03.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls03.bw_read::.ruby.dir_cntrl3        22485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total               22485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::.ruby.dir_cntrl3        22485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total              22485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bytesPerActivate::samples          147                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   115.809524                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean    97.944377                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    85.515787                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           76     51.70%     51.70% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159           58     39.46%     91.16% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223            1      0.68%     91.84% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287            1      0.68%     92.52% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::384-415           10      6.80%     99.32% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::448-479            1      0.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total          147                       # Bytes accessed per row activation
system.mem_ctrls03.bytesReadDRAM                17088                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadSys                 17088                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls03.bytes_read::.ruby.dir_cntrl3        17088                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total            17088                       # Number of bytes read from this memory
system.mem_ctrls03.masterReadAccesses::.ruby.dir_cntrl3          267                       # Per-master read serviced memory accesses
system.mem_ctrls03.masterReadAvgLat::.ruby.dir_cntrl3    216768.59                       # Per-master read average memory access latency
system.mem_ctrls03.masterReadBytes::.ruby.dir_cntrl3        17088                       # Per-master bytes read from memory
system.mem_ctrls03.masterReadRate::.ruby.dir_cntrl3 22485.123526975567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls03.masterReadTotalLat::.ruby.dir_cntrl3     57877214                       # Per-master read total memory access latency
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls03.numStayReadState               719                       # Number of times bus staying in READ state
system.mem_ctrls03.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls03.num_reads::.ruby.dir_cntrl3          267                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total               267                       # Number of read requests responded to by this memory
system.mem_ctrls03.pageHitRate                  44.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.perBankRdBursts::0               7                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1               1                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2               4                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5               8                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8               5                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9             135                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10             84                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11             22                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls03.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls03.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls03.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls03.rdQLenPdf::0                   238                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                    19                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                     2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                     3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                     4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                     1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.readBursts                     267                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::6                 267                       # Read request sizes (log2)
system.mem_ctrls03.readReqs                       267                       # Number of read requests accepted
system.mem_ctrls03.readRowHitRate               44.57                       # Row buffer hit rate for reads
system.mem_ctrls03.readRowHits                    119                       # Number of row buffer hits during reads
system.mem_ctrls03.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.totBusLat                  1335000                       # Total ticks spent in databus transfers
system.mem_ctrls03.totGap                759971582352                       # Total gap between requests
system.mem_ctrls03.totMemAccLat              57877214                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totQLat                   52870964                       # Total ticks spent queuing
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls03.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls03.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls03.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls03_0.actBackEnergy            1716270                       # Energy for active background per rank (pJ)
system.mem_ctrls03_0.actEnergy                  99960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03_0.actPowerDownEnergy      25458480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls03_0.averagePower          240.040281                       # Core power per rank (mW)
system.mem_ctrls03_0.memoryStateTime::IDLE      1422000                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::REF      3120000                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::SREF 759874083089                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::PRE_PDN     39134464                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::ACT       761250                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::ACT_PDN     53432736                       # Time in different power states
system.mem_ctrls03_0.preBackEnergy             649440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03_0.preEnergy                  41745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03_0.prePowerDownEnergy      15137760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls03_0.readEnergy                185640                       # Energy for read commands per rank (pJ)
system.mem_ctrls03_0.refreshEnergy       7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03_0.selfRefreshEnergy   182372541000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls03_0.totalEnergy         182423205975                       # Total energy per rank (pJ)
system.mem_ctrls03_0.totalIdleTime       738957391814                       # Total Idle time Per DRAM Rank
system.mem_ctrls03_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls03_1.actBackEnergy           24139500                       # Energy for active background per rank (pJ)
system.mem_ctrls03_1.actEnergy                 978180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03_1.actPowerDownEnergy     332196000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls03_1.averagePower          240.562778                       # Core power per rank (mW)
system.mem_ctrls03_1.memoryStateTime::IDLE     23508000                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::REF     47580000                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::SREF 758523864861                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::PRE_PDN    640960216                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::ACT      9207205                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::ACT_PDN    728505371                       # Time in different power states
system.mem_ctrls03_1.preBackEnergy           10523040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03_1.preEnergy                 516120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03_1.prePowerDownEnergy     246129120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls03_1.readEnergy               1763580                       # Energy for read commands per rank (pJ)
system.mem_ctrls03_1.refreshEnergy       112479120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03_1.selfRefreshEnergy   182091562920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls03_1.totalEnergy         182820287580                       # Total energy per rank (pJ)
system.mem_ctrls03_1.totalIdleTime       728778320077                       # Total Idle time Per DRAM Rank
system.mem_ctrls03_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgGap                2945621383.53                       # Average gap between requests
system.mem_ctrls04.avgMemAccLat             211948.42                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgPriority_.ruby.dir_cntrl4::samples       258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls04.avgQLat                  193198.42                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgRdQLen                     1.21                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls04.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls04.bw_read::.ruby.dir_cntrl4        21727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total               21727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::.ruby.dir_cntrl4        21727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total              21727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bytesPerActivate::samples          129                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   128.496124                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   109.161444                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    90.331345                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           50     38.76%     38.76% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           65     50.39%     89.15% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223            2      1.55%     90.70% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::320-351            1      0.78%     91.47% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::384-415            9      6.98%     98.45% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::448-479            2      1.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total          129                       # Bytes accessed per row activation
system.mem_ctrls04.bytesReadDRAM                16512                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadSys                 16512                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls04.bytes_read::.ruby.dir_cntrl4        16512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total            16512                       # Number of bytes read from this memory
system.mem_ctrls04.masterReadAccesses::.ruby.dir_cntrl4          258                       # Per-master read serviced memory accesses
system.mem_ctrls04.masterReadAvgLat::.ruby.dir_cntrl4    211948.42                       # Per-master read average memory access latency
system.mem_ctrls04.masterReadBytes::.ruby.dir_cntrl4        16512                       # Per-master bytes read from memory
system.mem_ctrls04.masterReadRate::.ruby.dir_cntrl4 21727.198014830323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls04.masterReadTotalLat::.ruby.dir_cntrl4     54682693                       # Per-master read total memory access latency
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls04.numStayReadState               705                       # Number of times bus staying in READ state
system.mem_ctrls04.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls04.num_reads::.ruby.dir_cntrl4          258                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total               258                       # Number of read requests responded to by this memory
system.mem_ctrls04.pageHitRate                  50.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.perBankRdBursts::0               6                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1               2                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2               5                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5               8                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7               1                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8               2                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9             135                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10             84                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11             14                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls04.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls04.priorityMinLatency    0.000000024089                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls04.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls04.rdQLenPdf::0                   240                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                    18                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.readBursts                     258                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::6                 258                       # Read request sizes (log2)
system.mem_ctrls04.readReqs                       258                       # Number of read requests accepted
system.mem_ctrls04.readRowHitRate               50.00                       # Row buffer hit rate for reads
system.mem_ctrls04.readRowHits                    129                       # Number of row buffer hits during reads
system.mem_ctrls04.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.totBusLat                  1290000                       # Total ticks spent in databus transfers
system.mem_ctrls04.totGap                759970316952                       # Total gap between requests
system.mem_ctrls04.totMemAccLat              54682693                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totQLat                   49845193                       # Total ticks spent queuing
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls04.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls04.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls04.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls04_0.actBackEnergy            1277370                       # Energy for active background per rank (pJ)
system.mem_ctrls04_0.actEnergy                  92820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04_0.actPowerDownEnergy      16352730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls04_0.averagePower          240.027198                       # Core power per rank (mW)
system.mem_ctrls04_0.memoryStateTime::IDLE       858000                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::SREF 759908014519                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::PRE_PDN     25066611                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::ACT       749750                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::ACT_PDN     33765649                       # Time in different power states
system.mem_ctrls04_0.preBackEnergy             398880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04_0.preEnergy                  41745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04_0.prePowerDownEnergy      10394880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls04_0.readEnergy                207060                       # Energy for read commands per rank (pJ)
system.mem_ctrls04_0.refreshEnergy       4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04_0.selfRefreshEnergy   182379580920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls04_0.totalEnergy         182413263525                       # Total energy per rank (pJ)
system.mem_ctrls04_0.totalIdleTime       738957114778                       # Total Idle time Per DRAM Rank
system.mem_ctrls04_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls04_1.actBackEnergy           23604840                       # Energy for active background per rank (pJ)
system.mem_ctrls04_1.actEnergy                 842520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04_1.actPowerDownEnergy     329027370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls04_1.averagePower          240.559184                       # Core power per rank (mW)
system.mem_ctrls04_1.memoryStateTime::IDLE     23502000                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::REF     47060000                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::SREF 758535057098                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::PRE_PDN    639077026                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::ACT      8531250                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::ACT_PDN    721561474                       # Time in different power states
system.mem_ctrls04_1.preBackEnergy           10501440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04_1.preEnergy                 447810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04_1.prePowerDownEnergy     245403360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls04_1.readEnergy               1677900                       # Energy for read commands per rank (pJ)
system.mem_ctrls04_1.refreshEnergy       111249840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04_1.selfRefreshEnergy   182094801060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls04_1.totalEnergy         182817556140                       # Total energy per rank (pJ)
system.mem_ctrls04_1.totalIdleTime       731089141019                       # Total Idle time Per DRAM Rank
system.mem_ctrls04_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgGap                2878674147.58                       # Average gap between requests
system.mem_ctrls05.avgMemAccLat             204540.98                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgPriority_.ruby.dir_cntrl5::samples       264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls05.avgQLat                  185790.98                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgRdQLen                     1.20                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls05.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls05.bw_read::.ruby.dir_cntrl5        22232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total               22232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::.ruby.dir_cntrl5        22232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total              22232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bytesPerActivate::samples          136                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   124.705882                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   106.224270                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    86.855701                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           57     41.91%     41.91% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           64     47.06%     88.97% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223            3      2.21%     91.18% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287            1      0.74%     91.91% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::384-415           10      7.35%     99.26% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::448-479            1      0.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total          136                       # Bytes accessed per row activation
system.mem_ctrls05.bytesReadDRAM                16896                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadSys                 16896                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls05.bytes_read::.ruby.dir_cntrl5        16896                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total            16896                       # Number of bytes read from this memory
system.mem_ctrls05.masterReadAccesses::.ruby.dir_cntrl5          264                       # Per-master read serviced memory accesses
system.mem_ctrls05.masterReadAvgLat::.ruby.dir_cntrl5    204540.98                       # Per-master read average memory access latency
system.mem_ctrls05.masterReadBytes::.ruby.dir_cntrl5        16896                       # Per-master bytes read from memory
system.mem_ctrls05.masterReadRate::.ruby.dir_cntrl5 22232.481689593817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls05.masterReadTotalLat::.ruby.dir_cntrl5     53998818                       # Per-master read total memory access latency
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls05.numStayReadState               714                       # Number of times bus staying in READ state
system.mem_ctrls05.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls05.num_reads::.ruby.dir_cntrl5          264                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total               264                       # Number of read requests responded to by this memory
system.mem_ctrls05.pageHitRate                  48.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.perBankRdBursts::0               6                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1               2                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2               5                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5               8                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6               1                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8               2                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9             134                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10             83                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11             22                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls05.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls05.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls05.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls05.rdQLenPdf::0                   247                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                    17                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.readBursts                     264                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::6                 264                       # Read request sizes (log2)
system.mem_ctrls05.readReqs                       264                       # Number of read requests accepted
system.mem_ctrls05.readRowHitRate               48.48                       # Row buffer hit rate for reads
system.mem_ctrls05.readRowHits                    128                       # Number of row buffer hits during reads
system.mem_ctrls05.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.totBusLat                  1320000                       # Total ticks spent in databus transfers
system.mem_ctrls05.totGap                759969974961                       # Total gap between requests
system.mem_ctrls05.totMemAccLat              53998818                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totQLat                   49048818                       # Total ticks spent queuing
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls05.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls05.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls05.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls05_0.actBackEnergy            1155390                       # Energy for active background per rank (pJ)
system.mem_ctrls05_0.actEnergy                  85680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05_0.actPowerDownEnergy      15384870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls05_0.averagePower          240.025070                       # Core power per rank (mW)
system.mem_ctrls05_0.memoryStateTime::IDLE       852000                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::SREF 759913634271                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::PRE_PDN     22527776                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::ACT       718750                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::ACT_PDN     30908139                       # Time in different power states
system.mem_ctrls05_0.preBackEnergy             387840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05_0.preEnergy                  34155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05_0.prePowerDownEnergy       9167040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls05_0.readEnergy                199920                       # Energy for read commands per rank (pJ)
system.mem_ctrls05_0.refreshEnergy       4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05_0.selfRefreshEnergy   182380928820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls05_0.totalEnergy         182411646195                       # Total energy per rank (pJ)
system.mem_ctrls05_0.totalIdleTime       738955389039                       # Total Idle time Per DRAM Rank
system.mem_ctrls05_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls05_1.actBackEnergy           23563800                       # Energy for active background per rank (pJ)
system.mem_ctrls05_1.actEnergy                 906780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05_1.actPowerDownEnergy     331504020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls05_1.averagePower          240.553215                       # Core power per rank (mW)
system.mem_ctrls05_1.memoryStateTime::IDLE     22944000                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::REF     46540000                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::SREF 758549432343                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::PRE_PDN    618195176                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::ACT      8922626                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::ACT_PDN    726985448                       # Time in different power states
system.mem_ctrls05_1.preBackEnergy           10278240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05_1.preEnergy                 481965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05_1.prePowerDownEnergy     237388320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls05_1.readEnergy               1727880                       # Energy for read commands per rank (pJ)
system.mem_ctrls05_1.refreshEnergy       110020560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05_1.selfRefreshEnergy   182097148380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls05_1.totalEnergy         182813019945                       # Total energy per rank (pJ)
system.mem_ctrls05_1.totalIdleTime       730313052836                       # Total Idle time Per DRAM Rank
system.mem_ctrls05_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgGap                2968632663.96                       # Average gap between requests
system.mem_ctrls06.avgMemAccLat             214645.36                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgPriority_.ruby.dir_cntrl6::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls06.avgQLat                  195895.36                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgRdQLen                     1.20                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls06.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls06.bw_read::.ruby.dir_cntrl6        21559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total               21559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::.ruby.dir_cntrl6        21559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total              21559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bytesPerActivate::samples          131                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   126.534351                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   108.171120                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    86.035708                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           52     39.69%     39.69% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           64     48.85%     88.55% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223            3      2.29%     90.84% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287            1      0.76%     91.60% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::384-415           11      8.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total          131                       # Bytes accessed per row activation
system.mem_ctrls06.bytesReadDRAM                16384                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadSys                 16384                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls06.bytes_read::.ruby.dir_cntrl6        16384                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total            16384                       # Number of bytes read from this memory
system.mem_ctrls06.masterReadAccesses::.ruby.dir_cntrl6          256                       # Per-master read serviced memory accesses
system.mem_ctrls06.masterReadAvgLat::.ruby.dir_cntrl6    214645.36                       # Per-master read average memory access latency
system.mem_ctrls06.masterReadBytes::.ruby.dir_cntrl6        16384                       # Per-master bytes read from memory
system.mem_ctrls06.masterReadRate::.ruby.dir_cntrl6 21558.770123242492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls06.masterReadTotalLat::.ruby.dir_cntrl6     54949211                       # Per-master read total memory access latency
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls06.numStayReadState               705                       # Number of times bus staying in READ state
system.mem_ctrls06.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls06.num_reads::.ruby.dir_cntrl6          256                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total               256                       # Number of read requests responded to by this memory
system.mem_ctrls06.pageHitRate                  49.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.perBankRdBursts::0               7                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1               4                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2               6                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5               6                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6               1                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9             135                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10             82                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11             14                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls06.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls06.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls06.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls06.rdQLenPdf::0                   242                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                    14                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.readBursts                     256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::6                 256                       # Read request sizes (log2)
system.mem_ctrls06.readReqs                       256                       # Number of read requests accepted
system.mem_ctrls06.readRowHitRate               49.61                       # Row buffer hit rate for reads
system.mem_ctrls06.readRowHits                    127                       # Number of row buffer hits during reads
system.mem_ctrls06.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.totBusLat                  1280000                       # Total ticks spent in databus transfers
system.mem_ctrls06.totGap                759969961974                       # Total gap between requests
system.mem_ctrls06.totMemAccLat              54949211                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totQLat                   50149211                       # Total ticks spent queuing
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls06.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls06.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls06.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls06_0.actBackEnergy            1792650                       # Energy for active background per rank (pJ)
system.mem_ctrls06_0.actEnergy                 114240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06_0.actPowerDownEnergy      25609530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls06_0.averagePower          240.040281                       # Core power per rank (mW)
system.mem_ctrls06_0.memoryStateTime::IDLE      1422000                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::REF      3120000                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::SREF 759874758413                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::PRE_PDN     38122477                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::ACT       893750                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::ACT_PDN     52082788                       # Time in different power states
system.mem_ctrls06_0.preBackEnergy             648960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06_0.preEnergy                  53130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06_0.prePowerDownEnergy      14687040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls06_0.readEnergy                221340                       # Energy for read commands per rank (pJ)
system.mem_ctrls06_0.refreshEnergy       7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06_0.selfRefreshEnergy   182372703300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls06_0.totalEnergy         182423205870                       # Total energy per rank (pJ)
system.mem_ctrls06_0.totalIdleTime       738954026120                       # Total Idle time Per DRAM Rank
system.mem_ctrls06_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls06_1.actBackEnergy           23566080                       # Energy for active background per rank (pJ)
system.mem_ctrls06_1.actEnergy                 835380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06_1.actPowerDownEnergy     321892680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls06_1.averagePower          240.556871                       # Core power per rank (mW)
system.mem_ctrls06_1.memoryStateTime::IDLE     23226000                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::REF     47060000                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::SREF 758535333098                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::PRE_PDN    651257824                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::ACT      8444250                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::ACT_PDN    705906663                       # Time in different power states
system.mem_ctrls06_1.preBackEnergy           10400640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06_1.preEnergy                 444015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06_1.prePowerDownEnergy     251437920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls06_1.readEnergy               1656480                       # Energy for read commands per rank (pJ)
system.mem_ctrls06_1.refreshEnergy       111249840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06_1.selfRefreshEnergy   182094315720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls06_1.totalEnergy         182815798755                       # Total energy per rank (pJ)
system.mem_ctrls06_1.totalIdleTime       732636111952                       # Total Idle time Per DRAM Rank
system.mem_ctrls06_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgGap                2934246602.57                       # Average gap between requests
system.mem_ctrls07.avgMemAccLat             212974.95                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgPriority_.ruby.dir_cntrl7::samples       259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls07.avgQLat                  194224.95                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgRdQLen                     1.27                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls07.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls07.bw_read::.ruby.dir_cntrl7        21811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total               21811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::.ruby.dir_cntrl7        21811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total              21811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bytesPerActivate::samples          133                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   125.593985                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   106.899380                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    88.920720                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-127           54     40.60%     40.60% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-191           66     49.62%     90.23% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-255            1      0.75%     90.98% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-319            1      0.75%     91.73% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::384-447           10      7.52%     99.25% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::512-575            1      0.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total          133                       # Bytes accessed per row activation
system.mem_ctrls07.bytesReadDRAM                16576                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadSys                 16576                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls07.bytes_read::.ruby.dir_cntrl7        16576                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total            16576                       # Number of bytes read from this memory
system.mem_ctrls07.masterReadAccesses::.ruby.dir_cntrl7          259                       # Per-master read serviced memory accesses
system.mem_ctrls07.masterReadAvgLat::.ruby.dir_cntrl7    212974.95                       # Per-master read average memory access latency
system.mem_ctrls07.masterReadBytes::.ruby.dir_cntrl7        16576                       # Per-master bytes read from memory
system.mem_ctrls07.masterReadRate::.ruby.dir_cntrl7 21811.411960624238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls07.masterReadTotalLat::.ruby.dir_cntrl7     55160512                       # Per-master read total memory access latency
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls07.numStayReadState               711                       # Number of times bus staying in READ state
system.mem_ctrls07.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls07.num_reads::.ruby.dir_cntrl7          259                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total               259                       # Number of read requests responded to by this memory
system.mem_ctrls07.pageHitRate                  49.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.perBankRdBursts::0               8                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1               4                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2               5                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5               8                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6               1                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7               1                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9             134                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10             83                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11             14                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls07.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls07.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls07.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls07.rdQLenPdf::0                   239                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                    20                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.readBursts                     259                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::6                 259                       # Read request sizes (log2)
system.mem_ctrls07.readReqs                       259                       # Number of read requests accepted
system.mem_ctrls07.readRowHitRate               49.42                       # Row buffer hit rate for reads
system.mem_ctrls07.readRowHits                    128                       # Number of row buffer hits during reads
system.mem_ctrls07.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.totBusLat                  1295000                       # Total ticks spent in databus transfers
system.mem_ctrls07.totGap                759969870066                       # Total gap between requests
system.mem_ctrls07.totMemAccLat              55160512                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totQLat                   50304262                       # Total ticks spent queuing
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls07.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls07.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls07.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls07_0.actBackEnergy            1934580                       # Energy for active background per rank (pJ)
system.mem_ctrls07_0.actEnergy                 135660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07_0.actPowerDownEnergy      27809160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls07_0.averagePower          240.042993                       # Core power per rank (mW)
system.mem_ctrls07_0.memoryStateTime::IDLE      1428000                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::REF      3380000                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::SREF 759867580887                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::PRE_PDN     39865656                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::ACT       976750                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::ACT_PDN     57312893                       # Time in different power states
system.mem_ctrls07_0.preBackEnergy             660480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07_0.preEnergy                  60720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07_0.prePowerDownEnergy      15459360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls07_0.readEnergy                235620                       # Energy for read commands per rank (pJ)
system.mem_ctrls07_0.refreshEnergy       7990320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07_0.selfRefreshEnergy   182370981000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls07_0.totalEnergy         182425266900                       # Total energy per rank (pJ)
system.mem_ctrls07_0.totalIdleTime       738953580786                       # Total Idle time Per DRAM Rank
system.mem_ctrls07_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls07_1.actBackEnergy           23421300                       # Energy for active background per rank (pJ)
system.mem_ctrls07_1.actEnergy                 835380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07_1.actPowerDownEnergy     324420630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls07_1.averagePower          240.554303                       # Core power per rank (mW)
system.mem_ctrls07_1.memoryStateTime::IDLE     22950000                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::REF     46800000                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::SREF 758543395348                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::PRE_PDN    638179901                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::ACT      8372913                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::ACT_PDN    711448421                       # Time in different power states
system.mem_ctrls07_1.preBackEnergy           10288800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07_1.preEnergy                 444015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07_1.prePowerDownEnergy     246446880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls07_1.readEnergy               1656480                       # Energy for read commands per rank (pJ)
system.mem_ctrls07_1.refreshEnergy       110635200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07_1.selfRefreshEnergy   182095698480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls07_1.totalEnergy         182813847165                       # Total energy per rank (pJ)
system.mem_ctrls07_1.totalIdleTime       731861497287                       # Total Idle time Per DRAM Rank
system.mem_ctrls07_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgGap                2968634366.68                       # Average gap between requests
system.mem_ctrls08.avgMemAccLat             218307.59                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgPriority_.ruby.dir_cntrl8::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls08.avgQLat                  199557.59                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgRdQLen                     1.15                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls08.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls08.bw_read::.ruby.dir_cntrl8        21559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total               21559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::.ruby.dir_cntrl8        21559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total              21559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bytesPerActivate::samples          135                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   121.362963                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   102.652596                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    86.811737                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           63     46.67%     46.67% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159           58     42.96%     89.63% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223            1      0.74%     90.37% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287            2      1.48%     91.85% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::384-415           11      8.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total          135                       # Bytes accessed per row activation
system.mem_ctrls08.bytesReadDRAM                16384                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadSys                 16384                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls08.bytes_read::.ruby.dir_cntrl8        16384                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total            16384                       # Number of bytes read from this memory
system.mem_ctrls08.masterReadAccesses::.ruby.dir_cntrl8          256                       # Per-master read serviced memory accesses
system.mem_ctrls08.masterReadAvgLat::.ruby.dir_cntrl8    218307.59                       # Per-master read average memory access latency
system.mem_ctrls08.masterReadBytes::.ruby.dir_cntrl8        16384                       # Per-master bytes read from memory
system.mem_ctrls08.masterReadRate::.ruby.dir_cntrl8 21558.770123242492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls08.masterReadTotalLat::.ruby.dir_cntrl8     55886743                       # Per-master read total memory access latency
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls08.numStayReadState               709                       # Number of times bus staying in READ state
system.mem_ctrls08.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls08.num_reads::.ruby.dir_cntrl8          256                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total               256                       # Number of read requests responded to by this memory
system.mem_ctrls08.pageHitRate                  47.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.perBankRdBursts::0               9                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1               5                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2               6                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4               0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5               7                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7               1                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8               1                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9             136                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10             84                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11              7                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls08.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls08.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls08.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls08.rdQLenPdf::0                   245                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                    11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.readBursts                     256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::6                 256                       # Read request sizes (log2)
system.mem_ctrls08.readReqs                       256                       # Number of read requests accepted
system.mem_ctrls08.readRowHitRate               47.66                       # Row buffer hit rate for reads
system.mem_ctrls08.readRowHits                    122                       # Number of row buffer hits during reads
system.mem_ctrls08.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.totBusLat                  1280000                       # Total ticks spent in databus transfers
system.mem_ctrls08.totGap                759970397871                       # Total gap between requests
system.mem_ctrls08.totMemAccLat              55886743                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totQLat                   51086743                       # Total ticks spent queuing
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls08.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls08.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls08.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls08_0.actBackEnergy            1924890                       # Energy for active background per rank (pJ)
system.mem_ctrls08_0.actEnergy                 135660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08_0.actPowerDownEnergy      27727650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls08_0.averagePower          240.042838                       # Core power per rank (mW)
system.mem_ctrls08_0.memoryStateTime::IDLE      1428000                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::REF      3380000                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::SREF 759868200600                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::PRE_PDN     38029373                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::ACT      1023000                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::ACT_PDN     58948747                       # Time in different power states
system.mem_ctrls08_0.preBackEnergy             662400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08_0.preEnergy                  60720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08_0.prePowerDownEnergy      15297120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls08_0.readEnergy                221340                       # Energy for read commands per rank (pJ)
system.mem_ctrls08_0.refreshEnergy       7990320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08_0.selfRefreshEnergy   182371129200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls08_0.totalEnergy         182425149300                       # Total energy per rank (pJ)
system.mem_ctrls08_0.totalIdleTime       738954670732                       # Total Idle time Per DRAM Rank
system.mem_ctrls08_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls08_1.actBackEnergy           23920620                       # Energy for active background per rank (pJ)
system.mem_ctrls08_1.actEnergy                 849660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08_1.actPowerDownEnergy     327523140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls08_1.averagePower          240.564042                       # Core power per rank (mW)
system.mem_ctrls08_1.memoryStateTime::IDLE     23508000                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::REF     47840000                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::SREF 758516866250                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::PRE_PDN    659727864                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::ACT      8495902                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::ACT_PDN    718268670                       # Time in different power states
system.mem_ctrls08_1.preBackEnergy           10540800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08_1.preEnergy                 451605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08_1.prePowerDownEnergy     253351680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls08_1.readEnergy               1635060                       # Energy for read commands per rank (pJ)
system.mem_ctrls08_1.refreshEnergy       113093760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08_1.selfRefreshEnergy   182089882020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls08_1.totalEnergy         182821248345                       # Total energy per rank (pJ)
system.mem_ctrls08_1.totalIdleTime       759891695330                       # Total Idle time Per DRAM Rank
system.mem_ctrls08_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgGap                2846333502.71                       # Average gap between requests
system.mem_ctrls09.avgMemAccLat             207892.48                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgPriority_.ruby.dir_cntrl9::samples       267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls09.avgQLat                  189142.48                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgRdQLen                     1.23                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls09.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls09.bw_read::.ruby.dir_cntrl9        22485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total               22485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::.ruby.dir_cntrl9        22485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total              22485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bytesPerActivate::samples          135                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   127.525926                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   108.470534                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    87.590706                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           54     40.00%     40.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           66     48.89%     88.89% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287            3      2.22%     91.11% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::320-351            1      0.74%     91.85% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::384-415           11      8.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total          135                       # Bytes accessed per row activation
system.mem_ctrls09.bytesReadDRAM                17088                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadSys                 17088                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls09.bytes_read::.ruby.dir_cntrl9        17088                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total            17088                       # Number of bytes read from this memory
system.mem_ctrls09.masterReadAccesses::.ruby.dir_cntrl9          267                       # Per-master read serviced memory accesses
system.mem_ctrls09.masterReadAvgLat::.ruby.dir_cntrl9    207892.48                       # Per-master read average memory access latency
system.mem_ctrls09.masterReadBytes::.ruby.dir_cntrl9        17088                       # Per-master bytes read from memory
system.mem_ctrls09.masterReadRate::.ruby.dir_cntrl9 22485.123526975567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls09.masterReadTotalLat::.ruby.dir_cntrl9     55507291                       # Per-master read total memory access latency
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls09.numStayReadState               726                       # Number of times bus staying in READ state
system.mem_ctrls09.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls09.num_reads::.ruby.dir_cntrl9          267                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total               267                       # Number of read requests responded to by this memory
system.mem_ctrls09.pageHitRate                  49.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.perBankRdBursts::0               7                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1               5                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2               6                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4               0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5               6                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7               1                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9             134                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10             84                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11             23                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls09.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls09.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls09.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls09.rdQLenPdf::0                   251                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                    16                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.readBursts                     267                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::6                 267                       # Read request sizes (log2)
system.mem_ctrls09.readReqs                       267                       # Number of read requests accepted
system.mem_ctrls09.readRowHitRate               49.44                       # Row buffer hit rate for reads
system.mem_ctrls09.readRowHits                    132                       # Number of row buffer hits during reads
system.mem_ctrls09.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.totBusLat                  1335000                       # Total ticks spent in databus transfers
system.mem_ctrls09.totGap                759971045223                       # Total gap between requests
system.mem_ctrls09.totMemAccLat              55507291                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totQLat                   50501041                       # Total ticks spent queuing
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls09.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls09.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls09.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls09_0.actBackEnergy            1534440                       # Energy for active background per rank (pJ)
system.mem_ctrls09_0.actEnergy                  85680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09_0.actPowerDownEnergy      22186110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls09_0.averagePower          240.034088                       # Core power per rank (mW)
system.mem_ctrls09_0.memoryStateTime::IDLE      1140000                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::REF      2600000                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::SREF 759890680839                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::PRE_PDN     30586018                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::ACT       877250                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::ACT_PDN     45724444                       # Time in different power states
system.mem_ctrls09_0.preBackEnergy             525600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09_0.preEnergy                  37950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09_0.prePowerDownEnergy      11796960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls09_0.readEnergy                214200                       # Energy for read commands per rank (pJ)
system.mem_ctrls09_0.refreshEnergy       6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09_0.selfRefreshEnergy   182375972160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls09_0.totalEnergy         182418499500                       # Total energy per rank (pJ)
system.mem_ctrls09_0.totalIdleTime        43736250462                       # Total Idle time Per DRAM Rank
system.mem_ctrls09_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls09_1.actBackEnergy           23870460                       # Energy for active background per rank (pJ)
system.mem_ctrls09_1.actEnergy                 892500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09_1.actPowerDownEnergy     330554970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls09_1.averagePower          240.561229                       # Core power per rank (mW)
system.mem_ctrls09_1.memoryStateTime::IDLE     23232000                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::REF     47320000                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::SREF 758527546848                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::PRE_PDN    642358311                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::ACT      8879849                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::ACT_PDN    724924790                       # Time in different power states
system.mem_ctrls09_1.preBackEnergy           10428000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09_1.preEnergy                 474375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09_1.prePowerDownEnergy     246852000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls09_1.readEnergy               1727880                       # Energy for read commands per rank (pJ)
system.mem_ctrls09_1.refreshEnergy       111864480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09_1.selfRefreshEnergy   182092445520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls09_1.totalEnergy         182819110185                       # Total energy per rank (pJ)
system.mem_ctrls09_1.totalIdleTime       738866725800                       # Total Idle time Per DRAM Rank
system.mem_ctrls09_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgGap                2992005925.58                       # Average gap between requests
system.mem_ctrls10.avgMemAccLat             211168.51                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgPriority_.ruby.dir_cntrl10::samples       254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls10.avgQLat                  192418.51                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgRdQLen                     1.21                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls10.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls10.bw_read::.ruby.dir_cntrl10        21390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total               21390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::.ruby.dir_cntrl10        21390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total              21390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bytesPerActivate::samples          137                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   121.459854                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   102.631135                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    86.174755                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           65     47.45%     47.45% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           56     40.88%     88.32% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223            2      1.46%     89.78% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287            3      2.19%     91.97% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::320-351            1      0.73%     92.70% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::384-415           10      7.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total          137                       # Bytes accessed per row activation
system.mem_ctrls10.bytesReadDRAM                16256                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadSys                 16256                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls10.bytes_read::.ruby.dir_cntrl10        16256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total            16256                       # Number of bytes read from this memory
system.mem_ctrls10.masterReadAccesses::.ruby.dir_cntrl10          254                       # Per-master read serviced memory accesses
system.mem_ctrls10.masterReadAvgLat::.ruby.dir_cntrl10    211168.51                       # Per-master read average memory access latency
system.mem_ctrls10.masterReadBytes::.ruby.dir_cntrl10        16256                       # Per-master bytes read from memory
system.mem_ctrls10.masterReadRate::.ruby.dir_cntrl10 21390.342231654657                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls10.masterReadTotalLat::.ruby.dir_cntrl10     53636802                       # Per-master read total memory access latency
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls10.numStayReadState               696                       # Number of times bus staying in READ state
system.mem_ctrls10.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls10.num_reads::.ruby.dir_cntrl10          254                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total               254                       # Number of read requests responded to by this memory
system.mem_ctrls10.pageHitRate                  47.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.perBankRdBursts::0               6                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1               5                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2               3                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3               2                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4               0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5               5                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7               1                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9             133                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10             84                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11             15                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls10.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls10.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls10.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls10.rdQLenPdf::0                   239                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                    15                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.readBursts                     254                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::6                 254                       # Read request sizes (log2)
system.mem_ctrls10.readReqs                       254                       # Number of read requests accepted
system.mem_ctrls10.readRowHitRate               47.64                       # Row buffer hit rate for reads
system.mem_ctrls10.readRowHits                    121                       # Number of row buffer hits during reads
system.mem_ctrls10.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.totBusLat                  1270000                       # Total ticks spent in databus transfers
system.mem_ctrls10.totGap                759969505098                       # Total gap between requests
system.mem_ctrls10.totMemAccLat              53636802                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totQLat                   48874302                       # Total ticks spent queuing
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls10.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls10.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls10.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls10_0.actBackEnergy            1548690                       # Energy for active background per rank (pJ)
system.mem_ctrls10_0.actEnergy                 114240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10_0.actPowerDownEnergy      20155200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls10_0.averagePower          240.033171                       # Core power per rank (mW)
system.mem_ctrls10_0.memoryStateTime::IDLE      1140000                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::REF      2600000                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::SREF 759893587596                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::PRE_PDN     31944729                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::ACT       792000                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::ACT_PDN     39794214                       # Time in different power states
system.mem_ctrls10_0.preBackEnergy             525120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10_0.preEnergy                  56925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10_0.prePowerDownEnergy      12379200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls10_0.readEnergy                207060                       # Energy for read commands per rank (pJ)
system.mem_ctrls10_0.refreshEnergy       6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10_0.selfRefreshEnergy   182376669960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls10_0.totalEnergy         182417802795                       # Total energy per rank (pJ)
system.mem_ctrls10_0.totalIdleTime       738944981731                       # Total Idle time Per DRAM Rank
system.mem_ctrls10_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls10_1.actBackEnergy           23300460                       # Energy for active background per rank (pJ)
system.mem_ctrls10_1.actEnergy                 871080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10_1.actPowerDownEnergy     322146330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls10_1.averagePower          240.548539                       # Core power per rank (mW)
system.mem_ctrls10_1.memoryStateTime::IDLE     22668000                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::REF     46280000                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::SREF 758559243848                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::PRE_PDN    629595601                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::ACT      8619368                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::ACT_PDN    706467037                       # Time in different power states
system.mem_ctrls10_1.preBackEnergy           10176960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10_1.preEnergy                 462990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10_1.prePowerDownEnergy     242488320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls10_1.readEnergy               1663620                       # Energy for read commands per rank (pJ)
system.mem_ctrls10_1.refreshEnergy       109405920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10_1.selfRefreshEnergy   182098950840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls10_1.totalEnergy         182809466520                       # Total energy per rank (pJ)
system.mem_ctrls10_1.totalIdleTime       735740629706                       # Total Idle time Per DRAM Rank
system.mem_ctrls10_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgGap                2835705853.61                       # Average gap between requests
system.mem_ctrls11.avgMemAccLat             214822.78                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgPriority_.ruby.dir_cntrl11::samples       268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls11.avgQLat                  196072.78                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgRdQLen                     1.23                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls11.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls11.bw_read::.ruby.dir_cntrl11        22569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total               22569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::.ruby.dir_cntrl11        22569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total              22569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bytesPerActivate::samples          145                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   119.613793                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   101.592084                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    84.413432                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           69     47.59%     47.59% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159           61     42.07%     89.66% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223            2      1.38%     91.03% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287            1      0.69%     91.72% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::320-351            2      1.38%     93.10% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::384-415           10      6.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total          145                       # Bytes accessed per row activation
system.mem_ctrls11.bytesReadDRAM                17152                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadSys                 17152                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls11.bytes_read::.ruby.dir_cntrl11        17152                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total            17152                       # Number of bytes read from this memory
system.mem_ctrls11.masterReadAccesses::.ruby.dir_cntrl11          268                       # Per-master read serviced memory accesses
system.mem_ctrls11.masterReadAvgLat::.ruby.dir_cntrl11    214822.78                       # Per-master read average memory access latency
system.mem_ctrls11.masterReadBytes::.ruby.dir_cntrl11        17152                       # Per-master bytes read from memory
system.mem_ctrls11.masterReadRate::.ruby.dir_cntrl11 22569.337472769483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls11.masterReadTotalLat::.ruby.dir_cntrl11     57572504                       # Per-master read total memory access latency
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls11.numStayReadState               713                       # Number of times bus staying in READ state
system.mem_ctrls11.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls11.num_reads::.ruby.dir_cntrl11          268                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total               268                       # Number of read requests responded to by this memory
system.mem_ctrls11.pageHitRate                  45.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.perBankRdBursts::0               8                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1               5                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2               4                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3               2                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4               0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5               8                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7               1                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8               4                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9             133                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10             82                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11             21                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls11.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls11.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls11.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls11.rdQLenPdf::0                   238                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                    18                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                     2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                     2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                     2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                     6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.readBursts                     268                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::6                 268                       # Read request sizes (log2)
system.mem_ctrls11.readReqs                       268                       # Number of read requests accepted
system.mem_ctrls11.readRowHitRate               45.52                       # Row buffer hit rate for reads
system.mem_ctrls11.readRowHits                    122                       # Number of row buffer hits during reads
system.mem_ctrls11.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.totBusLat                  1340000                       # Total ticks spent in databus transfers
system.mem_ctrls11.totGap                759969168768                       # Total gap between requests
system.mem_ctrls11.totMemAccLat              57572504                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totQLat                   52547504                       # Total ticks spent queuing
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls11.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls11.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls11.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls11_0.actBackEnergy            1667250                       # Energy for active background per rank (pJ)
system.mem_ctrls11_0.actEnergy                 149940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11_0.actPowerDownEnergy      23070750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls11_0.averagePower          240.034915                       # Core power per rank (mW)
system.mem_ctrls11_0.memoryStateTime::IDLE      1140000                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::REF      2600000                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::SREF 759888453402                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::PRE_PDN     30346258                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::ACT       975750                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::ACT_PDN     45956280                       # Time in different power states
system.mem_ctrls11_0.preBackEnergy             525600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11_0.preEnergy                  56925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11_0.prePowerDownEnergy      11795520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls11_0.readEnergy                278460                       # Energy for read commands per rank (pJ)
system.mem_ctrls11_0.refreshEnergy       6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11_0.selfRefreshEnergy   182375437560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls11_0.totalEnergy         182419128405                       # Total energy per rank (pJ)
system.mem_ctrls11_0.totalIdleTime       738953114087                       # Total Idle time Per DRAM Rank
system.mem_ctrls11_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls11_1.actBackEnergy           23598570                       # Energy for active background per rank (pJ)
system.mem_ctrls11_1.actEnergy                 935340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11_1.actPowerDownEnergy     324125370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls11_1.averagePower          240.552145                       # Core power per rank (mW)
system.mem_ctrls11_1.memoryStateTime::IDLE     23214000                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::REF     46540000                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::SREF 758551924609                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::PRE_PDN    632713768                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::ACT      8947706                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::ACT_PDN    709615120                       # Time in different power states
system.mem_ctrls11_1.preBackEnergy           10379040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11_1.preEnergy                 493350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11_1.prePowerDownEnergy     243182400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls11_1.readEnergy               1727880                       # Energy for read commands per rank (pJ)
system.mem_ctrls11_1.refreshEnergy       110020560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11_1.selfRefreshEnergy   182097744480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls11_1.totalEnergy         182812206990                       # Total energy per rank (pJ)
system.mem_ctrls11_1.totalIdleTime       734980324601                       # Total Idle time Per DRAM Rank
system.mem_ctrls11_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgGap                2814700630.00                       # Average gap between requests
system.mem_ctrls12.avgMemAccLat             200362.66                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgPriority_.ruby.dir_cntrl12::samples       270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls12.avgQLat                  181612.66                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgRdQLen                     1.21                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls12.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls12.bw_read::.ruby.dir_cntrl12        22738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total               22738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::.ruby.dir_cntrl12        22738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total              22738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bytesPerActivate::samples          137                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   128.934307                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   109.071701                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    90.504810                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           55     40.15%     40.15% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159           65     47.45%     87.59% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223            2      1.46%     89.05% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287            3      2.19%     91.24% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::320-351            1      0.73%     91.97% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::384-415            9      6.57%     98.54% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::448-479            2      1.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total          137                       # Bytes accessed per row activation
system.mem_ctrls12.bytesReadDRAM                17280                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadSys                 17280                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls12.bytes_read::.ruby.dir_cntrl12        17280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total            17280                       # Number of bytes read from this memory
system.mem_ctrls12.masterReadAccesses::.ruby.dir_cntrl12          270                       # Per-master read serviced memory accesses
system.mem_ctrls12.masterReadAvgLat::.ruby.dir_cntrl12    200362.66                       # Per-master read average memory access latency
system.mem_ctrls12.masterReadBytes::.ruby.dir_cntrl12        17280                       # Per-master bytes read from memory
system.mem_ctrls12.masterReadRate::.ruby.dir_cntrl12 22737.765364357314                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls12.masterReadTotalLat::.ruby.dir_cntrl12     54097918                       # Per-master read total memory access latency
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls12.numStayReadState               726                       # Number of times bus staying in READ state
system.mem_ctrls12.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls12.num_reads::.ruby.dir_cntrl12          270                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total               270                       # Number of read requests responded to by this memory
system.mem_ctrls12.pageHitRate                  50.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.perBankRdBursts::0               9                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1               5                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2               5                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5              11                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6               1                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8               5                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9             132                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10             84                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11             16                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls12.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls12.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls12.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls12.rdQLenPdf::0                   253                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                    17                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.readBursts                     270                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::6                 270                       # Read request sizes (log2)
system.mem_ctrls12.readReqs                       270                       # Number of read requests accepted
system.mem_ctrls12.readRowHitRate               50.37                       # Row buffer hit rate for reads
system.mem_ctrls12.readRowHits                    136                       # Number of row buffer hits during reads
system.mem_ctrls12.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.totBusLat                  1350000                       # Total ticks spent in databus transfers
system.mem_ctrls12.totGap                759969170100                       # Total gap between requests
system.mem_ctrls12.totMemAccLat              54097918                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totQLat                   49035418                       # Total ticks spent queuing
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls12.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls12.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls12.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls12_0.actBackEnergy            1816590                       # Energy for active background per rank (pJ)
system.mem_ctrls12_0.actEnergy                 142800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12_0.actPowerDownEnergy      23420730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls12_0.averagePower          240.036214                       # Core power per rank (mW)
system.mem_ctrls12_0.memoryStateTime::IDLE      1146000                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::REF      2860000                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::SREF 759886518339                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::PRE_PDN     30932616                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::ACT      1162006                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::ACT_PDN     46775709                       # Time in different power states
system.mem_ctrls12_0.preBackEnergy             537600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12_0.preEnergy                  72105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12_0.prePowerDownEnergy      12105600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls12_0.readEnergy                285600                       # Energy for read commands per rank (pJ)
system.mem_ctrls12_0.refreshEnergy       6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12_0.selfRefreshEnergy   182374973460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls12_0.totalEnergy         182420115525                       # Total energy per rank (pJ)
system.mem_ctrls12_0.totalIdleTime       759963988344                       # Total Idle time Per DRAM Rank
system.mem_ctrls12_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls12_1.actBackEnergy           22961880                       # Energy for active background per rank (pJ)
system.mem_ctrls12_1.actEnergy                 842520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12_1.actPowerDownEnergy     320211750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls12_1.averagePower          240.538897                       # Core power per rank (mW)
system.mem_ctrls12_1.memoryStateTime::IDLE     22380000                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::REF     45500000                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::SREF 758578036062                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::PRE_PDN    613185806                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::ACT      8559250                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::ACT_PDN    702217401                       # Time in different power states
system.mem_ctrls12_1.preBackEnergy           10031520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12_1.preEnergy                 447810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12_1.prePowerDownEnergy     235475520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls12_1.readEnergy               1699320                       # Energy for read commands per rank (pJ)
system.mem_ctrls12_1.refreshEnergy       107562000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12_1.selfRefreshEnergy   182102906700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls12_1.totalEnergy         182802139020                       # Total energy per rank (pJ)
system.mem_ctrls12_1.totalIdleTime       737290084947                       # Total Idle time Per DRAM Rank
system.mem_ctrls12_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgGap                2783768099.80                       # Average gap between requests
system.mem_ctrls13.avgMemAccLat             207149.51                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgPriority_.ruby.dir_cntrl13::samples       273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls13.avgQLat                  188399.51                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgRdQLen                     1.20                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls13.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls13.bw_read::.ruby.dir_cntrl13        22990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total               22990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::.ruby.dir_cntrl13        22990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total              22990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bytesPerActivate::samples          144                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   122.666667                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   104.580430                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    84.790816                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           63     43.75%     43.75% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159           66     45.83%     89.58% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223            1      0.69%     90.28% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287            3      2.08%     92.36% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::384-415           11      7.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total          144                       # Bytes accessed per row activation
system.mem_ctrls13.bytesReadDRAM                17472                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadSys                 17472                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls13.bytes_read::.ruby.dir_cntrl13        17472                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total            17472                       # Number of bytes read from this memory
system.mem_ctrls13.masterReadAccesses::.ruby.dir_cntrl13          273                       # Per-master read serviced memory accesses
system.mem_ctrls13.masterReadAvgLat::.ruby.dir_cntrl13    207149.51                       # Per-master read average memory access latency
system.mem_ctrls13.masterReadBytes::.ruby.dir_cntrl13        17472                       # Per-master bytes read from memory
system.mem_ctrls13.masterReadRate::.ruby.dir_cntrl13 22990.407201739061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls13.masterReadTotalLat::.ruby.dir_cntrl13     56551817                       # Per-master read total memory access latency
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls13.numStayReadState               736                       # Number of times bus staying in READ state
system.mem_ctrls13.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls13.num_reads::.ruby.dir_cntrl13          273                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total               273                       # Number of read requests responded to by this memory
system.mem_ctrls13.pageHitRate                  47.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.perBankRdBursts::0               7                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1               5                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2               5                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4               2                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5              10                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6               1                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8               4                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9             132                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10             83                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11             23                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls13.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls13.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls13.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls13.rdQLenPdf::0                   258                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                    15                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.readBursts                     273                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::6                 273                       # Read request sizes (log2)
system.mem_ctrls13.readReqs                       273                       # Number of read requests accepted
system.mem_ctrls13.readRowHitRate               47.62                       # Row buffer hit rate for reads
system.mem_ctrls13.readRowHits                    130                       # Number of row buffer hits during reads
system.mem_ctrls13.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.totBusLat                  1365000                       # Total ticks spent in databus transfers
system.mem_ctrls13.totGap                759968691246                       # Total gap between requests
system.mem_ctrls13.totMemAccLat              56551817                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totQLat                   51433067                       # Total ticks spent queuing
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls13.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls13.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls13.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls13_0.actBackEnergy            1792650                       # Energy for active background per rank (pJ)
system.mem_ctrls13_0.actEnergy                 149940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13_0.actPowerDownEnergy      23392800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls13_0.averagePower          240.036348                       # Core power per rank (mW)
system.mem_ctrls13_0.memoryStateTime::IDLE      1146000                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::REF      2860000                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::SREF 759885733125                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::PRE_PDN     32423528                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::ACT      1111000                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::ACT_PDN     45899905                       # Time in different power states
system.mem_ctrls13_0.preBackEnergy             537600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13_0.preEnergy                  75900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13_0.prePowerDownEnergy      12450720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls13_0.readEnergy                271320                       # Energy for read commands per rank (pJ)
system.mem_ctrls13_0.refreshEnergy       6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13_0.selfRefreshEnergy   182374785060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls13_0.totalEnergy         182420217030                       # Total energy per rank (pJ)
system.mem_ctrls13_0.totalIdleTime       759962533729                       # Total Idle time Per DRAM Rank
system.mem_ctrls13_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls13_1.actBackEnergy           23527890                       # Energy for active background per rank (pJ)
system.mem_ctrls13_1.actEnergy                 892500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13_1.actPowerDownEnergy     328659150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls13_1.averagePower          240.552499                       # Core power per rank (mW)
system.mem_ctrls13_1.memoryStateTime::IDLE     23220000                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::REF     46540000                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::SREF 758554753400                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::PRE_PDN    620606163                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::ACT      8927607                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::ACT_PDN    720741678                       # Time in different power states
system.mem_ctrls13_1.preBackEnergy           10354560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13_1.preEnergy                 470580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13_1.prePowerDownEnergy     238312800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls13_1.readEnergy               1727880                       # Energy for read commands per rank (pJ)
system.mem_ctrls13_1.refreshEnergy       110020560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13_1.selfRefreshEnergy   182098454280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls13_1.totalEnergy         182812476210                       # Total energy per rank (pJ)
system.mem_ctrls13_1.totalIdleTime       736533615918                       # Total Idle time Per DRAM Rank
system.mem_ctrls13_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgGap                2825161707.95                       # Average gap between requests
system.mem_ctrls14.avgMemAccLat             204089.42                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgPriority_.ruby.dir_cntrl14::samples       269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls14.avgQLat                  185339.42                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgRdQLen                     1.17                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls14.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls14.bw_read::.ruby.dir_cntrl14        22654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total               22654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::.ruby.dir_cntrl14        22654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total              22654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bytesPerActivate::samples          140                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   126.171429                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   108.524839                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    83.725308                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           54     38.57%     38.57% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           71     50.71%     89.29% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223            2      1.43%     90.71% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287            1      0.71%     91.43% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::320-351            2      1.43%     92.86% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::384-415           10      7.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total          140                       # Bytes accessed per row activation
system.mem_ctrls14.bytesReadDRAM                17216                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadSys                 17216                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls14.bytes_read::.ruby.dir_cntrl14        17216                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total            17216                       # Number of bytes read from this memory
system.mem_ctrls14.masterReadAccesses::.ruby.dir_cntrl14          269                       # Per-master read serviced memory accesses
system.mem_ctrls14.masterReadAvgLat::.ruby.dir_cntrl14    204089.42                       # Per-master read average memory access latency
system.mem_ctrls14.masterReadBytes::.ruby.dir_cntrl14        17216                       # Per-master bytes read from memory
system.mem_ctrls14.masterReadRate::.ruby.dir_cntrl14 22653.551418563398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls14.masterReadTotalLat::.ruby.dir_cntrl14     54900055                       # Per-master read total memory access latency
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls14.numStayReadState               728                       # Number of times bus staying in READ state
system.mem_ctrls14.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls14.num_reads::.ruby.dir_cntrl14          269                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total               269                       # Number of read requests responded to by this memory
system.mem_ctrls14.pageHitRate                  49.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.perBankRdBursts::0               7                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1               4                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2               3                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4               2                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5              11                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6               2                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7               1                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8               5                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9             133                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10             84                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11             16                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls14.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls14.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls14.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls14.rdQLenPdf::0                   256                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                    13                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.readBursts                     269                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::6                 269                       # Read request sizes (log2)
system.mem_ctrls14.readReqs                       269                       # Number of read requests accepted
system.mem_ctrls14.readRowHitRate               49.44                       # Row buffer hit rate for reads
system.mem_ctrls14.readRowHits                    133                       # Number of row buffer hits during reads
system.mem_ctrls14.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.totBusLat                  1345000                       # Total ticks spent in databus transfers
system.mem_ctrls14.totGap                759968499438                       # Total gap between requests
system.mem_ctrls14.totMemAccLat              54900055                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totQLat                   49856305                       # Total ticks spent queuing
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls14.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls14.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls14.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls14_0.actBackEnergy            2012670                       # Energy for active background per rank (pJ)
system.mem_ctrls14_0.actEnergy                 142800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14_0.actPowerDownEnergy      26535210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls14_0.averagePower          240.042264                       # Core power per rank (mW)
system.mem_ctrls14_0.memoryStateTime::IDLE      1428000                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::REF      3380000                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::SREF 759870495347                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::PRE_PDN     39218325                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::ACT      1097250                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::ACT_PDN     53646308                       # Time in different power states
system.mem_ctrls14_0.preBackEnergy             661920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14_0.preEnergy                  72105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14_0.prePowerDownEnergy      15346080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls14_0.readEnergy                271320                       # Energy for read commands per rank (pJ)
system.mem_ctrls14_0.refreshEnergy       7990320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14_0.selfRefreshEnergy   182371680300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls14_0.totalEnergy         182424712725                       # Total energy per rank (pJ)
system.mem_ctrls14_0.totalIdleTime       759962539115                       # Total Idle time Per DRAM Rank
system.mem_ctrls14_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls14_1.actBackEnergy           23258280                       # Energy for active background per rank (pJ)
system.mem_ctrls14_1.actEnergy                 863940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14_1.actPowerDownEnergy     327866850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls14_1.averagePower          240.545995                       # Core power per rank (mW)
system.mem_ctrls14_1.memoryStateTime::IDLE     22662000                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::REF     46020000                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::SREF 758562304489                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::PRE_PDN    611328050                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::ACT      8712963                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::ACT_PDN    719015737                       # Time in different power states
system.mem_ctrls14_1.preBackEnergy           10154400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14_1.preEnergy                 459195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14_1.prePowerDownEnergy     234749280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls14_1.readEnergy               1706460                       # Energy for read commands per rank (pJ)
system.mem_ctrls14_1.refreshEnergy       108791280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14_1.selfRefreshEnergy   182099683740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls14_1.totalEnergy         182807533425                       # Total energy per rank (pJ)
system.mem_ctrls14_1.totalIdleTime       738841264097                       # Total Idle time Per DRAM Rank
system.mem_ctrls14_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgGap                2911761525.59                       # Average gap between requests
system.mem_ctrls15.avgMemAccLat             213317.21                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgPriority_.ruby.dir_cntrl15::samples       261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls15.avgQLat                  194567.21                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgRdBW                       0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                    0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgRdQLen                     1.18                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls15.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls15.bw_read::.ruby.dir_cntrl15        21980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total               21980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::.ruby.dir_cntrl15        21980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total              21980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bytesPerActivate::samples          140                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   122.971429                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   105.348381                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    82.707245                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           60     42.86%     42.86% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159           64     45.71%     88.57% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223            3      2.14%     90.71% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287            2      1.43%     92.14% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::320-351            2      1.43%     93.57% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::384-415            9      6.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total          140                       # Bytes accessed per row activation
system.mem_ctrls15.bytesReadDRAM                16704                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadSys                 16704                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls15.bytes_read::.ruby.dir_cntrl15        16704                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total            16704                       # Number of bytes read from this memory
system.mem_ctrls15.masterReadAccesses::.ruby.dir_cntrl15          261                       # Per-master read serviced memory accesses
system.mem_ctrls15.masterReadAvgLat::.ruby.dir_cntrl15    213317.21                       # Per-master read average memory access latency
system.mem_ctrls15.masterReadBytes::.ruby.dir_cntrl15        16704                       # Per-master bytes read from memory
system.mem_ctrls15.masterReadRate::.ruby.dir_cntrl15 21979.839852212070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls15.masterReadTotalLat::.ruby.dir_cntrl15     55675792                       # Per-master read total memory access latency
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls15.numStayReadState               715                       # Number of times bus staying in READ state
system.mem_ctrls15.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls15.num_reads::.ruby.dir_cntrl15          261                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total               261                       # Number of read requests responded to by this memory
system.mem_ctrls15.pageHitRate                  48.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.perBankRdBursts::0               7                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1               5                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2               3                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5               8                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6               1                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7               1                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8               1                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9             134                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10             83                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11             16                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls15.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls15.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls15.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls15.rdQLenPdf::0                   246                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                    15                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.readBursts                     261                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::6                 261                       # Read request sizes (log2)
system.mem_ctrls15.readReqs                       261                       # Number of read requests accepted
system.mem_ctrls15.readRowHitRate               48.28                       # Row buffer hit rate for reads
system.mem_ctrls15.readRowHits                    126                       # Number of row buffer hits during reads
system.mem_ctrls15.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.totBusLat                  1305000                       # Total ticks spent in databus transfers
system.mem_ctrls15.totGap                759969758178                       # Total gap between requests
system.mem_ctrls15.totMemAccLat              55675792                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totQLat                   50782042                       # Total ticks spent queuing
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls15.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls15.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls15.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls15_0.actBackEnergy            1957380                       # Energy for active background per rank (pJ)
system.mem_ctrls15_0.actEnergy                 142800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15_0.actPowerDownEnergy      26866380                       # Energy for active power-down per rank (pJ)
system.mem_ctrls15_0.averagePower          240.042276                       # Core power per rank (mW)
system.mem_ctrls15_0.memoryStateTime::IDLE      1428000                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::REF      3380000                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::SREF 759870533309                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::PRE_PDN     39320152                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::ACT       978500                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::ACT_PDN     54535594                       # Time in different power states
system.mem_ctrls15_0.preBackEnergy             662880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15_0.preEnergy                  72105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15_0.prePowerDownEnergy      15098880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls15_0.readEnergy                242760                       # Energy for read commands per rank (pJ)
system.mem_ctrls15_0.refreshEnergy       7990320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15_0.selfRefreshEnergy   182371689000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls15_0.totalEnergy         182424722505                       # Total energy per rank (pJ)
system.mem_ctrls15_0.totalIdleTime       759964053255                       # Total Idle time Per DRAM Rank
system.mem_ctrls15_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls15_1.actBackEnergy           23569500                       # Energy for active background per rank (pJ)
system.mem_ctrls15_1.actEnergy                 863940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15_1.actPowerDownEnergy     333065250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls15_1.averagePower          240.556250                       # Core power per rank (mW)
system.mem_ctrls15_1.memoryStateTime::IDLE     22950000                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::REF     46800000                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::SREF 758543413324                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::PRE_PDN    622510152                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::ACT      8627976                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::ACT_PDN    725659651                       # Time in different power states
system.mem_ctrls15_1.preBackEnergy           10293120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15_1.preEnergy                 459195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15_1.prePowerDownEnergy     239044800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls15_1.readEnergy               1692180                       # Energy for read commands per rank (pJ)
system.mem_ctrls15_1.refreshEnergy       110635200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15_1.selfRefreshEnergy   182095703280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls15_1.totalEnergy         182815326465                       # Total energy per rank (pJ)
system.mem_ctrls15_1.totalIdleTime       738064142115                       # Total Idle time Per DRAM Rank
system.mem_ctrls15_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.ruby.Directory_Controller.Exclusive_Unblock |         212      6.08%      6.08% |         227      6.51%     12.58% |         220      6.31%     18.89% |         220      6.31%     25.19% |         217      6.22%     31.41% |         224      6.42%     37.83% |         213      6.10%     43.94% |         214      6.13%     50.07% |         209      5.99%     56.06% |         223      6.39%     62.45% |         216      6.19%     68.64% |         216      6.19%     74.84% |         219      6.28%     81.11% |         223      6.39%     87.50% |         219      6.28%     93.78% |         217      6.22%    100.00%
system.ruby.Directory_Controller.Exclusive_Unblock::total         3489                      
system.ruby.Directory_Controller.GETS    |          50      6.82%      6.82% |          49      6.68%     13.51% |          42      5.73%     19.24% |          47      6.41%     25.65% |          41      5.59%     31.24% |          40      5.46%     36.70% |          43      5.87%     42.56% |          45      6.14%     48.70% |          47      6.41%     55.12% |          44      6.00%     61.12% |          38      5.18%     66.30% |          52      7.09%     73.40% |          51      6.96%     80.35% |          50      6.82%     87.18% |          50      6.82%     94.00% |          44      6.00%    100.00%
system.ruby.Directory_Controller.GETS::total          733                      
system.ruby.Directory_Controller.GETX    |         212      6.08%      6.08% |         227      6.51%     12.58% |         220      6.31%     18.89% |         220      6.31%     25.19% |         217      6.22%     31.41% |         224      6.42%     37.83% |         213      6.10%     43.94% |         214      6.13%     50.07% |         209      5.99%     56.06% |         223      6.39%     62.45% |         216      6.19%     68.64% |         216      6.19%     74.84% |         219      6.28%     81.11% |         223      6.39%     87.50% |         219      6.28%     93.78% |         217      6.22%    100.00%
system.ruby.Directory_Controller.GETX::total         3489                      
system.ruby.Directory_Controller.I.GETS  |          50      6.82%      6.82% |          49      6.68%     13.51% |          42      5.73%     19.24% |          47      6.41%     25.65% |          41      5.59%     31.24% |          40      5.46%     36.70% |          43      5.87%     42.56% |          45      6.14%     48.70% |          47      6.41%     55.12% |          44      6.00%     61.12% |          38      5.18%     66.30% |          52      7.09%     73.40% |          51      6.96%     80.35% |          50      6.82%     87.18% |          50      6.82%     94.00% |          44      6.00%    100.00%
system.ruby.Directory_Controller.I.GETS::total          733                      
system.ruby.Directory_Controller.I.GETX  |         196      6.12%      6.12% |         210      6.56%     12.69% |         201      6.28%     18.97% |         195      6.09%     25.06% |         199      6.22%     31.28% |         207      6.47%     37.75% |         195      6.09%     43.84% |         197      6.16%     50.00% |         190      5.94%     55.94% |         206      6.44%     62.37% |         200      6.25%     68.62% |         191      5.97%     74.59% |         203      6.34%     80.94% |         207      6.47%     87.41% |         203      6.34%     93.75% |         200      6.25%    100.00%
system.ruby.Directory_Controller.I.GETX::total         3200                      
system.ruby.Directory_Controller.IS.Memory_Data |          49      6.69%      6.69% |          49      6.69%     13.39% |          42      5.74%     19.13% |          47      6.42%     25.55% |          41      5.60%     31.15% |          40      5.46%     36.61% |          43      5.87%     42.49% |          45      6.15%     48.63% |          47      6.42%     55.05% |          44      6.01%     61.07% |          38      5.19%     66.26% |          52      7.10%     73.36% |          51      6.97%     80.33% |          50      6.83%     87.16% |          50      6.83%     93.99% |          44      6.01%    100.00%
system.ruby.Directory_Controller.IS.Memory_Data::total          732                      
system.ruby.Directory_Controller.IS.Unblock |          49      6.68%      6.68% |          49      6.68%     13.37% |          42      5.73%     19.10% |          47      6.41%     25.51% |          41      5.59%     31.11% |          40      5.46%     36.56% |          43      5.87%     42.43% |          45      6.14%     48.57% |          47      6.41%     54.98% |          44      6.00%     60.98% |          38      5.18%     66.17% |          52      7.09%     73.26% |          51      6.96%     80.22% |          51      6.96%     87.18% |          50      6.82%     94.00% |          44      6.00%    100.00%
system.ruby.Directory_Controller.IS.Unblock::total          733                      
system.ruby.Directory_Controller.MM.Exclusive_Unblock |         212      6.08%      6.08% |         227      6.51%     12.58% |         220      6.31%     18.89% |         220      6.31%     25.19% |         217      6.22%     31.41% |         224      6.42%     37.83% |         213      6.10%     43.94% |         214      6.13%     50.07% |         209      5.99%     56.06% |         223      6.39%     62.45% |         216      6.19%     68.64% |         216      6.19%     74.84% |         219      6.28%     81.11% |         223      6.39%     87.50% |         219      6.28%     93.78% |         217      6.22%    100.00%
system.ruby.Directory_Controller.MM.Exclusive_Unblock::total         3489                      
system.ruby.Directory_Controller.MM.Memory_Data |         212      6.08%      6.08% |         227      6.51%     12.58% |         220      6.31%     18.89% |         220      6.31%     25.19% |         217      6.22%     31.41% |         224      6.42%     37.83% |         213      6.10%     43.94% |         214      6.13%     50.07% |         209      5.99%     56.06% |         223      6.39%     62.45% |         216      6.19%     68.64% |         216      6.19%     74.84% |         219      6.28%     81.11% |         223      6.39%     87.50% |         219      6.28%     93.78% |         217      6.22%    100.00%
system.ruby.Directory_Controller.MM.Memory_Data::total         3489                      
system.ruby.Directory_Controller.Memory_Data |         261      6.18%      6.18% |         276      6.54%     12.72% |         262      6.21%     18.93% |         267      6.33%     25.25% |         258      6.11%     31.37% |         264      6.25%     37.62% |         256      6.06%     43.69% |         259      6.14%     49.82% |         256      6.06%     55.89% |         267      6.33%     62.21% |         254      6.02%     68.23% |         268      6.35%     74.58% |         270      6.40%     80.98% |         273      6.47%     87.44% |         269      6.37%     93.82% |         261      6.18%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         4221                      
system.ruby.Directory_Controller.S.GETX  |          16      5.54%      5.54% |          17      5.88%     11.42% |          19      6.57%     17.99% |          25      8.65%     26.64% |          18      6.23%     32.87% |          17      5.88%     38.75% |          18      6.23%     44.98% |          17      5.88%     50.87% |          19      6.57%     57.44% |          17      5.88%     63.32% |          16      5.54%     68.86% |          25      8.65%     77.51% |          16      5.54%     83.04% |          16      5.54%     88.58% |          16      5.54%     94.12% |          17      5.88%    100.00%
system.ruby.Directory_Controller.S.GETX::total          289                      
system.ruby.Directory_Controller.Unblock |          49      6.68%      6.68% |          49      6.68%     13.37% |          42      5.73%     19.10% |          47      6.41%     25.51% |          41      5.59%     31.11% |          40      5.46%     36.56% |          43      5.87%     42.43% |          45      6.14%     48.57% |          47      6.41%     54.98% |          44      6.00%     60.98% |          38      5.18%     66.17% |          52      7.09%     73.26% |          51      6.96%     80.22% |          51      6.96%     87.18% |          50      6.82%     94.00% |          44      6.00%    100.00%
system.ruby.Directory_Controller.Unblock::total          733                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       909662                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      909662    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       909662                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples       912161                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.805930                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.012698                      
system.ruby.IFETCH.latency_hist_seqr::stdev    32.909731                      
system.ruby.IFETCH.latency_hist_seqr     |      911830     99.96%     99.96% |          13      0.00%     99.97% |          12      0.00%     99.97% |           5      0.00%     99.97% |           0      0.00%     99.97% |           9      0.00%     99.97% |          94      0.01%     99.98% |         198      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       912161                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         2499                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   295.172869                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   100.046207                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   556.010191                      
system.ruby.IFETCH.miss_latency_hist_seqr |        2168     86.75%     86.75% |          13      0.52%     87.27% |          12      0.48%     87.76% |           5      0.20%     87.96% |           0      0.00%     87.96% |           9      0.36%     88.32% |          94      3.76%     92.08% |         198      7.92%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         2499                      
system.ruby.L1Cache_Controller.Ack       |        2365      6.86%      6.86% |        2323      6.74%     13.59% |        2306      6.69%     20.28% |        2250      6.52%     26.80% |         864      2.51%     29.31% |        2261      6.56%     35.86% |        2244      6.51%     42.37% |        2325      6.74%     49.11% |        2360      6.84%     55.95% |        2200      6.38%     62.33% |        2240      6.49%     68.83% |        2185      6.34%     75.16% |        2101      6.09%     81.25% |        2159      6.26%     87.51% |        2163      6.27%     93.78% |        2144      6.22%    100.00%
system.ruby.L1Cache_Controller.Ack::total        34490                      
system.ruby.L1Cache_Controller.All_acks  |        3973     10.59%     10.59% |        2367      6.31%     16.90% |        2332      6.22%     23.11% |        2232      5.95%     29.06% |        2251      6.00%     35.06% |        2275      6.06%     41.12% |        2241      5.97%     47.10% |        2322      6.19%     53.29% |        2359      6.29%     59.57% |        2198      5.86%     65.43% |        2237      5.96%     71.39% |        2183      5.82%     77.21% |        2104      5.61%     82.82% |        2161      5.76%     88.58% |        2164      5.77%     94.35% |        2121      5.65%    100.00%
system.ruby.L1Cache_Controller.All_acks::total        37520                      
system.ruby.L1Cache_Controller.Data      |        1721      0.03%      0.03% |        1336      0.02%      0.05% |        1330      0.02%      0.08% |        1568      0.03%      0.11% |        1289      0.02%      0.13% |        1945      0.03%      0.16% |        4141      0.07%      0.24% |        6635      0.12%      0.35% |      175455      3.11%      3.47% |      501146      8.89%     12.36% |      690058     12.25%     24.61% |      754526     13.39%     38.00% |      811596     14.40%     52.40% |      863453     15.32%     67.72% |      903815     16.04%     83.76% |      915233     16.24%    100.00%
system.ruby.L1Cache_Controller.Data::total      5635247                      
system.ruby.L1Cache_Controller.Exclusive_Data |        4202      1.74%      1.74% |        2497      1.03%      2.77% |        2610      1.08%      3.85% |        2431      1.01%      4.85% |        2878      1.19%      6.04% |        2662      1.10%      7.15% |        2799      1.16%      8.30% |        3121      1.29%      9.59% |        3500      1.45%     11.04% |        3540      1.46%     12.50% |        4405      1.82%     14.33% |        5644      2.33%     16.66% |       14081      5.82%     22.48% |       28037     11.59%     34.08% |       53125     21.97%     56.04% |      106307     43.96%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total       241839                      
system.ruby.L1Cache_Controller.Fwd_GETS  |        9826      0.49%      0.49% |        8235      0.41%      0.91% |      917409     46.10%     47.01% |        8233      0.41%     47.42% |       16869      0.85%     48.27% |      718209     36.09%     84.36% |        1145      0.06%     84.42% |        1729      0.09%     84.51% |        3031      0.15%     84.66% |       48081      2.42%     87.08% |        8180      0.41%     87.49% |        9595      0.48%     87.97% |       37635      1.89%     89.86% |       57965      2.91%     92.77% |       78081      3.92%     96.70% |       65711      3.30%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total      1989934                      
system.ruby.L1Cache_Controller.Fwd_GETX  |        3753      8.68%      8.68% |        3176      7.35%     16.03% |        3035      7.02%     23.06% |        2157      4.99%     28.05% |        3768      8.72%     36.77% |        3368      7.79%     44.56% |        2839      6.57%     51.13% |        2930      6.78%     57.91% |        2983      6.90%     64.81% |        2549      5.90%     70.71% |        2745      6.35%     77.07% |        2348      5.43%     82.50% |        2199      5.09%     87.59% |        2217      5.13%     92.72% |         975      2.26%     94.97% |        2172      5.03%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total        43214                      
system.ruby.L1Cache_Controller.I.Ifetch  |         531     38.42%     38.42% |          56      4.05%     42.47% |          59      4.27%     46.74% |          54      3.91%     50.65% |          54      3.91%     54.56% |          58      4.20%     58.76% |          58      4.20%     62.95% |          57      4.12%     67.08% |          58      4.20%     71.27% |          58      4.20%     75.47% |          58      4.20%     79.67% |          55      3.98%     83.65% |          54      3.91%     87.55% |          58      4.20%     91.75% |          57      4.12%     95.88% |          57      4.12%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total         1382                      
system.ruby.L1Cache_Controller.I.L1_Replacement |        2096      6.84%      6.84% |        1881      6.14%     12.98% |        1939      6.33%     19.31% |        1491      4.87%     24.18% |        2040      6.66%     30.84% |        2055      6.71%     37.54% |        2056      6.71%     44.25% |        2055      6.71%     50.96% |        2056      6.71%     57.67% |        2055      6.71%     64.38% |        2056      6.71%     71.09% |        2056      6.71%     77.80% |        2056      6.71%     84.51% |        1949      6.36%     90.87% |         750      2.45%     93.32% |        2046      6.68%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total        30637                      
system.ruby.L1Cache_Controller.I.Load    |        1429      0.02%      0.02% |        1413      0.02%      0.05% |        1559      0.03%      0.08% |        1718      0.03%      0.10% |        1862      0.03%      0.14% |        2275      0.04%      0.18% |        4647      0.08%      0.26% |        7385      0.13%      0.38% |      176545      3.02%      3.41% |      502437      8.61%     12.01% |      692175     11.86%     23.87% |      757939     12.98%     36.85% |      823521     14.11%     50.96% |      889274     15.23%     66.19% |      954723     16.35%     82.54% |     1019363     17.46%    100.00%
system.ruby.L1Cache_Controller.I.Load::total      5838265                      
system.ruby.L1Cache_Controller.I.Store   |        3948     10.59%     10.59% |        2362      6.33%     16.92% |        2320      6.22%     23.14% |        2221      5.96%     29.10% |        2243      6.01%     35.11% |        2251      6.04%     41.15% |        2221      5.96%     47.10% |        2278      6.11%     53.21% |        2349      6.30%     59.51% |        2186      5.86%     65.37% |        2220      5.95%     71.32% |        2169      5.82%     77.14% |        2096      5.62%     82.76% |        2156      5.78%     88.54% |        2158      5.79%     94.33% |        2116      5.67%    100.00%
system.ruby.L1Cache_Controller.I.Store::total        37294                      
system.ruby.L1Cache_Controller.IM.Ack    |        2268      6.69%      6.69% |        2317      6.83%     13.51% |        2284      6.73%     20.25% |        2218      6.54%     26.78% |         655      1.93%     28.72% |        2202      6.49%     35.21% |        2230      6.57%     41.78% |        2307      6.80%     48.58% |        2345      6.91%     55.49% |        2186      6.44%     61.93% |        2226      6.56%     68.50% |        2170      6.40%     74.89% |        2097      6.18%     81.07% |        2153      6.35%     87.42% |        2155      6.35%     93.77% |        2113      6.23%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total        33926                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |        3948     10.56%     10.56% |        2364      6.32%     16.88% |        2320      6.20%     23.08% |        2224      5.95%     29.03% |        2244      6.00%     35.03% |        2272      6.08%     41.11% |        2234      5.97%     47.08% |        2311      6.18%     53.26% |        2350      6.28%     59.55% |        2190      5.86%     65.40% |        2229      5.96%     71.36% |        2174      5.81%     77.18% |        2101      5.62%     82.80% |        2157      5.77%     88.57% |        2159      5.77%     94.34% |        2117      5.66%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total        37394                      
system.ruby.L1Cache_Controller.IS.Data   |        1721      0.03%      0.03% |        1336      0.02%      0.05% |        1330      0.02%      0.08% |        1568      0.03%      0.11% |        1289      0.02%      0.13% |        1945      0.03%      0.16% |        4141      0.07%      0.24% |        6635      0.12%      0.35% |      175455      3.11%      3.47% |      501146      8.89%     12.36% |      690058     12.25%     24.61% |      754526     13.39%     38.00% |      811596     14.40%     52.40% |      863453     15.32%     67.72% |      903815     16.04%     83.76% |      915233     16.24%    100.00%
system.ruby.L1Cache_Controller.IS.Data::total      5635247                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |         238      0.12%      0.12% |         133      0.07%      0.18% |         288      0.14%      0.32% |         204      0.10%      0.42% |         627      0.31%      0.73% |         388      0.19%      0.92% |         564      0.28%      1.19% |         807      0.39%      1.59% |        1148      0.56%      2.15% |        1349      0.66%      2.81% |        2175      1.06%      3.88% |        3468      1.70%      5.57% |       11979      5.86%     11.43% |       25879     12.66%     24.09% |       50965     24.93%     49.03% |      104187     50.97%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total       204399                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total            4                      
system.ruby.L1Cache_Controller.Ifetch    |       22349      4.89%      4.89% |       23037      5.04%      9.94% |       27467      6.01%     15.95% |       33839      7.41%     23.36% |       21547      4.72%     28.08% |       27928      6.12%     34.20% |       34164      7.48%     41.68% |       34820      7.62%     49.30% |       30303      6.64%     55.94% |       25650      5.62%     61.56% |       26621      5.83%     67.39% |       23982      5.25%     72.64% |       23690      5.19%     77.82% |       41949      9.19%     87.01% |       32416      7.10%     94.11% |       26901      5.89%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       456663                      
system.ruby.L1Cache_Controller.Inv       |           4      0.71%      0.71% |          18      3.21%      3.93% |          20      3.57%      7.50% |          21      3.75%     11.25% |          10      1.79%     13.04% |          30      5.36%     18.39% |          27      4.82%     23.21% |         287     51.25%     74.46% |          19      3.39%     77.86% |          18      3.21%     81.07% |          24      4.29%     85.36% |          26      4.64%     90.00% |          23      4.11%     94.11% |          11      1.96%     96.07% |          11      1.96%     98.04% |          11      1.96%    100.00%
system.ruby.L1Cache_Controller.Inv::total          560                      
system.ruby.L1Cache_Controller.L1_Replacement |        5173      0.09%      0.09% |        2858      0.05%      0.14% |        2994      0.05%      0.19% |        3127      0.05%      0.24% |        3403      0.06%      0.30% |        3772      0.06%      0.36% |        6113      0.10%      0.47% |        8548      0.15%      0.61% |      177952      3.03%      3.65% |      503919      8.59%     12.24% |      693630     11.83%     24.07% |      759411     12.95%     37.02% |      825038     14.07%     51.09% |      890758     15.19%     66.28% |      956219     16.31%     82.59% |     1020874     17.41%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total      5863789                      
system.ruby.L1Cache_Controller.Load      |      876308      0.62%      0.62% |     1987796      1.42%      2.04% |     3035059      2.16%      4.20% |     4078008      2.90%      7.10% |     5151953      3.67%     10.77% |     6199153      4.41%     15.18% |     7237831      5.15%     20.34% |     8287184      5.90%     26.24% |     9326550      6.64%     32.88% |    10375330      7.39%     40.26% |    11429200      8.14%     48.40% |    12469835      8.88%     57.28% |    13512468      9.62%     66.90% |    14558326     10.36%     77.26% |    15596300     11.10%     88.36% |    16344701     11.64%    100.00%
system.ruby.L1Cache_Controller.Load::total    140466002                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          51      0.04%      0.04% |          38      0.03%      0.07% |         188      0.15%      0.22% |          67      0.05%      0.27% |         594      0.47%      0.74% |         302      0.24%      0.98% |         109      0.09%      1.07% |         116      0.09%      1.16% |         249      0.20%      1.36% |         365      0.29%      1.65% |        1105      0.88%      2.52% |        2220      1.76%      4.28% |       10668      8.45%     12.73% |       24376     19.31%     32.05% |       46019     36.46%     68.51% |       39739     31.49%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total       126206                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           9      5.52%      5.52% |          10      6.13%     11.66% |          12      7.36%     19.02% |          52     31.90%     50.92% |           3      1.84%     52.76% |           6      3.68%     56.44% |           9      5.52%     61.96% |          14      8.59%     70.55% |          13      7.98%     78.53% |           5      3.07%     81.60% |           8      4.91%     86.50% |           5      3.07%     89.57% |           3      1.84%     91.41% |           6      3.68%     95.09% |           4      2.45%     97.55% |           4      2.45%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total          163                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          35      0.05%      0.05% |           3      0.00%      0.05% |           5      0.01%      0.06% |          11      0.01%      0.07% |          24      0.03%      0.10% |          50      0.06%      0.17% |         388      0.50%      0.67% |         590      0.77%      1.44% |         770      1.00%      2.44% |         928      1.21%      3.64% |         991      1.29%      4.93% |        1190      1.55%      6.48% |        1289      1.68%      8.15% |        1437      1.87%     10.02% |        4894      6.36%     16.38% |       64347     83.62%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total        76952                      
system.ruby.L1Cache_Controller.M.Load    |        1266      0.40%      0.40% |      302625     94.94%     95.34% |         267      0.08%     95.42% |         389      0.12%     95.54% |         352      0.11%     95.65% |         521      0.16%     95.82% |         723      0.23%     96.04% |         814      0.26%     96.30% |         773      0.24%     96.54% |        1060      0.33%     96.87% |         974      0.31%     97.18% |        1261      0.40%     97.58% |        1296      0.41%     97.98% |        1678      0.53%     98.51% |        1726      0.54%     99.05% |        3026      0.95%    100.00%
system.ruby.L1Cache_Controller.M.Load::total       318751                      
system.ruby.L1Cache_Controller.M.Store   |          71     17.27%     17.27% |          44     10.71%     27.98% |          35      8.52%     36.50% |          27      6.57%     43.07% |           0      0.00%     43.07% |          10      2.43%     45.50% |          25      6.08%     51.58% |          29      7.06%     58.64% |          37      9.00%     67.64% |          23      5.60%     73.24% |          31      7.54%     80.78% |          15      3.65%     84.43% |           4      0.97%     85.40% |          28      6.81%     92.21% |          25      6.08%     98.30% |           7      1.70%    100.00%
system.ruby.L1Cache_Controller.M.Store::total          411                      
system.ruby.L1Cache_Controller.MI.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          12     92.31%     92.31% |           1      7.69%    100.00%
system.ruby.L1Cache_Controller.MI.Fwd_GETS::total           13                      
system.ruby.L1Cache_Controller.MI.Ifetch |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Ifetch::total            4                      
system.ruby.L1Cache_Controller.MI.Load   |           4     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total            6                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data |        1470      1.82%      1.82% |          44      0.05%      1.88% |          43      0.05%      1.93% |         564      0.70%      2.63% |          37      0.05%      2.68% |          63      0.08%      2.76% |         401      0.50%      3.25% |         604      0.75%      4.00% |         783      0.97%      4.98% |         942      1.17%      6.14% |        1004      1.25%      7.39% |        1203      1.49%      8.88% |        1302      1.62%     10.50% |        1556      1.93%     12.43% |        6200      7.69%     20.12% |       64366     79.88%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data::total        80582                      
system.ruby.L1Cache_Controller.MM.Fwd_GETS |         216     17.63%     17.63% |          67      5.47%     23.10% |          81      6.61%     29.71% |          90      7.35%     37.06% |          27      2.20%     39.27% |          39      3.18%     42.45% |          69      5.63%     48.08% |         109      8.90%     56.98% |         131     10.69%     67.67% |          49      4.00%     71.67% |          85      6.94%     78.61% |          64      5.22%     83.84% |          28      2.29%     86.12% |          58      4.73%     90.86% |          58      4.73%     95.59% |          54      4.41%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total         1225                      
system.ruby.L1Cache_Controller.MM.Fwd_GETX |        2522      7.49%      7.49% |        2336      6.94%     14.43% |        2292      6.81%     21.24% |        1659      4.93%     26.17% |        2214      6.58%     32.75% |        2249      6.68%     39.43% |        2213      6.57%     46.00% |        2283      6.78%     52.78% |        2327      6.91%     59.69% |        2182      6.48%     66.18% |        2206      6.55%     72.73% |        2155      6.40%     79.13% |        2077      6.17%     85.30% |        2040      6.06%     91.36% |         832      2.47%     93.83% |        2076      6.17%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total        33663                      
system.ruby.L1Cache_Controller.MM.L1_Replacement |        1435     39.39%     39.39% |          41      1.13%     40.52% |          38      1.04%     41.56% |         553     15.18%     56.74% |          13      0.36%     57.10% |          13      0.36%     57.45% |          13      0.36%     57.81% |          14      0.38%     58.19% |          13      0.36%     58.55% |          14      0.38%     58.93% |          13      0.36%     59.29% |          13      0.36%     59.65% |          13      0.36%     60.01% |         119      3.27%     63.27% |        1318     36.18%     99.45% |          20      0.55%    100.00%
system.ruby.L1Cache_Controller.MM.L1_Replacement::total         3643                      
system.ruby.L1Cache_Controller.MM.Load   |      306415     79.42%     79.42% |        5619      1.46%     80.88% |        5341      1.38%     82.26% |        6364      1.65%     83.91% |        4104      1.06%     84.98% |        5086      1.32%     86.30% |        6275      1.63%     87.92% |        5296      1.37%     89.30% |        4226      1.10%     90.39% |        4456      1.16%     91.55% |        5417      1.40%     92.95% |        5586      1.45%     94.40% |        6400      1.66%     96.06% |        5098      1.32%     97.38% |        5699      1.48%     98.86% |        4416      1.14%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total       385798                      
system.ruby.L1Cache_Controller.MM.Store  |       13085     32.75%     32.75% |        1683      4.21%     36.96% |        1726      4.32%     41.28% |        1841      4.61%     45.89% |         944      2.36%     48.26% |        1772      4.44%     52.69% |        1866      4.67%     57.36% |        1749      4.38%     61.74% |        1676      4.20%     65.93% |        1914      4.79%     70.72% |        1847      4.62%     75.35% |        1928      4.83%     80.17% |        2034      5.09%     85.26% |        1938      4.85%     90.12% |        1954      4.89%     95.01% |        1995      4.99%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total        39952                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS |         100      7.66%      7.66% |          83      6.36%     14.02% |          72      5.52%     19.54% |          98      7.51%     27.05% |          72      5.52%     32.57% |          47      3.60%     36.17% |          88      6.74%     42.91% |         119      9.12%     52.03% |         164     12.57%     64.60% |          68      5.21%     69.81% |         119      9.12%     78.93% |          70      5.36%     84.29% |          21      1.61%     85.90% |          59      4.52%     90.42% |          70      5.36%     95.79% |          55      4.21%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS::total         1305                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX |        1182     13.13%     13.13% |         788      8.75%     21.89% |         673      7.48%     29.36% |         357      3.97%     33.33% |        1551     17.23%     50.56% |        1101     12.23%     62.79% |         588      6.53%     69.33% |         607      6.74%     76.07% |         624      6.93%     83.00% |         349      3.88%     86.88% |         510      5.67%     92.55% |         174      1.93%     94.48% |         117      1.30%     95.78% |         162      1.80%     97.58% |         136      1.51%     99.09% |          82      0.91%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX::total         9001                      
system.ruby.L1Cache_Controller.MM_W.Load |         500      7.42%      7.42% |         554      8.22%     15.64% |         545      8.09%     23.73% |         631      9.36%     33.10% |           5      0.07%     33.17% |         351      5.21%     38.38% |         434      6.44%     44.82% |         471      6.99%     51.81% |         362      5.37%     57.18% |         429      6.37%     63.55% |         419      6.22%     69.77% |         428      6.35%     76.12% |         450      6.68%     82.80% |         400      5.94%     88.74% |         445      6.60%     95.34% |         314      4.66%    100.00%
system.ruby.L1Cache_Controller.MM_W.Load::total         6738                      
system.ruby.L1Cache_Controller.MM_W.Store |        9042     85.56%     85.56% |          54      0.51%     86.07% |          46      0.44%     86.51% |          45      0.43%     86.93% |         985      9.32%     96.25% |         110      1.04%     97.29% |          22      0.21%     97.50% |          28      0.26%     97.77% |          36      0.34%     98.11% |          24      0.23%     98.33% |          32      0.30%     98.64% |          23      0.22%     98.86% |          30      0.28%     99.14% |          28      0.26%     99.40% |          21      0.20%     99.60% |          42      0.40%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total        10568                      
system.ruby.L1Cache_Controller.MM_W.Use_Timeout |        4018     10.56%     10.56% |        2403      6.31%     16.87% |        2377      6.25%     23.12% |        2276      5.98%     29.10% |        2255      5.93%     35.03% |        2292      6.02%     41.05% |        2271      5.97%     47.02% |        2378      6.25%     53.27% |        2435      6.40%     59.66% |        2223      5.84%     65.51% |        2274      5.98%     71.48% |        2218      5.83%     77.31% |        2116      5.56%     82.87% |        2190      5.75%     88.62% |        2184      5.74%     94.36% |        2145      5.64%    100.00%
system.ruby.L1Cache_Controller.MM_W.Use_Timeout::total        38055                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETS |          31      0.32%      0.32% |          27      0.28%      0.61% |          44      0.46%      1.07% |          25      0.26%      1.33% |           0      0.00%      1.33% |          32      0.34%      1.67% |          38      0.40%      2.06% |          40      0.42%      2.48% |          57      0.60%      3.08% |         102      1.07%      4.15% |          68      0.71%      4.86% |          72      0.75%      5.62% |        2218     23.25%     28.87% |         804      8.43%     37.30% |        1046     10.96%     48.26% |        4936     51.74%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETS::total         9540                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETX |          36      9.92%      9.92% |          37     10.19%     20.11% |          57     15.70%     35.81% |          83     22.87%     58.68% |           0      0.00%     58.68% |          11      3.03%     61.71% |          27      7.44%     69.15% |          24      6.61%     75.76% |          18      4.96%     80.72% |          12      3.31%     84.02% |          21      5.79%     89.81% |          14      3.86%     93.66% |           2      0.55%     94.21% |           9      2.48%     96.69% |           3      0.83%     97.52% |           9      2.48%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETX::total          363                      
system.ruby.L1Cache_Controller.M_W.Load  |         118      0.00%      0.00% |          68      0.00%      0.01% |        1984      0.07%      0.08% |          73      0.00%      0.08% |          24      0.00%      0.08% |        2871      0.10%      0.18% |          75      0.00%      0.18% |          95      0.00%      0.19% |        1473      0.05%      0.24% |        4929      0.17%      0.41% |       12433      0.44%      0.85% |       32752      1.15%      2.00% |      158628      5.58%      7.58% |      363549     12.78%     20.35% |      737440     25.92%     46.27% |     1528598     53.73%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total      2845110                      
system.ruby.L1Cache_Controller.M_W.Store |          45      8.41%      8.41% |          36      6.73%     15.14% |          45      8.41%     23.55% |          44      8.22%     31.78% |           4      0.75%     32.52% |          17      3.18%     35.70% |          30      5.61%     41.31% |          56     10.47%     51.78% |          76     14.21%     65.98% |          25      4.67%     70.65% |          37      6.92%     77.57% |          35      6.54%     84.11% |          12      2.24%     86.36% |          29      5.42%     91.78% |          20      3.74%     95.51% |          24      4.49%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total          535                      
system.ruby.L1Cache_Controller.M_W.Use_Timeout |         192      0.09%      0.09% |          97      0.05%      0.14% |         243      0.12%      0.26% |         160      0.08%      0.34% |         623      0.31%      0.65% |         371      0.18%      0.83% |         534      0.26%      1.09% |         751      0.37%      1.46% |        1072      0.53%      1.98% |        1324      0.65%      2.63% |        2138      1.05%      3.68% |        3433      1.68%      5.37% |       11967      5.87%     11.24% |       25850     12.68%     23.92% |       50945     24.99%     48.91% |      104163     51.09%    100.00%
system.ruby.L1Cache_Controller.M_W.Use_Timeout::total       203863                      
system.ruby.L1Cache_Controller.O.Fwd_GETS |        9099      0.49%      0.49% |        7716      0.42%      0.91% |      916952     49.54%     50.45% |        7937      0.43%     50.88% |       16114      0.87%     51.75% |      717754     38.78%     90.53% |         830      0.04%     90.58% |        1335      0.07%     90.65% |        2429      0.13%     90.78% |       47497      2.57%     93.35% |        6803      0.37%     93.71% |        7169      0.39%     94.10% |       24700      1.33%     95.44% |       32668      1.77%     97.20% |       30871      1.67%     98.87% |       20925      1.13%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETS::total      1850799                      
system.ruby.L1Cache_Controller.O.Fwd_GETX |           4     22.22%     22.22% |           4     22.22%     44.44% |           1      5.56%     50.00% |           4     22.22%     72.22% |           0      0.00%     72.22% |           1      5.56%     77.78% |           2     11.11%     88.89% |           0      0.00%     88.89% |           1      5.56%     94.44% |           0      0.00%     94.44% |           0      0.00%     94.44% |           0      0.00%     94.44% |           0      0.00%     94.44% |           0      0.00%     94.44% |           0      0.00%     94.44% |           1      5.56%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETX::total           18                      
system.ruby.L1Cache_Controller.O.L1_Replacement |           4      0.00%      0.00% |           5      0.00%      0.01% |          20      0.02%      0.02% |          16      0.01%      0.04% |         545      0.43%      0.47% |         185      0.15%      0.62% |          83      0.07%      0.68% |         106      0.08%      0.77% |         241      0.19%      0.96% |         357      0.28%      1.24% |        1098      0.87%      2.12% |        2213      1.76%      3.88% |       10666      8.49%     12.37% |       24371     19.40%     31.78% |       45951     36.59%     68.36% |       39737     31.64%    100.00%
system.ruby.L1Cache_Controller.O.L1_Replacement::total       125598                      
system.ruby.L1Cache_Controller.O.Load    |        4355      0.10%      0.10% |       62461      1.36%      1.46% |     2107074     45.97%     47.43% |       16476      0.36%     47.79% |       25548      0.56%     48.35% |     2148991     46.89%     95.24% |        2740      0.06%     95.30% |        3116      0.07%     95.37% |        2774      0.06%     95.43% |      204230      4.46%     99.88% |        4887      0.11%     99.99% |         334      0.01%    100.00% |          94      0.00%    100.00% |          44      0.00%    100.00% |          23      0.00%    100.00% |          17      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Load::total      4583164                      
system.ruby.L1Cache_Controller.O.Store   |           9     10.47%     10.47% |           4      4.65%     15.12% |          10     11.63%     26.74% |           7      8.14%     34.88% |           0      0.00%     34.88% |           1      1.16%     36.05% |           6      6.98%     43.02% |          10     11.63%     54.65% |           7      8.14%     62.79% |           8      9.30%     72.09% |           7      8.14%     80.23% |           7      8.14%     88.37% |           2      2.33%     90.70% |           3      3.49%     94.19% |           4      4.65%     98.84% |           1      1.16%    100.00%
system.ruby.L1Cache_Controller.O.Store::total           86                      
system.ruby.L1Cache_Controller.OI.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           5     83.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OI.Fwd_GETS::total            6                      
system.ruby.L1Cache_Controller.OI.Load   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          21     84.00%     84.00% |           0      0.00%     84.00% |           0      0.00%     84.00% |           0      0.00%     84.00% |           4     16.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OI.Load::total           25                      
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data |           4      0.00%      0.00% |           5      0.00%      0.01% |          20      0.02%      0.02% |          16      0.01%      0.04% |         545      0.43%      0.47% |         185      0.15%      0.62% |          83      0.07%      0.68% |         106      0.08%      0.77% |         241      0.19%      0.96% |         357      0.28%      1.24% |        1098      0.87%      2.12% |        2213      1.76%      3.88% |       10666      8.49%     12.37% |       24371     19.40%     31.77% |       45963     36.59%     68.36% |       39738     31.64%    100.00%
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data::total       125611                      
system.ruby.L1Cache_Controller.OM.Ack    |          41      9.47%      9.47% |           6      1.39%     10.85% |          21      4.85%     15.70% |          14      3.23%     18.94% |         193     44.57%     63.51% |          53     12.24%     75.75% |          13      3.00%     78.75% |          16      3.70%     82.45% |          14      3.23%     85.68% |          14      3.23%     88.91% |          14      3.23%     92.15% |          14      3.23%     95.38% |           4      0.92%     96.30% |           6      1.39%     97.69% |           8      1.85%     99.54% |           2      0.46%    100.00%
system.ruby.L1Cache_Controller.OM.Ack::total          433                      
system.ruby.L1Cache_Controller.OM.All_acks |        3973     10.59%     10.59% |        2367      6.31%     16.90% |        2332      6.22%     23.11% |        2232      5.95%     29.06% |        2251      6.00%     35.06% |        2275      6.06%     41.12% |        2241      5.97%     47.10% |        2322      6.19%     53.29% |        2359      6.29%     59.57% |        2198      5.86%     65.43% |        2237      5.96%     71.39% |        2183      5.82%     77.21% |        2104      5.61%     82.82% |        2161      5.76%     88.58% |        2164      5.77%     94.35% |        2121      5.65%    100.00%
system.ruby.L1Cache_Controller.OM.All_acks::total        37520                      
system.ruby.L1Cache_Controller.OM.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.Fwd_GETS::total            1                      
system.ruby.L1Cache_Controller.OM.Fwd_GETX |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           2     33.33%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     33.33%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.Fwd_GETX::total            6                      
system.ruby.L1Cache_Controller.OM.Own_GETX |           9     11.25%     11.25% |           3      3.75%     15.00% |          10     12.50%     27.50% |           5      6.25%     33.75% |           0      0.00%     33.75% |           1      1.25%     35.00% |           6      7.50%     42.50% |           8     10.00%     52.50% |           7      8.75%     61.25% |           7      8.75%     70.00% |           7      8.75%     78.75% |           7      8.75%     87.50% |           2      2.50%     90.00% |           3      3.75%     93.75% |           4      5.00%     98.75% |           1      1.25%    100.00%
system.ruby.L1Cache_Controller.OM.Own_GETX::total           80                      
system.ruby.L1Cache_Controller.Own_GETX  |           9     11.25%     11.25% |           3      3.75%     15.00% |          10     12.50%     27.50% |           5      6.25%     33.75% |           0      0.00%     33.75% |           1      1.25%     35.00% |           6      7.50%     42.50% |           8     10.00%     52.50% |           7      8.75%     61.25% |           7      8.75%     70.00% |           7      8.75%     78.75% |           7      8.75%     87.50% |           2      2.50%     90.00% |           3      3.75%     93.75% |           4      5.00%     98.75% |           1      1.25%    100.00%
system.ruby.L1Cache_Controller.Own_GETX::total           80                      
system.ruby.L1Cache_Controller.S.Fwd_GETS |         329     39.21%     39.21% |         304     36.23%     75.45% |          71      8.46%     83.91% |          16      1.91%     85.82% |          62      7.39%     93.21% |          35      4.17%     97.38% |          11      1.31%     98.69% |          10      1.19%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           1      0.12%    100.00%
system.ruby.L1Cache_Controller.S.Fwd_GETS::total          839                      
system.ruby.L1Cache_Controller.S.Ifetch  |       21814      4.79%      4.79% |       22981      5.05%      9.84% |       27408      6.02%     15.86% |       33785      7.42%     23.28% |       21493      4.72%     28.00% |       27870      6.12%     34.12% |       34106      7.49%     41.61% |       34763      7.64%     49.25% |       30245      6.64%     55.89% |       25592      5.62%     61.51% |       26563      5.83%     67.35% |       23927      5.26%     72.60% |       23636      5.19%     77.80% |       41891      9.20%     87.00% |       32359      7.11%     94.10% |       26844      5.90%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       455277                      
system.ruby.L1Cache_Controller.S.Inv     |           4      0.86%      0.86% |          17      3.65%      4.51% |          20      4.29%      8.80% |          20      4.29%     13.09% |           9      1.93%     15.02% |           9      1.93%     16.95% |          14      3.00%     19.96% |         256     54.94%     74.89% |          18      3.86%     78.76% |          15      3.22%     81.97% |          15      3.22%     85.19% |          21      4.51%     89.70% |          18      3.86%     93.56% |          10      2.15%     95.71% |          10      2.15%     97.85% |          10      2.15%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total          466                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1603      0.03%      0.03% |         928      0.02%      0.04% |         992      0.02%      0.06% |        1056      0.02%      0.08% |         779      0.01%      0.10% |        1469      0.03%      0.12% |        3571      0.06%      0.18% |        5783      0.10%      0.29% |      174872      3.11%      3.40% |      500565      8.90%     12.29% |      689472     12.25%     24.54% |      753939     13.40%     37.94% |      811014     14.41%     52.36% |      862882     15.33%     67.69% |      903306     16.05%     83.74% |      914724     16.26%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total      5626955                      
system.ruby.L1Cache_Controller.S.Load    |      562221      0.44%      0.44% |     1615053      1.28%      1.72% |      918287      0.73%      2.45% |     4052354      3.20%      5.65% |     5120055      4.05%      9.70% |     4039034      3.19%     12.89% |     7222862      5.71%     18.60% |     8269807      6.54%     25.14% |     9140226      7.23%     32.37% |     9657751      7.64%     40.00% |    10712892      8.47%     48.47% |    11671535      9.23%     57.70% |    12522078      9.90%     67.60% |    13298280     10.51%     78.11% |    13896244     10.99%     89.10% |    13788966     10.90%    100.00%
system.ruby.L1Cache_Controller.S.Load::total    126487645                      
system.ruby.L1Cache_Controller.S.Store   |          16     11.43%     11.43% |           1      0.71%     12.14% |           2      1.43%     13.57% |           4      2.86%     16.43% |           8      5.71%     22.14% |          23     16.43%     38.57% |          14     10.00%     48.57% |          34     24.29%     72.86% |           3      2.14%     75.00% |           4      2.86%     77.86% |          10      7.14%     85.00% |           7      5.00%     90.00% |           6      4.29%     94.29% |           2      1.43%     95.71% |           2      1.43%     97.14% |           4      2.86%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          140                      
system.ruby.L1Cache_Controller.SI.Load   |           0      0.00%      0.00% |           3      0.60%      0.60% |           2      0.40%      1.00% |           3      0.60%      1.60% |           3      0.60%      2.20% |           3      0.60%      2.80% |          75     15.00%     17.80% |         200     40.00%     57.80% |         171     34.20%     92.00% |          34      6.80%     98.80% |           3      0.60%     99.40% |           0      0.00%     99.40% |           0      0.00%     99.40% |           3      0.60%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Load::total          500                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack |        1009      0.02%      0.02% |         928      0.02%      0.03% |         992      0.02%      0.05% |        1055      0.02%      0.07% |         779      0.01%      0.08% |        1468      0.03%      0.11% |        3571      0.06%      0.17% |        5783      0.10%      0.28% |      174872      3.11%      3.39% |      500565      8.90%     12.28% |      689472     12.25%     24.54% |      753939     13.40%     37.94% |      811014     14.41%     52.35% |      862882     15.34%     67.69% |      903305     16.05%     83.74% |      914724     16.26%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack::total      5626358                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data |         594     99.50%     99.50% |           0      0.00%     99.50% |           0      0.00%     99.50% |           1      0.17%     99.66% |           0      0.00%     99.66% |           1      0.17%     99.83% |           0      0.00%     99.83% |           0      0.00%     99.83% |           0      0.00%     99.83% |           0      0.00%     99.83% |           0      0.00%     99.83% |           0      0.00%     99.83% |           0      0.00%     99.83% |           0      0.00%     99.83% |           1      0.17%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data::total          597                      
system.ruby.L1Cache_Controller.SM.Ack    |          56     42.75%     42.75% |           0      0.00%     42.75% |           1      0.76%     43.51% |          18     13.74%     57.25% |          16     12.21%     69.47% |           6      4.58%     74.05% |           1      0.76%     74.81% |           2      1.53%     76.34% |           1      0.76%     77.10% |           0      0.00%     77.10% |           0      0.00%     77.10% |           1      0.76%     77.86% |           0      0.00%     77.86% |           0      0.00%     77.86% |           0      0.00%     77.86% |          29     22.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          131                      
system.ruby.L1Cache_Controller.SM.Exclusive_Data |          16     34.78%     34.78% |           0      0.00%     34.78% |           2      4.35%     39.13% |           3      6.52%     45.65% |           7     15.22%     60.87% |           2      4.35%     65.22% |           1      2.17%     67.39% |           3      6.52%     73.91% |           2      4.35%     78.26% |           1      2.17%     80.43% |           1      2.17%     82.61% |           2      4.35%     86.96% |           1      2.17%     89.13% |           1      2.17%     91.30% |           1      2.17%     93.48% |           3      6.52%    100.00%
system.ruby.L1Cache_Controller.SM.Exclusive_Data::total           46                      
system.ruby.L1Cache_Controller.SM.Inv    |           0      0.00%      0.00% |           1      1.06%      1.06% |           0      0.00%      1.06% |           1      1.06%      2.13% |           1      1.06%      3.19% |          21     22.34%     25.53% |          13     13.83%     39.36% |          31     32.98%     72.34% |           1      1.06%     73.40% |           3      3.19%     76.60% |           9      9.57%     86.17% |           5      5.32%     91.49% |           5      5.32%     96.81% |           1      1.06%     97.87% |           1      1.06%     98.94% |           1      1.06%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total           94                      
system.ruby.L1Cache_Controller.Store     |       26216     29.46%     29.46% |        4184      4.70%     34.16% |        4184      4.70%     38.86% |        4189      4.71%     43.57% |        4184      4.70%     48.27% |        4184      4.70%     52.98% |        4184      4.70%     57.68% |        4184      4.70%     62.38% |        4184      4.70%     67.08% |        4184      4.70%     71.78% |        4184      4.70%     76.49% |        4184      4.70%     81.19% |        4184      4.70%     85.89% |        4184      4.70%     90.59% |        4184      4.70%     95.29% |        4189      4.71%    100.00%
system.ruby.L1Cache_Controller.Store::total        88986                      
system.ruby.L1Cache_Controller.Use_Timeout |        4210      1.74%      1.74% |        2500      1.03%      2.77% |        2620      1.08%      3.86% |        2436      1.01%      4.86% |        2878      1.19%      6.05% |        2663      1.10%      7.15% |        2805      1.16%      8.31% |        3129      1.29%      9.61% |        3507      1.45%     11.06% |        3547      1.47%     12.52% |        4412      1.82%     14.35% |        5651      2.34%     16.68% |       14083      5.82%     22.50% |       28040     11.59%     34.09% |       53129     21.96%     56.06% |      106308     43.94%    100.00%
system.ruby.L1Cache_Controller.Use_Timeout::total       241918                      
system.ruby.L1Cache_Controller.Writeback_Ack |        1009      0.02%      0.02% |         928      0.02%      0.03% |         992      0.02%      0.05% |        1055      0.02%      0.07% |         779      0.01%      0.08% |        1468      0.03%      0.11% |        3571      0.06%      0.17% |        5783      0.10%      0.28% |      174872      3.11%      3.39% |      500565      8.90%     12.28% |      689472     12.25%     24.54% |      753939     13.40%     37.94% |      811014     14.41%     52.35% |      862882     15.34%     67.69% |      903305     16.05%     83.74% |      914724     16.26%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total      5626358                      
system.ruby.L1Cache_Controller.Writeback_Ack_Data |        2068      1.00%      1.00% |          49      0.02%      1.02% |          63      0.03%      1.05% |         581      0.28%      1.34% |         582      0.28%      1.62% |         249      0.12%      1.74% |         484      0.23%      1.97% |         710      0.34%      2.31% |        1024      0.50%      2.81% |        1299      0.63%      3.44% |        2102      1.02%      4.45% |        3416      1.65%      6.11% |       11968      5.79%     11.89% |       25927     12.54%     24.43% |       52164     25.23%     49.66% |      104104     50.34%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack_Data::total       206790                      
system.ruby.L2Cache_Controller.All_Acks  |         218      6.25%      6.25% |         204      5.85%     12.10% |         220      6.31%     18.40% |         220      6.31%     24.71% |         232      6.65%     31.36% |         233      6.68%     38.03% |         230      6.59%     44.63% |         229      6.56%     51.19% |         232      6.65%     57.84% |         217      6.22%     64.06% |         216      6.19%     70.25% |         216      6.19%     76.44% |         215      6.16%     82.60% |         203      5.82%     88.42% |         201      5.76%     94.18% |         203      5.82%    100.00%
system.ruby.L2Cache_Controller.All_Acks::total         3489                      
system.ruby.L2Cache_Controller.Data      |         269      6.37%      6.37% |         251      5.95%     12.32% |         274      6.49%     18.81% |         260      6.16%     24.97% |         272      6.44%     31.41% |         274      6.49%     37.91% |         272      6.44%     44.35% |         275      6.52%     50.86% |         278      6.59%     57.45% |         262      6.21%     63.66% |         257      6.09%     69.75% |         260      6.16%     75.91% |         267      6.33%     82.23% |         252      5.97%     88.20% |         249      5.90%     94.10% |         249      5.90%    100.00%
system.ruby.L2Cache_Controller.Data::total         4221                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       15527      6.42%      6.42% |       15427      6.38%     12.80% |       15407      6.37%     19.16% |       15413      6.37%     25.53% |       15292      6.32%     31.86% |       15221      6.29%     38.15% |       15154      6.26%     44.41% |       15100      6.24%     50.65% |       14992      6.20%     56.85% |       15033      6.21%     63.06% |       14978      6.19%     69.26% |       14883      6.15%     75.41% |       14859      6.14%     81.55% |       14689      6.07%     87.62% |       14698      6.08%     93.70% |       15246      6.30%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       241919                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS |         856      5.68%      5.68% |         866      5.75%     11.43% |         996      6.61%     18.04% |        1232      8.18%     26.21% |         665      4.41%     30.62% |         716      4.75%     35.37% |         801      5.32%     40.69% |        1297      8.61%     49.30% |        1037      6.88%     56.18% |         755      5.01%     61.19% |        1226      8.14%     69.32% |        1493      9.91%     79.23% |         929      6.16%     85.39% |         422      2.80%     88.20% |         678      4.50%     92.69% |        1101      7.31%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS::total        15070                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETX::total            1                      
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTO |           8     36.36%     36.36% |           2      9.09%     45.45% |           1      4.55%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1      4.55%     54.55% |           0      0.00%     54.55% |           1      4.55%     59.09% |           0      0.00%     59.09% |           9     40.91%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTO::total           22                      
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS |         241      6.92%      6.92% |         163      4.68%     11.60% |         233      6.69%     18.28% |         207      5.94%     24.23% |         198      5.68%     29.91% |         160      4.59%     34.50% |         186      5.34%     39.84% |         224      6.43%     46.27% |         241      6.92%     53.19% |         151      4.33%     57.52% |         195      5.60%     63.12% |         253      7.26%     70.38% |         223      6.40%     76.78% |         256      7.35%     84.13% |         208      5.97%     90.10% |         345      9.90%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS::total         3484                      
system.ruby.L2Cache_Controller.IFLOSX.Unblock |      100875      5.47%      5.47% |       99985      5.42%     10.89% |      124323      6.74%     17.64% |      113427      6.15%     23.79% |      111643      6.05%     29.84% |      118052      6.40%     36.25% |      106886      5.80%     42.04% |      121220      6.57%     48.62% |      121759      6.60%     55.22% |      103522      5.61%     60.83% |      114449      6.21%     67.04% |      118031      6.40%     73.44% |      109121      5.92%     79.36% |      128828      6.99%     86.35% |      123509      6.70%     93.05% |      128208      6.95%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.Unblock::total      1843838                      
system.ruby.L2Cache_Controller.IFLOX.Exclusive_Unblock |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOX.Exclusive_Unblock::total            3                      
system.ruby.L2Cache_Controller.IFLOX.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      6.25%      6.25% |           0      0.00%      6.25% |          15     93.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOX.L1_GETS::total           16                      
system.ruby.L2Cache_Controller.IFLOX.Unblock |         432      6.20%      6.20% |         443      6.36%     12.56% |         448      6.43%     18.99% |         459      6.59%     25.57% |         426      6.11%     31.69% |         435      6.24%     37.93% |         411      5.90%     43.83% |         453      6.50%     50.33% |         439      6.30%     56.63% |         420      6.03%     62.66% |         425      6.10%     68.76% |         441      6.33%     75.09% |         447      6.42%     81.50% |         444      6.37%     87.87% |         426      6.11%     93.99% |         419      6.01%    100.00%
system.ruby.L2Cache_Controller.IFLOX.Unblock::total         6968                      
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock |        2223      6.34%      6.34% |        2195      6.26%     12.60% |        2254      6.43%     19.04% |        2210      6.31%     25.34% |        2188      6.24%     31.58% |        2174      6.20%     37.78% |        2216      6.32%     44.11% |        2194      6.26%     50.37% |        2183      6.23%     56.59% |        2177      6.21%     62.81% |        2176      6.21%     69.01% |        2167      6.18%     75.20% |        2189      6.25%     81.44% |        2168      6.19%     87.63% |        2167      6.18%     93.81% |        2170      6.19%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock::total        35051                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS |         319     12.10%     12.10% |         245      9.29%     21.39% |         224      8.49%     29.88% |         178      6.75%     36.63% |         129      4.89%     41.52% |         179      6.79%     48.31% |         168      6.37%     54.68% |         159      6.03%     60.71% |         116      4.40%     65.11% |         108      4.10%     69.21% |         160      6.07%     75.27% |         139      5.27%     80.55% |         125      4.74%     85.29% |         112      4.25%     89.53% |         146      5.54%     95.07% |         130      4.93%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS::total         2637                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX |         456      9.17%      9.17% |         442      8.89%     18.06% |         445      8.95%     27.01% |         416      8.37%     35.38% |         423      8.51%     43.89% |         394      7.92%     51.81% |         384      7.72%     59.53% |         309      6.21%     65.75% |         230      4.63%     70.37% |         218      4.38%     74.76% |         210      4.22%     78.98% |         236      4.75%     83.73% |         215      4.32%     88.05% |         202      4.06%     92.12% |         197      3.96%     96.08% |         195      3.92%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX::total         4972                      
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTO |           1      7.69%      7.69% |           8     61.54%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           1      7.69%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           3     23.08%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTO::total           13                      
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTX |           9     69.23%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           4     30.77%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTX::total           13                      
system.ruby.L2Cache_Controller.IFLOXX.Unblock |        8162      6.47%      6.47% |        8117      6.43%     12.90% |        8076      6.40%     19.30% |        8041      6.37%     25.67% |        7989      6.33%     32.00% |        7986      6.33%     38.32% |        7909      6.27%     44.59% |        7867      6.23%     50.82% |        7829      6.20%     57.02% |        7796      6.18%     63.20% |        7742      6.13%     69.34% |        7725      6.12%     75.46% |        7685      6.09%     81.54% |        7653      6.06%     87.61% |        7611      6.03%     93.64% |        8031      6.36%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Unblock::total       126219                      
system.ruby.L2Cache_Controller.IFLS.L1_GETS |           6      0.61%      0.61% |          38      3.88%      4.49% |          21      2.15%      6.64% |          19      1.94%      8.58% |          26      2.66%     11.24% |          24      2.45%     13.69% |         124     12.67%     26.35% |         157     16.04%     42.39% |         111     11.34%     53.73% |          94      9.60%     63.33% |         108     11.03%     74.36% |         197     20.12%     94.48% |           9      0.92%     95.40% |          44      4.49%     99.90% |           1      0.10%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLS.L1_GETS::total          979                      
system.ruby.L2Cache_Controller.IFLS.Unblock |          52      6.20%      6.20% |          50      5.96%     12.16% |          38      4.53%     16.69% |          35      4.17%     20.86% |          37      4.41%     25.27% |          22      2.62%     27.89% |          51      6.08%     33.97% |          48      5.72%     39.69% |          35      4.17%     43.86% |          35      4.17%     48.03% |          64      7.63%     55.66% |          62      7.39%     63.05% |          61      7.27%     70.32% |          92     10.97%     81.29% |          74      8.82%     90.11% |          83      9.89%    100.00%
system.ruby.L2Cache_Controller.IFLS.Unblock::total          839                      
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock |           8      7.69%      7.69% |           9      8.65%     16.35% |           7      6.73%     23.08% |           3      2.88%     25.96% |           8      7.69%     33.65% |          12     11.54%     45.19% |           5      4.81%     50.00% |           3      2.88%     52.88% |           5      4.81%     57.69% |           4      3.85%     61.54% |           2      1.92%     63.46% |           5      4.81%     68.27% |          10      9.62%     77.88% |           7      6.73%     84.62% |           9      8.65%     93.27% |           7      6.73%    100.00%
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock::total          104                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETS |           4     10.81%     10.81% |          30     81.08%     91.89% |           0      0.00%     91.89% |           0      0.00%     91.89% |           1      2.70%     94.59% |           0      0.00%     94.59% |           0      0.00%     94.59% |           0      0.00%     94.59% |           0      0.00%     94.59% |           0      0.00%     94.59% |           0      0.00%     94.59% |           0      0.00%     94.59% |           1      2.70%     97.30% |           0      0.00%     97.30% |           1      2.70%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETS::total           37                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETX |          10     21.74%     21.74% |           2      4.35%     26.09% |          10     21.74%     47.83% |           0      0.00%     47.83% |           4      8.70%     56.52% |           4      8.70%     65.22% |           3      6.52%     71.74% |           1      2.17%     73.91% |           2      4.35%     78.26% |           0      0.00%     78.26% |           0      0.00%     78.26% |           2      4.35%     82.61% |           4      8.70%     91.30% |           2      4.35%     95.65% |           2      4.35%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETX::total           46                      
system.ruby.L2Cache_Controller.IGM.Data  |         201      6.28%      6.28% |         188      5.88%     12.16% |         189      5.91%     18.06% |         201      6.28%     24.34% |         215      6.72%     31.06% |         215      6.72%     37.78% |         213      6.66%     44.44% |         211      6.59%     51.03% |         215      6.72%     57.75% |         198      6.19%     63.94% |         197      6.16%     70.09% |         200      6.25%     76.34% |         199      6.22%     82.56% |         187      5.84%     88.41% |         184      5.75%     94.16% |         187      5.84%    100.00%
system.ruby.L2Cache_Controller.IGM.Data::total         3200                      
system.ruby.L2Cache_Controller.IGM.L1_GETX |          21      6.00%      6.00% |          23      6.57%     12.57% |          26      7.43%     20.00% |          23      6.57%     26.57% |          28      8.00%     34.57% |          23      6.57%     41.14% |          16      4.57%     45.71% |          24      6.86%     52.57% |          18      5.14%     57.71% |          28      8.00%     65.71% |          21      6.00%     71.71% |          20      5.71%     77.43% |          19      5.43%     82.86% |          18      5.14%     88.00% |          19      5.43%     93.43% |          23      6.57%    100.00%
system.ruby.L2Cache_Controller.IGM.L1_GETX::total          350                      
system.ruby.L2Cache_Controller.IGMLS.Data |          17      5.88%      5.88% |          16      5.54%     11.42% |          31     10.73%     22.15% |          19      6.57%     28.72% |          17      5.88%     34.60% |          18      6.23%     40.83% |          17      5.88%     46.71% |          18      6.23%     52.94% |          17      5.88%     58.82% |          19      6.57%     65.40% |          19      6.57%     71.97% |          16      5.54%     77.51% |          16      5.54%     83.04% |          16      5.54%     88.58% |          17      5.88%     94.46% |          16      5.54%    100.00%
system.ruby.L2Cache_Controller.IGMLS.Data::total          289                      
system.ruby.L2Cache_Controller.IGMLS.L1_GETX |          22      8.46%      8.46% |          17      6.54%     15.00% |          22      8.46%     23.46% |          22      8.46%     31.92% |          19      7.31%     39.23% |          17      6.54%     45.77% |          16      6.15%     51.92% |          15      5.77%     57.69% |          14      5.38%     63.08% |          16      6.15%     69.23% |          15      5.77%     75.00% |          14      5.38%     80.38% |          15      5.77%     86.15% |          14      5.38%     91.54% |          14      5.38%     96.92% |           8      3.08%    100.00%
system.ruby.L2Cache_Controller.IGMLS.L1_GETX::total          260                      
system.ruby.L2Cache_Controller.IGMO.All_Acks |         218      6.25%      6.25% |         204      5.85%     12.10% |         220      6.31%     18.40% |         220      6.31%     24.71% |         232      6.65%     31.36% |         233      6.68%     38.03% |         230      6.59%     44.63% |         229      6.56%     51.19% |         232      6.65%     57.84% |         217      6.22%     64.06% |         216      6.19%     70.25% |         216      6.19%     76.44% |         215      6.16%     82.60% |         203      5.82%     88.42% |         201      5.76%     94.18% |         203      5.82%    100.00%
system.ruby.L2Cache_Controller.IGMO.All_Acks::total         3489                      
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock |         218      6.25%      6.25% |         204      5.85%     12.10% |         220      6.31%     18.40% |         220      6.31%     24.71% |         232      6.65%     31.36% |         233      6.68%     38.03% |         230      6.59%     44.63% |         229      6.56%     51.19% |         232      6.65%     57.84% |         217      6.22%     64.06% |         216      6.19%     70.25% |         216      6.19%     76.44% |         215      6.16%     82.60% |         203      5.82%     88.42% |         201      5.76%     94.18% |         203      5.82%    100.00%
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock::total         3489                      
system.ruby.L2Cache_Controller.IGMO.L1_GETX |           8      3.32%      3.32% |          14      5.81%      9.13% |          11      4.56%     13.69% |          15      6.22%     19.92% |          13      5.39%     25.31% |          16      6.64%     31.95% |          21      8.71%     40.66% |          15      6.22%     46.89% |          18      7.47%     54.36% |          13      5.39%     59.75% |          18      7.47%     67.22% |          17      7.05%     74.27% |          16      6.64%     80.91% |          15      6.22%     87.14% |          15      6.22%     93.36% |          16      6.64%    100.00%
system.ruby.L2Cache_Controller.IGMO.L1_GETX::total          241                      
system.ruby.L2Cache_Controller.IGS.Data  |          51      6.97%      6.97% |          47      6.42%     13.39% |          54      7.38%     20.77% |          40      5.46%     26.23% |          40      5.46%     31.69% |          41      5.60%     37.30% |          42      5.74%     43.03% |          46      6.28%     49.32% |          46      6.28%     55.60% |          45      6.15%     61.75% |          41      5.60%     67.35% |          44      6.01%     73.36% |          52      7.10%     80.46% |          49      6.69%     87.16% |          48      6.56%     93.72% |          46      6.28%    100.00%
system.ruby.L2Cache_Controller.IGS.Data::total          732                      
system.ruby.L2Cache_Controller.IGS.L1_GETS |           3      1.79%      1.79% |           9      5.36%      7.14% |           8      4.76%     11.90% |           7      4.17%     16.07% |           7      4.17%     20.24% |           6      3.57%     23.81% |          19     11.31%     35.12% |          25     14.88%     50.00% |          19     11.31%     61.31% |          17     10.12%     71.43% |          18     10.71%     82.14% |          17     10.12%     92.26% |           4      2.38%     94.64% |           4      2.38%     97.02% |           2      1.19%     98.21% |           3      1.79%    100.00%
system.ruby.L2Cache_Controller.IGS.L1_GETS::total          168                      
system.ruby.L2Cache_Controller.IGS.Unblock |          51      6.96%      6.96% |          47      6.41%     13.37% |          54      7.37%     20.74% |          40      5.46%     26.19% |          40      5.46%     31.65% |          41      5.59%     37.24% |          42      5.73%     42.97% |          46      6.28%     49.25% |          46      6.28%     55.53% |          45      6.14%     61.66% |          41      5.59%     67.26% |          44      6.00%     73.26% |          52      7.09%     80.35% |          50      6.82%     87.18% |          48      6.55%     93.72% |          46      6.28%    100.00%
system.ruby.L2Cache_Controller.IGS.Unblock::total          733                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETS |      100875      5.47%      5.47% |       99985      5.42%     10.89% |      124323      6.74%     17.64% |      113427      6.15%     23.79% |      111643      6.05%     29.84% |      118052      6.40%     36.25% |      106886      5.80%     42.04% |      121220      6.57%     48.62% |      121759      6.60%     55.22% |      103522      5.61%     60.83% |      114449      6.21%     67.04% |      118031      6.40%     73.44% |      109121      5.92%     79.36% |      128828      6.99%     86.35% |      123509      6.70%     93.05% |      128208      6.95%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETS::total      1843838                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETX |           8      7.69%      7.69% |           9      8.65%     16.35% |           7      6.73%     23.08% |           3      2.88%     25.96% |           8      7.69%     33.65% |          12     11.54%     45.19% |           5      4.81%     50.00% |           3      2.88%     52.88% |           5      4.81%     57.69% |           4      3.85%     61.54% |           2      1.92%     63.46% |           5      4.81%     68.27% |          10      9.62%     77.88% |           7      6.73%     84.62% |           9      8.65%     93.27% |           7      6.73%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETX::total          104                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO |        7711      6.47%      6.47% |        7675      6.44%     12.91% |        7635      6.41%     19.32% |        7597      6.38%     25.69% |        7539      6.33%     32.02% |        7533      6.32%     38.34% |        7469      6.27%     44.61% |        7429      6.23%     50.85% |        7388      6.20%     57.05% |        7369      6.18%     63.23% |        7307      6.13%     69.36% |        7286      6.11%     75.48% |        7252      6.09%     81.56% |        7209      6.05%     87.61% |        7172      6.02%     93.63% |        7590      6.37%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO::total       119161                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS |       93626      5.40%      5.40% |       92706      5.35%     10.75% |      117187      6.76%     17.51% |      106307      6.13%     23.64% |      104637      6.04%     29.67% |      110998      6.40%     36.08% |       99959      5.77%     41.84% |      114380      6.60%     48.44% |      115008      6.63%     55.07% |       96782      5.58%     60.65% |      107739      6.21%     66.87% |      111428      6.43%     73.29% |      102526      5.91%     79.21% |      122326      7.06%     86.26% |      117055      6.75%     93.01% |      121104      6.99%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS::total      1733768                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only |         843      6.26%      6.26% |         849      6.31%     12.57% |         854      6.34%     18.92% |         871      6.47%     25.39% |         840      6.24%     31.63% |         849      6.31%     37.93% |         819      6.08%     44.02% |         858      6.37%     50.39% |         844      6.27%     56.66% |         818      6.08%     62.74% |         829      6.16%     68.90% |         844      6.27%     75.17% |         843      6.26%     81.43% |         851      6.32%     87.76% |         826      6.14%     93.89% |         822      6.11%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only::total        13460                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTX |           9     69.23%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           4     30.77%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTX::total           13                      
system.ruby.L2Cache_Controller.ILOSXW.L1_GETS |        2987      6.07%      6.07% |        3108      6.31%     12.38% |        3902      7.93%     20.31% |        3880      7.88%     28.19% |        2838      5.76%     33.95% |        3359      6.82%     40.77% |        3517      7.14%     47.92% |        4293      8.72%     56.64% |        3262      6.63%     63.26% |        2679      5.44%     68.70% |        3527      7.16%     75.87% |        3291      6.68%     82.55% |        2281      4.63%     87.19% |        1831      3.72%     90.90% |        2176      4.42%     95.32% |        2302      4.68%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_GETS::total        49233                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTO |           6     11.32%     11.32% |           4      7.55%     18.87% |           3      5.66%     24.53% |           6     11.32%     35.85% |           4      7.55%     43.40% |           3      5.66%     49.06% |           0      0.00%     49.06% |           3      5.66%     54.72% |           3      5.66%     60.38% |           2      3.77%     64.15% |           2      3.77%     67.92% |           2      3.77%     71.70% |           4      7.55%     79.25% |           4      7.55%     86.79% |           3      5.66%     92.45% |           4      7.55%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTO::total           53                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS |         149      8.26%      8.26% |          92      5.10%     13.36% |         114      6.32%     19.68% |         139      7.71%     27.38% |         106      5.88%     33.26% |         107      5.93%     39.19% |          93      5.16%     44.35% |         158      8.76%     53.10% |          93      5.16%     58.26% |          79      4.38%     62.64% |          80      4.43%     67.07% |         136      7.54%     74.61% |          96      5.32%     79.93% |         111      6.15%     86.09% |          96      5.32%     91.41% |         155      8.59%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS::total         1804                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS_only |          29     69.05%     69.05% |           1      2.38%     71.43% |           1      2.38%     73.81% |           0      0.00%     73.81% |           1      2.38%     76.19% |           1      2.38%     78.57% |           0      0.00%     78.57% |           0      0.00%     78.57% |           5     11.90%     90.48% |           0      0.00%     90.48% |           0      0.00%     90.48% |           0      0.00%     90.48% |           3      7.14%     97.62% |           0      0.00%     97.62% |           0      0.00%     97.62% |           1      2.38%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS_only::total           42                      
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA |        7720      6.48%      6.48% |        7675      6.44%     12.92% |        7635      6.41%     19.32% |        7597      6.37%     25.70% |        7539      6.33%     32.03% |        7533      6.32%     38.35% |        7469      6.27%     44.61% |        7429      6.23%     50.85% |        7388      6.20%     57.05% |        7369      6.18%     63.23% |        7307      6.13%     69.36% |        7286      6.11%     75.48% |        7252      6.09%     81.56% |        7209      6.05%     87.61% |        7172      6.02%     93.63% |        7594      6.37%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA::total       119174                      
system.ruby.L2Cache_Controller.ILOSXW.Unblock |       93626      5.40%      5.40% |       92706      5.35%     10.75% |      117187      6.76%     17.51% |      106307      6.13%     23.64% |      104637      6.04%     29.67% |      110998      6.40%     36.08% |       99959      5.77%     41.84% |      114380      6.60%     48.44% |      115008      6.63%     55.07% |       96782      5.58%     60.65% |      107739      6.21%     66.87% |      111428      6.43%     73.29% |      102526      5.91%     79.21% |      122326      7.06%     86.26% |      117055      6.75%     93.01% |      121104      6.99%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.Unblock::total      1733768                      
system.ruby.L2Cache_Controller.ILOX.L1_GETS |         432      6.20%      6.20% |         443      6.36%     12.56% |         448      6.43%     18.99% |         459      6.59%     25.57% |         426      6.11%     31.69% |         435      6.24%     37.93% |         411      5.90%     43.83% |         453      6.50%     50.33% |         439      6.30%     56.63% |         420      6.03%     62.66% |         425      6.10%     68.76% |         441      6.33%     75.09% |         447      6.42%     81.50% |         444      6.37%     87.87% |         426      6.11%     93.99% |         419      6.01%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_GETS::total         6968                      
system.ruby.L2Cache_Controller.ILOX.L1_PUTO |         406      6.31%      6.31% |         404      6.28%     12.58% |         401      6.23%     18.81% |         408      6.34%     25.15% |         410      6.37%     31.52% |         410      6.37%     37.89% |         406      6.31%     44.20% |         401      6.23%     50.43% |         403      6.26%     56.69% |         396      6.15%     62.84% |         400      6.21%     69.05% |         400      6.21%     75.27% |         393      6.11%     81.37% |         400      6.21%     87.59% |         397      6.17%     93.75% |         402      6.25%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_PUTO::total         6437                      
system.ruby.L2Cache_Controller.ILOXW.L1_PUTO |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOXW.L1_PUTO::total            4                      
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA |         406      6.31%      6.31% |         404      6.28%     12.58% |         401      6.23%     18.81% |         408      6.34%     25.15% |         410      6.37%     31.52% |         410      6.37%     37.89% |         406      6.31%     44.20% |         401      6.23%     50.43% |         403      6.26%     56.69% |         396      6.15%     62.84% |         400      6.21%     69.05% |         400      6.21%     75.27% |         393      6.11%     81.37% |         400      6.21%     87.59% |         397      6.17%     93.75% |         402      6.25%    100.00%
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA::total         6437                      
system.ruby.L2Cache_Controller.ILOXW.Unblock |         843      6.26%      6.26% |         849      6.31%     12.57% |         854      6.34%     18.92% |         871      6.47%     25.39% |         840      6.24%     31.63% |         849      6.31%     37.93% |         819      6.08%     44.02% |         858      6.37%     50.39% |         844      6.27%     56.66% |         818      6.08%     62.74% |         829      6.16%     68.90% |         844      6.27%     75.17% |         843      6.26%     81.43% |         851      6.32%     87.76% |         826      6.14%     93.89% |         822      6.11%    100.00%
system.ruby.L2Cache_Controller.ILOXW.Unblock::total        13460                      
system.ruby.L2Cache_Controller.ILS.L1_GETS |          52      6.20%      6.20% |          50      5.96%     12.16% |          38      4.53%     16.69% |          35      4.17%     20.86% |          37      4.41%     25.27% |          22      2.62%     27.89% |          51      6.08%     33.97% |          48      5.72%     39.69% |          35      4.17%     43.86% |          35      4.17%     48.03% |          64      7.63%     55.66% |          62      7.39%     63.05% |          61      7.27%     70.32% |          92     10.97%     81.29% |          74      8.82%     90.11% |          83      9.89%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETS::total          839                      
system.ruby.L2Cache_Controller.ILS.L1_GETX |          17      5.94%      5.94% |          16      5.59%     11.54% |          31     10.84%     22.38% |          19      6.64%     29.02% |          17      5.94%     34.97% |          18      6.29%     41.26% |          17      5.94%     47.20% |          18      6.29%     53.50% |          17      5.94%     59.44% |          18      6.29%     65.73% |          17      5.94%     71.68% |          16      5.59%     77.27% |          16      5.59%     82.87% |          16      5.59%     88.46% |          17      5.94%     94.41% |          16      5.59%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETX::total          286                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS |           1      5.26%      5.26% |           2     10.53%     15.79% |           2     10.53%     26.32% |           1      5.26%     31.58% |           2     10.53%     42.11% |           1      5.26%     47.37% |           2     10.53%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           0      0.00%     68.42% |           1      5.26%     73.68% |           0      0.00%     73.68% |           0      0.00%     73.68% |           3     15.79%     89.47% |           0      0.00%     89.47% |           2     10.53%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS::total           19                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only |          49      8.48%      8.48% |          38      6.57%     15.05% |          34      5.88%     20.93% |          27      4.67%     25.61% |          31      5.36%     30.97% |          29      5.02%     35.99% |          31      5.36%     41.35% |          32      5.54%     46.89% |          36      6.23%     53.11% |          35      6.06%     59.17% |          29      5.02%     64.19% |          37      6.40%     70.59% |          47      8.13%     78.72% |          41      7.09%     85.81% |          41      7.09%     92.91% |          41      7.09%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only::total          578                      
system.ruby.L2Cache_Controller.ILSW.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA |           1      5.26%      5.26% |           2     10.53%     15.79% |           2     10.53%     26.32% |           1      5.26%     31.58% |           2     10.53%     42.11% |           1      5.26%     47.37% |           2     10.53%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           0      0.00%     68.42% |           1      5.26%     73.68% |           0      0.00%     73.68% |           0      0.00%     73.68% |           3     15.79%     89.47% |           0      0.00%     89.47% |           2     10.53%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA::total           19                      
system.ruby.L2Cache_Controller.ILX.L1_GETS |        8255      6.48%      6.48% |        8195      6.43%     12.91% |        8150      6.39%     19.30% |        8127      6.38%     25.68% |        8046      6.31%     31.99% |        8071      6.33%     38.33% |        7988      6.27%     44.59% |        7965      6.25%     50.84% |        7891      6.19%     57.04% |        7871      6.18%     63.21% |        7818      6.13%     69.35% |        7792      6.11%     75.46% |        7771      6.10%     81.56% |        7719      6.06%     87.61% |        7686      6.03%     93.65% |        8099      6.35%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETS::total       127444                      
system.ruby.L2Cache_Controller.ILX.L1_GETX |        2130      6.30%      6.30% |        2117      6.26%     12.56% |        2180      6.44%     19.00% |        2124      6.28%     25.28% |        2131      6.30%     31.58% |        2089      6.18%     37.75% |        2137      6.32%     44.07% |        2096      6.20%     50.27% |        2121      6.27%     56.54% |        2102      6.21%     62.75% |        2100      6.21%     68.96% |        2100      6.21%     75.17% |        2103      6.22%     81.39% |        2102      6.21%     87.60% |        2092      6.18%     93.79% |        2102      6.21%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETX::total        33826                      
system.ruby.L2Cache_Controller.ILX.L1_PUTX |        5137      6.37%      6.37% |        5111      6.34%     12.72% |        5070      6.29%     19.01% |        5143      6.38%     25.39% |        5113      6.35%     31.74% |        5062      6.28%     38.02% |        5030      6.24%     44.26% |        5040      6.25%     50.52% |        4982      6.18%     56.70% |        5041      6.26%     62.95% |        5046      6.26%     69.22% |        4992      6.19%     75.41% |        4985      6.19%     81.60% |        4866      6.04%     87.63% |        4920      6.11%     93.74% |        5044      6.26%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_PUTX::total        80582                      
system.ruby.L2Cache_Controller.ILXW.L1_GETS |           4     40.00%     40.00% |           1     10.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     10.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           4     40.00%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETS::total           10                      
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA |        5137      6.37%      6.37% |        5111      6.34%     12.72% |        5070      6.29%     19.01% |        5143      6.38%     25.39% |        5113      6.35%     31.74% |        5062      6.28%     38.02% |        5030      6.24%     44.26% |        5040      6.25%     50.52% |        4982      6.18%     56.70% |        5041      6.26%     62.95% |        5046      6.26%     69.22% |        4992      6.19%     75.41% |        4985      6.19%     81.60% |        4866      6.04%     87.63% |        4920      6.11%     93.74% |        5044      6.26%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA::total        80582                      
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA |          49      8.48%      8.48% |          38      6.57%     15.05% |          34      5.88%     20.93% |          27      4.67%     25.61% |          31      5.36%     30.97% |          29      5.02%     35.99% |          31      5.36%     41.35% |          32      5.54%     46.89% |          36      6.23%     53.11% |          35      6.06%     59.17% |          29      5.02%     64.19% |          37      6.40%     70.59% |          47      8.13%     78.72% |          41      7.09%     85.81% |          41      7.09%     92.91% |          41      7.09%    100.00%
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA::total          578                      
system.ruby.L2Cache_Controller.L1_GETS   |      382811      6.41%      6.41% |      379981      6.36%     12.76% |      379336      6.35%     19.11% |      380589      6.37%     25.48% |      376290      6.30%     31.78% |      374221      6.26%     38.04% |      374914      6.27%     44.31% |      375963      6.29%     50.60% |      372228      6.23%     56.83% |      369964      6.19%     63.02% |      370099      6.19%     69.22% |      371458      6.22%     75.43% |      367001      6.14%     81.57% |      361946      6.06%     87.63% |      361140      6.04%     93.67% |      378195      6.33%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total      5976136                      
system.ruby.L2Cache_Controller.L1_GETX   |        2876      6.63%      6.63% |        2834      6.53%     13.16% |        2927      6.75%     19.91% |        2826      6.51%     26.42% |        2861      6.59%     33.01% |        2794      6.44%     39.45% |        2819      6.50%     45.95% |        2697      6.22%     52.16% |        2649      6.11%     58.27% |        2607      6.01%     64.28% |        2589      5.97%     70.24% |        2617      6.03%     76.28% |        2606      6.01%     82.28% |        2570      5.92%     88.20% |        2557      5.89%     94.10% |        2561      5.90%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total        43390                      
system.ruby.L2Cache_Controller.L1_PUTO   |        8132      6.47%      6.47% |        8093      6.44%     12.91% |        8040      6.40%     19.31% |        8011      6.37%     25.68% |        7953      6.33%     32.01% |        7947      6.32%     38.33% |        7875      6.27%     44.59% |        7833      6.23%     50.83% |        7794      6.20%     57.03% |        7767      6.18%     63.21% |        7709      6.13%     69.34% |        7690      6.12%     75.46% |        7650      6.09%     81.55% |        7615      6.06%     87.60% |        7573      6.03%     93.63% |        8008      6.37%    100.00%
system.ruby.L2Cache_Controller.L1_PUTO::total       125690                      
system.ruby.L2Cache_Controller.L1_PUTS   |      352653      6.38%      6.38% |      351125      6.35%     12.73% |      349792      6.33%     19.05% |      349302      6.32%     25.37% |      348198      6.30%     31.66% |      346895      6.27%     37.94% |      346087      6.26%     44.20% |      345238      6.24%     50.44% |      344175      6.22%     56.66% |      343053      6.20%     62.87% |      342000      6.18%     69.05% |      341169      6.17%     75.22% |      340246      6.15%     81.37% |      338983      6.13%     87.50% |      338190      6.12%     93.62% |      353019      6.38%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS::total      5530125                      
system.ruby.L2Cache_Controller.L1_PUTS_only |        8726      6.50%      6.50% |        8640      6.43%     12.93% |        8614      6.41%     19.35% |        8583      6.39%     25.74% |        8491      6.32%     32.06% |        8483      6.32%     38.38% |        8382      6.24%     44.62% |        8389      6.25%     50.87% |        8322      6.20%     57.07% |        8265      6.15%     63.22% |        8221      6.12%     69.34% |        8226      6.13%     75.47% |        8194      6.10%     81.57% |        8141      6.06%     87.63% |        8077      6.01%     93.65% |        8531      6.35%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS_only::total       134285                      
system.ruby.L2Cache_Controller.L1_PUTX   |        5155      6.40%      6.40% |        5111      6.34%     12.74% |        5070      6.29%     19.03% |        5143      6.38%     25.41% |        5113      6.34%     31.75% |        5062      6.28%     38.03% |        5030      6.24%     44.27% |        5040      6.25%     50.52% |        4982      6.18%     56.70% |        5041      6.25%     62.96% |        5046      6.26%     69.22% |        4992      6.19%     75.41% |        4985      6.18%     81.59% |        4866      6.04%     87.63% |        4920      6.10%     93.73% |        5052      6.27%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total        80608                      
system.ruby.L2Cache_Controller.L1_WBCLEANDATA |          50      8.38%      8.38% |          40      6.70%     15.08% |          36      6.03%     21.11% |          28      4.69%     25.80% |          33      5.53%     31.32% |          30      5.03%     36.35% |          33      5.53%     41.88% |          33      5.53%     47.40% |          37      6.20%     53.60% |          35      5.86%     59.46% |          30      5.03%     64.49% |          37      6.20%     70.69% |          47      7.87%     78.56% |          44      7.37%     85.93% |          41      6.87%     92.80% |          43      7.20%    100.00%
system.ruby.L2Cache_Controller.L1_WBCLEANDATA::total          597                      
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA |       13263      6.43%      6.43% |       13190      6.40%     12.83% |       13106      6.36%     19.19% |       13148      6.38%     25.56% |       13062      6.33%     31.90% |       13005      6.31%     38.20% |       12905      6.26%     44.46% |       12870      6.24%     50.70% |       12773      6.19%     56.90% |       12806      6.21%     63.11% |       12753      6.18%     69.29% |       12678      6.15%     75.44% |       12630      6.13%     81.57% |       12475      6.05%     87.62% |       12489      6.06%     93.68% |       13040      6.32%    100.00%
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA::total       206193                      
system.ruby.L2Cache_Controller.M.L1_GETS |       13075      6.44%      6.44% |       13013      6.40%     12.84% |       12920      6.36%     19.20% |       12977      6.39%     25.59% |       12861      6.33%     31.92% |       12796      6.30%     38.21% |       12696      6.25%     44.46% |       12669      6.24%     50.70% |       12564      6.18%     56.88% |       12626      6.21%     63.10% |       12577      6.19%     69.29% |       12488      6.15%     75.43% |       12436      6.12%     81.55% |       12304      6.06%     87.61% |       12313      6.06%     93.67% |       12859      6.33%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       203174                      
system.ruby.L2Cache_Controller.M.L1_GETX |           3      3.06%      3.06% |           5      5.10%      8.16% |           5      5.10%     13.27% |           3      3.06%     16.33% |           3      3.06%     19.39% |           5      5.10%     24.49% |           7      7.14%     31.63% |           5      5.10%     36.73% |           8      8.16%     44.90% |           9      9.18%     54.08% |           7      7.14%     61.22% |           7      7.14%     68.37% |           9      9.18%     77.55% |           7      7.14%     84.69% |           8      8.16%     92.86% |           7      7.14%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total           98                      
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock |           3      3.06%      3.06% |           5      5.10%      8.16% |           5      5.10%     13.27% |           3      3.06%     16.33% |           3      3.06%     19.39% |           5      5.10%     24.49% |           7      7.14%     31.63% |           5      5.10%     36.73% |           8      8.16%     44.90% |           9      9.18%     54.08% |           7      7.14%     61.22% |           7      7.14%     68.37% |           9      9.18%     77.55% |           7      7.14%     84.69% |           8      8.16%     92.86% |           7      7.14%    100.00%
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock::total           98                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          52      7.09%      7.09% |          47      6.41%     13.51% |          54      7.37%     20.87% |          40      5.46%     26.33% |          40      5.46%     31.79% |          41      5.59%     37.38% |          42      5.73%     43.11% |          46      6.28%     49.39% |          46      6.28%     55.66% |          45      6.14%     61.80% |          41      5.59%     67.39% |          44      6.00%     73.40% |          52      7.09%     80.49% |          49      6.68%     87.18% |          48      6.55%     93.72% |          46      6.28%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total          733                      
system.ruby.L2Cache_Controller.NP.L1_GETX |         201      6.28%      6.28% |         188      5.88%     12.16% |         189      5.91%     18.06% |         201      6.28%     24.34% |         215      6.72%     31.06% |         215      6.72%     37.78% |         213      6.66%     44.44% |         211      6.59%     51.03% |         215      6.72%     57.75% |         198      6.19%     63.94% |         197      6.16%     70.09% |         200      6.25%     76.34% |         199      6.22%     82.56% |         187      5.84%     88.41% |         184      5.75%     94.16% |         187      5.84%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total         3200                      
system.ruby.L2Cache_Controller.OLSX.L1_GETS |      249279      6.82%      6.82% |      249029      6.81%     13.63% |      223338      6.11%     19.74% |      233612      6.39%     26.13% |      234521      6.41%     32.54% |      227055      6.21%     38.75% |      237303      6.49%     45.24% |      222076      6.07%     51.31% |      220615      6.03%     57.35% |      237929      6.51%     63.85% |      225978      6.18%     70.04% |      221439      6.06%     76.09% |      229411      6.27%     82.37% |      208670      5.71%     88.07% |      213244      5.83%     93.90% |      222856      6.10%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_GETS::total      3656355                      
system.ruby.L2Cache_Controller.OLSX.L1_GETX |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_GETX::total            3                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS |      256159      6.81%      6.81% |      255918      6.80%     13.62% |      230143      6.12%     19.74% |      240394      6.39%     26.13% |      241169      6.41%     32.54% |      233700      6.21%     38.75% |      243887      6.49%     45.24% |      228565      6.08%     51.32% |      227015      6.04%     57.35% |      244333      6.50%     63.85% |      232354      6.18%     70.03% |      227693      6.05%     76.08% |      235651      6.27%     82.35% |      214825      5.71%     88.06% |      219353      5.83%     93.89% |      229605      6.11%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS::total      3760764                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only |        7659      6.48%      6.48% |        7615      6.44%     12.92% |        7581      6.41%     19.33% |        7541      6.38%     25.71% |        7484      6.33%     32.04% |        7473      6.32%     38.36% |        7409      6.27%     44.62% |        7373      6.24%     50.86% |        7330      6.20%     57.06% |        7308      6.18%     63.24% |        7251      6.13%     69.37% |        7230      6.11%     75.48% |        7191      6.08%     81.56% |        7154      6.05%     87.61% |        7114      6.02%     93.63% |        7532      6.37%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only::total       118245                      
system.ruby.L2Cache_Controller.OLSXS.L1_GETS |        3664      7.89%      7.89% |        3154      6.79%     14.69% |        3670      7.90%     22.59% |        4594      9.90%     32.49% |        3293      7.09%     39.58% |        2272      4.89%     44.47% |        3098      6.67%     51.14% |        4316      9.30%     60.44% |        3059      6.59%     67.03% |        2414      5.20%     72.23% |        2875      6.19%     78.42% |        4418      9.52%     87.94% |        2989      6.44%     94.38% |         984      2.12%     96.50% |         361      0.78%     97.27% |        1266      2.73%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_GETS::total        46427                      
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS |        1745      7.51%      7.51% |        1690      7.28%     14.79% |        1578      6.79%     21.58% |        1679      7.23%     28.81% |        1605      6.91%     35.72% |        1507      6.49%     42.21% |        1489      6.41%     48.62% |        1444      6.22%     54.83% |        1418      6.10%     60.94% |        1352      5.82%     66.76% |        1296      5.58%     72.34% |        1295      5.58%     77.91% |        1374      5.92%     83.83% |        1173      5.05%     88.88% |        1171      5.04%     93.92% |        1412      6.08%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS::total        23228                      
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS_only |         143      7.56%      7.56% |         136      7.19%     14.75% |         138      7.29%     22.04% |         138      7.29%     29.33% |         128      6.77%     36.10% |         124      6.55%     42.65% |         119      6.29%     48.94% |         122      6.45%     55.39% |         105      5.55%     60.94% |         102      5.39%     66.33% |         105      5.55%     71.88% |         109      5.76%     77.64% |         105      5.55%     83.19% |          93      4.92%     88.11% |          95      5.02%     93.13% |         130      6.87%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS_only::total         1892                      
system.ruby.L2Cache_Controller.OLSXS.Unblock |      249279      6.82%      6.82% |      249029      6.81%     13.63% |      223338      6.11%     19.74% |      233612      6.39%     26.13% |      234521      6.41%     32.54% |      227055      6.21%     38.75% |      237303      6.49%     45.24% |      222076      6.07%     51.31% |      220615      6.03%     57.35% |      237929      6.51%     63.85% |      225978      6.18%     70.04% |      221439      6.06%     76.09% |      229411      6.27%     82.37% |      208670      5.71%     88.07% |      213244      5.83%     93.90% |      222856      6.10%    100.00%
system.ruby.L2Cache_Controller.OLSXS.Unblock::total      3656355                      
system.ruby.L2Cache_Controller.OLSXW.L1_GETS |        2892     13.30%     13.30% |        1749      8.04%     21.35% |        1198      5.51%     26.86% |        1979      9.10%     35.96% |        1730      7.96%     43.92% |        1156      5.32%     49.23% |        1784      8.21%     57.44% |        1222      5.62%     63.06% |        1246      5.73%     68.79% |        1406      6.47%     75.26% |         822      3.78%     79.04% |        1583      7.28%     86.32% |        1312      6.03%     92.36% |         411      1.89%     94.25% |         466      2.14%     96.39% |         785      3.61%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_GETS::total        21741                      
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS |         732     10.45%     10.45% |         554      7.91%     18.36% |         534      7.62%     25.98% |         575      8.21%     34.19% |         471      6.72%     40.91% |         422      6.02%     46.94% |         457      6.52%     53.46% |         466      6.65%     60.11% |         398      5.68%     65.80% |         342      4.88%     70.68% |         335      4.78%     75.46% |         364      5.20%     80.66% |         376      5.37%     86.02% |         289      4.13%     90.15% |         307      4.38%     94.53% |         383      5.47%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS::total         7005                      
system.ruby.L2Cache_Controller.OLSXW.Unblock |      256159      6.81%      6.81% |      255918      6.80%     13.62% |      230143      6.12%     19.74% |      240394      6.39%     26.13% |      241169      6.41%     32.54% |      233700      6.21%     38.75% |      243887      6.49%     45.24% |      228565      6.08%     51.32% |      227015      6.04%     57.35% |      244333      6.50%     63.85% |      232354      6.18%     70.03% |      227693      6.05%     76.08% |      235651      6.27%     82.35% |      214825      5.71%     88.06% |      219353      5.83%     93.89% |      229605      6.11%    100.00%
system.ruby.L2Cache_Controller.OLSXW.Unblock::total      3760764                      
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock |       13075      6.44%      6.44% |       13013      6.40%     12.84% |       12920      6.36%     19.20% |       12977      6.39%     25.59% |       12861      6.33%     31.92% |       12796      6.30%     38.21% |       12696      6.25%     44.46% |       12669      6.24%     50.70% |       12564      6.18%     56.88% |       12626      6.21%     63.10% |       12577      6.19%     69.29% |       12488      6.15%     75.43% |       12436      6.12%     81.55% |       12304      6.06%     87.61% |       12313      6.06%     93.67% |       12859      6.33%    100.00%
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock::total       203174                      
system.ruby.L2Cache_Controller.OO.L1_GETS |          12     17.91%     17.91% |           3      4.48%     22.39% |           6      8.96%     31.34% |           4      5.97%     37.31% |           2      2.99%     40.30% |           4      5.97%     46.27% |           2      2.99%     49.25% |           5      7.46%     56.72% |           3      4.48%     61.19% |           3      4.48%     65.67% |           1      1.49%     67.16% |           3      4.48%     71.64% |           5      7.46%     79.10% |           3      4.48%     83.58% |           0      0.00%     83.58% |          11     16.42%    100.00%
system.ruby.L2Cache_Controller.OO.L1_GETS::total           67                      
system.ruby.L2Cache_Controller.OXW.L1_GETS |          10     10.53%     10.53% |          10     10.53%     21.05% |          15     15.79%     36.84% |           9      9.47%     46.32% |           4      4.21%     50.53% |           4      4.21%     54.74% |           2      2.11%     56.84% |           7      7.37%     64.21% |           4      4.21%     68.42% |           5      5.26%     73.68% |           0      0.00%     73.68% |           7      7.37%     81.05% |           4      4.21%     85.26% |           4      4.21%     89.47% |           0      0.00%     89.47% |          10     10.53%    100.00%
system.ruby.L2Cache_Controller.OXW.L1_GETS::total           95                      
system.ruby.L2Cache_Controller.OXW.Unblock |        7659      6.48%      6.48% |        7615      6.44%     12.92% |        7581      6.41%     19.33% |        7541      6.38%     25.71% |        7484      6.33%     32.04% |        7473      6.32%     38.36% |        7409      6.27%     44.62% |        7373      6.24%     50.86% |        7330      6.20%     57.06% |        7308      6.18%     63.24% |        7251      6.13%     69.37% |        7230      6.11%     75.48% |        7191      6.08%     81.56% |        7154      6.05%     87.61% |        7114      6.02%     93.63% |        7532      6.37%    100.00%
system.ruby.L2Cache_Controller.OXW.Unblock::total       118245                      
system.ruby.L2Cache_Controller.S.L1_GETS |          11      6.79%      6.79% |           6      3.70%     10.49% |          13      8.02%     18.52% |           9      5.56%     24.07% |          13      8.02%     32.10% |          14      8.64%     40.74% |           8      4.94%     45.68% |           5      3.09%     48.77% |           6      3.70%     52.47% |           7      4.32%     56.79% |          10      6.17%     62.96% |          13      8.02%     70.99% |          15      9.26%     80.25% |          11      6.79%     87.04% |           9      5.56%     92.59% |          12      7.41%    100.00%
system.ruby.L2Cache_Controller.S.L1_GETS::total          162                      
system.ruby.L2Cache_Controller.SLS.L1_GETS |          15     11.19%     11.19% |           0      0.00%     11.19% |          12      8.96%     20.15% |           0      0.00%     20.15% |           7      5.22%     25.37% |           0      0.00%     25.37% |          14     10.45%     35.82% |           0      0.00%     35.82% |          15     11.19%     47.01% |          28     20.90%     67.91% |           0      0.00%     67.91% |           0      0.00%     67.91% |          28     20.90%     88.81% |          14     10.45%     99.25% |           0      0.00%     99.25% |           1      0.75%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_GETS::total          134                      
system.ruby.L2Cache_Controller.SLS.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           2     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_GETX::total            3                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      1.89%      1.89% |           0      0.00%      1.89% |          10     18.87%     20.75% |           0      0.00%     20.75% |          14     26.42%     47.17% |           0      0.00%     47.17% |           1      1.89%     49.06% |          14     26.42%     75.47% |           0      0.00%     75.47% |           0      0.00%     75.47% |           0      0.00%     75.47% |           0      0.00%     75.47% |           0      0.00%     75.47% |          13     24.53%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS::total           53                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only |           3      4.41%      4.41% |           1      1.47%      5.88% |           6      8.82%     14.71% |           6      8.82%     23.53% |           7     10.29%     33.82% |           7     10.29%     44.12% |           4      5.88%     50.00% |           4      5.88%     55.88% |           2      2.94%     58.82% |           2      2.94%     61.76% |           7     10.29%     72.06% |           6      8.82%     80.88% |           5      7.35%     88.24% |           2      2.94%     91.18% |           1      1.47%     92.65% |           5      7.35%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only::total           68                      
system.ruby.L2Cache_Controller.SLSS.L1_GETS |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSS.L1_GETS::total            8                      
system.ruby.L2Cache_Controller.SLSS.Unblock |          15     11.19%     11.19% |           0      0.00%     11.19% |          12      8.96%     20.15% |           0      0.00%     20.15% |           7      5.22%     25.37% |           0      0.00%     25.37% |          14     10.45%     35.82% |           0      0.00%     35.82% |          15     11.19%     47.01% |          28     20.90%     67.91% |           0      0.00%     67.91% |           0      0.00%     67.91% |          28     20.90%     88.81% |          14     10.45%     99.25% |           0      0.00%     99.25% |           1      0.75%    100.00%
system.ruby.L2Cache_Controller.SLSS.Unblock::total          134                      
system.ruby.L2Cache_Controller.SLSW.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      1.89%      1.89% |           0      0.00%      1.89% |          10     18.87%     20.75% |           0      0.00%     20.75% |          14     26.42%     47.17% |           0      0.00%     47.17% |           1      1.89%     49.06% |          14     26.42%     75.47% |           0      0.00%     75.47% |           0      0.00%     75.47% |           0      0.00%     75.47% |           0      0.00%     75.47% |           0      0.00%     75.47% |          13     24.53%    100.00%
system.ruby.L2Cache_Controller.SLSW.Unblock::total           53                      
system.ruby.L2Cache_Controller.SS.Unblock |          11      6.79%      6.79% |           6      3.70%     10.49% |          13      8.02%     18.52% |           9      5.56%     24.07% |          13      8.02%     32.10% |          14      8.64%     40.74% |           8      4.94%     45.68% |           5      3.09%     48.77% |           6      3.70%     52.47% |           7      4.32%     56.79% |          10      6.17%     62.96% |          13      8.02%     70.99% |          15      9.26%     80.25% |          11      6.79%     87.04% |           9      5.56%     92.59% |          12      7.41%    100.00%
system.ruby.L2Cache_Controller.SS.Unblock::total          162                      
system.ruby.L2Cache_Controller.SW.Unblock |           3      4.41%      4.41% |           1      1.47%      5.88% |           6      8.82%     14.71% |           6      8.82%     23.53% |           7     10.29%     33.82% |           7     10.29%     44.12% |           4      5.88%     50.00% |           4      5.88%     55.88% |           2      2.94%     58.82% |           2      2.94%     61.76% |           7     10.29%     72.06% |           6      8.82%     80.88% |           5      7.35%     88.24% |           2      2.94%     91.18% |           1      1.47%     92.65% |           5      7.35%    100.00%
system.ruby.L2Cache_Controller.SW.Unblock::total           68                      
system.ruby.L2Cache_Controller.Unblock   |      717167      6.37%      6.37% |      714766      6.35%     12.72% |      712074      6.32%     19.04% |      710742      6.31%     25.35% |      708823      6.29%     31.64% |      706632      6.27%     37.92% |      704716      6.26%     44.18% |      702895      6.24%     50.42% |      700944      6.22%     56.64% |      699039      6.21%     62.85% |      696889      6.19%     69.04% |      694956      6.17%     75.21% |      693036      6.15%     81.36% |      690920      6.14%     87.50% |      689270      6.12%     93.62% |      718737      6.38%    100.00%
system.ruby.L2Cache_Controller.Unblock::total     11261606                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    268868940                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.000000                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.000000                      
system.ruby.LD.hit_latency_hist_seqr::stdev     0.000299                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |   268868916    100.00%    100.00% |          24      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    268868940                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples    280545401                      
system.ruby.LD.latency_hist_seqr::mean       2.892673                      
system.ruby.LD.latency_hist_seqr::gmean      1.172653                      
system.ruby.LD.latency_hist_seqr::stdev      9.559783                      
system.ruby.LD.latency_hist_seqr         |   280544546    100.00%    100.00% |         110      0.00%    100.00% |          80      0.00%    100.00% |          22      0.00%    100.00% |          12      0.00%    100.00% |          50      0.00%    100.00% |          24      0.00%    100.00% |         557      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     280545401                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples     11676461                      
system.ruby.LD.miss_latency_hist_seqr::mean    46.474452                      
system.ruby.LD.miss_latency_hist_seqr::gmean    45.909540                      
system.ruby.LD.miss_latency_hist_seqr::stdev    14.625936                      
system.ruby.LD.miss_latency_hist_seqr    |    11675606     99.99%     99.99% |         110      0.00%     99.99% |          80      0.00%     99.99% |          22      0.00%     99.99% |          12      0.00%     99.99% |          50      0.00%    100.00% |          24      0.00%    100.00% |         557      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total     11676461                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples          328                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         328    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total          328                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size           64                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket          639                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples          523                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean    39.615679                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean     4.718706                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::stdev    93.704596                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |         473     90.44%     90.44% |           6      1.15%     91.59% |          10      1.91%     93.50% |           4      0.76%     94.26% |           8      1.53%     95.79% |          10      1.91%     97.71% |           6      1.15%     98.85% |           2      0.38%     99.24% |           2      0.38%     99.62% |           2      0.38%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total          523                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples          195                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::mean   104.569231                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::gmean    64.154560                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev   129.862056                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |         145     74.36%     74.36% |           6      3.08%     77.44% |          10      5.13%     82.56% |           4      2.05%     84.62% |           8      4.10%     88.72% |          10      5.13%     93.85% |           6      3.08%     96.92% |           2      1.03%     97.95% |           2      1.03%     98.97% |           2      1.03%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total          195                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples          523                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |         523    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total          523                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples          523                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |         523    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total          523                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           60                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |          60    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           60                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size           32                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket          319                      
system.ruby.RMW_Read.latency_hist_seqr::samples           77                      
system.ruby.RMW_Read.latency_hist_seqr::mean    25.467532                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     2.690413                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    59.150919                      
system.ruby.RMW_Read.latency_hist_seqr   |          60     77.92%     77.92% |           9     11.69%     89.61% |           2      2.60%     92.21% |           0      0.00%     92.21% |           0      0.00%     92.21% |           0      0.00%     92.21% |           2      2.60%     94.81% |           4      5.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           77                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size           32                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket          319                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples           17                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   111.823529                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean    88.476268                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    80.318301                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           9     52.94%     52.94% |           2     11.76%     64.71% |           0      0.00%     64.71% |           0      0.00%     64.71% |           0      0.00%     64.71% |           2     11.76%     76.47% |           4     23.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total           17                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples       101562                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.000276                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.000191                      
system.ruby.ST.hit_latency_hist_seqr::stdev     0.016602                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |      101534     99.97%     99.97% |          28      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total       101562                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples       176367                      
system.ruby.ST.latency_hist_seqr::mean      50.987594                      
system.ruby.ST.latency_hist_seqr::gmean      5.495179                      
system.ruby.ST.latency_hist_seqr::stdev    210.503662                      
system.ruby.ST.latency_hist_seqr         |      172069     97.56%     97.56% |        1518      0.86%     98.42% |         280      0.16%     98.58% |         134      0.08%     98.66% |         110      0.06%     98.72% |          76      0.04%     98.76% |         102      0.06%     98.82% |        2078      1.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total        176367                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples        74805                      
system.ruby.ST.miss_latency_hist_seqr::mean   118.854876                      
system.ruby.ST.miss_latency_hist_seqr::gmean    55.530949                      
system.ruby.ST.miss_latency_hist_seqr::stdev   310.605366                      
system.ruby.ST.miss_latency_hist_seqr    |       70507     94.25%     94.25% |        1518      2.03%     96.28% |         280      0.37%     96.66% |         134      0.18%     96.84% |         110      0.15%     96.98% |          76      0.10%     97.09% |         102      0.14%     97.22% |        2078      2.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total        74805                      
system.ruby.clk_domain.clock                      333                       # Clock period in ticks
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  2641.762406                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  2711.529079                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  2659.587035                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  2714.543303                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl10.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl10.requestToDir.avg_stall_time  2639.113529                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseToDir.avg_stall_time  2704.236967                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl11.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl11.requestToDir.avg_stall_time  2648.868025                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseToDir.avg_stall_time  2699.425015                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl12.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl12.requestToDir.avg_stall_time  2661.439068                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseToDir.avg_stall_time  2678.754878                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl13.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl13.requestToDir.avg_stall_time  2654.355855                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseToDir.avg_stall_time  2710.506754                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl14.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl14.requestToDir.avg_stall_time  2647.327265                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseToDir.avg_stall_time  2688.565960                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl15.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl15.requestToDir.avg_stall_time  2654.121483                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseToDir.avg_stall_time  2686.509200                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  2647.327714                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  2686.225364                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  2642.998962                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time  2672.545849                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl4.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl4.requestToDir.avg_stall_time  2658.932995                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseToDir.avg_stall_time  2681.668011                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl5.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl5.requestToDir.avg_stall_time  2649.995865                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseToDir.avg_stall_time  2692.424280                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl6.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl6.requestToDir.avg_stall_time  2644.812163                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseToDir.avg_stall_time  2662.313866                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl7.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl7.requestToDir.avg_stall_time  2644.119238                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseToDir.avg_stall_time  2700.886557                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl8.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl8.requestToDir.avg_stall_time  2646.808349                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseToDir.avg_stall_time  2684.146227                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl9.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl9.requestToDir.avg_stall_time  2668.513961                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseToDir.avg_stall_time  2694.885259                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    269881075                      
system.ruby.hit_latency_hist_seqr::mean      1.000000                      
system.ruby.hit_latency_hist_seqr::gmean     1.000000                      
system.ruby.hit_latency_hist_seqr::stdev     0.000439                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |   269881023    100.00%    100.00% |          52      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    269881075                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses       902520                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits       897118                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5402                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses        22345                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits        21814                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          531                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles           128                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.000405                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   333.000216                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   342.131120                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  4758.966182                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   333.000754                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  5125.812394                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load        15909                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store         1258                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load           23                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1991977                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1988197                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses         3780                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses        23037                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits        22981                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           56                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles            23                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.000883                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   332.956018                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   357.995460                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  4400.872593                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   332.956038                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  5218.823363                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.load_waiting_on_load        11173                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl1.sequencer.load_waiting_on_store          572                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.store_waiting_on_load            1                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time   332.955942                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses     11433381                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits     10738969                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses       694412                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses        26621                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits        26563                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           58                       # Number of cache demand misses
system.ruby.l1_cntrl10.fully_busy_cycles         1057                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.005022                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time   332.948475                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000912                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   352.418173                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  3559.339581                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000611                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time   332.948252                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000608                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  6753.845824                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.load_waiting_on_load     11008845                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl10.sequencer.load_waiting_on_store          296                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.sequencer.store_waiting_on_load            3                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time   332.948170                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses     12474019                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits     11713897                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses       760122                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses        23982                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits        23927                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           55                       # Number of cache demand misses
system.ruby.l1_cntrl11.fully_busy_cycles          727                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.005476                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time   332.947442                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000999                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   366.682813                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  4006.327705                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000669                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time   332.947199                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000666                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  5735.180937                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.load_waiting_on_load     12057696                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl11.sequencer.load_waiting_on_store          299                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.sequencer.store_waiting_on_load            8                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time   332.947132                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses     13516651                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits     12691026                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses       825625                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses        23690                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits        23636                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           54                       # Number of cache demand misses
system.ruby.l1_cntrl12.fully_busy_cycles         1147                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.005933                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time   332.946662                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.001089                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   364.217050                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time  4268.513109                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000734                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time   332.946697                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000723                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  5326.256638                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.load_waiting_on_load     13107593                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl12.sequencer.load_waiting_on_store          310                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.sequencer.store_waiting_on_load            6                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time   332.946350                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses     14562507                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits     13671072                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses       891435                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses        41949                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits        41891                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           58                       # Number of cache demand misses
system.ruby.l1_cntrl13.fully_busy_cycles         1940                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.006399                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time   332.945771                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.001182                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   366.239141                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000030                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time  4014.914769                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000795                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time   332.945631                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000781                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time  5491.321006                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.load_waiting_on_load     14161165                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl13.sequencer.load_waiting_on_store          273                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.sequencer.store_waiting_on_load            5                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time   332.945474                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses     15600484                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits     14643597                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses       956887                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses        32416                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits        32359                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           57                       # Number of cache demand misses
system.ruby.l1_cntrl14.fully_busy_cycles         1795                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.006850                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time   332.944925                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.001280                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time   364.387277                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time  3582.193654                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000849                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time   332.944903                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000839                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time  5701.924229                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.load_waiting_on_load     15204461                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl14.sequencer.load_waiting_on_store          267                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.sequencer.store_waiting_on_load            3                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time   332.944653                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses     16348889                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits     15327405                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses      1021484                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses        26901                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits        26844                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           57                       # Number of cache demand misses
system.ruby.l1_cntrl15.fully_busy_cycles         1683                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.007176                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time   332.943905                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.001387                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time   366.005497                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time  4298.099481                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000876                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time   332.944071                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000895                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time  6240.466044                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.load_waiting_on_load     16239302                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl15.sequencer.load_waiting_on_store          266                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.sequencer.store_waiting_on_load            5                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   332.943559                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      3039241                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits      3035350                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses         3891                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses        27467                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits        27408                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           59                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles            70                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.001344                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   332.955025                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   365.076280                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000407                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  4261.244942                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000409                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   332.960781                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  5507.683942                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.load_waiting_on_load        12231                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl2.sequencer.load_waiting_on_store          668                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.store_waiting_on_load            3                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time   332.954975                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      4082194                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits      4078244                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses         3950                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses        33839                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits        33785                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           54                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles            39                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.001804                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   332.954159                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   360.329660                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  4538.394032                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   332.954159                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  6081.713189                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.load_waiting_on_load        12989                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl3.sequencer.load_waiting_on_store          658                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.store_waiting_on_load            5                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time   332.954081                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      5156134                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits      5152021                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses         4113                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses        21547                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits        21493                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           54                       # Number of cache demand misses
system.ruby.l1_cntrl4.fully_busy_cycles            46                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.002269                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time   332.953445                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   336.138954                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  4229.498019                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   332.953342                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  5114.978850                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.load_waiting_on_load        13660                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl4.sequencer.load_waiting_on_store           32                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.sequencer.store_waiting_on_load            3                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time   332.953299                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      6203313                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits      6198763                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses         4550                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses        27928                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits        27870                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           58                       # Number of cache demand misses
system.ruby.l1_cntrl5.fully_busy_cycles           115                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.002730                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time   332.954591                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   368.994720                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  3885.926933                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000320                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   332.954566                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  4662.800810                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.load_waiting_on_load        16515                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl5.sequencer.load_waiting_on_store          203                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.sequencer.store_waiting_on_load            1                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time   332.952440                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      7241940                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits      7235052                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses         6888                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses        34164                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits        34106                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           58                       # Number of cache demand misses
system.ruby.l1_cntrl6.fully_busy_cycles           224                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.003189                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time   332.956788                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   367.728615                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  3919.305347                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   332.951652                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  4921.966488                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.load_waiting_on_load        52014                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl6.sequencer.load_waiting_on_store          283                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.sequencer.store_waiting_on_load            6                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time   332.951606                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses      8291168                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits      8281461                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses         9707                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses        34820                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits        34763                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           57                       # Number of cache demand misses
system.ruby.l1_cntrl7.fully_busy_cycles           277                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.003649                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time   332.964218                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   365.114571                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  4228.631293                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   332.950973                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  5701.947578                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.load_waiting_on_load        88074                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl7.sequencer.load_waiting_on_store          462                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.sequencer.store_waiting_on_load            4                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time   332.950811                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      9330563                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits      9151659                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses       178904                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses        30303                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits        30245                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           58                       # Number of cache demand misses
system.ruby.l1_cntrl8.fully_busy_cycles           458                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.004102                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time   332.961809                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000234                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   352.050749                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  4030.492936                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000157                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   332.950225                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000157                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  5910.432928                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.load_waiting_on_load      2773743                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl8.sequencer.load_waiting_on_store          550                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.sequencer.store_waiting_on_load            8                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time   332.949951                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses     10379476                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits      9874841                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses       504635                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses        25650                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits        25592                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           58                       # Number of cache demand misses
system.ruby.l1_cntrl9.fully_busy_cycles          1099                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.004559                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time   332.951812                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000662                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   360.559929                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  3697.817878                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000463                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   332.949827                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000442                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  4908.378247                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.load_waiting_on_load      7979949                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl9.sequencer.load_waiting_on_store          310                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.sequencer.store_waiting_on_load            5                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time   332.949028                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   333.067508                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000443                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  7062.239570                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls        14345                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses       374405                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits       262383                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses       112022                       # Number of cache demand misses
system.ruby.l2_cntrl0.fully_busy_cycles           118                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.002464                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   634.865249                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  4642.174676                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   332.955963                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.000414                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  6729.562291                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls        12361                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses       373104                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits       262054                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses       111050                       # Number of cache demand misses
system.ruby.l2_cntrl1.fully_busy_cycles           171                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.002461                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   696.308911                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000320                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  4001.694444                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl1.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   333.000057                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000388                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time  9970.010701                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls        11014                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses       363687                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits       238572                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses       125115                       # Number of cache demand misses
system.ruby.l2_cntrl10.fully_busy_cycles           66                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.002251                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   654.779215                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000312                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  3249.612886                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl10.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000056                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   333.000059                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.000417                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 11281.034856                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls        13598                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses       362638                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits       233947                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses       128691                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles           88                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.002210                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   659.734089                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000311                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  3422.977206                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl11.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   333.000069                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.000379                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time  7032.446701                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls        10110                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses       361679                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits       241899                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses       119780                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           29                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.002279                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   655.466556                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000310                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  4302.194472                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl12.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000061                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   333.000079                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.000354                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time  6284.738936                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.num_msg_stalls         5994                       # Number of times messages were stalled
system.ruby.l2_cntrl13.L2cache.demand_accesses       360450                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits       221006                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses       139444                       # Number of cache demand misses
system.ruby.l2_cntrl13.fully_busy_cycles           41                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.002095                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   697.173431                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  3737.665098                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl13.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   333.000059                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000352                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time  5963.862694                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.num_msg_stalls         5959                       # Number of times messages were stalled
system.ruby.l2_cntrl14.L2cache.demand_accesses       359619                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits       225574                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses       134045                       # Number of cache demand misses
system.ruby.l2_cntrl14.fully_busy_cycles           27                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.002135                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   662.296316                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  3185.794440                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl14.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000061                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   333.053820                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.000383                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time  5913.307109                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls         8300                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses       374902                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits       235735                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses       139167                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           25                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.002231                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   661.001951                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000322                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  3349.607579                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl15.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   333.000082                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000422                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  6271.378284                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.num_msg_stalls        13156                       # Number of times messages were stalled
system.ruby.l2_cntrl2.L2cache.demand_accesses       371709                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits       236289                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses       135420                       # Number of cache demand misses
system.ruby.l2_cntrl2.fully_busy_cycles            96                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.002234                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   680.955300                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000319                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time  3482.452617                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl2.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   333.000060                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000445                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time  6676.425433                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.num_msg_stalls        15123                       # Number of times messages were stalled
system.ruby.l2_cntrl3.L2cache.demand_accesses       371036                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits       246601                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses       124435                       # Number of cache demand misses
system.ruby.l2_cntrl3.fully_busy_cycles            87                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.002324                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   746.959115                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000318                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time  3640.491814                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl3.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   333.000081                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.000410                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  7401.221739                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.num_msg_stalls        11696                       # Number of times messages were stalled
system.ruby.l2_cntrl4.L2cache.demand_accesses       369968                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits       247405                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses       122563                       # Number of cache demand misses
system.ruby.l2_cntrl4.fully_busy_cycles            92                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.002331                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   778.540147                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000317                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  4547.542247                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl4.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000056                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   332.981703                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000393                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  6120.681357                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.num_msg_stalls        10514                       # Number of times messages were stalled
system.ruby.l2_cntrl5.L2cache.demand_accesses       368826                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits       239871                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses       128955                       # Number of cache demand misses
system.ruby.l2_cntrl5.fully_busy_cycles           137                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.002264                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time  1146.685235                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000316                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  3837.529399                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl5.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000051                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   333.000051                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000413                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  7374.563384                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.num_msg_stalls        12299                       # Number of times messages were stalled
system.ruby.l2_cntrl6.L2cache.demand_accesses       367778                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits       250028                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses       117750                       # Number of cache demand misses
system.ruby.l2_cntrl6.fully_busy_cycles           106                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.002353                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   652.556152                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000316                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  3351.427119                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl6.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   333.000049                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000432                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time  7654.228454                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.num_msg_stalls        14262                       # Number of times messages were stalled
system.ruby.l2_cntrl7.L2cache.demand_accesses       366815                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits       234755                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses       132060                       # Number of cache demand misses
system.ruby.l2_cntrl7.fully_busy_cycles            97                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.002219                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   664.285166                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  3529.267987                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl7.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   333.000063                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000403                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time 10028.754624                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.num_msg_stalls        11404                       # Number of times messages were stalled
system.ruby.l2_cntrl8.L2cache.demand_accesses       365736                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits       233208                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses       132528                       # Number of cache demand misses
system.ruby.l2_cntrl8.fully_busy_cycles            66                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.002205                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   646.520187                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000314                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  4426.090936                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl8.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   333.000055                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000382                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time  9168.289986                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.num_msg_stalls         9784                       # Number of times messages were stalled
system.ruby.l2_cntrl9.L2cache.demand_accesses       364815                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits       250599                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses       114216                       # Number of cache demand misses
system.ruby.l2_cntrl9.fully_busy_cycles            59                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.002357                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   680.163082                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000313                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  3773.707441                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl9.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples      281635052                      
system.ruby.latency_hist_seqr::mean          2.919342                      
system.ruby.latency_hist_seqr::gmean         1.173233                      
system.ruby.latency_hist_seqr::stdev        11.124934                      
system.ruby.latency_hist_seqr            |   281629538    100.00%    100.00% |        1667      0.00%    100.00% |         376      0.00%    100.00% |         161      0.00%    100.00% |         122      0.00%    100.00% |         135      0.00%    100.00% |         220      0.00%    100.00% |        2833      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total        281635052                      
system.ruby.memctrl_clk_domain.clock              999                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples     11753977                      
system.ruby.miss_latency_hist_seqr::mean    46.989032                      
system.ruby.miss_latency_hist_seqr::gmean    45.973078                      
system.ruby.miss_latency_hist_seqr::stdev    30.639353                      
system.ruby.miss_latency_hist_seqr       |    11748463     99.95%     99.95% |        1667      0.01%     99.97% |         376      0.00%     99.97% |         161      0.00%     99.97% |         122      0.00%     99.97% |         135      0.00%     99.97% |         220      0.00%     99.98% |        2833      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     11753977                      
system.ruby.network.average_flit_latency    16.641599                      
system.ruby.network.average_flit_network_latency     9.586912                      
system.ruby.network.average_flit_queueing_latency     7.054687                      
system.ruby.network.average_flit_vnet_latency |    8.899164                       |    4.938181                       |    9.804289                      
system.ruby.network.average_flit_vqueue_latency |    1.396582                       |           1                       |    8.840142                      
system.ruby.network.average_hops             2.612316                      
system.ruby.network.average_packet_latency    12.268817                      
system.ruby.network.average_packet_network_latency     9.138500                      
system.ruby.network.average_packet_queueing_latency     3.130317                      
system.ruby.network.average_packet_vnet_latency |    8.467683                       |    4.938181                       |    9.541079                      
system.ruby.network.average_packet_vqueue_latency |    1.420110                       |           1                       |    4.155113                      
system.ruby.network.avg_link_utilization     0.248753                      
system.ruby.network.avg_vc_load          |    0.030210     12.14%     12.14% |    0.021229      8.53%     20.68% |    0.003941      1.58%     22.26% |    0.003495      1.40%     23.67% |    0.000008      0.00%     23.67% |    0.000001      0.00%     23.67% |    0.000001      0.00%     23.67% |    0.000001      0.00%     23.67% |    0.151346     60.84%     84.51% |    0.017820      7.16%     91.68% |    0.010435      4.20%     95.87% |    0.010267      4.13%    100.00%
system.ruby.network.avg_vc_load::total       0.248753                      
system.ruby.network.ext_in_link_utilization    123082075                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.credit_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.credit_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.network_links0.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.network_links1.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization    123082076                      
system.ruby.network.flit_network_latency |   131332477                       |       20849                       |   458663470                      
system.ruby.network.flit_queueing_latency |    20610534                       |        4222                       |   413558812                      
system.ruby.network.flits_injected       |    14757844     23.98%     23.98% |        4222      0.01%     23.99% |    46781919     76.01%    100.00%
system.ruby.network.flits_injected::total     61543985                      
system.ruby.network.flits_received       |    14757844     23.98%     23.98% |        4222      0.01%     23.99% |    46781920     76.01%    100.00%
system.ruby.network.flits_received::total     61543986                      
system.ruby.network.int_link_utilization    321531875                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs36.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs37.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs38.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs39.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs40.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs41.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs42.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs43.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs44.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs45.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs46.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs47.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |   117960616                       |       20849                       |   221893942                      
system.ruby.network.packet_queueing_latency |    19783106                       |        4222                       |    96634176                      
system.ruby.network.packets_injected     |    13930684     37.46%     37.46% |        4222      0.01%     37.47% |    23256691     62.53%    100.00%
system.ruby.network.packets_injected::total     37191597                      
system.ruby.network.packets_received     |    13930684     37.46%     37.46% |        4222      0.01%     37.47% |    23256692     62.53%    100.00%
system.ruby.network.packets_received::total     37191598                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads     10361972                      
system.ruby.network.routers00.buffer_writes     10361972                      
system.ruby.network.routers00.crossbar_activity      5183206                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity      5191119                      
system.ruby.network.routers00.sw_output_arbiter_activity      5183206                      
system.ruby.network.routers01.buffer_reads     16850006                      
system.ruby.network.routers01.buffer_writes     16850006                      
system.ruby.network.routers01.crossbar_activity      8426103                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity      8489045                      
system.ruby.network.routers01.sw_output_arbiter_activity      8426103                      
system.ruby.network.routers02.buffer_reads     23985640                      
system.ruby.network.routers02.buffer_writes     23985640                      
system.ruby.network.routers02.crossbar_activity     11993567                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity     12164308                      
system.ruby.network.routers02.sw_output_arbiter_activity     11993567                      
system.ruby.network.routers03.buffer_reads     12445622                      
system.ruby.network.routers03.buffer_writes     12445622                      
system.ruby.network.routers03.crossbar_activity      6223224                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity      6243519                      
system.ruby.network.routers03.sw_output_arbiter_activity      6223224                      
system.ruby.network.routers04.buffer_reads     16949469                      
system.ruby.network.routers04.buffer_writes     16949469                      
system.ruby.network.routers04.crossbar_activity      8475717                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity      8523373                      
system.ruby.network.routers04.sw_output_arbiter_activity      8475717                      
system.ruby.network.routers05.buffer_reads     29400375                      
system.ruby.network.routers05.buffer_writes     29400375                      
system.ruby.network.routers05.crossbar_activity     14700560                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity     14973285                      
system.ruby.network.routers05.sw_output_arbiter_activity     14700560                      
system.ruby.network.routers06.buffer_reads     27648897                      
system.ruby.network.routers06.buffer_writes     27648897                      
system.ruby.network.routers06.crossbar_activity     13824755                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity     14020472                      
system.ruby.network.routers06.sw_output_arbiter_activity     13824755                      
system.ruby.network.routers07.buffer_reads     21447860                      
system.ruby.network.routers07.buffer_writes     21447860                      
system.ruby.network.routers07.crossbar_activity     10724238                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity     10879831                      
system.ruby.network.routers07.sw_output_arbiter_activity     10724238                      
system.ruby.network.routers08.buffer_reads     24350405                      
system.ruby.network.routers08.buffer_writes     24350405                      
system.ruby.network.routers08.crossbar_activity     12175905                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity     12313812                      
system.ruby.network.routers08.sw_output_arbiter_activity     12175905                      
system.ruby.network.routers09.buffer_reads     38353345                      
system.ruby.network.routers09.buffer_writes     38353345                      
system.ruby.network.routers09.crossbar_activity     19177011                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity     19482636                      
system.ruby.network.routers09.sw_output_arbiter_activity     19177011                      
system.ruby.network.routers10.buffer_reads     42884991                      
system.ruby.network.routers10.buffer_writes     42884991                      
system.ruby.network.routers10.crossbar_activity     21442799                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity     21819154                      
system.ruby.network.routers10.sw_output_arbiter_activity     21442799                      
system.ruby.network.routers11.buffer_reads     35743898                      
system.ruby.network.routers11.buffer_writes     35743898                      
system.ruby.network.routers11.crossbar_activity     17872239                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity     18072461                      
system.ruby.network.routers11.sw_output_arbiter_activity     17872239                      
system.ruby.network.routers12.buffer_reads     27426132                      
system.ruby.network.routers12.buffer_writes     27426132                      
system.ruby.network.routers12.crossbar_activity     13713515                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity     13859375                      
system.ruby.network.routers12.sw_output_arbiter_activity     13713515                      
system.ruby.network.routers13.buffer_reads     40603053                      
system.ruby.network.routers13.buffer_writes     40603053                      
system.ruby.network.routers13.crossbar_activity     20301865                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity     20743847                      
system.ruby.network.routers13.sw_output_arbiter_activity     20301865                      
system.ruby.network.routers14.buffer_reads     43383168                      
system.ruby.network.routers14.buffer_writes     43383168                      
system.ruby.network.routers14.crossbar_activity     21691855                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity     22154592                      
system.ruby.network.routers14.sw_output_arbiter_activity     21691855                      
system.ruby.network.routers15.buffer_reads     32779119                      
system.ruby.network.routers15.buffer_writes     32779119                      
system.ruby.network.routers15.crossbar_activity     16389767                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity     16560832                      
system.ruby.network.routers15.sw_output_arbiter_activity     16389767                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples    281635070                      
system.ruby.outstanding_req_hist_seqr::mean     1.086080                      
system.ruby.outstanding_req_hist_seqr::gmean     1.061255                      
system.ruby.outstanding_req_hist_seqr::stdev     0.283294                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |   257593287     91.46%     91.46% |    23859128      8.47%     99.94% |      166340      0.06%     99.99% |       14281      0.01%    100.00% |        1680      0.00%    100.00% |         294      0.00%    100.00% |          48      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    281635070                      
system.ruby.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 760021786098                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
