# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v" --include "../../../../project_1.srcs/sources_1/imports/rtl/core" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/clint.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/csr_reg.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/divider.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/exu.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/exu_commit.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/exu_dispatch.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/exu_mem.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/exu_muldiv.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/utils/gen_buf.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/utils/gen_dff.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/utils/gen_ram.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/gpio.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/gpr_reg.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/idu.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/idu_exu.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/ifu.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/ifu_idu.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/debug/jtag_dm.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/debug/jtag_driver.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/debug/jtag_top.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" \
"../../../../project_1.srcs/sources_1/imports/core/plic.v" \
"../../../../project_1.srcs/sources_1/imports/core/plic_gateway.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/ram.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/sys_bus/rib.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/rom.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/rst_ctrl.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/timer.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/uart.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/utils/vld_rdy.v" \
"../../../../project_1.srcs/sim_1/imports/tb/tinyriscv_soc_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
