<!DOCTYPE html>
<html>
   <head>
      <title>ME</title>
      <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
      <meta name="viewport" content="width=device-width, initial-scale=1.0">
      <link href="../styles/bootstrap.min.css" rel="stylesheet">
      <link href="../styles/vimwiki.css" rel="stylesheet">
 
      <!--[if lt IE 9]>
         <script src="https://oss.maxcdn.com/libs/html5shiv/3.7.0/html5shiv.js"></script>
         <script src="https://oss.maxcdn.com/libs/respond.js/1.3.0/respond.min.js"></script>
      <![endif]-->
      <!-- jQuery should be imported before boostrap.min.js -->
      <script src="../js/jquery-1.12.4.min.js"></script>
      <script src="../js/bootstrap.min.js"></script>
      <!-- the vimwiki customized scripts -->
      <script src="../js/vimwiki_db.js" charset="utf-8"></script>
      <script src="../js/vimwiki.js" charset="utf-8"></script>
   </head>
   <body>
      <div class="container">
	<div class="row clearfix">
	  <div class="col-md-12 column">
	    <ul class="nav nav-pills">
	      <li class="active">
		<a href="#">HOME</a>
	      </li>
	      <!-- more items are injected by the JS -->
	    </ul>

	    <div id="main-content">
	    
<p>
Features:
</p>
<ul>
<li>
A Senior digital IC Design/Verification Engineer.

<li>
A Technical lover.

<li>
A self-motivated learner.

<li>
Knowledge base includes:

<ul>
<li>
Digital Logic Design

<ul>
<li>
Bus Architecture

<li>
Bus Protocol: PCI/PCIe/FSB/AMBA AXI/AHB/APB

<li>
Chip top: Reset Tree/Clock Tree/Design for Testing

<li>
Low Power: MTCMOS/Multi-VT/Clock Gating

</ul>
<li>
Degital Design flow:Linting/Synthesis/DFT/LEC

<li>
Design Automation

<li>
Computer Architecture: X86/RISC

<li>
Design Verification

<ul>
<li>
Verification Planning

<li>
Verification Automation

<li>
CRV: UVM

<li>
Directed verification

</ul>
</ul>
<li>
Skills tree includes:

<ul>
<li>
MS Office: Word/Excel

<li>
Windows/Linux/VIM

<li>
C/C++/Perl/Python/Tcl

<li>
Verilog/Systemverilog/UVM

<li>
HTML/CSS/Javascript/JQuery

<li>
EDA Tools:

<ul>
<li>
VCS/NC Verilog Simulator

<li>
Verdi

<li>
Design Compiler/DFT Compiler/Prime time/LEC

</ul>
</ul>
</ul>

<p>
Contact Information:alan-che@qq.com
</p>

	    </div>
	    <hr>
	    <div id="footer">
	      <span class="notes">
		Thanks <a href="http://pages.github.com">githubPages</a> for
		providing the web hosting environment
	      </span>
	    </div>
	  </div>
	</div>
      </div> 
   </body>
</html>
