

================================================================
== Vitis HLS Report for 'matrix_vector_product_with_bias_input_layer_1'
================================================================
* Date:           Wed Jul  2 18:04:22 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.703 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8519|     8519|  68.152 us|  68.152 us|  8519|  8519|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                             |                                                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                           Instance                                          |                                      Module                                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l_fu_136  |matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l  |       69|       69|  0.552 us|  0.552 us|   69|   69|       no|
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matrix_vector_product_with_bias_input_layer_loop1     |     8448|     8448|       132|          -|          -|    64|        no|
        | + matrix_vector_product_with_bias_input_layer_loop1_1  |      130|      130|        10|          -|          -|    13|        no|
        +--------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     106|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|       86|      99|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     217|    -|
|Register             |        -|     -|      264|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      350|     422|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+----+-----+
    |                                           Instance                                          |                                      Module                                      | BRAM_18K| DSP| FF | LUT| URAM|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+----+-----+
    |grp_matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l_fu_136  |matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l  |        0|   0|  86|  99|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+----+-----+
    |Total                                                                                        |                                                                                  |        0|   0|  86|  99|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln60_1_fu_169_p2  |         +|   0|  0|  17|          10|           4|
    |add_ln60_fu_181_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln64_fu_198_p2    |         +|   0|  0|  12|           4|           1|
    |add_ln66_1_fu_217_p2  |         +|   0|  0|  19|          12|          12|
    |add_ln66_fu_212_p2    |         +|   0|  0|  17|          10|          10|
    |icmp_ln60_fu_175_p2   |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln64_fu_192_p2   |      icmp|   0|  0|  12|           4|           3|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 106|          54|          39|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |activations_address0  |  14|          3|    6|         18|
    |activations_ce0       |  14|          3|    1|          3|
    |activations_ce1       |   9|          2|    1|          2|
    |activations_d0        |  14|          3|   64|        192|
    |activations_we0       |  14|          3|    1|          3|
    |add113_reg_123        |   9|          2|   64|        128|
    |ap_NS_fsm             |  65|         14|    1|         14|
    |grp_fu_144_ce         |   9|          2|    1|          2|
    |grp_fu_144_opcode     |  14|          3|    2|          6|
    |grp_fu_144_p0         |  14|          3|   64|        192|
    |grp_fu_144_p1         |  14|          3|   64|        192|
    |i_14_reg_112          |   9|          2|    4|          8|
    |j_fu_64               |   9|          2|    7|         14|
    |phi_mul_fu_60         |   9|          2|   10|         20|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 217|         47|  290|        794|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                   Name                                                   | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |activations_addr_reg_283                                                                                  |   6|   0|    6|          0|
    |add113_reg_123                                                                                            |  64|   0|   64|          0|
    |add_ln60_1_reg_270                                                                                        |  10|   0|   10|          0|
    |add_ln60_reg_278                                                                                          |   7|   0|    7|          0|
    |add_ln64_reg_291                                                                                          |   4|   0|    4|          0|
    |add_ln66_reg_296                                                                                          |  10|   0|   10|          0|
    |ap_CS_fsm                                                                                                 |  13|   0|   13|          0|
    |grp_matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l_fu_136_ap_start_reg  |   1|   0|    1|          0|
    |i_14_reg_112                                                                                              |   4|   0|    4|          0|
    |j_fu_64                                                                                                   |   7|   0|    7|          0|
    |mul8_reg_326                                                                                              |  64|   0|   64|          0|
    |phi_mul_fu_60                                                                                             |  10|   0|   10|          0|
    |training_data_load_reg_311                                                                                |  64|   0|   64|          0|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                     | 264|   0|  264|          0|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_input_layer.1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_input_layer.1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_input_layer.1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_input_layer.1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_input_layer.1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_input_layer.1|  return value|
|grp_fu_988_p_din0       |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_input_layer.1|  return value|
|grp_fu_988_p_din1       |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_input_layer.1|  return value|
|grp_fu_988_p_opcode     |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_input_layer.1|  return value|
|grp_fu_988_p_dout0      |   in|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_input_layer.1|  return value|
|grp_fu_988_p_ce         |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_input_layer.1|  return value|
|grp_fu_992_p_din0       |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_input_layer.1|  return value|
|grp_fu_992_p_din1       |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_input_layer.1|  return value|
|grp_fu_992_p_dout0      |   in|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_input_layer.1|  return value|
|grp_fu_992_p_ce         |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_input_layer.1|  return value|
|biases1_address0        |  out|    6|   ap_memory|                                        biases1|         array|
|biases1_ce0             |  out|    1|   ap_memory|                                        biases1|         array|
|biases1_q0              |   in|   64|   ap_memory|                                        biases1|         array|
|weights1_address0       |  out|   10|   ap_memory|                                       weights1|         array|
|weights1_ce0            |  out|    1|   ap_memory|                                       weights1|         array|
|weights1_q0             |   in|   64|   ap_memory|                                       weights1|         array|
|activations_address0    |  out|    6|   ap_memory|                                    activations|         array|
|activations_ce0         |  out|    1|   ap_memory|                                    activations|         array|
|activations_we0         |  out|    1|   ap_memory|                                    activations|         array|
|activations_d0          |  out|   64|   ap_memory|                                    activations|         array|
|activations_address1    |  out|    6|   ap_memory|                                    activations|         array|
|activations_ce1         |  out|    1|   ap_memory|                                    activations|         array|
|activations_q1          |   in|   64|   ap_memory|                                    activations|         array|
|training_data_address0  |  out|   12|   ap_memory|                                  training_data|         array|
|training_data_ce0       |  out|    1|   ap_memory|                                  training_data|         array|
|training_data_q0        |   in|   64|   ap_memory|                                  training_data|         array|
|idx                     |   in|   12|     ap_none|                                            idx|        scalar|
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+

