# Thread Kernel 

## 1. Thread Structures & GS Register (ì“°ë ˆë“œ êµ¬ì¡°ì²´ì™€ GS ë ˆì§€ìŠ¤í„°)

* **TCB (Thread Control Block) & PCB (Process Control Block):** Managed by the Kernel. These contain essential scheduling info. (ì»¤ë„ì´ ê´€ë¦¬í•˜ë©°, ìŠ¤ì¼€ì¤„ë§ì— í•„ìš”í•œ í•µì‹¬ ì •ë³´ë¥¼ ë‹´ê³  ìˆìŠµë‹ˆë‹¤.)
* **TEB (Thread Environment Block):** Located in User Mode RAM. It contains Thread ID, TLS (Thread Local Storage), etc. (ìœ ì € ëª¨ë“œ ë©”ëª¨ë¦¬ì— ìˆìœ¼ë©°, ì“°ë ˆë“œ IDë‚˜ TLS ì •ë³´ë¥¼ ë‹´ê³  ìˆìŠµë‹ˆë‹¤.)
* **GS Register:** In 64-bit Windows, the GS register points to the TEB. Assembly instructions use this to access thread-specific data quickly. (64ë¹„íŠ¸ ìœˆë„ìš°ì—ì„œ GS ë ˆì§€ìŠ¤í„°ëŠ” TEBë¥¼ ê°€ë¦¬í‚¤ë©°, ì–´ì…ˆë¸”ë¦¬ ëª…ë ¹ì–´ê°€ ì´ë¥¼ í†µí•´ ì“°ë ˆë“œ ë°ì´í„°ì— ë¹ ë¥´ê²Œ ì ‘ê·¼í•©ë‹ˆë‹¤.)

---

## 2. Context Switching vs. Kernel Mode Switch (ë¬¸ë§¥ êµí™˜ vs ì»¤ë„ ëª¨ë“œ ì „í™˜)

* **Kernel Mode Switch:** Occurs during System Calls or Interrupts. The thread is still "Running," but its privilege level rises. (ì‹œìŠ¤í…œ ì½œì´ë‚˜ ì¸í„°ëŸ½íŠ¸ ì‹œ ë°œìƒí•˜ë©°, ì“°ë ˆë“œëŠ” ì—¬ì „íˆ ì‹¤í–‰ ìƒíƒœì´ì§€ë§Œ ê¶Œí•œ ë ˆë²¨ë§Œ ìƒìŠ¹í•©ë‹ˆë‹¤.)
* **Context Switching:** Occurs when the **Quantum (Time Slice)** expires or a thread enters a **Blocked** state. This involves saving/loading TCBs. (í€€í…€ ë§Œë£Œë‚˜ ë¸”ë¡ ìƒíƒœ ì§„ì… ì‹œ ë°œìƒí•˜ë©°, TCBë¥¼ ì €ì¥í•˜ê³  êµì²´í•˜ëŠ” ë¬´ê±°ìš´ ì‘ì—…ì…ë‹ˆë‹¤.)
* **Overhead (ì˜¤ë²„í—¤ë“œ):** Switching between threads in **different processes** is much costlier due to **Address Space changes**, leading to **TLB Misses** and **Cache Misses**. (íƒ€ í”„ë¡œì„¸ìŠ¤ ê°„ êµì²´ëŠ” ì£¼ì†Œ ê³µê°„ ë³€ê²½ìœ¼ë¡œ ì¸í•´ TLB ë° ìºì‹œ ë¯¸ìŠ¤ê°€ ë°œìƒí•˜ì—¬ í›¨ì”¬ ë” ë¬´ê²ìŠµë‹ˆë‹¤.)

---

## 3. Interrupts & The Scheduler (ì¸í„°ëŸ½íŠ¸ì™€ ìŠ¤ì¼€ì¤„ëŸ¬)

* **Timer Interrupt (IRQ 0):** The **Heartbeat of the OS**. The Scheduler is effectively the **Timer Interrupt Service Routine (ISR)**. (OSì˜ ì‹¬ì¥ ë°•ë™ê³¼ ê°™ìŠµë‹ˆë‹¤. ìŠ¤ì¼€ì¤„ëŸ¬ëŠ” ì‚¬ì‹¤ìƒ íƒ€ì´ë¨¸ ì¸í„°ëŸ½íŠ¸ ì„œë¹„ìŠ¤ ë£¨í‹´ì…ë‹ˆë‹¤.)
* **Interrupt Service Routine (ISR):** Executed immediately by the CPU upon hardware signal. It must be extremely fast (< 25Î¼s). (í•˜ë“œì›¨ì–´ ì‹ í˜¸ ì¦‰ì‹œ CPUê°€ ì‹¤í–‰í•˜ë©°, ë§¤ìš° ë¹¨ë¼ì•¼ í•©ë‹ˆë‹¤.)
* **DPC (Deferred Procedure Call):** Handles non-critical, longer tasks deferred from the ISR. It has its own queue per CPU. (ISRì—ì„œ ë¯¸ë¤„ì§„ ëœ ê¸‰í•œ ì‘ì—…ì„ ì²˜ë¦¬í•©ë‹ˆë‹¤. CPUë§ˆë‹¤ ì „ìš© íë¥¼ ê°€ì§‘ë‹ˆë‹¤.)
* **Dispatcher:** A Software Interrupt that performs the actual **Context Switch**. (ì‹¤ì œ ë¬¸ë§¥ êµí™˜ì„ ìˆ˜í–‰í•˜ëŠ” ì†Œí”„íŠ¸ì›¨ì–´ ì¸í„°ëŸ½íŠ¸ì…ë‹ˆë‹¤.)

---

## 4. Interrupt Request Level (IRQL) & Priority

Windows manages execution priority through **IRQL**. Higher IRQL tasks can preempt lower ones. (ìœˆë„ìš°ëŠ” IRQLì„ í†µí•´ ì‹¤í–‰ ìš°ì„ ìˆœìœ„ë¥¼ ê´€ë¦¬í•˜ë©°, ë†’ì€ ë ˆë²¨ì´ ë‚®ì€ ë ˆë²¨ì„ ì„ ì í•©ë‹ˆë‹¤.)

| Level | Description |
| --- | --- |
| **Hardware** | Physical device signals (Keyboard, Disk, NIC) |
| **DPC/Dispatcher** | Deferred tasks and Context Switching |
| **APC** | Asynchronous Procedure Calls |
| **User** | Normal thread execution (ê°€ì¥ ë‚®ì€ ìˆœìœ„) |

* **Thread Priority:** Only matters within the **User** level. Even a high-priority thread can be paused by a **Hardware Interrupt**. (ì“°ë ˆë“œ ìš°ì„ ìˆœìœ„ëŠ” ìœ ì € ë ˆë²¨ ë‚´ì—ì„œë§Œ ìœ íš¨í•˜ë©°, í•˜ë“œì›¨ì–´ ì¸í„°ëŸ½íŠ¸ê°€ ë°œìƒí•˜ë©´ ë¬´ì¡°ê±´ ë©ˆì¶¥ë‹ˆë‹¤.)

---

## 5. Kernel Stack (ì»¤ë„ ìŠ¤íƒ)

* Every thread has a **separate Kernel Stack** (typically 4KB~). (ëª¨ë“  ì“°ë ˆë“œëŠ” ë³„ë„ì˜ ì»¤ë„ ìŠ¤íƒì„ ê°€ì§‘ë‹ˆë‹¤.)
* **Why per thread?** Since Context Switching can happen even while in Kernel Mode, each thread needs its own space to save its state. (ì»¤ë„ ëª¨ë“œ ìƒíƒœì—ì„œë„ ë¬¸ë§¥ êµí™˜ì´ ì¼ì–´ë‚  ìˆ˜ ìˆìœ¼ë¯€ë¡œ, ê°ìì˜ ìƒíƒœë¥¼ ì €ì¥í•  ë…ë¦½ëœ ê³µê°„ì´ í•„ìš”í•©ë‹ˆë‹¤.)

---

### **ğŸ’¡ Pro's Insight (ì „ë¬¸ê°€ì  ë³´ì¶©)**

* **TimeBeginPeriod(1):** Raising timer resolution makes `Sleep()` more accurate but increases Context Switching frequency, potentially lowering overall system throughput. (íƒ€ì´ë¨¸ í•´ìƒë„ë¥¼ ë†’ì´ë©´ ì •ë°€ë„ëŠ” ì˜¬ë¼ê°€ì§€ë§Œ, ìŠ¤ì¼€ì¤„ë§ì´ ë„ˆë¬´ ìì£¼ ë°œìƒí•´ ì „ì²´ ì„±ëŠ¥ì€ ë–¨ì–´ì§ˆ ìˆ˜ ìˆìŠµë‹ˆë‹¤.)
* **Hyper-Threading:** It shares L1/L2 caches. If two threads on the same physical core fight for cache, it can cause **Stalls**. In high-performance servers, sometimes it's better to disable it or use **Core Affinity**. (í•˜ì´í¼ì“°ë ˆë”©ì€ ìºì‹œë¥¼ ê³µìœ í•˜ë¯€ë¡œ ê²½í•©ì´ ë°œìƒí•˜ë©´ ì„±ëŠ¥ì´ ì €í•˜ë  ìˆ˜ ìˆìŠµë‹ˆë‹¤. ê³ ì„±ëŠ¥ ì„œë²„ì—ì„œëŠ” ì½”ì–´ ì„ í˜¸ë„ë¥¼ ìˆ˜ë™ìœ¼ë¡œ ê´€ë¦¬í•˜ê¸°ë„ í•©ë‹ˆë‹¤.)

