--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 4 -n 3 -fastpaths -xml Trivium.twx Trivium.ncd -o Trivium.twr
Trivium.pcf

Design file:              Trivium.ncd
Physical constraint file: Trivium.pcf
Device,package,speed:     xc3s1600e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
EN          |    1.853(R)|    0.039(R)|CLK_BUFGP         |   0.000|
IV_IN<1>    |    4.630(R)|   -2.423(R)|CLK_BUFGP         |   0.000|
IV_IN<2>    |    4.453(R)|   -2.282(R)|CLK_BUFGP         |   0.000|
IV_IN<3>    |    3.953(R)|   -1.882(R)|CLK_BUFGP         |   0.000|
IV_IN<4>    |    4.033(R)|   -1.946(R)|CLK_BUFGP         |   0.000|
IV_IN<5>    |    3.884(R)|   -1.827(R)|CLK_BUFGP         |   0.000|
IV_IN<6>    |    3.934(R)|   -1.865(R)|CLK_BUFGP         |   0.000|
IV_IN<7>    |    3.955(R)|   -1.882(R)|CLK_BUFGP         |   0.000|
IV_IN<8>    |    3.614(R)|   -1.613(R)|CLK_BUFGP         |   0.000|
IV_IN<9>    |    3.088(R)|   -1.191(R)|CLK_BUFGP         |   0.000|
IV_IN<10>   |    2.983(R)|   -1.108(R)|CLK_BUFGP         |   0.000|
IV_IN<11>   |    3.175(R)|   -1.261(R)|CLK_BUFGP         |   0.000|
IV_IN<12>   |    3.478(R)|   -1.504(R)|CLK_BUFGP         |   0.000|
IV_IN<13>   |    2.769(R)|   -0.937(R)|CLK_BUFGP         |   0.000|
IV_IN<14>   |    2.613(R)|   -0.809(R)|CLK_BUFGP         |   0.000|
IV_IN<15>   |    2.560(R)|   -0.767(R)|CLK_BUFGP         |   0.000|
IV_IN<16>   |    3.028(R)|   -1.143(R)|CLK_BUFGP         |   0.000|
IV_IN<17>   |    3.365(R)|   -1.413(R)|CLK_BUFGP         |   0.000|
IV_IN<18>   |    2.446(R)|   -0.675(R)|CLK_BUFGP         |   0.000|
IV_IN<19>   |    2.208(R)|   -0.485(R)|CLK_BUFGP         |   0.000|
IV_IN<20>   |    1.770(R)|   -0.135(R)|CLK_BUFGP         |   0.000|
IV_IN<21>   |    3.343(R)|   -1.393(R)|CLK_BUFGP         |   0.000|
IV_IN<22>   |    3.113(R)|   -1.213(R)|CLK_BUFGP         |   0.000|
IV_IN<23>   |    2.118(R)|   -0.417(R)|CLK_BUFGP         |   0.000|
IV_IN<24>   |    3.441(R)|   -1.475(R)|CLK_BUFGP         |   0.000|
IV_IN<25>   |    1.896(R)|   -0.239(R)|CLK_BUFGP         |   0.000|
IV_IN<26>   |    2.292(R)|   -0.556(R)|CLK_BUFGP         |   0.000|
IV_IN<27>   |    1.754(R)|   -0.126(R)|CLK_BUFGP         |   0.000|
IV_IN<28>   |    2.458(R)|   -0.689(R)|CLK_BUFGP         |   0.000|
IV_IN<29>   |    2.585(R)|   -0.790(R)|CLK_BUFGP         |   0.000|
IV_IN<30>   |    2.133(R)|   -0.429(R)|CLK_BUFGP         |   0.000|
IV_IN<31>   |    2.116(R)|   -0.415(R)|CLK_BUFGP         |   0.000|
IV_IN<32>   |    1.548(R)|    0.039(R)|CLK_BUFGP         |   0.000|
IV_IN<33>   |    1.512(R)|    0.068(R)|CLK_BUFGP         |   0.000|
IV_IN<34>   |    1.776(R)|   -0.157(R)|CLK_BUFGP         |   0.000|
IV_IN<35>   |    1.847(R)|   -0.214(R)|CLK_BUFGP         |   0.000|
IV_IN<36>   |    2.132(R)|   -0.427(R)|CLK_BUFGP         |   0.000|
IV_IN<37>   |    2.364(R)|   -0.612(R)|CLK_BUFGP         |   0.000|
IV_IN<38>   |    1.825(R)|   -0.173(R)|CLK_BUFGP         |   0.000|
IV_IN<39>   |    2.093(R)|   -0.387(R)|CLK_BUFGP         |   0.000|
IV_IN<40>   |    1.696(R)|   -0.082(R)|CLK_BUFGP         |   0.000|
IV_IN<41>   |    1.751(R)|   -0.125(R)|CLK_BUFGP         |   0.000|
IV_IN<42>   |    1.385(R)|    0.163(R)|CLK_BUFGP         |   0.000|
IV_IN<43>   |    1.756(R)|   -0.134(R)|CLK_BUFGP         |   0.000|
IV_IN<44>   |    1.868(R)|   -0.218(R)|CLK_BUFGP         |   0.000|
IV_IN<45>   |    1.772(R)|   -0.142(R)|CLK_BUFGP         |   0.000|
IV_IN<46>   |    1.868(R)|   -0.213(R)|CLK_BUFGP         |   0.000|
IV_IN<47>   |    1.380(R)|    0.177(R)|CLK_BUFGP         |   0.000|
IV_IN<48>   |    1.472(R)|    0.090(R)|CLK_BUFGP         |   0.000|
IV_IN<49>   |    1.172(R)|    0.330(R)|CLK_BUFGP         |   0.000|
IV_IN<50>   |    1.256(R)|    0.264(R)|CLK_BUFGP         |   0.000|
IV_IN<51>   |    1.461(R)|    0.100(R)|CLK_BUFGP         |   0.000|
IV_IN<52>   |    1.680(R)|   -0.065(R)|CLK_BUFGP         |   0.000|
IV_IN<53>   |    1.743(R)|   -0.116(R)|CLK_BUFGP         |   0.000|
IV_IN<54>   |    1.296(R)|    0.289(R)|CLK_BUFGP         |   0.000|
IV_IN<55>   |    1.814(R)|   -0.125(R)|CLK_BUFGP         |   0.000|
IV_IN<56>   |    1.772(R)|   -0.093(R)|CLK_BUFGP         |   0.000|
IV_IN<57>   |    1.565(R)|    0.072(R)|CLK_BUFGP         |   0.000|
IV_IN<58>   |    2.581(R)|   -0.783(R)|CLK_BUFGP         |   0.000|
IV_IN<59>   |    3.040(R)|   -1.150(R)|CLK_BUFGP         |   0.000|
IV_IN<60>   |    2.070(R)|   -0.335(R)|CLK_BUFGP         |   0.000|
IV_IN<61>   |    2.372(R)|   -0.577(R)|CLK_BUFGP         |   0.000|
IV_IN<62>   |    2.889(R)|   -0.986(R)|CLK_BUFGP         |   0.000|
IV_IN<63>   |    2.260(R)|   -0.483(R)|CLK_BUFGP         |   0.000|
IV_IN<64>   |    2.858(R)|   -1.001(R)|CLK_BUFGP         |   0.000|
IV_IN<65>   |    2.778(R)|   -0.937(R)|CLK_BUFGP         |   0.000|
IV_IN<66>   |    3.247(R)|   -1.313(R)|CLK_BUFGP         |   0.000|
IV_IN<67>   |    3.449(R)|   -1.475(R)|CLK_BUFGP         |   0.000|
IV_IN<68>   |    2.364(R)|   -0.562(R)|CLK_BUFGP         |   0.000|
IV_IN<69>   |    2.517(R)|   -0.685(R)|CLK_BUFGP         |   0.000|
IV_IN<70>   |    2.347(R)|   -0.557(R)|CLK_BUFGP         |   0.000|
IV_IN<71>   |    1.915(R)|   -0.211(R)|CLK_BUFGP         |   0.000|
IV_IN<72>   |    2.185(R)|   -0.426(R)|CLK_BUFGP         |   0.000|
IV_IN<73>   |    2.045(R)|   -0.315(R)|CLK_BUFGP         |   0.000|
IV_IN<74>   |    1.876(R)|   -0.181(R)|CLK_BUFGP         |   0.000|
IV_IN<75>   |    1.531(R)|    0.095(R)|CLK_BUFGP         |   0.000|
IV_IN<76>   |    1.851(R)|   -0.161(R)|CLK_BUFGP         |   0.000|
IV_IN<77>   |    1.533(R)|    0.094(R)|CLK_BUFGP         |   0.000|
IV_IN<78>   |    1.810(R)|   -0.128(R)|CLK_BUFGP         |   0.000|
IV_IN<79>   |    0.913(R)|    0.589(R)|CLK_BUFGP         |   0.000|
IV_IN<80>   |    1.520(R)|    0.109(R)|CLK_BUFGP         |   0.000|
SK_IN<1>    |    1.790(R)|   -0.146(R)|CLK_BUFGP         |   0.000|
SK_IN<2>    |    0.816(R)|    0.673(R)|CLK_BUFGP         |   0.000|
SK_IN<3>    |    1.728(R)|   -0.095(R)|CLK_BUFGP         |   0.000|
SK_IN<4>    |    1.618(R)|   -0.007(R)|CLK_BUFGP         |   0.000|
SK_IN<5>    |    0.414(R)|    0.995(R)|CLK_BUFGP         |   0.000|
SK_IN<6>    |    0.750(R)|    0.727(R)|CLK_BUFGP         |   0.000|
SK_IN<7>    |    1.669(R)|   -0.047(R)|CLK_BUFGP         |   0.000|
SK_IN<8>    |    1.336(R)|    0.220(R)|CLK_BUFGP         |   0.000|
SK_IN<9>    |    1.641(R)|   -0.024(R)|CLK_BUFGP         |   0.000|
SK_IN<10>   |    1.575(R)|    0.028(R)|CLK_BUFGP         |   0.000|
SK_IN<11>   |    1.887(R)|   -0.222(R)|CLK_BUFGP         |   0.000|
SK_IN<12>   |    2.031(R)|   -0.337(R)|CLK_BUFGP         |   0.000|
SK_IN<13>   |    2.044(R)|   -0.347(R)|CLK_BUFGP         |   0.000|
SK_IN<14>   |    1.627(R)|   -0.013(R)|CLK_BUFGP         |   0.000|
SK_IN<15>   |    1.901(R)|   -0.232(R)|CLK_BUFGP         |   0.000|
SK_IN<16>   |    1.951(R)|   -0.272(R)|CLK_BUFGP         |   0.000|
SK_IN<17>   |    2.128(R)|   -0.416(R)|CLK_BUFGP         |   0.000|
SK_IN<18>   |    2.582(R)|   -0.779(R)|CLK_BUFGP         |   0.000|
SK_IN<19>   |    1.820(R)|   -0.123(R)|CLK_BUFGP         |   0.000|
SK_IN<20>   |    1.919(R)|   -0.202(R)|CLK_BUFGP         |   0.000|
SK_IN<21>   |    2.617(R)|   -0.807(R)|CLK_BUFGP         |   0.000|
SK_IN<22>   |    2.833(R)|   -0.980(R)|CLK_BUFGP         |   0.000|
SK_IN<23>   |    2.282(R)|   -0.492(R)|CLK_BUFGP         |   0.000|
SK_IN<24>   |    2.292(R)|   -0.500(R)|CLK_BUFGP         |   0.000|
SK_IN<25>   |    2.271(R)|   -0.485(R)|CLK_BUFGP         |   0.000|
SK_IN<26>   |    2.578(R)|   -0.731(R)|CLK_BUFGP         |   0.000|
SK_IN<27>   |    3.309(R)|   -1.359(R)|CLK_BUFGP         |   0.000|
SK_IN<28>   |    3.058(R)|   -1.158(R)|CLK_BUFGP         |   0.000|
SK_IN<29>   |    3.387(R)|   -1.421(R)|CLK_BUFGP         |   0.000|
SK_IN<30>   |    2.733(R)|   -0.898(R)|CLK_BUFGP         |   0.000|
SK_IN<31>   |    2.561(R)|   -0.720(R)|CLK_BUFGP         |   0.000|
SK_IN<32>   |    2.807(R)|   -0.916(R)|CLK_BUFGP         |   0.000|
SK_IN<33>   |    3.335(R)|   -1.379(R)|CLK_BUFGP         |   0.000|
SK_IN<34>   |    3.458(R)|   -1.478(R)|CLK_BUFGP         |   0.000|
SK_IN<35>   |    2.708(R)|   -0.837(R)|CLK_BUFGP         |   0.000|
SK_IN<36>   |    2.836(R)|   -0.939(R)|CLK_BUFGP         |   0.000|
SK_IN<37>   |    3.786(R)|   -1.740(R)|CLK_BUFGP         |   0.000|
SK_IN<38>   |    3.543(R)|   -1.546(R)|CLK_BUFGP         |   0.000|
SK_IN<39>   |    3.290(R)|   -1.299(R)|CLK_BUFGP         |   0.000|
SK_IN<40>   |    2.485(R)|   -0.655(R)|CLK_BUFGP         |   0.000|
SK_IN<41>   |    3.292(R)|   -1.346(R)|CLK_BUFGP         |   0.000|
SK_IN<42>   |    3.523(R)|   -1.531(R)|CLK_BUFGP         |   0.000|
SK_IN<43>   |    2.699(R)|   -0.828(R)|CLK_BUFGP         |   0.000|
SK_IN<44>   |    2.409(R)|   -0.596(R)|CLK_BUFGP         |   0.000|
SK_IN<45>   |    2.685(R)|   -0.817(R)|CLK_BUFGP         |   0.000|
SK_IN<46>   |    2.427(R)|   -0.610(R)|CLK_BUFGP         |   0.000|
SK_IN<47>   |    2.703(R)|   -0.873(R)|CLK_BUFGP         |   0.000|
SK_IN<48>   |    2.513(R)|   -0.722(R)|CLK_BUFGP         |   0.000|
SK_IN<49>   |    2.478(R)|   -0.695(R)|CLK_BUFGP         |   0.000|
SK_IN<50>   |    2.252(R)|   -0.514(R)|CLK_BUFGP         |   0.000|
SK_IN<51>   |    1.695(R)|   -0.022(R)|CLK_BUFGP         |   0.000|
SK_IN<52>   |    1.922(R)|   -0.204(R)|CLK_BUFGP         |   0.000|
SK_IN<53>   |    1.751(R)|   -0.112(R)|CLK_BUFGP         |   0.000|
SK_IN<54>   |    1.773(R)|   -0.129(R)|CLK_BUFGP         |   0.000|
SK_IN<55>   |    1.567(R)|    0.034(R)|CLK_BUFGP         |   0.000|
SK_IN<56>   |    1.767(R)|   -0.127(R)|CLK_BUFGP         |   0.000|
SK_IN<57>   |    1.566(R)|    0.034(R)|CLK_BUFGP         |   0.000|
SK_IN<58>   |    2.100(R)|   -0.393(R)|CLK_BUFGP         |   0.000|
SK_IN<59>   |    1.572(R)|    0.027(R)|CLK_BUFGP         |   0.000|
SK_IN<60>   |    1.873(R)|   -0.214(R)|CLK_BUFGP         |   0.000|
SK_IN<61>   |    2.617(R)|   -0.810(R)|CLK_BUFGP         |   0.000|
SK_IN<62>   |    2.202(R)|   -0.477(R)|CLK_BUFGP         |   0.000|
SK_IN<63>   |    1.877(R)|   -0.217(R)|CLK_BUFGP         |   0.000|
SK_IN<64>   |    2.224(R)|   -0.495(R)|CLK_BUFGP         |   0.000|
SK_IN<65>   |    2.936(R)|   -1.068(R)|CLK_BUFGP         |   0.000|
SK_IN<66>   |    2.435(R)|   -0.667(R)|CLK_BUFGP         |   0.000|
SK_IN<67>   |    2.564(R)|   -0.768(R)|CLK_BUFGP         |   0.000|
SK_IN<68>   |    2.107(R)|   -0.402(R)|CLK_BUFGP         |   0.000|
SK_IN<69>   |    2.173(R)|   -0.452(R)|CLK_BUFGP         |   0.000|
SK_IN<70>   |    2.476(R)|   -0.695(R)|CLK_BUFGP         |   0.000|
SK_IN<71>   |    1.994(R)|   -0.308(R)|CLK_BUFGP         |   0.000|
SK_IN<72>   |    2.156(R)|   -0.438(R)|CLK_BUFGP         |   0.000|
SK_IN<73>   |    2.357(R)|   -0.600(R)|CLK_BUFGP         |   0.000|
SK_IN<74>   |    3.115(R)|   -1.206(R)|CLK_BUFGP         |   0.000|
SK_IN<75>   |    3.181(R)|   -1.261(R)|CLK_BUFGP         |   0.000|
SK_IN<76>   |    3.504(R)|   -1.519(R)|CLK_BUFGP         |   0.000|
SK_IN<77>   |    2.196(R)|   -0.470(R)|CLK_BUFGP         |   0.000|
SK_IN<78>   |    2.780(R)|   -0.938(R)|CLK_BUFGP         |   0.000|
SK_IN<79>   |    2.455(R)|   -0.679(R)|CLK_BUFGP         |   0.000|
SK_IN<80>   |    2.417(R)|   -0.649(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
ACK           |    9.610(R)|CLK_BUFGP         |   0.000|
KEY_STREAM_OUT|    9.911(R)|CLK_BUFGP         |   0.000|
MODE_RUN      |    9.226(R)|CLK_BUFGP         |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.373|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov 22 10:32:35 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



