v 20080929 1
C 40000 40000 0 0 0 Noqsi-title-B.sym
C 42000 48000 1 0 0 MND01-chain.sym
{
T 42800 49300 5 10 1 1 0 0 1
refdes=U1
T 43200 50000 5 10 0 0 0 0 1
footprint=QFP80
T 43200 49800 5 10 0 0 0 0 1
device=MND01
T 42000 48000 5 10 0 0 0 0 1
slot=1
}
C 42000 46400 1 0 0 MND01-chain.sym
{
T 42800 47700 5 10 1 1 0 0 1
refdes=U1
T 43200 48400 5 10 0 0 0 0 1
footprint=QFP80
T 43200 48200 5 10 0 0 0 0 1
device=MND01
T 42000 46400 5 10 0 0 0 0 1
slot=2
}
C 42000 44700 1 0 0 MND01-chain.sym
{
T 42800 46000 5 10 1 1 0 0 1
refdes=U1
T 43200 46700 5 10 0 0 0 0 1
footprint=QFP80
T 43200 46500 5 10 0 0 0 0 1
device=MND01
T 42000 44700 5 10 0 0 0 0 1
slot=3
}
C 42000 43100 1 0 0 MND01-chain.sym
{
T 42800 44400 5 10 1 1 0 0 1
refdes=U1
T 43200 45100 5 10 0 0 0 0 1
footprint=QFP80
T 43200 44900 5 10 0 0 0 0 1
device=MND01
T 42000 43100 5 10 0 0 0 0 1
slot=4
}
C 41300 49700 1 0 0 capacitor-1.sym
{
T 41500 50400 5 10 0 0 0 0 1
device=CAPACITOR
T 41500 50200 5 10 1 1 0 0 1
refdes=C1
T 41500 50600 5 10 0 0 0 0 1
symversion=0.1
T 41500 49500 5 10 1 1 0 0 1
value=100pF
T 41300 49700 5 10 0 1 0 0 1
footprint=0603
T 41300 49700 5 10 0 1 0 0 1
spec=50WVDC C0G
}
N 41300 49900 41100 49900 4
C 51600 47900 1 0 0 resistor.sym
{
T 51900 48300 5 10 0 0 0 0 1
device=RESISTOR
T 51800 48200 5 10 1 1 0 0 1
refdes=R5
T 51900 47700 5 10 1 1 0 0 1
value=1.1k
T 51600 47900 5 10 0 1 0 0 1
footprint=0603
T 51600 47900 5 10 0 1 0 0 1
spec=5% 1/10W
}
C 52800 46900 1 0 0 AD1580ART.sym
{
T 52900 47500 5 10 0 0 0 0 1
device=AD1580ART
T 52800 47600 5 10 1 1 0 0 1
refdes=U3
T 54100 47900 5 10 0 0 0 0 1
footprint=SOT23
}
C 53600 47900 1 0 0 resistor.sym
{
T 53900 48300 5 10 0 0 0 0 1
device=RESISTOR
T 53800 48200 5 10 1 1 0 0 1
refdes=R6
T 53900 47700 5 10 1 1 0 0 1
value=2.00k
T 53600 47900 5 10 0 1 0 0 1
footprint=0603
T 53600 47900 5 10 0 1 0 0 1
spec=1% 1/10W
}
C 53600 46800 1 0 0 resistor.sym
{
T 53900 47200 5 10 0 0 0 0 1
device=RESISTOR
T 53800 47100 5 10 1 1 0 0 1
refdes=R7
T 53900 46600 5 10 1 1 0 0 1
value=402
T 53600 46800 5 10 0 1 0 0 1
footprint=0603
T 53600 46800 5 10 0 1 0 0 1
spec=1% 1/10W
}
C 55000 47100 1 0 0 op184.sym
{
T 55200 49400 5 10 0 0 0 0 1
device=OP184ESZ
T 55200 48000 5 10 1 1 0 0 1
refdes=U2
T 55200 49000 5 10 0 0 0 0 1
footprint=SO8
}
C 55400 46800 1 0 0 gnd-1.sym
N 55000 47300 54500 47300 4
N 54500 46900 54500 48000 4
N 55000 47700 54900 47700 4
N 54900 47700 54900 48300 4
N 54900 48300 56000 48300 4
N 52500 46900 53600 46900 4
N 52500 48000 53600 48000 4
N 53200 48000 53200 47800 4
C 55000 45900 1 0 0 capacitor-1.sym
{
T 55200 46600 5 10 0 0 0 0 1
device=CAPACITOR
T 55200 46400 5 10 1 1 0 0 1
refdes=C9
T 55200 46800 5 10 0 0 0 0 1
symversion=0.1
T 55600 46200 5 10 1 1 0 0 1
value=10nF
T 55000 45900 5 10 0 1 0 0 1
footprint=0603
T 55000 45900 5 10 0 1 0 0 1
spec=25WVDC X7R
}
N 55000 46100 53200 46100 4
N 55900 46100 56000 46100 4
C 55000 45100 1 0 0 capacitor-1.sym
{
T 55200 45800 5 10 0 0 0 0 1
device=CAPACITOR
T 55200 45600 5 10 1 1 0 0 1
refdes=C8
T 55200 46000 5 10 0 0 0 0 1
symversion=0.1
T 55600 45400 5 10 1 1 0 0 1
value=1uF
T 55000 45100 5 10 0 1 0 0 1
footprint=0603
T 55000 45100 5 10 0 1 0 0 1
spec=10WVDC X5R
}
N 56000 45300 55900 45300 4
C 54100 45200 1 0 0 resistor.sym
{
T 54400 45600 5 10 0 0 0 0 1
device=RESISTOR
T 54300 45500 5 10 1 1 0 0 1
refdes=R8
T 54400 45000 5 10 1 1 0 0 1
value=20
T 54100 45200 5 10 0 1 0 0 1
footprint=0603
T 54100 45200 5 10 0 1 0 0 1
spec=5% 1/10W
}
C 54000 45000 1 0 0 gnd-1.sym
C 51600 46700 1 0 0 capacitor-1.sym
{
T 51800 47400 5 10 0 0 0 0 1
device=CAPACITOR
T 51800 47200 5 10 1 1 0 0 1
refdes=C30
T 51800 47600 5 10 0 0 0 0 1
symversion=0.1
T 52200 47000 5 10 1 1 0 0 1
value=0.1uF
T 51600 46700 5 10 0 1 0 0 1
footprint=0603
T 51600 46700 5 10 0 1 0 0 1
spec=25WVDC X7R
}
C 51500 46600 1 0 0 gnd-1.sym
C 56400 48500 1 0 1 capacitor-1.sym
{
T 56200 49200 5 10 0 0 0 6 1
device=CAPACITOR
T 56200 49000 5 10 1 1 0 6 1
refdes=C10
T 56200 49400 5 10 0 0 0 6 1
symversion=0.1
T 55800 48800 5 10 1 1 0 6 1
value=0.1uF
T 56400 48500 5 10 0 1 0 6 1
footprint=0603
T 56400 48500 5 10 0 1 0 6 1
spec=25WVDC X7R
}
C 56500 48400 1 0 1 gnd-1.sym
N 55500 47900 55500 48700 4
N 51600 48700 55500 48700 4
C 52900 43000 1 0 0 MND01-ref.sym
{
T 54700 44100 5 10 1 1 0 6 1
refdes=U1
T 53300 44300 5 10 0 0 0 0 1
device=MND01
T 53300 44500 5 10 0 0 0 0 1
footprint=QFP80
}
N 53000 43700 52700 43700 4
N 52700 43700 52700 48000 4
N 55000 43700 55000 44700 4
N 53200 44700 53200 46900 4
N 53000 43400 53000 42700 4
N 53000 42700 56000 42700 4
N 56000 42700 56000 48300 4
C 46200 43600 1 0 0 MND01-pwr.sym
{
T 51000 46200 5 10 1 1 0 6 1
refdes=U1
T 48600 45250 5 10 0 0 0 0 1
device=MND01
T 48600 45450 5 10 0 0 0 0 1
footprint=QFP80
}
C 50400 46500 1 0 0 capacitor-1.sym
{
T 50600 47200 5 10 0 0 0 0 1
device=CAPACITOR
T 50600 47000 5 10 1 1 0 0 1
refdes=C7
T 50600 47400 5 10 0 0 0 0 1
symversion=0.1
T 51000 46800 5 10 1 1 0 0 1
value=1uF
T 50400 46500 5 10 0 1 0 0 1
footprint=0603
T 50400 46500 5 10 0 1 0 0 1
spec=10WVDC X5R
}
C 50400 42200 1 0 0 capacitor-1.sym
{
T 50600 42900 5 10 0 0 0 0 1
device=CAPACITOR
T 50600 42700 5 10 1 1 0 0 1
refdes=C5
T 50600 43100 5 10 0 0 0 0 1
symversion=0.1
T 51000 42500 5 10 1 1 0 0 1
value=1uF
T 50400 42200 5 10 0 1 0 0 1
footprint=0603
T 50400 42200 5 10 0 1 0 0 1
spec=10WVDC X5R
}
C 50400 43000 1 0 0 capacitor-1.sym
{
T 50600 43700 5 10 0 0 0 0 1
device=CAPACITOR
T 50600 43500 5 10 1 1 0 0 1
refdes=C6
T 50600 43900 5 10 0 0 0 0 1
symversion=0.1
T 51000 43300 5 10 1 1 0 0 1
value=1uF
T 50400 43000 5 10 0 1 0 0 1
footprint=0603
T 50400 43000 5 10 0 1 0 0 1
spec=10WVDC X5R
}
N 51300 45500 51600 45500 4
C 46300 46500 1 0 0 capacitor-1.sym
{
T 46500 47200 5 10 0 0 0 0 1
device=CAPACITOR
T 46500 47000 5 10 1 1 0 0 1
refdes=C2
T 46500 47400 5 10 0 0 0 0 1
symversion=0.1
T 46900 46800 5 10 1 1 0 0 1
value=1uF
T 46300 46500 5 10 0 1 0 0 1
footprint=0603
T 46300 46500 5 10 0 1 0 0 1
spec=10WVDC X5R
}
C 46300 42200 1 0 0 capacitor-1.sym
{
T 46500 42900 5 10 0 0 0 0 1
device=CAPACITOR
T 46500 42700 5 10 1 1 0 0 1
refdes=C4
T 46500 43100 5 10 0 0 0 0 1
symversion=0.1
T 46900 42500 5 10 1 1 0 0 1
value=1uF
T 46300 42200 5 10 0 1 0 0 1
footprint=0603
T 46300 42200 5 10 0 1 0 0 1
spec=10WVDC X5R
}
C 46300 43000 1 0 0 capacitor-1.sym
{
T 46500 43700 5 10 0 0 0 0 1
device=CAPACITOR
T 46500 43500 5 10 1 1 0 0 1
refdes=C3
T 46500 43900 5 10 0 0 0 0 1
symversion=0.1
T 46900 43300 5 10 1 1 0 0 1
value=1uF
T 46300 43000 5 10 0 1 0 0 1
footprint=0603
T 46300 43000 5 10 0 1 0 0 1
spec=10WVDC X5R
}
C 47900 46600 1 0 0 resistor.sym
{
T 48200 47000 5 10 0 0 0 0 1
device=RESISTOR
T 48100 46900 5 10 1 1 0 0 1
refdes=R4
T 48200 46400 5 10 1 1 0 0 1
value=1.8k
T 47900 46600 5 10 0 1 0 0 1
footprint=0603
T 47900 46600 5 10 0 1 0 0 1
spec=5% 1/10W
}
C 47800 46400 1 0 0 gnd-1.sym
C 47100 46400 1 0 0 gnd-1.sym
N 46300 44600 46100 44600 4
N 46100 44600 46100 42000 4
N 46100 42400 46300 42400 4
C 47100 42100 1 0 0 gnd-1.sym
N 47200 42400 47200 43200 4
N 47200 43700 50500 43700 4
C 48700 43400 1 0 0 gnd-1.sym
N 51600 45500 51600 41800 4
N 51600 42400 51300 42400 4
C 50300 42100 1 0 0 gnd-1.sym
N 50400 43200 50400 42400 4
C 50300 46400 1 0 0 gnd-1.sym
N 48800 46400 48800 46700 4
N 43600 49100 44000 49100 4
N 43600 48800 44000 48800 4
N 43600 48400 44000 48400 4
N 43600 48100 44000 48100 4
N 43600 47500 44000 47500 4
N 43600 47200 44000 47200 4
N 43600 46800 44000 46800 4
N 43600 46500 44000 46500 4
N 43600 45800 44000 45800 4
N 43600 45500 44000 45500 4
N 43600 45100 44000 45100 4
N 43600 44800 44000 44800 4
N 43600 44200 44000 44200 4
N 43600 43900 44000 43900 4
N 43600 43500 44000 43500 4
N 43600 43200 44000 43200 4
N 46300 43200 46300 47300 4
N 53200 44700 55000 44700 4
T 50000 40500 5 10 1 1 0 0 1
date=$Date$
T 53900 40500 5 10 1 1 0 0 1
rev=$Revision$
T 55400 40200 5 10 1 1 0 0 1
auth=$Author$
T 50200 40800 5 8 1 1 0 0 1
fname=$Source$
T 53200 41200 5 14 1 1 0 4 1
title=Video Chain
T 50700 40200 9 10 1 0 0 0 1
1
T 52000 40200 9 10 1 0 0 0 1
1
N 46300 47300 51600 47300 4
N 51600 47300 51600 48700 4
C 41600 50500 1 0 0 resistor.sym
{
T 41900 50900 5 10 0 0 0 0 1
device=RESISTOR
T 41400 50700 5 10 1 1 0 0 1
refdes=R1
T 41900 50300 5 10 1 1 0 0 1
value=20k
T 41600 50500 5 10 0 1 0 0 1
footprint=0603
T 41600 50500 5 10 0 1 0 0 1
spec=5% 1/10W
}
N 41600 50600 41300 50600 4
N 41300 50600 41300 49900 4
C 42400 50300 1 0 0 gnd-1.sym
C 41800 47900 1 0 0 gnd-1.sym
N 41900 48200 42200 48200 4
C 41800 46300 1 0 0 gnd-1.sym
N 41900 46600 42200 46600 4
C 41800 44600 1 0 0 gnd-1.sym
N 41900 44900 42200 44900 4
C 41800 43000 1 0 0 gnd-1.sym
N 41900 43300 42200 43300 4
N 42200 44100 41400 44100 4
N 41400 49000 42200 49000 4
N 42200 49900 42200 49400 4
N 42200 49400 41400 49400 4
N 41400 44100 41400 49400 4
N 42200 47400 41400 47400 4
N 42200 45700 41400 45700 4
C 48600 47500 1 90 0 MND01-timing.sym
{
T 48500 50300 5 10 1 1 90 6 1
refdes=U1
T 48400 48800 5 10 0 0 90 0 1
device=MND01
T 48200 48800 5 10 0 0 90 0 1
footprint=QFP80
}
N 51300 43200 51300 46700 4
N 48200 50800 48200 50900 4
C 41900 40300 1 0 0 MND01-DAC.sym
{
T 43700 42000 5 10 1 1 0 6 1
refdes=U1
T 42800 41400 5 10 0 0 0 0 1
device=MND01
T 42800 41600 5 10 0 0 0 0 1
footprint=QFP80
}
C 50700 41700 1 0 0 resistor.sym
{
T 51000 42100 5 10 0 0 0 0 1
device=RESISTOR
T 50900 42000 5 10 1 1 0 0 1
refdes=R3
T 51000 41500 5 10 1 1 0 0 1
value=300
T 50700 41700 5 10 0 1 0 0 1
footprint=2512
T 50700 41700 5 10 0 1 0 0 1
spec=5% 1W
}
C 50100 41700 1 0 0 in-1.sym
{
T 50100 42000 5 10 0 0 0 0 1
device=INPUT
T 49600 41800 5 10 1 1 0 0 1
refdes=+3.3D
}
C 45200 41900 1 0 0 resistor.sym
{
T 45500 42300 5 10 0 0 0 0 1
device=RESISTOR
T 45400 42200 5 10 1 1 0 0 1
refdes=R2
T 45500 41700 5 10 1 1 0 0 1
value=300
T 45200 41900 5 10 0 1 0 0 1
footprint=2512
T 45200 41900 5 10 0 1 0 0 1
spec=5% 1W
}
C 44600 41900 1 0 0 in-1.sym
{
T 44600 42200 5 10 0 0 0 0 1
device=INPUT
T 44100 42000 5 10 1 1 0 0 1
refdes=+3.3A
}
C 41400 41500 1 0 0 in-1.sym
{
T 41400 41800 5 10 0 0 0 0 1
device=INPUT
T 40900 41600 5 10 1 1 0 0 1
refdes=Din
}
C 41400 41200 1 0 0 in-1.sym
{
T 41400 41500 5 10 0 0 0 0 1
device=INPUT
T 40900 41300 5 10 1 1 0 0 1
refdes=Dload
}
C 41400 40900 1 0 0 in-1.sym
{
T 41400 41200 5 10 0 0 0 0 1
device=INPUT
T 40900 41000 5 10 1 1 0 0 1
refdes=DCLK
}
C 41400 40100 1 0 0 in-1.sym
{
T 41400 40400 5 10 0 0 0 0 1
device=INPUT
T 40900 40200 5 10 1 1 0 0 1
refdes=DRST
}
N 42000 40200 43000 40200 4
N 43000 40200 43000 40400 4
C 44000 41500 1 0 0 out-1.sym
{
T 44000 41800 5 10 0 0 0 0 1
device=OUTPUT
T 44100 41400 5 10 1 1 0 0 1
refdes=Dout
}
C 40500 49800 1 0 0 in-1.sym
{
T 40500 50100 5 10 0 0 0 0 1
device=INPUT
T 40300 49900 5 10 1 1 0 0 1
refdes=In
}
C 44000 49000 1 0 0 out-1.sym
{
T 44000 49300 5 10 0 0 0 0 1
device=OUTPUT
T 44700 49100 5 10 1 1 0 0 1
refdes=Bep0
}
C 44000 48700 1 0 0 out-1.sym
{
T 44000 49000 5 10 0 0 0 0 1
device=OUTPUT
T 44700 48800 5 10 1 1 0 0 1
refdes=Bem0
}
C 44000 48300 1 0 0 out-1.sym
{
T 44000 48600 5 10 0 0 0 0 1
device=OUTPUT
T 44700 48400 5 10 1 1 0 0 1
refdes=Bdp0
}
C 44000 48000 1 0 0 out-1.sym
{
T 44000 48300 5 10 0 0 0 0 1
device=OUTPUT
T 44700 48100 5 10 1 1 0 0 1
refdes=Bdm0
}
C 44000 47400 1 0 0 out-1.sym
{
T 44000 47700 5 10 0 0 0 0 1
device=OUTPUT
T 44700 47500 5 10 1 1 0 0 1
refdes=Bep1
}
C 44000 47100 1 0 0 out-1.sym
{
T 44000 47400 5 10 0 0 0 0 1
device=OUTPUT
T 44700 47200 5 10 1 1 0 0 1
refdes=Bdp1
}
C 44000 46700 1 0 0 out-1.sym
{
T 44000 47000 5 10 0 0 0 0 1
device=OUTPUT
T 44700 46800 5 10 1 1 0 0 1
refdes=Bdp1
}
C 44000 46400 1 0 0 out-1.sym
{
T 44000 46700 5 10 0 0 0 0 1
device=OUTPUT
T 44700 46500 5 10 1 1 0 0 1
refdes=Bdm1
}
C 44000 45700 1 0 0 out-1.sym
{
T 44000 46000 5 10 0 0 0 0 1
device=OUTPUT
T 44700 45800 5 10 1 1 0 0 1
refdes=Bep2
}
C 44000 45400 1 0 0 out-1.sym
{
T 44000 45700 5 10 0 0 0 0 1
device=OUTPUT
T 44700 45500 5 10 1 1 0 0 1
refdes=Bem2
}
C 44000 45000 1 0 0 out-1.sym
{
T 44000 45300 5 10 0 0 0 0 1
device=OUTPUT
T 44700 45100 5 10 1 1 0 0 1
refdes=Bdp2
}
C 44000 44700 1 0 0 out-1.sym
{
T 44000 45000 5 10 0 0 0 0 1
device=OUTPUT
T 44700 44800 5 10 1 1 0 0 1
refdes=Bdm2
}
C 44000 44100 1 0 0 out-1.sym
{
T 44000 44400 5 10 0 0 0 0 1
device=OUTPUT
T 44700 44200 5 10 1 1 0 0 1
refdes=Bep3
}
C 44000 43800 1 0 0 out-1.sym
{
T 44000 44100 5 10 0 0 0 0 1
device=OUTPUT
T 44700 43900 5 10 1 1 0 0 1
refdes=Bem3
}
C 44000 43400 1 0 0 out-1.sym
{
T 44000 43700 5 10 0 0 0 0 1
device=OUTPUT
T 44700 43500 5 10 1 1 0 0 1
refdes=Bdp3
}
C 44000 43100 1 0 0 out-1.sym
{
T 44000 43400 5 10 0 0 0 0 1
device=OUTPUT
T 44700 43200 5 10 1 1 0 0 1
refdes=Bdm3
}
C 46800 47600 1 0 0 in-1.sym
{
T 46800 47900 5 10 0 0 0 0 1
device=INPUT
T 46300 47700 5 10 1 1 0 0 1
refdes=Cclkp
}
C 46800 47900 1 0 0 in-1.sym
{
T 46800 48200 5 10 0 0 0 0 1
device=INPUT
T 46200 48000 5 10 1 1 0 0 1
refdes=Cclkm
}
C 46800 48200 1 0 0 in-1.sym
{
T 46800 48500 5 10 0 0 0 0 1
device=INPUT
T 46300 48300 5 10 1 1 0 0 1
refdes=Oddp
}
C 46800 48500 1 0 0 in-1.sym
{
T 46800 48800 5 10 0 0 0 0 1
device=INPUT
T 46300 48600 5 10 1 1 0 0 1
refdes=Oddm
}
C 46800 48800 1 0 0 in-1.sym
{
T 46800 49100 5 10 0 0 0 0 1
device=INPUT
T 46200 48900 5 10 1 1 0 0 1
refdes=Deintp
}
C 46800 49100 1 0 0 in-1.sym
{
T 46800 49400 5 10 0 0 0 0 1
device=INPUT
T 46200 49200 5 10 1 1 0 0 1
refdes=Deintm
}
C 46800 49400 1 0 0 in-1.sym
{
T 46800 49700 5 10 0 0 0 0 1
device=INPUT
T 46100 49500 5 10 1 1 0 0 1
refdes=Clampp
}
C 46800 49700 1 0 0 in-1.sym
{
T 46800 50000 5 10 0 0 0 0 1
device=INPUT
T 46100 49800 5 10 1 1 0 0 1
refdes=Clampm
}
C 46800 50000 1 0 0 in-1.sym
{
T 46800 50300 5 10 0 0 0 0 1
device=INPUT
T 46300 50100 5 10 1 1 0 0 1
refdes=Intp
}
C 46800 50300 1 0 0 in-1.sym
{
T 46800 50600 5 10 0 0 0 0 1
device=INPUT
T 46300 50400 5 10 1 1 0 0 1
refdes=Intm
}
C 46800 50700 1 0 0 in-1.sym
{
T 46800 51000 5 10 0 0 0 0 1
device=INPUT
T 46300 50800 5 10 1 1 0 0 1
refdes=Termb
}
N 47400 50800 47400 50900 4
N 47400 50900 48200 50900 4
