
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1104 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 365.563 ; gain = 82.203
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/cao2/Desktop/2017paper/top.vhd:22]
INFO: [Synth 8-638] synthesizing module 'proc' [C:/Users/cao2/Desktop/2017paper/proc.vhd:40]
INFO: [Synth 8-638] synthesizing module 'l1_cache' [C:/Users/cao2/Desktop/2017paper/cache.vhd:41]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/Users/cao2/Desktop/oven/soc/fifo.vhd:22]
	Parameter FIFO_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (1#1) [C:/Users/cao2/Desktop/oven/soc/fifo.vhd:22]
INFO: [Synth 8-638] synthesizing module 'b_fifo' [C:/Users/cao2/Desktop/oven/soc/b_fifo.vhd:22]
	Parameter FIFO_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'b_fifo' (2#1) [C:/Users/cao2/Desktop/oven/soc/b_fifo.vhd:22]
INFO: [Synth 8-638] synthesizing module 'arbiter2' [C:/Users/cao2/Desktop/2017paper/arbiter2.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element cmd_reg was removed.  [C:/Users/cao2/Desktop/2017paper/arbiter2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'arbiter2' (3#1) [C:/Users/cao2/Desktop/2017paper/arbiter2.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element mcu_write_req_reg[val] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:302]
WARNING: [Synth 8-6014] Unused sequential element mcu_write_req_reg[cmd] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:302]
WARNING: [Synth 8-6014] Unused sequential element mcu_write_req_reg[tag] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:302]
WARNING: [Synth 8-6014] Unused sequential element mcu_write_req_reg[id] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:302]
WARNING: [Synth 8-6014] Unused sequential element mcu_write_req_reg[adr] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:302]
WARNING: [Synth 8-6014] Unused sequential element mcu_write_req_reg[dat] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:302]
WARNING: [Synth 8-6014] Unused sequential element snpreq_reg[val] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:339]
WARNING: [Synth 8-6014] Unused sequential element snpreq_reg[cmd] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:339]
WARNING: [Synth 8-6014] Unused sequential element snpreq_reg[tag] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:339]
WARNING: [Synth 8-6014] Unused sequential element snpreq_reg[id] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:339]
WARNING: [Synth 8-6014] Unused sequential element snpreq_reg[dat] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:339]
WARNING: [Synth 8-6014] Unused sequential element snp_wt_reg[val] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element snp_wt_reg[cmd] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element snp_wt_reg[tag] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element snp_wt_reg[id] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element snp_wt_reg[adr] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element snp_wt_reg[dat] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element prev_st_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element idx_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element upreq_reg[val] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:461]
WARNING: [Synth 8-6014] Unused sequential element upreq_reg[cmd] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:461]
WARNING: [Synth 8-6014] Unused sequential element upreq_reg[tag] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:461]
WARNING: [Synth 8-6014] Unused sequential element upreq_reg[id] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:461]
WARNING: [Synth 8-6014] Unused sequential element upreq_reg[dat] was removed.  [C:/Users/cao2/Desktop/2017paper/cache.vhd:461]
WARNING: [Synth 8-3848] Net snp_mem_hit in module/entity l1_cache does not have driver. [C:/Users/cao2/Desktop/2017paper/cache.vhd:87]
WARNING: [Synth 8-3848] Net snp_mem_ack in module/entity l1_cache does not have driver. [C:/Users/cao2/Desktop/2017paper/cache.vhd:89]
WARNING: [Synth 8-3848] Net usnp_mem_hit in module/entity l1_cache does not have driver. [C:/Users/cao2/Desktop/2017paper/cache.vhd:87]
WARNING: [Synth 8-3848] Net usnp_mem_ack in module/entity l1_cache does not have driver. [C:/Users/cao2/Desktop/2017paper/cache.vhd:79]
WARNING: [Synth 8-3848] Net wb_req_o[val] in module/entity l1_cache does not have driver. [C:/Users/cao2/Desktop/2017paper/cache.vhd:26]
WARNING: [Synth 8-3848] Net wb_req_o[cmd] in module/entity l1_cache does not have driver. [C:/Users/cao2/Desktop/2017paper/cache.vhd:26]
WARNING: [Synth 8-3848] Net wb_req_o[tag] in module/entity l1_cache does not have driver. [C:/Users/cao2/Desktop/2017paper/cache.vhd:26]
WARNING: [Synth 8-3848] Net wb_req_o[id] in module/entity l1_cache does not have driver. [C:/Users/cao2/Desktop/2017paper/cache.vhd:26]
WARNING: [Synth 8-3848] Net wb_req_o[adr] in module/entity l1_cache does not have driver. [C:/Users/cao2/Desktop/2017paper/cache.vhd:26]
WARNING: [Synth 8-3848] Net wb_req_o[dat] in module/entity l1_cache does not have driver. [C:/Users/cao2/Desktop/2017paper/cache.vhd:26]
WARNING: [Synth 8-3848] Net cpu_mem_hit in module/entity l1_cache does not have driver. [C:/Users/cao2/Desktop/2017paper/cache.vhd:87]
WARNING: [Synth 8-3848] Net cpu_mem_ack in module/entity l1_cache does not have driver. [C:/Users/cao2/Desktop/2017paper/cache.vhd:89]
WARNING: [Synth 8-3848] Net write_ack in module/entity l1_cache does not have driver. [C:/Users/cao2/Desktop/2017paper/cache.vhd:89]
WARNING: [Synth 8-3848] Net snp_wt_ack in module/entity l1_cache does not have driver. [C:/Users/cao2/Desktop/2017paper/cache.vhd:112]
WARNING: [Synth 8-3848] Net upd_ack in module/entity l1_cache does not have driver. [C:/Users/cao2/Desktop/2017paper/cache.vhd:89]
WARNING: [Synth 8-3848] Net ssf_re in module/entity l1_cache does not have driver. [C:/Users/cao2/Desktop/2017paper/cache.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'l1_cache' (4#1) [C:/Users/cao2/Desktop/2017paper/cache.vhd:41]
INFO: [Synth 8-638] synthesizing module 'cpu_test_rwt' [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:25]
WARNING: [Synth 8-614] signal 'id_i' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:43]
INFO: [Synth 8-638] synthesizing module 'rndgen' [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/soc/rndgen.vhd:17]
WARNING: [Synth 8-614] signal 'seed_i' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/soc/rndgen.vhd:20]
WARNING: [Synth 8-6014] Unused sequential element SEED_reg was removed.  [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/soc/rndgen.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'rndgen' (5#1) [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/soc/rndgen.vhd:17]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-constant operand to 'image [C:/Users/cao2/Desktop/oven/soc/util.vhd:272]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-constant operand to 'image [C:/Users/cao2/Desktop/oven/soc/util.vhd:267]
WARNING: [Synth 8-614] signal 'id_i' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:65]
WARNING: [Synth 8-614] signal 'id_i' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:78]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element b_reg was removed.  [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element t7_r_reg was removed.  [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:129]
WARNING: [Synth 8-6014] Unused sequential element t7_cmd_reg was removed.  [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element t7_adr_reg was removed.  [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:148]
WARNING: [Synth 8-6014] Unused sequential element prev_req_reg[val] was removed.  [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:168]
WARNING: [Synth 8-6014] Unused sequential element prev_req_reg[cmd] was removed.  [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:168]
WARNING: [Synth 8-6014] Unused sequential element prev_req_reg[tag] was removed.  [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:168]
WARNING: [Synth 8-6014] Unused sequential element prev_req_reg[id] was removed.  [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:168]
WARNING: [Synth 8-6014] Unused sequential element prev_req_reg[adr] was removed.  [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:168]
WARNING: [Synth 8-6014] Unused sequential element prev_req_reg[dat] was removed.  [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:168]
WARNING: [Synth 8-6014] Unused sequential element st_prev_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element t7_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dcnt_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dflg_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'cpu_test_rwt' (6#1) [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cpu_test_pwrt' [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:190]
WARNING: [Synth 8-614] signal 'id_i' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:195]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-constant operand to 'image [C:/Users/cao2/Desktop/oven/soc/util.vhd:272]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-constant operand to 'image [C:/Users/cao2/Desktop/oven/soc/util.vhd:267]
WARNING: [Synth 8-614] signal 'sim_end' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:216]
WARNING: [Synth 8-614] signal 'id_i' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:216]
WARNING: [Synth 8-614] signal 'id_i' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:221]
WARNING: [Synth 8-6014] Unused sequential element b_reg was removed.  [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:220]
WARNING: [Synth 8-6014] Unused sequential element t6_cpuid_reg was removed.  [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:277]
WARNING: [Synth 8-6014] Unused sequential element t6_r_reg was removed.  [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:283]
WARNING: [Synth 8-6014] Unused sequential element t6_cmd_reg was removed.  [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element t6_devid_reg was removed.  [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:294]
WARNING: [Synth 8-6014] Unused sequential element st_prev_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element prev_req_reg[val] was removed. 
WARNING: [Synth 8-6014] Unused sequential element prev_req_reg[cmd] was removed. 
WARNING: [Synth 8-6014] Unused sequential element prev_req_reg[tag] was removed. 
WARNING: [Synth 8-6014] Unused sequential element prev_req_reg[id] was removed. 
WARNING: [Synth 8-6014] Unused sequential element prev_req_reg[adr] was removed. 
WARNING: [Synth 8-6014] Unused sequential element prev_req_reg[dat] was removed. 
WARNING: [Synth 8-6014] Unused sequential element t6_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dflg_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dcnt_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element c1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element c2_reg was removed. 
WARNING: [Synth 8-3848] Net r in module/entity cpu_test_pwrt does not have driver. [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'cpu_test_pwrt' (7#1) [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:190]
INFO: [Synth 8-638] synthesizing module 'arbiter6' [C:/Users/cao2/Desktop/oven/soc/arbiter6.vhd:34]
WARNING: [Synth 8-614] signal 's_ack1' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/arbiter6.vhd:40]
WARNING: [Synth 8-614] signal 's_ack2' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/arbiter6.vhd:40]
WARNING: [Synth 8-614] signal 's_ack3' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/arbiter6.vhd:40]
WARNING: [Synth 8-614] signal 's_ack4' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/arbiter6.vhd:40]
WARNING: [Synth 8-614] signal 's_ack5' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/arbiter6.vhd:40]
WARNING: [Synth 8-614] signal 's_ack6' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/arbiter6.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element s_token_reg was removed.  [C:/Users/cao2/Desktop/oven/soc/arbiter6.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'arbiter6' (8#1) [C:/Users/cao2/Desktop/oven/soc/arbiter6.vhd:34]
WARNING: [Synth 8-3848] Net cpu_req[val] in module/entity proc does not have driver. [C:/Users/cao2/Desktop/2017paper/proc.vhd:41]
WARNING: [Synth 8-3848] Net cpu_req[cmd] in module/entity proc does not have driver. [C:/Users/cao2/Desktop/2017paper/proc.vhd:41]
WARNING: [Synth 8-3848] Net cpu_req[tag] in module/entity proc does not have driver. [C:/Users/cao2/Desktop/2017paper/proc.vhd:41]
WARNING: [Synth 8-3848] Net cpu_req[id] in module/entity proc does not have driver. [C:/Users/cao2/Desktop/2017paper/proc.vhd:41]
WARNING: [Synth 8-3848] Net cpu_req[adr] in module/entity proc does not have driver. [C:/Users/cao2/Desktop/2017paper/proc.vhd:41]
WARNING: [Synth 8-3848] Net cpu_req[dat] in module/entity proc does not have driver. [C:/Users/cao2/Desktop/2017paper/proc.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'proc' (9#1) [C:/Users/cao2/Desktop/2017paper/proc.vhd:40]
INFO: [Synth 8-638] synthesizing module 'pwr' [C:/Users/cao2/Desktop/2017paper/pwr.vhd:28]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [C:/Users/cao2/Desktop/oven/soc/fifo.vhd:22]
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (9#1) [C:/Users/cao2/Desktop/oven/soc/fifo.vhd:22]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/2017paper/pwr.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element test_reg[val] was removed.  [C:/Users/cao2/Desktop/2017paper/pwr.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element test_reg[cmd] was removed.  [C:/Users/cao2/Desktop/2017paper/pwr.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element test_reg[tag] was removed.  [C:/Users/cao2/Desktop/2017paper/pwr.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element test_reg[id] was removed.  [C:/Users/cao2/Desktop/2017paper/pwr.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element test_reg[adr] was removed.  [C:/Users/cao2/Desktop/2017paper/pwr.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element test_reg[dat] was removed.  [C:/Users/cao2/Desktop/2017paper/pwr.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'pwr' (10#1) [C:/Users/cao2/Desktop/2017paper/pwr.vhd:28]
INFO: [Synth 8-638] synthesizing module 'ic' [C:/Users/cao2/Desktop/oven/soc/ic.vhd:190]
INFO: [Synth 8-638] synthesizing module 'toper_chan_m' [C:/Users/cao2/Desktop/oven/soc/toper_chan_m.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element nullreq_reg[val] was removed.  [C:/Users/cao2/Desktop/oven/soc/toper_chan_m.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element nullreq_reg[cmd] was removed.  [C:/Users/cao2/Desktop/oven/soc/toper_chan_m.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element nullreq_reg[tag] was removed.  [C:/Users/cao2/Desktop/oven/soc/toper_chan_m.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element nullreq_reg[id] was removed.  [C:/Users/cao2/Desktop/oven/soc/toper_chan_m.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element nullreq_reg[adr] was removed.  [C:/Users/cao2/Desktop/oven/soc/toper_chan_m.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element nullreq_reg[dat] was removed.  [C:/Users/cao2/Desktop/oven/soc/toper_chan_m.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element nullreq1_reg[val] was removed.  [C:/Users/cao2/Desktop/oven/soc/toper_chan_m.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element nullreq1_reg[cmd] was removed.  [C:/Users/cao2/Desktop/oven/soc/toper_chan_m.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element nullreq1_reg[tag] was removed.  [C:/Users/cao2/Desktop/oven/soc/toper_chan_m.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element nullreq1_reg[id] was removed.  [C:/Users/cao2/Desktop/oven/soc/toper_chan_m.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element nullreq1_reg[adr] was removed.  [C:/Users/cao2/Desktop/oven/soc/toper_chan_m.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element nullreq1_reg[dat] was removed.  [C:/Users/cao2/Desktop/oven/soc/toper_chan_m.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element prev_st_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element prev_togfx_p_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'toper_chan_m' (11#1) [C:/Users/cao2/Desktop/oven/soc/toper_chan_m.vhd:52]
INFO: [Synth 8-638] synthesizing module 'b_fifo__parameterized0' [C:/Users/cao2/Desktop/oven/soc/b_fifo.vhd:22]
	Parameter FIFO_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'b_fifo__parameterized0' (11#1) [C:/Users/cao2/Desktop/oven/soc/b_fifo.vhd:22]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [C:/Users/cao2/Desktop/oven/soc/fifo.vhd:22]
	Parameter FIFO_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (11#1) [C:/Users/cao2/Desktop/oven/soc/fifo.vhd:22]
INFO: [Synth 8-638] synthesizing module 'per_upreq_m' [C:/Users/cao2/Desktop/oven/soc/per_upreq_m.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element nilreq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'per_upreq_m' (12#1) [C:/Users/cao2/Desktop/oven/soc/per_upreq_m.vhd:25]
INFO: [Synth 8-638] synthesizing module 'msg_fifo_m' [C:/Users/cao2/Desktop/oven/soc/msg_fifo_m.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'msg_fifo_m' (13#1) [C:/Users/cao2/Desktop/oven/soc/msg_fifo_m.vhd:16]
INFO: [Synth 8-638] synthesizing module 'fifo_snp' [C:/Users/cao2/Desktop/oven/soc/fifo_snp.vhd:22]
	Parameter FIFO_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_snp' (14#1) [C:/Users/cao2/Desktop/oven/soc/fifo_snp.vhd:22]
INFO: [Synth 8-638] synthesizing module 'arbiter6_ack' [C:/Users/cao2/Desktop/oven/soc/arbiter6_ack.vhd:35]
WARNING: [Synth 8-614] signal 's_ack1' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/arbiter6_ack.vhd:41]
WARNING: [Synth 8-614] signal 's_ack2' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/arbiter6_ack.vhd:41]
WARNING: [Synth 8-614] signal 's_ack3' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/arbiter6_ack.vhd:41]
WARNING: [Synth 8-614] signal 's_ack4' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/arbiter6_ack.vhd:41]
WARNING: [Synth 8-614] signal 's_ack5' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/arbiter6_ack.vhd:41]
WARNING: [Synth 8-614] signal 's_ack6' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/arbiter6_ack.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element nilreq_reg[val] was removed.  [C:/Users/cao2/Desktop/oven/soc/arbiter6_ack.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element nilreq_reg[cmd] was removed.  [C:/Users/cao2/Desktop/oven/soc/arbiter6_ack.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element nilreq_reg[tag] was removed.  [C:/Users/cao2/Desktop/oven/soc/arbiter6_ack.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element nilreq_reg[id] was removed.  [C:/Users/cao2/Desktop/oven/soc/arbiter6_ack.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element nilreq_reg[adr] was removed.  [C:/Users/cao2/Desktop/oven/soc/arbiter6_ack.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element nilreq_reg[dat] was removed.  [C:/Users/cao2/Desktop/oven/soc/arbiter6_ack.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element s_token_reg was removed.  [C:/Users/cao2/Desktop/oven/soc/arbiter6_ack.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'arbiter6_ack' (15#1) [C:/Users/cao2/Desktop/oven/soc/arbiter6_ack.vhd:35]
INFO: [Synth 8-638] synthesizing module 'per_write_m' [C:/Users/cao2/Desktop/oven/soc/per_write_m.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element tep_gfx_reg[val] was removed.  [C:/Users/cao2/Desktop/oven/soc/per_write_m.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element tep_gfx_reg[cmd] was removed.  [C:/Users/cao2/Desktop/oven/soc/per_write_m.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element tep_gfx_reg[tag] was removed.  [C:/Users/cao2/Desktop/oven/soc/per_write_m.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element tep_gfx_reg[id] was removed.  [C:/Users/cao2/Desktop/oven/soc/per_write_m.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element tep_gfx_l_reg[val] was removed.  [C:/Users/cao2/Desktop/oven/soc/per_write_m.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element tep_gfx_l_reg[cmd] was removed.  [C:/Users/cao2/Desktop/oven/soc/per_write_m.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element tep_gfx_l_reg[tag] was removed.  [C:/Users/cao2/Desktop/oven/soc/per_write_m.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element tep_gfx_l_reg[id] was removed.  [C:/Users/cao2/Desktop/oven/soc/per_write_m.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element tep_gfx_l_reg[adr] was removed.  [C:/Users/cao2/Desktop/oven/soc/per_write_m.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element prev_st_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element flag_reg was removed.  [C:/Users/cao2/Desktop/oven/soc/per_write_m.vhd:56]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'per_write_m' (16#1) [C:/Users/cao2/Desktop/oven/soc/per_write_m.vhd:42]
INFO: [Synth 8-638] synthesizing module 'arbiter2_ack' [C:/Users/cao2/Desktop/oven/soc/arbiter2_ack.vhd:23]
WARNING: [Synth 8-614] signal 's_ack1' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/arbiter2_ack.vhd:29]
WARNING: [Synth 8-614] signal 's_ack2' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/arbiter2_ack.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'arbiter2_ack' (17#1) [C:/Users/cao2/Desktop/oven/soc/arbiter2_ack.vhd:23]
INFO: [Synth 8-638] synthesizing module 'b_arbiter6' [C:/Users/cao2/Desktop/oven/soc/b_arbiter6.vhd:34]
WARNING: [Synth 8-614] signal 's_ack1' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/b_arbiter6.vhd:40]
WARNING: [Synth 8-614] signal 's_ack2' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/b_arbiter6.vhd:40]
WARNING: [Synth 8-614] signal 's_ack3' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/b_arbiter6.vhd:40]
WARNING: [Synth 8-614] signal 's_ack4' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/b_arbiter6.vhd:40]
WARNING: [Synth 8-614] signal 's_ack5' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/b_arbiter6.vhd:40]
WARNING: [Synth 8-614] signal 's_ack6' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/b_arbiter6.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'b_arbiter6' (18#1) [C:/Users/cao2/Desktop/oven/soc/b_arbiter6.vhd:34]
INFO: [Synth 8-638] synthesizing module 'arbiter7' [C:/Users/cao2/Desktop/oven/soc/arbiter7.vhd:37]
WARNING: [Synth 8-614] signal 's_ack1' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/arbiter7.vhd:43]
WARNING: [Synth 8-614] signal 's_ack2' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/arbiter7.vhd:43]
WARNING: [Synth 8-614] signal 's_ack3' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/arbiter7.vhd:43]
WARNING: [Synth 8-614] signal 's_ack4' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/arbiter7.vhd:43]
WARNING: [Synth 8-614] signal 's_ack5' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/arbiter7.vhd:43]
WARNING: [Synth 8-614] signal 's_ack6' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/arbiter7.vhd:43]
WARNING: [Synth 8-614] signal 's_ack7' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/arbiter7.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'arbiter7' (19#1) [C:/Users/cao2/Desktop/oven/soc/arbiter7.vhd:37]
INFO: [Synth 8-638] synthesizing module 'b_arbiter2' [C:/Users/cao2/Desktop/oven/soc/b_arbiter2.vhd:25]
WARNING: [Synth 8-614] signal 's_ack1' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/b_arbiter2.vhd:31]
WARNING: [Synth 8-614] signal 's_ack2' is read in the process but is not in the sensitivity list [C:/Users/cao2/Desktop/oven/soc/b_arbiter2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'b_arbiter2' (20#1) [C:/Users/cao2/Desktop/oven/soc/b_arbiter2.vhd:25]
INFO: [Synth 8-638] synthesizing module 'bmsg_fifo_m' [C:/Users/cao2/Desktop/oven/soc/bmsg_fifo_m.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'bmsg_fifo_m' (21#1) [C:/Users/cao2/Desktop/oven/soc/bmsg_fifo_m.vhd:16]
INFO: [Synth 8-638] synthesizing module 'wb_m' [C:/Users/cao2/Desktop/oven/soc/wb_m.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'wb_m' (22#1) [C:/Users/cao2/Desktop/oven/soc/wb_m.vhd:39]
INFO: [Synth 8-638] synthesizing module 'cache_req_m' [C:/Users/cao2/Desktop/oven/soc/cache_req_m.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'cache_req_m' (23#1) [C:/Users/cao2/Desktop/oven/soc/cache_req_m.vhd:31]
WARNING: [Synth 8-3848] Net full_srs1_o in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:25]
WARNING: [Synth 8-3848] Net full_mrs_o in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:25]
WARNING: [Synth 8-3848] Net bus_res1_5[val] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:229]
WARNING: [Synth 8-3848] Net bus_res1_5[cmd] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:229]
WARNING: [Synth 8-3848] Net bus_res1_5[tag] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:229]
WARNING: [Synth 8-3848] Net bus_res1_5[id] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:229]
WARNING: [Synth 8-3848] Net bus_res1_5[adr] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:229]
WARNING: [Synth 8-3848] Net bus_res1_5[dat] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:229]
WARNING: [Synth 8-3848] Net snp1_1[val] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:253]
WARNING: [Synth 8-3848] Net snp1_1[cmd] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:253]
WARNING: [Synth 8-3848] Net snp1_1[tag] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:253]
WARNING: [Synth 8-3848] Net snp1_1[id] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:253]
WARNING: [Synth 8-3848] Net snp1_1[adr] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:253]
WARNING: [Synth 8-3848] Net snp1_1[dat] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:253]
WARNING: [Synth 8-3848] Net snp1_6[val] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:253]
WARNING: [Synth 8-3848] Net snp1_6[cmd] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:253]
WARNING: [Synth 8-3848] Net snp1_6[tag] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:253]
WARNING: [Synth 8-3848] Net snp1_6[id] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:253]
WARNING: [Synth 8-3848] Net snp1_6[adr] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:253]
WARNING: [Synth 8-3848] Net snp1_6[dat] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:253]
WARNING: [Synth 8-3848] Net gfx_upres2[val] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:256]
WARNING: [Synth 8-3848] Net gfx_upres2[cmd] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:256]
WARNING: [Synth 8-3848] Net gfx_upres2[tag] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:256]
WARNING: [Synth 8-3848] Net gfx_upres2[id] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:256]
WARNING: [Synth 8-3848] Net gfx_upres2[adr] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:256]
WARNING: [Synth 8-3848] Net gfx_upres2[dat] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:256]
WARNING: [Synth 8-3848] Net uart_ack3 in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:233]
WARNING: [Synth 8-3848] Net audio_ack3 in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:235]
WARNING: [Synth 8-3848] Net usb_ack3 in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:234]
WARNING: [Synth 8-3848] Net audio_upres5[val] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:266]
WARNING: [Synth 8-3848] Net audio_upres5[cmd] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:266]
WARNING: [Synth 8-3848] Net audio_upres5[tag] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:266]
WARNING: [Synth 8-3848] Net audio_upres5[id] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:266]
WARNING: [Synth 8-3848] Net audio_upres5[adr] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:266]
WARNING: [Synth 8-3848] Net audio_upres5[dat] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:266]
WARNING: [Synth 8-3848] Net usb_upres4[val] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:268]
WARNING: [Synth 8-3848] Net usb_upres4[cmd] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:268]
WARNING: [Synth 8-3848] Net usb_upres4[tag] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:268]
WARNING: [Synth 8-3848] Net usb_upres4[id] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:268]
WARNING: [Synth 8-3848] Net usb_upres4[adr] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:268]
WARNING: [Synth 8-3848] Net usb_upres4[dat] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:268]
WARNING: [Synth 8-3848] Net uart_upres3[val] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:262]
WARNING: [Synth 8-3848] Net uart_upres3[cmd] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:262]
WARNING: [Synth 8-3848] Net uart_upres3[tag] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:262]
WARNING: [Synth 8-3848] Net uart_upres3[id] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:262]
WARNING: [Synth 8-3848] Net uart_upres3[adr] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:262]
WARNING: [Synth 8-3848] Net uart_upres3[dat] in module/entity ic does not have driver. [C:/Users/cao2/Desktop/oven/soc/ic.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'ic' (24#1) [C:/Users/cao2/Desktop/oven/soc/ic.vhd:190]
INFO: [Synth 8-638] synthesizing module 'uart_peripheral' [C:/Users/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd:58]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/cao2/Downloads/uart/uart/uart.vhd:29]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter DVSR bound to: 326 - type: integer 
	Parameter DVSR_BIT bound to: 9 - type: integer 
	Parameter FIFO_W bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mod_m_counter' [C:/Users/cao2/Downloads/uart/uart/mod_m_counter.vhd:17]
	Parameter N bound to: 9 - type: integer 
	Parameter M bound to: 326 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mod_m_counter' (25#1) [C:/Users/cao2/Downloads/uart/uart/mod_m_counter.vhd:17]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/cao2/Downloads/uart/uart/uart_rx.vhd:19]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (26#1) [C:/Users/cao2/Downloads/uart/uart/uart_rx.vhd:19]
INFO: [Synth 8-638] synthesizing module 'fifo_uart' [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_ic/soc_ic.srcs/sources_1/imports/uart/fifo.vhd:19]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_uart' (27#1) [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_ic/soc_ic.srcs/sources_1/imports/uart/fifo.vhd:19]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/cao2/Downloads/uart/uart/uart_tx.vhd:20]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (28#1) [C:/Users/cao2/Downloads/uart/uart/uart_tx.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'uart' (29#1) [C:/Users/cao2/Downloads/uart/uart/uart.vhd:29]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd:219]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-constant operand to 'image [C:/Users/cao2/Desktop/oven/soc/util.vhd:272]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-constant operand to 'image [C:/Users/cao2/Desktop/oven/soc/util.vhd:267]
WARNING: [Synth 8-614] signal 'id_i' is read in the process but is not in the sensitivity list [C:/Users/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd:240]
WARNING: [Synth 8-3848] Net upreq_o[val] in module/entity uart_peripheral does not have driver. [C:/Users/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd:49]
WARNING: [Synth 8-3848] Net upreq_o[cmd] in module/entity uart_peripheral does not have driver. [C:/Users/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd:49]
WARNING: [Synth 8-3848] Net upreq_o[tag] in module/entity uart_peripheral does not have driver. [C:/Users/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd:49]
WARNING: [Synth 8-3848] Net upreq_o[id] in module/entity uart_peripheral does not have driver. [C:/Users/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd:49]
WARNING: [Synth 8-3848] Net upreq_o[adr] in module/entity uart_peripheral does not have driver. [C:/Users/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd:49]
WARNING: [Synth 8-3848] Net upreq_o[dat] in module/entity uart_peripheral does not have driver. [C:/Users/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd:49]
WARNING: [Synth 8-3848] Net rx in module/entity uart_peripheral does not have driver. [C:/Users/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'uart_peripheral' (30#1) [C:/Users/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd:58]
INFO: [Synth 8-638] synthesizing module 'peripheral' [C:/Users/cao2/AppData/Roaming/Xilinx/Vivado/peripharals/peripharals.srcs/sources_1/imports/2017paper/peripheral.vhd:57]
WARNING: [Synth 8-614] signal 'id_i' is read in the process but is not in the sensitivity list [C:/Users/cao2/AppData/Roaming/Xilinx/Vivado/peripharals/peripharals.srcs/sources_1/imports/2017paper/peripheral.vhd:78]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/cao2/AppData/Roaming/Xilinx/Vivado/peripharals/peripharals.srcs/sources_1/imports/2017paper/peripheral.vhd:195]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-constant operand to 'image [C:/Users/cao2/Desktop/oven/soc/util.vhd:272]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-constant operand to 'image [C:/Users/cao2/Desktop/oven/soc/util.vhd:267]
WARNING: [Synth 8-614] signal 'id_i' is read in the process but is not in the sensitivity list [C:/Users/cao2/AppData/Roaming/Xilinx/Vivado/peripharals/peripharals.srcs/sources_1/imports/2017paper/peripheral.vhd:216]
WARNING: [Synth 8-614] signal 'id_i' is read in the process but is not in the sensitivity list [C:/Users/cao2/AppData/Roaming/Xilinx/Vivado/peripharals/peripharals.srcs/sources_1/imports/2017paper/peripheral.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'peripheral' (31#1) [C:/Users/cao2/AppData/Roaming/Xilinx/Vivado/peripharals/peripharals.srcs/sources_1/imports/2017paper/peripheral.vhd:57]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/cao2/Desktop/2017paper/mem.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'memory' (32#1) [C:/Users/cao2/Desktop/2017paper/mem.vhd:45]
WARNING: [Synth 8-3848] Net display in module/entity top does not have driver. [C:/Users/cao2/Desktop/2017paper/top.vhd:18]
WARNING: [Synth 8-3848] Net wb_req1[val] in module/entity top does not have driver. [C:/Users/cao2/Desktop/2017paper/top.vhd:47]
WARNING: [Synth 8-3848] Net wb_req1[cmd] in module/entity top does not have driver. [C:/Users/cao2/Desktop/2017paper/top.vhd:47]
WARNING: [Synth 8-3848] Net wb_req1[tag] in module/entity top does not have driver. [C:/Users/cao2/Desktop/2017paper/top.vhd:47]
WARNING: [Synth 8-3848] Net wb_req1[id] in module/entity top does not have driver. [C:/Users/cao2/Desktop/2017paper/top.vhd:47]
WARNING: [Synth 8-3848] Net wb_req1[adr] in module/entity top does not have driver. [C:/Users/cao2/Desktop/2017paper/top.vhd:47]
WARNING: [Synth 8-3848] Net wb_req1[dat] in module/entity top does not have driver. [C:/Users/cao2/Desktop/2017paper/top.vhd:47]
WARNING: [Synth 8-3848] Net wb_req2[val] in module/entity top does not have driver. [C:/Users/cao2/Desktop/2017paper/top.vhd:47]
WARNING: [Synth 8-3848] Net wb_req2[cmd] in module/entity top does not have driver. [C:/Users/cao2/Desktop/2017paper/top.vhd:47]
WARNING: [Synth 8-3848] Net wb_req2[tag] in module/entity top does not have driver. [C:/Users/cao2/Desktop/2017paper/top.vhd:47]
WARNING: [Synth 8-3848] Net wb_req2[id] in module/entity top does not have driver. [C:/Users/cao2/Desktop/2017paper/top.vhd:47]
WARNING: [Synth 8-3848] Net wb_req2[adr] in module/entity top does not have driver. [C:/Users/cao2/Desktop/2017paper/top.vhd:47]
WARNING: [Synth 8-3848] Net wb_req2[dat] in module/entity top does not have driver. [C:/Users/cao2/Desktop/2017paper/top.vhd:47]
WARNING: [Synth 8-3848] Net full_srq1 in module/entity top does not have driver. [C:/Users/cao2/Desktop/2017paper/top.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top' (33#1) [C:/Users/cao2/Desktop/2017paper/top.vhd:22]
WARNING: [Synth 8-3331] design memory has unconnected port waddr_i[31]
WARNING: [Synth 8-3331] design memory has unconnected port waddr_i[30]
WARNING: [Synth 8-3331] design memory has unconnected port waddr_i[29]
WARNING: [Synth 8-3331] design memory has unconnected port waddr_i[28]
WARNING: [Synth 8-3331] design memory has unconnected port waddr_i[27]
WARNING: [Synth 8-3331] design memory has unconnected port wsize_i[9]
WARNING: [Synth 8-3331] design memory has unconnected port wsize_i[8]
WARNING: [Synth 8-3331] design memory has unconnected port wsize_i[7]
WARNING: [Synth 8-3331] design memory has unconnected port wsize_i[6]
WARNING: [Synth 8-3331] design memory has unconnected port wsize_i[5]
WARNING: [Synth 8-3331] design memory has unconnected port wsize_i[4]
WARNING: [Synth 8-3331] design memory has unconnected port wsize_i[3]
WARNING: [Synth 8-3331] design memory has unconnected port wsize_i[2]
WARNING: [Synth 8-3331] design memory has unconnected port wsize_i[1]
WARNING: [Synth 8-3331] design memory has unconnected port wsize_i[0]
WARNING: [Synth 8-3331] design memory has unconnected port wtrb_i[3]
WARNING: [Synth 8-3331] design memory has unconnected port wtrb_i[2]
WARNING: [Synth 8-3331] design memory has unconnected port wtrb_i[1]
WARNING: [Synth 8-3331] design memory has unconnected port wtrb_i[0]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[31]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[30]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[29]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[28]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[27]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[26]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[25]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[24]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[23]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[22]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[21]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[20]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[19]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[18]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[17]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[16]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[15]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[14]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[13]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[12]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[11]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[10]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[9]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[8]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[7]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[6]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[5]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[4]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[3]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[2]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[1]
WARNING: [Synth 8-3331] design memory has unconnected port raddr_i[0]
WARNING: [Synth 8-3331] design memory has unconnected port rsize_i[9]
WARNING: [Synth 8-3331] design memory has unconnected port rsize_i[8]
WARNING: [Synth 8-3331] design memory has unconnected port rsize_i[7]
WARNING: [Synth 8-3331] design memory has unconnected port rsize_i[6]
WARNING: [Synth 8-3331] design memory has unconnected port rsize_i[5]
WARNING: [Synth 8-3331] design memory has unconnected port rsize_i[4]
WARNING: [Synth 8-3331] design memory has unconnected port rsize_i[3]
WARNING: [Synth 8-3331] design memory has unconnected port rsize_i[2]
WARNING: [Synth 8-3331] design memory has unconnected port rsize_i[1]
WARNING: [Synth 8-3331] design memory has unconnected port rsize_i[0]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[28]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[27]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[26]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[25]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[24]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[23]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[22]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[21]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[20]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[19]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[18]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[17]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[16]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[15]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[14]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[13]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[12]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[11]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[10]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[9]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[8]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[7]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[6]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[5]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[4]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[3]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[2]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[1]
WARNING: [Synth 8-3331] design peripheral has unconnected port waddr_i[0]
WARNING: [Synth 8-3331] design peripheral has unconnected port wsize_i[9]
WARNING: [Synth 8-3331] design peripheral has unconnected port wsize_i[8]
WARNING: [Synth 8-3331] design peripheral has unconnected port wsize_i[7]
WARNING: [Synth 8-3331] design peripheral has unconnected port wsize_i[6]
WARNING: [Synth 8-3331] design peripheral has unconnected port wsize_i[5]
WARNING: [Synth 8-3331] design peripheral has unconnected port wsize_i[4]
WARNING: [Synth 8-3331] design peripheral has unconnected port wsize_i[3]
WARNING: [Synth 8-3331] design peripheral has unconnected port wsize_i[2]
WARNING: [Synth 8-3331] design peripheral has unconnected port wsize_i[1]
WARNING: [Synth 8-3331] design peripheral has unconnected port wsize_i[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1636.305 ; gain = 1352.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin snp_res_fifo:ReadEn to constant 0 [C:/Users/cao2/Desktop/2017paper/cache.vhd:116]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[val] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[cmd][7] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[cmd][6] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[cmd][5] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[cmd][4] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[cmd][3] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[cmd][2] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[cmd][1] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[cmd][0] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[tag][7] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[tag][6] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[tag][5] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[tag][4] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[tag][3] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[tag][2] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[tag][1] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[tag][0] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[id][7] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[id][6] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[id][5] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[id][4] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[id][3] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[id][2] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[id][1] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[id][0] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][31] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][30] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][29] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][28] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][27] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][26] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][25] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][24] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][23] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][22] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][21] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][20] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][19] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][18] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][17] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][16] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][15] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][14] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][13] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][12] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][11] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][10] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][9] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][8] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][7] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][6] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][5] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][4] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][3] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][2] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][1] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[adr][0] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][31] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][30] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][29] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][28] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][27] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][26] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][25] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][24] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][23] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][22] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][21] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][20] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][19] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][18] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][17] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][16] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][15] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][14] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][13] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][12] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][11] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][10] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][9] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][8] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][7] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][6] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][5] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][4] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][3] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][2] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][1] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin cpu_req_arbiter:din1[dat][0] to constant 0 [C:/Users/cao2/Desktop/2017paper/proc.vhd:120]
WARNING: [Synth 8-3295] tying undriven pin per_upreq_arbiter:din1[val] to constant 0 [C:/Users/cao2/Desktop/oven/soc/ic.vhd:1182]
WARNING: [Synth 8-3295] tying undriven pin per_upreq_arbiter:din1[cmd][7] to constant 0 [C:/Users/cao2/Desktop/oven/soc/ic.vhd:1182]
WARNING: [Synth 8-3295] tying undriven pin per_upreq_arbiter:din1[cmd][6] to constant 0 [C:/Users/cao2/Desktop/oven/soc/ic.vhd:1182]
WARNING: [Synth 8-3295] tying undriven pin per_upreq_arbiter:din1[cmd][5] to constant 0 [C:/Users/cao2/Desktop/oven/soc/ic.vhd:1182]
WARNING: [Synth 8-3295] tying undriven pin per_upreq_arbiter:din1[cmd][4] to constant 0 [C:/Users/cao2/Desktop/oven/soc/ic.vhd:1182]
WARNING: [Synth 8-3295] tying undriven pin per_upreq_arbiter:din1[cmd][3] to constant 0 [C:/Users/cao2/Desktop/oven/soc/ic.vhd:1182]
WARNING: [Synth 8-3295] tying undriven pin per_upreq_arbiter:din1[cmd][2] to constant 0 [C:/Users/cao2/Desktop/oven/soc/ic.vhd:1182]
WARNING: [Synth 8-3295] tying undriven pin per_upreq_arbiter:din1[cmd][1] to constant 0 [C:/Users/cao2/Desktop/oven/soc/ic.vhd:1182]
WARNING: [Synth 8-3295] tying undriven pin per_upreq_arbiter:din1[cmd][0] to constant 0 [C:/Users/cao2/Desktop/oven/soc/ic.vhd:1182]
WARNING: [Synth 8-3295] tying undriven pin per_upreq_arbiter:din1[tag][7] to constant 0 [C:/Users/cao2/Desktop/oven/soc/ic.vhd:1182]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1636.305 ; gain = 1352.945
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_ic/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_ic/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_ic/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
write_xdc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5713.672 ; gain = 309.164
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.552 . Memory (MB): peak = 5713.672 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:54 ; elapsed = 00:05:36 . Memory (MB): peak = 5713.672 ; gain = 5430.313
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Synth 8-4471] merging register 'tmp_cpu_res1_reg[tag][7:0]' into 'tmp_cpu_res1_reg[cmd][7:0]' [C:/Users/cao2/Desktop/2017paper/cache.vhd:329]
INFO: [Synth 8-4471] merging register 'tmp_cpu_res1_reg[id][7:0]' into 'tmp_cpu_res1_reg[cmd][7:0]' [C:/Users/cao2/Desktop/2017paper/cache.vhd:329]
INFO: [Synth 8-4471] merging register 'tmp_cpu_res1_reg[dat][31:0]' into 'tmp_cpu_res1_reg[adr][31:0]' [C:/Users/cao2/Desktop/2017paper/cache.vhd:329]
INFO: [Synth 8-4471] merging register 'snp_c_req2_reg[tag][7:0]' into 'snp_c_req2_reg[cmd][7:0]' [C:/Users/cao2/Desktop/2017paper/cache.vhd:205]
INFO: [Synth 8-4471] merging register 'snp_c_req2_reg[id][7:0]' into 'snp_c_req2_reg[cmd][7:0]' [C:/Users/cao2/Desktop/2017paper/cache.vhd:205]
INFO: [Synth 8-4471] merging register 'snp_c_req2_reg[dat][31:0]' into 'snp_c_req2_reg[adr][31:0]' [C:/Users/cao2/Desktop/2017paper/cache.vhd:205]
INFO: [Synth 8-4471] merging register 'cpu_res2_reg[tag][7:0]' into 'cpu_res2_reg[cmd][7:0]' [C:/Users/cao2/Desktop/2017paper/cache.vhd:195]
INFO: [Synth 8-4471] merging register 'cpu_res2_reg[id][7:0]' into 'cpu_res2_reg[cmd][7:0]' [C:/Users/cao2/Desktop/2017paper/cache.vhd:195]
INFO: [Synth 8-4471] merging register 'cpu_res2_reg[dat][31:0]' into 'cpu_res2_reg[adr][31:0]' [C:/Users/cao2/Desktop/2017paper/cache.vhd:195]
INFO: [Synth 8-4471] merging register 'snp_res_o_reg[tag][7:0]' into 'snp_res_o_reg[cmd][7:0]' [C:/Users/cao2/Desktop/2017paper/cache.vhd:393]
INFO: [Synth 8-4471] merging register 'snp_res_o_reg[id][7:0]' into 'snp_res_o_reg[cmd][7:0]' [C:/Users/cao2/Desktop/2017paper/cache.vhd:393]
INFO: [Synth 8-4471] merging register 'snp_res_o_reg[dat][31:0]' into 'snp_res_o_reg[adr][31:0]' [C:/Users/cao2/Desktop/2017paper/cache.vhd:393]
INFO: [Synth 8-4471] merging register 'snp_c_req1_reg[tag][7:0]' into 'snp_c_req1_reg[cmd][7:0]' [C:/Users/cao2/Desktop/2017paper/cache.vhd:203]
INFO: [Synth 8-4471] merging register 'snp_c_req1_reg[id][7:0]' into 'snp_c_req1_reg[cmd][7:0]' [C:/Users/cao2/Desktop/2017paper/cache.vhd:203]
INFO: [Synth 8-4471] merging register 'snp_c_req1_reg[dat][31:0]' into 'snp_c_req1_reg[adr][31:0]' [C:/Users/cao2/Desktop/2017paper/cache.vhd:203]
INFO: [Synth 8-4471] merging register 'upreq_reg[adr][31:0]' into 'snpreq_reg[adr][31:0]' [C:/Users/cao2/Desktop/2017paper/cache.vhd:461]
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'l1_cache'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'l1_cache'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'l1_cache'
INFO: [Synth 8-5544] ROM "st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "snp_hit_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snp_res_o[val]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snp_c_req2[cmd]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cpu_req_o_reg[dat][31:0]' into 'cpu_req_o_reg[adr][31:0]' [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:103]
INFO: [Synth 8-5544] ROM "tag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "t7_s" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cpu_req_o[val]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "t7_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "p_0_in" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "st" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cpu_req_o[val]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "t6_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'pwr'
INFO: [Synth 8-5546] ROM "gfx_req_o[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "audio_req_o[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_req_o[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_req_o[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "per_ack_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "bus_res_c0_o[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bus_res_c1_o[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gfx_upres_o[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_upres_o[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "audio_upres_o[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_upres_o[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "rdready_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'arbiter6_ack'
INFO: [Synth 8-5545] ROM "s_ack1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dout[val]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "s_ack1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dout[val]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'per_write_m'
INFO: [Synth 8-5545] ROM "wdvalid_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "dout[val]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_ack1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wb_m'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cache_req_m'
INFO: [Synth 8-5544] ROM "togfx_o[val]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "touart_o[val]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tousb_o[val]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "toaudio_o[val]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "mem_ack" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "bus_res_mem_to_c0[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bus_res_mem_to_c0[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bus_res_mem_to_c1[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bus_res_mem_to_c1[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gfx_upres1[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gfx_upres1[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_upres1[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_upres1[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "audio_upres1[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "audio_upres1[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_upres1[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_upres1[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "rdready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_write_ack1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "togfx3[val]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "pwr_res1_s[val]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwr_res2_s[val]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwr_res2_s[val]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwr_res2_s[cmd]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "st" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "dst_eq1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dst_eq1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dst_eq1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dst_eq1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_done_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "array_reg_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_done_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_peripheral'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_peripheral'
INFO: [Synth 8-5545] ROM "wt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wdataready_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wready_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rd" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rready_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rready_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wready_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rready_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rready_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "st" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "upreq_o[val]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "c1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "wready_o" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ROM_array_reg[0][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ROM_array_reg[0][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ROM_array_reg[0][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lp" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rready_o" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rready_o" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
                 iSTATE0 |                               01 | 00000000000000000000000000000001
                 iSTATE1 |                               10 | 00000000000000000000000000000011
                 iSTATE2 |                               11 | 00000000000000000000000000000100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'l1_cache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 | 00000000000000000000000000000000
                 iSTATE0 |                              001 | 00000000000000000000000000000001
                 iSTATE1 |                              010 | 00000000000000000000000000000010
                 iSTATE2 |                              011 | 00000000000000000000000000000011
                 iSTATE3 |                              100 | 00000000000000000000000000000101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'l1_cache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 | 00000000000000000000000000000000
                 iSTATE0 |                              001 | 00000000000000000000000000000001
                 iSTATE3 |                              010 | 00000000000000000000000000000101
                 iSTATE4 |                              011 | 00000000000000000000000000000110
                 iSTATE5 |                              100 | 00000000000000000000000000000111
*
                 iSTATE2 |                              101 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'sequential' in module 'l1_cache'
WARNING: [Synth 8-327] inferring latch for variable 'tag_reg' [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'tag_reg' [C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd:199]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
                 iSTATE0 |                               01 | 00000000000000000000000000000001
                 iSTATE1 |                               10 | 00000000000000000000000000000010
                 iSTATE2 |                               11 | 00000000000000000000000000000011
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'sequential' in module 'pwr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 | 00000000000000000000000000000000
                 iSTATE0 |                              001 | 00000000000000000000000000000001
                 iSTATE1 |                              010 | 00000000000000000000000000000010
                 iSTATE2 |                              011 | 00000000000000000000000000000011
                 iSTATE3 |                              100 | 00000000000000000000000000000100
                 iSTATE4 |                              101 | 00000000000000000000000000000101
                 iSTATE5 |                              110 | 00000000000000000000000000000110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'arbiter6_ack'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 | 00000000000000000000000000000000
                 iSTATE0 |                              001 | 00000000000000000000000000000001
                 iSTATE1 |                              010 | 00000000000000000000000000000010
                 iSTATE2 |                              011 | 00000000000000000000000000000011
                 iSTATE3 |                              100 | 00000000000000000000000000000100
                 iSTATE4 |                              101 | 00000000000000000000000000000101
                 iSTATE5 |                              110 | 00000000000000000000000000000110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'per_write_m'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 | 00000000000000000000000000000000
                 iSTATE0 |                              001 | 00000000000000000000000000000001
                 iSTATE1 |                              010 | 00000000000000000000000000000011
                 iSTATE2 |                              011 | 00000000000000000000000000000100
                 iSTATE3 |                              100 | 00000000000000000000000000000101
                 iSTATE4 |                              101 | 00000000000000000000000000000110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'wb_m'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 | 00000000000000000000000000000000
                 iSTATE0 |                             0001 | 00000000000000000000000000000001
                 iSTATE2 |                             0010 | 00000000000000000000000000000100
                 iSTATE1 |                             0011 | 00000000000000000000000000000010
                 iSTATE3 |                             0100 | 00000000000000000000000000000101
                 iSTATE4 |                             0101 | 00000000000000000000000000000110
                 iSTATE5 |                             0110 | 00000000000000000000000000000111
                 iSTATE6 |                             0111 | 00000000000000000000000000001000
                 iSTATE7 |                             1000 | 00000000000000000000000000001001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cache_req_m'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 | 00000000000000000000000000000000
                 iSTATE0 |                              001 | 00000000000000000000000000000010
                 iSTATE1 |                              010 | 00000000000000000000000000000100
                 iSTATE2 |                              011 | 00000000000000000000000000000101
                 iSTATE3 |                              100 | 00000000000000000000000000000110
                 iSTATE4 |                              101 | 00000000000000000000000000000011
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_peripheral'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 | 00000000000000000000000000000000
                 iSTATE0 |                              001 | 00000000000000000000000000000010
                 iSTATE1 |                              010 | 00000000000000000000000000000100
                 iSTATE2 |                              011 | 00000000000000000000000000000101
                 iSTATE3 |                              100 | 00000000000000000000000000000110
                 iSTATE4 |                              101 | 00000000000000000000000000000011
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_peripheral'
WARNING: [Synth 8-327] inferring latch for variable 'rstrb_o_reg' [C:/Users/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd:167]
WARNING: [Synth 8-327] inferring latch for variable 'rstrb_o_reg' [C:/Users/cao2/AppData/Roaming/Xilinx/Vivado/peripharals/peripharals.srcs/sources_1/imports/2017paper/peripheral.vhd:156]
WARNING: [Synth 8-327] inferring latch for variable 'tag_reg' [C:/Users/cao2/AppData/Roaming/Xilinx/Vivado/peripharals/peripharals.srcs/sources_1/imports/2017paper/peripheral.vhd:82]
WARNING: [Synth 8-327] inferring latch for variable 'rstrb_o_reg' [C:/Users/cao2/Desktop/2017paper/mem.vhd:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:14:34 ; elapsed = 00:14:19 . Memory (MB): peak = 5713.672 ; gain = 5430.313
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'interconnect/mem_wb_arbiter' (b_arbiter2) to 'interconnect/gfx_wb_arbiter'
INFO: [Synth 8-223] decloning instance 'interconnect/mem_wb_arbiter' (b_arbiter2) to 'interconnect/audio_wb_arbiter'
INFO: [Synth 8-223] decloning instance 'interconnect/mem_wb_arbiter' (b_arbiter2) to 'interconnect/usb_wb_arbiter'
INFO: [Synth 8-223] decloning instance 'interconnect/mem_wb_arbiter' (b_arbiter2) to 'interconnect/uart_wb_arbiter'

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |fifo__GBM0                   |           1|     30096|
|2     |fifo__GBM1                   |           1|      7630|
|3     |fifo__GBM2                   |           1|      9758|
|4     |fifo__GBM3                   |           1|     22519|
|5     |fifo__GBM4                   |           1|     24893|
|6     |fifo__GBM5                   |           1|     24814|
|7     |fifo__GBM6                   |           1|     34007|
|8     |fifo__GBM7                   |           1|      8858|
|9     |fifo__GBM8                   |           1|     11027|
|10    |fifo__GBM9                   |           1|     13950|
|11    |fifo__GBM10                  |           1|     27284|
|12    |fifo__GBM11                  |           1|     29505|
|13    |fifo__GBM12                  |           1|     24584|
|14    |fifo__GBM13                  |           1|     30517|
|15    |fifo__GBM14                  |           1|      8381|
|16    |fifo__GBM15                  |           1|     31414|
|17    |b_fifo__GB0                  |           1|   2105639|
|18    |l1_cache__GC0                |           1|      5421|
|19    |proc__GCM0                   |           1|     25516|
|20    |toper_chan_m                 |           4|     31846|
|21    |b_fifo__parameterized0__GBM0 |           1|   2105639|
|22    |fifo__parameterized1__GBM0   |           1|     30093|
|23    |fifo__parameterized1__GBM1   |           1|      7622|
|24    |fifo__parameterized1__GBM2   |           1|      9752|
|25    |fifo__parameterized1__GBM3   |           1|     22169|
|26    |fifo__parameterized1__GBM4   |           1|     24862|
|27    |fifo__parameterized1__GBM5   |           1|     25212|
|28    |fifo__parameterized1__GBM6   |           1|     33584|
|29    |fifo__parameterized1__GBM7   |           1|      8906|
|30    |fifo__parameterized1__GBM8   |           1|     11032|
|31    |fifo__parameterized1__GBM9   |           1|     13947|
|32    |fifo__parameterized1__GBM10  |           1|     26145|
|33    |fifo__parameterized1__GBM11  |           1|     28659|
|34    |fifo__parameterized1__GBM12  |           1|     26096|
|35    |fifo__parameterized1__GBM13  |           1|     31414|
|36    |fifo__parameterized1__GBM14  |           1|     24661|
|37    |fifo__parameterized1__GBM15  |           1|     15083|
|38    |fifo_snp__GB0                |           1|     30093|
|39    |fifo_snp__GB1                |           1|      7622|
|40    |fifo_snp__GB2                |           1|      9747|
|41    |fifo_snp__GB3                |           1|     22168|
|42    |fifo_snp__GB4                |           1|     24867|
|43    |fifo_snp__GB5                |           1|     25213|
|44    |fifo_snp__GB6                |           1|     33597|
|45    |fifo_snp__GB7                |           1|      8480|
|46    |fifo_snp__GB8                |           1|     10591|
|47    |fifo_snp__GB9                |           1|     13581|
|48    |fifo_snp__GB10               |           1|     27701|
|49    |fifo_snp__GB11               |           1|     28712|
|50    |fifo_snp__GB12               |           1|     25760|
|51    |fifo_snp__GB13               |           1|     31414|
|52    |fifo_snp__GB14               |           1|     28346|
|53    |fifo_snp__GB15               |           1|     16497|
|54    |per_write_m__GBM0            |           1|     27243|
|55    |per_write_m__GBM1            |           1|      8519|
|56    |ic__GCB0                     |           1|     41638|
|57    |case__15245__GD              |           1|      8160|
|58    |ic__GCB2                     |           1|     47970|
|59    |ic__GCB3                     |           1|     33632|
|60    |ic__GCB4                     |           1|     18942|
|61    |ic__GCB5                     |           1|     16320|
|62    |ic__GCB6                     |           1|      8054|
|63    |peripheral                   |           3|     20550|
|64    |top__GCB0                    |           1|     34647|
|65    |memory                       |           1|     25815|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 27    
	   2 Input     31 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 38    
	   2 Input      5 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 15    
+---Registers : 
	              512 Bit    Registers := 1072  
	               32 Bit    Registers := 9145  
	               31 Bit    Registers := 9     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 20    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 15244 
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 5620  
+---RAMs : 
	               96 Bit         RAMs := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 4186  
	   4 Input    512 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 35684 
	   4 Input     32 Bit        Muxes := 28    
	   3 Input     32 Bit        Muxes := 26    
	   5 Input     32 Bit        Muxes := 6     
	   2 Input     31 Bit        Muxes := 64    
	   7 Input     31 Bit        Muxes := 2     
	   6 Input     31 Bit        Muxes := 5     
	   4 Input     31 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 15    
	   6 Input     10 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 59962 
	   4 Input      8 Bit        Muxes := 32    
	   3 Input      8 Bit        Muxes := 34    
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 12    
	   7 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 28    
	   6 Input      5 Bit        Muxes := 11    
	   4 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 18    
	  10 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 6     
	   9 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 14    
	   2 Input      3 Bit        Muxes := 19    
	   4 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 4     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 36    
	   7 Input      2 Bit        Muxes := 7     
	   8 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11289 
	   4 Input      1 Bit        Muxes := 199   
	   3 Input      1 Bit        Muxes := 129   
	   5 Input      1 Bit        Muxes := 54    
	   6 Input      1 Bit        Muxes := 60    
	   7 Input      1 Bit        Muxes := 55    
	  13 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 30    
	   9 Input      1 Bit        Muxes := 15    
	  11 Input      1 Bit        Muxes := 25    
	  10 Input      1 Bit        Muxes := 17    
	  12 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 514   
	                8 Bit    Registers := 772   
	                1 Bit    Registers := 260   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2064  
	   2 Input      8 Bit        Muxes := 3108  
	   2 Input      1 Bit        Muxes := 530   
Module b_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 257   
	               32 Bit    Registers := 257   
	                8 Bit    Registers := 772   
	                1 Bit    Registers := 260   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1032  
	   2 Input     32 Bit        Muxes := 1032  
	   2 Input      8 Bit        Muxes := 3108  
	   2 Input      1 Bit        Muxes := 528   
Module arbiter2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module arbiter2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module arbiter2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module l1_cache 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 27    
	                8 Bit    Registers := 35    
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 9     
	   6 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 3     
Module rndgen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module cpu_test_rwt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 11    
	   7 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
Module cpu_test_pwrt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 10    
	   6 Input     31 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 1     
Module arbiter6__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	   2 Input      8 Bit        Muxes := 36    
Module proc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
Module toper_chan_m 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 3     
	               32 Bit    Registers := 18    
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 24    
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   7 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
Module b_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 257   
	               32 Bit    Registers := 257   
	                8 Bit    Registers := 772   
	                1 Bit    Registers := 260   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1032  
	   2 Input     32 Bit        Muxes := 1032  
	   2 Input      8 Bit        Muxes := 3108  
	   2 Input      1 Bit        Muxes := 528   
Module fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 514   
	                8 Bit    Registers := 772   
	                1 Bit    Registers := 260   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2064  
	   2 Input      8 Bit        Muxes := 3108  
	   2 Input      1 Bit        Muxes := 530   
Module fifo_snp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 514   
	                8 Bit    Registers := 772   
	                1 Bit    Registers := 517   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2064  
	   2 Input      8 Bit        Muxes := 3108  
	   2 Input      1 Bit        Muxes := 1048  
Module per_write_m 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 5     
Module msg_fifo_m__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module msg_fifo_m__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module msg_fifo_m__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module msg_fifo_m__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module msg_fifo_m__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module arbiter6__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	   2 Input      8 Bit        Muxes := 36    
Module arbiter6__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	   2 Input      8 Bit        Muxes := 36    
Module arbiter6__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	   2 Input      8 Bit        Muxes := 36    
Module arbiter6__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	   2 Input      8 Bit        Muxes := 36    
Module b_arbiter2 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 4     
	   4 Input    512 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module bmsg_fifo_m__1 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module cache_req_m__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 14    
	                8 Bit    Registers := 21    
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 15    
	  10 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
Module cache_req_m 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 14    
	                8 Bit    Registers := 21    
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 15    
	  10 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
Module arbiter6__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	   2 Input      8 Bit        Muxes := 36    
Module bmsg_fifo_m 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module arbiter6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	   2 Input      8 Bit        Muxes := 36    
Module arbiter2_ack__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module arbiter2_ack__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module arbiter2_ack 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module arbiter6_ack__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 26    
	   2 Input      8 Bit        Muxes := 39    
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module arbiter6_ack 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 26    
	   2 Input      8 Bit        Muxes := 39    
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module per_upreq_m__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module per_upreq_m__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module per_upreq_m__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module per_upreq_m 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module b_arbiter6 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 12    
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 36    
Module arbiter7 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 14    
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 42    
Module wb_m__1 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 5     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
Module wb_m 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 5     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
Module msg_fifo_m 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module ic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 7     
	               32 Bit    Registers := 40    
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 51    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   6 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 77    
	   4 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 13    
	  10 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 4     
Module rndgen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module peripheral 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 12    
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 6     
	   6 Input     31 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	   3 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 2     
Module memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 14    
	               31 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 4     
	   4 Input     31 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
	   4 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 34    
	                8 Bit    Registers := 51    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 160   
	   2 Input      8 Bit        Muxes := 240   
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 58    
Module pwr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 14    
	                8 Bit    Registers := 22    
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module mod_m_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_uart__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 32    
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 32    
Module fifo_uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 32    
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 32    
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
Module uart_peripheral 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "state1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwr_res1_s[val]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwr_res2_s[val]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwr_res2_s[val]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "st" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwr_res2_s[cmd]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snp_mem_req_arbiter/s_ack2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snp_mem_req_arbiter/wb_flag_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snpreq_reg[adr][31] )
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][0]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][1]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][0]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][1]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][2]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][1]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][2]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][3]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][2]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][3]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][4]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][3]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][4]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][5]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][4]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][5]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][6]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][5]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][6]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][7]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][6]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][7]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][8]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][7]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][8]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][9]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][8]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][9]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][10]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][9]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][10]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][11]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][10]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][11]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][12]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][11]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][12]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][13]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][12]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][13]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][14]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][13]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][14]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][15]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][14]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][15]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][16]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][15]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][16]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][17]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][16]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][17]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][18]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][17]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][18]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][19]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][18]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][19]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][20]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][19]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][20]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][21]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][20]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][21]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][22]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][21]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][22]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][23]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][22]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][23]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][24]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][23]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][24]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][25]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][24]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][25]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][26]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][25]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][26]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][27]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][26]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][27]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][28]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][27]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][28]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][29]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][28]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][29]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][30]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][29]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][30]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[adr][31]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][30]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[adr][31]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[adr][31]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[cmd][0]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[cmd][1]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[cmd][0]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][1]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[cmd][1]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[cmd][2]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[cmd][1]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][2]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[cmd][2]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[cmd][3]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[cmd][2]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][3]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[cmd][3]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[cmd][4]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[cmd][3]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][4]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[cmd][4]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[cmd][5]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[cmd][4]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][5]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[cmd][5]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[cmd][6]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[cmd][5]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][6]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req2_reg[cmd][6]' (FDCE) to 'l1_cache__GC0:/snp_c_req2_reg[cmd][7]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/snp_c_req1_reg[cmd][6]' (FDCE) to 'l1_cache__GC0:/snp_c_req1_reg[cmd][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snp_c_req2_reg[cmd][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snp_c_req1_reg[cmd][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snp_c_req1_reg[val] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snp_c_req2_reg[val] )
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][0]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][1]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][2]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][3]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][4]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][5]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][6]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][7]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][8]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][9]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][10]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][11]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][12]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][13]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][14]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][15]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][16]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][17]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][18]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][19]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][20]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Synth 8-3886] merging instance 'l1_cache__GC0:/cpu_res2_reg[adr][21]' (FDCE) to 'l1_cache__GC0:/cpu_res2_reg[cmd][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\cpu_res2_reg[cmd][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\cpu_res2_reg[val] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snp_res_o_reg[cmd][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1_cache__GC0:/\snp_res_o_reg[val] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (per_write_m__GBM1:/wlast_o_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (per_write_m__GBM1:/\wsize_o_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (per_write_m__GBM1:/\wsize_o_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (per_write_m__GBM1:/\wlen_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (per_write_m__GBM1:/\wlen_o_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (per_write_m__GBM1:/\wlen_o_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (per_write_m__GBM1:/\wlen_o_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (per_write_m__GBM1:/\wlen_o_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (per_write_m__GBM1:/\wlen_o_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (per_write_m__GBM1:/\wlen_o_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (per_write_m__GBM1:/\wlen_o_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (per_write_m__GBM1:/i_2/\lp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (per_write_m__GBM1:/i_2/\lp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (per_write_m__GBM1:/i_2/\lp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (per_write_m__GBM1:/i_2/\lp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (per_write_m__GBM1:/i_2/\lp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (interconnecti_262/\st_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[dat][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[adr][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[adr][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[adr][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[adr][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[adr][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[adr][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[adr][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[adr][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_enti_132/\tmp_reg[adr][8] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "t7_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "cpu_req_o[val]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "t7_s" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "st" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cpu_req_o[val]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "rdready_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "bus_res_c0_o[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bus_res_c1_o[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gfx_upres_o[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_upres_o[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_upres_o[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "audio_upres_o[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "per_ack_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O380" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (st_reg[31]) is unused and will be removed from module toper_chan_m.
WARNING: [Synth 8-3332] Sequential element (rlen_o_reg[9]) is unused and will be removed from module toper_chan_m.
WARNING: [Synth 8-3332] Sequential element (rsize_o_reg[9]) is unused and will be removed from module toper_chan_m.
WARNING: [Synth 8-3332] Sequential element (rsize_o_reg[5]) is unused and will be removed from module toper_chan_m.
WARNING: [Synth 8-3332] Sequential element (slot_reg[31]) is unused and will be removed from module toper_chan_m.
INFO: [Synth 8-5546] ROM "uart_upres1[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_upres1[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_write_ack1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_2_in0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rdready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_ack" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "bus_res_mem_to_c0[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bus_res_mem_to_c0[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bus_res_mem_to_c1[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bus_res_mem_to_c1[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gfx_upres1[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gfx_upres1[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dst_eq1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "O1290" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "dst_eq1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dst_eq1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dst_eq1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "audio_upres1[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "audio_upres1[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_upres1[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_upres1[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "s_ack1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dout[val]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_ack1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dout[val]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_ack1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dout[val]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[cmd][7]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[cmd][6]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[cmd][5]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[cmd][4]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[cmd][3]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[cmd][2]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[cmd][1]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[cmd][0]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[tag][7]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[tag][6]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[tag][5]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[tag][4]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[tag][3]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[tag][2]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[tag][1]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[tag][0]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[id][7]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[id][6]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[id][5]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[id][4]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[id][3]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[id][2]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[id][1]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[id][0]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][31]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][30]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][29]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][28]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][27]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][26]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][25]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][24]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][23]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][22]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][21]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][20]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][19]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][18]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][17]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][16]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][15]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][14]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][13]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][12]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][11]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][10]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][9]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][8]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][7]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][6]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][5]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][4]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][3]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][2]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][1]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[adr][0]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][31]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][30]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][29]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][28]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][27]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][26]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][25]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][24]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][23]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][22]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][21]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][20]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][19]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][18]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][17]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][16]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][15]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][14]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][13]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][12]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][11]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][10]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][9]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][8]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][7]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][6]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][5]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][4]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][3]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][2]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][1]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (touart_o_reg[dat][0]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (tousb_o_reg[cmd][7]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (tousb_o_reg[cmd][6]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (tousb_o_reg[cmd][5]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (tousb_o_reg[cmd][4]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (tousb_o_reg[cmd][3]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (tousb_o_reg[cmd][2]) is unused and will be removed from module cache_req_m__1.
WARNING: [Synth 8-3332] Sequential element (tousb_o_reg[cmd][1]) is unused and will be removed from module cache_req_m__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'address_reg' and it is trimmed from '3' to '2' bits. [C:/Users/cao2/AppData/Roaming/Xilinx/Vivado/peripharals/peripharals.srcs/sources_1/imports/2017paper/peripheral.vhd:111]
INFO: [Synth 8-5545] ROM "state1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wready_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rready_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rready_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "st" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "upreq_o[val]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design peripheral has port done_o driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "uart_req_o[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_req_o[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "audio_req_o[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gfx_req_o[val]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gfx_entity/uart_unit/baud_gen_unit/max_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "wready_o" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rready_o" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rready_o" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lp" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ROM_array_reg[0][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ROM_array_reg[0][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ROM_array_reg[0][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:22:27 ; elapsed = 00:29:46 . Memory (MB): peak = 5713.672 ; gain = 5430.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+-----------+----------------------+--------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------+-----------+----------------------+--------------+
|peripheral  | ROM_array_reg | Implied   | 4 x 32               | RAM32M x 6   | 
+------------+---------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |fifo__GBM0                   |           8|     20476|
|2     |fifo__GBM1                   |           3|      1201|
|3     |fifo__GBM2                   |           3|      1531|
|4     |fifo__GBM3                   |           8|     17635|
|5     |fifo__GBM4                   |           8|      4995|
|6     |fifo__GBM5                   |           8|      4344|
|7     |fifo__GBM6                   |           8|     25756|
|8     |fifo__GBM7                   |           3|      1342|
|9     |fifo__GBM8                   |           8|      1738|
|10    |fifo__GBM9                   |           8|      2512|
|11    |fifo__GBM10                  |           8|      5325|
|12    |fifo__GBM11                  |           8|     11582|
|13    |fifo__GBM12                  |           8|      5464|
|14    |fifo__GBM13                  |           8|     12179|
|15    |fifo__GBM14                  |           2|      2627|
|16    |fifo__GBM15                  |           8|     11888|
|17    |b_fifo__GB0                  |           2|   1447882|
|18    |l1_cache__GC0                |           1|      1126|
|19    |proc__GCM0                   |           2|      1279|
|20    |toper_chan_m                 |           4|      5153|
|21    |b_fifo__parameterized0__GBM0 |           2|   1447882|
|22    |fifo__parameterized1__GBM0   |           6|      7573|
|23    |fifo__parameterized1__GBM1   |           6|      1215|
|24    |fifo__parameterized1__GBM2   |           6|      1536|
|25    |fifo__parameterized1__GBM3   |           6|     17692|
|26    |fifo__parameterized1__GBM4   |           6|      4798|
|27    |fifo__parameterized1__GBM5   |           6|      4748|
|28    |fifo__parameterized1__GBM6   |           6|     25468|
|29    |fifo__parameterized1__GBM7   |           6|      1401|
|30    |fifo__parameterized1__GBM8   |           6|      1724|
|31    |fifo__parameterized1__GBM9   |           6|      2123|
|32    |fifo__parameterized1__GBM10  |           6|      5179|
|33    |fifo__parameterized1__GBM11  |           6|     11409|
|34    |fifo__parameterized1__GBM12  |           6|      4411|
|35    |fifo__parameterized1__GBM13  |           6|     11888|
|36    |fifo__parameterized1__GBM14  |           6|     10708|
|37    |fifo__parameterized1__GBM15  |           6|      3497|
|38    |fifo_snp__GB0                |           1|      7997|
|39    |fifo_snp__GB1                |           1|      1199|
|40    |fifo_snp__GB2                |           1|      1530|
|41    |fifo_snp__GB3                |           1|     17692|
|42    |fifo_snp__GB4                |           1|      4769|
|43    |fifo_snp__GB5                |           1|      4003|
|44    |fifo_snp__GB6                |           1|     25468|
|45    |fifo_snp__GB7                |           1|      1335|
|46    |fifo_snp__GB8                |           1|      1664|
|47    |fifo_snp__GB9                |           1|      2135|
|48    |fifo_snp__GB10               |           1|      4368|
|49    |fifo_snp__GB11               |           1|     11749|
|50    |fifo_snp__GB12               |           1|      5335|
|51    |fifo_snp__GB13               |           1|     11888|
|52    |fifo_snp__GB14               |           1|     10591|
|53    |fifo_snp__GB15               |           1|      4902|
|54    |per_write_m__GBM0            |           4|      4967|
|55    |per_write_m__GBM1            |           4|       357|
|56    |ic__GCB0                     |           1|      7710|
|57    |case__15245__GD              |           1|       567|
|58    |ic__GCB2                     |           1|      6130|
|59    |ic__GCB3                     |           1|     26655|
|60    |ic__GCB4                     |           1|       130|
|61    |ic__GCB5                     |           1|      1134|
|62    |ic__GCB6                     |           1|       516|
|63    |peripheral                   |           3|      1522|
|64    |top__GCB0                    |           1|     10490|
|65    |memory                       |           1|      1656|
|66    |l1_cache__GC0__1             |           1|      1226|
|67    |fifo__GBM14__1               |           2|        42|
|68    |fifo__GBM14__2               |           1|        75|
|69    |fifo__GBM14__3               |           1|       382|
|70    |fifo__GBM14__4               |           1|       382|
|71    |fifo__GBM14__5               |           1|       877|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:23:58 ; elapsed = 00:31:18 . Memory (MB): peak = 5713.672 ; gain = 5430.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:30:37 ; elapsed = 00:37:55 . Memory (MB): peak = 5713.672 ; gain = 5430.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |fifo__GBM0                     |           2|     20476|
|2     |fifo__GBM1                     |           2|      1201|
|3     |fifo__GBM2                     |           2|      1531|
|4     |fifo__GBM5                     |           2|      4344|
|5     |fifo__GBM7                     |           2|      1342|
|6     |fifo__GBM11                    |           2|     11582|
|7     |fifo__GBM13                    |           2|     12179|
|8     |fifo__GBM15                    |           2|     11888|
|9     |b_fifo__GB0                    |           2|       175|
|10    |l1_cache__GC0                  |           1|       490|
|11    |proc__GCM0                     |           1|      1126|
|12    |toper_chan_m                   |           1|       319|
|13    |b_fifo__parameterized0__GBM0   |           2|        78|
|14    |fifo__parameterized1__GBM7     |           2|      1401|
|15    |fifo__parameterized1__GBM13    |           2|     11888|
|16    |fifo__parameterized1__GBM15    |           1|       627|
|17    |fifo_snp__GB11                 |           1|      3616|
|18    |fifo_snp__GB14                 |           1|      2787|
|19    |fifo_snp__GB15                 |           1|       349|
|20    |per_write_m__GBM0              |           1|       571|
|21    |per_write_m__GBM1              |           2|       115|
|22    |ic__GCB0                       |           1|       717|
|23    |ic__GCB2                       |           1|      2205|
|24    |ic__GCB3                       |           1|       142|
|25    |ic__GCB6                       |           1|       175|
|26    |peripheral                     |           1|       777|
|27    |top__GCB0                      |           1|      9413|
|28    |memory                         |           1|       615|
|29    |l1_cache__GC0__1               |           1|       491|
|30    |fifo__GBM14__2                 |           1|        75|
|31    |fifo__GBM14__3                 |           1|       350|
|32    |fifo__GBM14__4                 |           1|       350|
|33    |fifo__GBM14__5                 |           1|       220|
|34    |toper_chan_m__1                |           1|       230|
|35    |toper_chan_m__2                |           1|       228|
|36    |toper_chan_m__3                |           1|       238|
|37    |per_write_m__GBM0__1           |           2|        60|
|38    |peripheral__1                  |           1|       777|
|39    |peripheral__2                  |           1|       777|
|40    |fifo__GBM12__1                 |           2|      5464|
|41    |fifo__GBM9__1                  |           2|      2512|
|42    |fifo__GBM8__1                  |           2|      1738|
|43    |proc__GCM0__1                  |           1|      1140|
|44    |per_write_m__GBM1__1           |           1|       332|
|45    |fifo__parameterized1__GBM15__1 |           2|      3494|
|46    |fifo__parameterized1__GBM12__1 |           2|      4411|
|47    |fifo__parameterized1__GBM10__1 |           2|      5179|
|48    |fifo__parameterized1__GBM9__1  |           2|      2123|
|49    |fifo__parameterized1__GBM8__1  |           2|      1724|
|50    |fifo__parameterized1__GBM6__1  |           2|     25468|
|51    |fifo__parameterized1__GBM5__2  |           2|      4748|
|52    |fifo__parameterized1__GBM4__2  |           2|      4798|
|53    |fifo__parameterized1__GBM3__2  |           2|     17692|
|54    |fifo__parameterized1__GBM2__2  |           2|      1536|
|55    |fifo__parameterized1__GBM1__2  |           2|      1215|
|56    |fifo__parameterized1__GBM0__2  |           2|      7573|
|57    |fifo__parameterized1__GBM15__2 |           2|      2109|
|58    |fifo__parameterized1__GBM14__2 |           2|     10708|
|59    |fifo__parameterized1__GBM11__2 |           2|     11409|
|60    |fifo__parameterized1__GBM15__3 |           1|      2109|
|61    |top_GT0                        |           1|     31081|
|62    |top_GT1                        |           1|        32|
|63    |top_GT2                        |           1|     25225|
|64    |top_GT0__2                     |           1|     31081|
|65    |top_GT1__1                     |           1|        32|
|66    |top_GT2__1                     |           1|     25061|
|67    |top_GT0__3                     |           1|       175|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:32:18 ; elapsed = 00:39:34 . Memory (MB): peak = 5713.672 ; gain = 5430.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |fifo__GBM0                     |           2|      6832|
|2     |fifo__GBM11                    |           2|      5786|
|3     |fifo__GBM13                    |           2|      5845|
|4     |fifo__GBM15                    |           2|      5937|
|5     |fifo__parameterized1__GBM13    |           2|      5937|
|6     |fifo__parameterized1__GBM6__1  |           2|      9584|
|7     |fifo__parameterized1__GBM3__2  |           2|      6992|
|8     |fifo__parameterized1__GBM14__2 |           2|      4820|
|9     |fifo__parameterized1__GBM11__2 |           2|      5538|
|10    |top_GT0                        |           1|     13400|
|11    |top_GT2                        |           1|     11861|
|12    |top_GT0__2                     |           1|     13400|
|13    |top_GT2__1                     |           1|     11927|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:32:54 ; elapsed = 00:40:10 . Memory (MB): peak = 5713.672 ; gain = 5430.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:32:55 ; elapsed = 00:40:11 . Memory (MB): peak = 5713.672 ; gain = 5430.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:33:17 ; elapsed = 00:40:33 . Memory (MB): peak = 5713.672 ; gain = 5430.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:33:17 ; elapsed = 00:40:33 . Memory (MB): peak = 5713.672 ; gain = 5430.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:33:31 ; elapsed = 00:40:46 . Memory (MB): peak = 5713.672 ; gain = 5430.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:33:31 ; elapsed = 00:40:47 . Memory (MB): peak = 5713.672 ; gain = 5430.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   383|
|3     |LUT1   |  1279|
|4     |LUT2   |  4395|
|5     |LUT3   | 15090|
|6     |LUT4   |  6573|
|7     |LUT5   | 16255|
|8     |LUT6   | 50910|
|9     |MUXF7  |  5729|
|10    |MUXF8  |  1960|
|11    |FDCE   |   991|
|12    |FDPE   |    44|
|13    |FDRE   | 57245|
|14    |FDSE   |    11|
|15    |LD     |     2|
|16    |IBUF   |     2|
|17    |OBUF   |     1|
|18    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+------------------------+-------+
|      |Instance                  |Module                  |Cells  |
+------+--------------------------+------------------------+-------+
|1     |top                       |                        | 160873|
|2     |  audio_entity            |peripheral              |    478|
|3     |  gfx_entity              |uart_peripheral         |    641|
|4     |    uart_unit             |uart                    |    566|
|5     |      baud_gen_unit       |mod_m_counter           |     21|
|6     |      fifo_rx_unit        |fifo_uart               |     37|
|7     |      fifo_tx_unit        |fifo_uart_39            |    450|
|8     |      uart_rx_unit        |uart_rx                 |     23|
|9     |      uart_tx_unit        |uart_tx                 |     35|
|10    |  interconnect            |ic                      |  77265|
|11    |    audio_fifo            |fifo__parameterized1    |    846|
|12    |    audio_fifo_p          |msg_fifo_m              |      5|
|13    |    audio_upreq_m         |per_upreq_m             |      9|
|14    |    audio_upres_arbiter   |arbiter6_11             |     10|
|15    |    audio_write_p         |per_write_m             |    122|
|16    |    c0_req_fifo_p         |msg_fifo_m_12           |    199|
|17    |    c1_req_fifo_p         |msg_fifo_m_13           |    199|
|18    |    cache0_req_fifo       |fifo__parameterized1_14 |  36129|
|19    |    cache0_req_m          |cache_req_m             |    241|
|20    |    cache1_req_fifo       |fifo__parameterized1_15 |  36130|
|21    |    cache1_req_m          |cache_req_m_16          |    230|
|22    |    gfx_upreq_m           |per_upreq_m_17          |      6|
|23    |    gfx_upres_arbiter     |arbiter6_18             |     11|
|24    |    gfx_write_p           |per_write_m_19          |    216|
|25    |    per_upreq_arbiter     |arbiter6_20             |      9|
|26    |    pwr_req_arbiter       |arbiter6_21             |     45|
|27    |    toaudio_arbiter       |arbiter2_ack            |     14|
|28    |    toaudio_chan_p        |toper_chan_m            |     68|
|29    |    togfx_arbiter         |arbiter6_ack            |    119|
|30    |    togfx_chan_p          |toper_chan_m_22         |    145|
|31    |    tomem_arbiter         |arbiter6_ack_23         |     68|
|32    |    toproc0_res_arbiter   |arbiter7                |     10|
|33    |    toproc1_res_arbiter   |b_arbiter6              |     15|
|34    |    touart_arbiter        |arbiter2_ack_24         |     14|
|35    |    touart_chan_p         |toper_chan_m_25         |     87|
|36    |    tousb_arbiter         |arbiter2_ack_26         |     14|
|37    |    tousb_chan_p          |toper_chan_m_27         |     80|
|38    |    uart_fifo             |fifo__parameterized1_28 |    846|
|39    |    uart_fifo_p           |msg_fifo_m_29           |      5|
|40    |    uart_upreq_m          |per_upreq_m_30          |      9|
|41    |    uart_upres_arbiter    |arbiter6_31             |      3|
|42    |    uart_write_p          |per_write_m_32          |    132|
|43    |    usb_fifo              |fifo__parameterized1_33 |    846|
|44    |    usb_fifo_p            |msg_fifo_m_34           |      5|
|45    |    usb_upreq_m           |per_upreq_m_35          |     10|
|46    |    usb_upres_arbiter     |arbiter6_36             |      7|
|47    |    usb_write_p           |per_write_m_37          |    122|
|48    |    wb0_m                 |wb_m                    |      3|
|49    |    wb1_m                 |wb_m_38                 |      3|
|50    |  mem                     |memory                  |    477|
|51    |  power                   |pwr                     |   1859|
|52    |    pwr_req_fifo          |fifo__parameterized0    |   1730|
|53    |  proc0_e                 |proc                    |  39641|
|54    |    cache_ent             |l1_cache_3              |  38978|
|55    |      cpu_req_fifo        |fifo_8                  |  38646|
|56    |      snp_mem_req_arbiter |arbiter2_9              |      5|
|57    |      ureq_fifo           |fifo_10                 |     74|
|58    |    cpu_req_arbiter       |arbiter6_4              |     46|
|59    |    pwrt_ent              |cpu_test_pwrt_5         |    200|
|60    |    rwt_ent               |cpu_test_rwt_6          |    417|
|61    |      rndgen_ent          |rndgen_7                |     70|
|62    |  proc1_e                 |proc_0                  |  39512|
|63    |    cache_ent             |l1_cache                |  38841|
|64    |      cpu_req_fifo        |fifo                    |  38573|
|65    |      snp_mem_req_arbiter |arbiter2                |      5|
|66    |    cpu_req_arbiter       |arbiter6                |     47|
|67    |    pwrt_ent              |cpu_test_pwrt           |    203|
|68    |    rwt_ent               |cpu_test_rwt            |    421|
|69    |      rndgen_ent          |rndgen                  |     70|
|70    |  uart_entity             |peripheral_1            |    476|
|71    |  usb_entity              |peripheral_2            |    478|
+------+--------------------------+------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:33:31 ; elapsed = 00:40:47 . Memory (MB): peak = 5713.672 ; gain = 5430.313
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 56066 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:27:50 ; elapsed = 00:36:48 . Memory (MB): peak = 5713.672 ; gain = 1352.945
Synthesis Optimization Complete : Time (s): cpu = 00:33:31 ; elapsed = 00:41:01 . Memory (MB): peak = 5713.672 ; gain = 5430.313
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 387 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

537 Infos, 553 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:34:01 ; elapsed = 00:41:30 . Memory (MB): peak = 5713.672 ; gain = 5439.355
INFO: [Common 17-1381] The checkpoint 'C:/Users/cao2/Desktop/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soci-master-af9a83b1cf7c69a17bf7ed9f1c24942b5f6e0618/soc_ic/soc_ic.runs/synth_2/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 5713.672 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.902 . Memory (MB): peak = 5713.672 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 26 13:04:05 2017...
