#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024866713ae0 .scope module, "nano_sc_system" "nano_sc_system" 2 10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 7 "seg";
    .port_info 1 /OUTPUT 4 "an";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 12 "sw";
v000002486677caf0_0 .net "an", 3 0, L_00000248667d64e0;  1 drivers
o0000024866733208 .functor BUFZ 1, C4<z>; HiZ drive
v000002486677b330_0 .net "clk", 0 0, o0000024866733208;  0 drivers
v000002486677b290_0 .var "clock", 0 0;
v000002486677ceb0_0 .net "d_address", 31 0, L_000002486670dbb0;  1 drivers
RS_0000024866731708 .resolv tri, L_00000248667d55e0, L_00000248667d6940;
v000002486677cd70_0 .net8 "d_data", 31 0, RS_0000024866731708;  2 drivers
L_000002486677d468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002486677c190_0 .net "dp", 0 0, L_000002486677d468;  1 drivers
v000002486677b650_0 .net "mem_wr", 0 0, v00000248667062f0_0;  1 drivers
v000002486677c050_0 .var "nreset", 0 0;
v000002486677c870_0 .net "p_address", 31 0, L_000002486670e400;  1 drivers
v000002486677b510_0 .net "p_data", 31 0, L_000002486670e5c0;  1 drivers
v000002486677bbf0_0 .net "seg", 6 0, L_000002486670e010;  1 drivers
o0000024866732f08 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v000002486677b6f0_0 .net "sw", 11 0, o0000024866732f08;  0 drivers
L_00000248667d6300 .part L_000002486670e400, 2, 16;
L_00000248667d69e0 .part L_000002486670dbb0, 0, 16;
S_0000024866689df0 .scope begin, "CLOCK" "CLOCK" 2 42, 2 42 0, S_0000024866713ae0;
 .timescale -9 -12;
S_0000024866689f80 .scope module, "CPU" "nanocpu" 2 24, 3 9 0, S_0000024866713ae0;
 .timescale -8 -8;
    .port_info 0 /OUTPUT 32 "p_address";
    .port_info 1 /INPUT 32 "p_data";
    .port_info 2 /OUTPUT 32 "d_address";
    .port_info 3 /INOUT 32 "d_data";
    .port_info 4 /OUTPUT 1 "mem_wr";
    .port_info 5 /INPUT 1 "clock";
    .port_info 6 /INPUT 1 "nreset";
L_000002486670d9f0 .functor BUFZ 32, L_000002486670e390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002486670e400 .functor BUFZ 32, v0000024866773820_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002486670e390 .functor BUFZ 32, L_000002486670e5c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002486670dbb0 .functor BUFZ 32, v0000024866706390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002486670d8a0 .functor BUFZ 32, RS_0000024866731708, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002486670dfa0 .functor NOT 1, v0000024866706bb0_0, C4<0>, C4<0>, C4<0>;
v000002486672de20_0 .net "A", 31 0, L_000002486670dc20;  1 drivers
v000002486672d1a0_0 .net "B", 31 0, L_000002486670dc90;  1 drivers
v000002486672c660_0 .net "B_selected", 31 0, L_00000248667d6d00;  1 drivers
L_000002486677d078 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002486672d2e0_0 .net/2u *"_ivl_16", 3 0, L_000002486677d078;  1 drivers
v000002486672d600_0 .net *"_ivl_32", 31 0, L_00000248667d6800;  1 drivers
L_000002486677d1e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002486672d380_0 .net *"_ivl_35", 30 0, L_000002486677d1e0;  1 drivers
L_000002486677d228 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002486672db00_0 .net/2u *"_ivl_36", 31 0, L_000002486677d228;  1 drivers
v000002486672c5c0_0 .net *"_ivl_38", 0 0, L_00000248667d50e0;  1 drivers
o0000024866731648 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000002486672d880_0 name=_ivl_40
v000002486672d920_0 .net *"_ivl_7", 31 0, L_000002486670d9f0;  1 drivers
v000002486672dba0_0 .net "addr", 25 0, L_000002486677c730;  1 drivers
v000002486672dc40_0 .net "addr_zeroext", 29 0, L_000002486677c410;  1 drivers
v000002486672dec0_0 .net "alu_ops", 2 0, v0000024866707150_0;  1 drivers
v000002486672e140_0 .var "c_flag", 0 0;
v000002486672e000_0 .net "c_new", 0 0, v0000024866705990_0;  1 drivers
v000002486672c700_0 .net "clock", 0 0, v000002486677b290_0;  1 drivers
v000002486672c7a0_0 .net "d_address", 31 0, L_000002486670dbb0;  alias, 1 drivers
v0000024866773a00_0 .net8 "d_data", 31 0, RS_0000024866731708;  alias, 2 drivers
v0000024866772880_0 .net "data_M", 31 0, L_000002486670d8a0;  1 drivers
v0000024866772f60_0 .net "data_S", 31 0, v0000024866706390_0;  1 drivers
v0000024866773000_0 .net "data_selected", 31 0, L_00000248667d5ea0;  1 drivers
v0000024866772d80_0 .net "ext_ops", 1 0, v0000024866706250_0;  1 drivers
v0000024866772100_0 .net "imm", 15 0, L_000002486677bf10;  1 drivers
v00000248667730a0_0 .net "imm_ext", 31 0, v00000248666f74d0_0;  1 drivers
v0000024866772600_0 .net "instruction", 31 0, L_000002486670e390;  1 drivers
v00000248667731e0_0 .net "mem_wr", 0 0, v00000248667062f0_0;  alias, 1 drivers
v0000024866772060_0 .net "nreset", 0 0, v000002486677c050_0;  1 drivers
v0000024866773b40_0 .net "opcode", 5 0, L_000002486677b0b0;  1 drivers
v00000248667735a0_0 .net "p_address", 31 0, L_000002486670e400;  alias, 1 drivers
v0000024866772560_0 .net "p_data", 31 0, L_000002486670e5c0;  alias, 1 drivers
v0000024866773820_0 .var "pc", 31 0;
v00000248667721a0_0 .net "pc_add", 29 0, L_000002486677b790;  1 drivers
v0000024866772740_0 .net "pc_add_b", 29 0, L_000002486677c0f0;  1 drivers
v0000024866773140_0 .net "pc_cout", 0 0, L_000002486677c910;  1 drivers
v0000024866773aa0_0 .net "pc_new", 29 0, L_000002486677bc90;  1 drivers
v0000024866772920_0 .net "rd", 4 0, L_000002486677b470;  1 drivers
v0000024866773780_0 .net "reg_wr", 0 0, v0000024866706bb0_0;  1 drivers
v0000024866773dc0_0 .net "reserved", 10 0, L_000002486677be70;  1 drivers
v0000024866772b00_0 .net "rs", 4 0, L_000002486677b970;  1 drivers
v0000024866773500_0 .net "rt", 4 0, L_000002486677b3d0;  1 drivers
v00000248667727e0_0 .net "rw", 4 0, L_00000248667d5860;  1 drivers
v0000024866773280_0 .net "sel_addpc", 0 0, v0000024866707290_0;  1 drivers
v00000248667729c0_0 .net "sel_b", 0 0, v0000024866705670_0;  1 drivers
v0000024866772240_0 .net "sel_data", 0 0, v0000024866705710_0;  1 drivers
v00000248667722e0_0 .net "sel_pc", 0 0, v00000248666f6e90_0;  1 drivers
v0000024866773320_0 .net "sel_wr", 0 0, v00000248666f7bb0_0;  1 drivers
v0000024866772a60_0 .var "z_flag", 0 0;
v0000024866772ba0_0 .net "z_new", 0 0, L_00000248667d6580;  1 drivers
L_000002486677b0b0 .part L_000002486670d9f0, 26, 6;
L_000002486677b970 .part L_000002486670d9f0, 21, 5;
L_000002486677b3d0 .part L_000002486670d9f0, 16, 5;
L_000002486677b470 .part L_000002486670d9f0, 11, 5;
L_000002486677be70 .part L_000002486670d9f0, 0, 11;
L_000002486677bf10 .part L_000002486670e390, 0, 16;
L_000002486677c730 .part L_000002486670e390, 0, 26;
L_000002486677c410 .concat [ 26 4 0 0], L_000002486677c730, L_000002486677d078;
L_000002486677c5f0 .part v0000024866773820_0, 2, 30;
L_000002486677c690 .part v00000248666f74d0_0, 0, 30;
L_00000248667d6800 .concat [ 1 31 0 0], v00000248667062f0_0, L_000002486677d1e0;
L_00000248667d50e0 .cmp/eq 32, L_00000248667d6800, L_000002486677d228;
L_00000248667d55e0 .functor MUXZ 32, o0000024866731648, L_000002486670dc90, L_00000248667d50e0, C4<>;
S_00000248666b7dd0 .scope module, "ALU" "alu" 3 94, 4 9 0, S_0000024866689f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "S";
    .port_info 1 /OUTPUT 1 "z";
    .port_info 2 /OUTPUT 1 "Cout";
    .port_info 3 /INPUT 32 "A";
    .port_info 4 /INPUT 32 "B";
    .port_info 5 /INPUT 1 "Cin";
    .port_info 6 /INPUT 3 "alu_ops";
v0000024866706610_0 .net "A", 31 0, L_000002486670dc20;  alias, 1 drivers
v0000024866707470_0 .net "B", 31 0, L_00000248667d6d00;  alias, 1 drivers
v0000024866706570_0 .net "Cin", 0 0, v000002486672e140_0;  1 drivers
v0000024866705990_0 .var "Cout", 0 0;
v0000024866706390_0 .var "S", 31 0;
v00000248667058f0_0 .net "alu_ops", 2 0, v0000024866707150_0;  alias, 1 drivers
v0000024866705e90_0 .net "z", 0 0, L_00000248667d6580;  alias, 1 drivers
E_00000248666f1df0 .event anyedge, v00000248667058f0_0, v0000024866707470_0, v0000024866706610_0;
L_00000248667d6580 .reduce/nor v0000024866706390_0;
S_00000248666b7f60 .scope module, "CONTROLUNIT" "control" 3 96, 5 10 0, S_0000024866689f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sel_pc";
    .port_info 1 /OUTPUT 1 "sel_addpc";
    .port_info 2 /OUTPUT 1 "sel_wr";
    .port_info 3 /OUTPUT 1 "sel_b";
    .port_info 4 /OUTPUT 1 "sel_data";
    .port_info 5 /OUTPUT 1 "reg_wr";
    .port_info 6 /OUTPUT 1 "mem_wr";
    .port_info 7 /OUTPUT 2 "ext_ops";
    .port_info 8 /OUTPUT 3 "alu_ops";
    .port_info 9 /INPUT 6 "opcode";
    .port_info 10 /INPUT 11 "reserved";
    .port_info 11 /INPUT 1 "z_flag";
P_0000024866698eb0 .param/l "ADD" 1 5 40, C4<000001>;
P_0000024866698ee8 .param/l "ALU" 1 5 37, C4<000001>;
P_0000024866698f20 .param/l "BEQ" 1 5 43, C4<100100>;
P_0000024866698f58 .param/l "JMP" 1 5 44, C4<110000>;
P_0000024866698f90 .param/l "LW" 1 5 41, C4<011000>;
P_0000024866698fc8 .param/l "ORI" 1 5 38, C4<010000>;
P_0000024866699000 .param/l "ORUI" 1 5 39, C4<010001>;
P_0000024866699038 .param/l "SW" 1 5 42, C4<011100>;
L_000002486670e2b0 .functor OR 1, L_00000248667d5e00, L_00000248667d5ae0, C4<0>, C4<0>;
L_000002486677d300 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024866705fd0_0 .net/2u *"_ivl_18", 5 0, L_000002486677d300;  1 drivers
v00000248667066b0_0 .net *"_ivl_20", 0 0, L_00000248667d5e00;  1 drivers
L_000002486677d348 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0000024866706a70_0 .net/2u *"_ivl_22", 10 0, L_000002486677d348;  1 drivers
v0000024866706110_0 .net *"_ivl_24", 0 0, L_00000248667d5ae0;  1 drivers
v00000248667061b0_0 .net *"_ivl_27", 0 0, L_000002486670e2b0;  1 drivers
v0000024866707150_0 .var "alu_ops", 2 0;
v0000024866706250_0 .var "ext_ops", 1 0;
v00000248667062f0_0 .var "mem_wr", 0 0;
v0000024866707330_0 .net "opcode", 5 0, L_000002486677b0b0;  alias, 1 drivers
v0000024866706bb0_0 .var "reg_wr", 0 0;
v00000248667071f0_0 .net "reserved", 10 0, L_000002486677be70;  alias, 1 drivers
v0000024866707290_0 .var "sel_addpc", 0 0;
v0000024866705670_0 .var "sel_b", 0 0;
v0000024866705710_0 .var "sel_data", 0 0;
v00000248666f6e90_0 .var "sel_pc", 0 0;
v00000248666f7bb0_0 .var "sel_wr", 0 0;
v00000248666f6670_0 .net "z_flag", 0 0, L_00000248667d6580;  alias, 1 drivers
E_00000248666f12b0 .event anyedge, L_000002486670e2b0;
E_00000248666f1930 .event anyedge, v0000024866707330_0;
E_00000248666f1970 .event anyedge, v0000024866705e90_0, v0000024866707330_0;
L_00000248667d5e00 .cmp/ne 6, L_000002486677b0b0, L_000002486677d300;
L_00000248667d5ae0 .cmp/ne 11, L_000002486677be70, L_000002486677d348;
S_0000024866699080 .scope module, "EXTENDER" "extender" 3 64, 6 10 0, S_0000024866689f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "data32";
    .port_info 1 /INPUT 16 "data16";
    .port_info 2 /INPUT 2 "ext_ops";
v00000248666f6ad0_0 .net "data16", 15 0, L_000002486677bf10;  alias, 1 drivers
v00000248666f74d0_0 .var "data32", 31 0;
v00000248666f6b70_0 .net "ext_ops", 1 0, v0000024866706250_0;  alias, 1 drivers
E_00000248666f1e30 .event anyedge, v00000248666f6ad0_0, v0000024866706250_0;
S_000002486668b6a0 .scope module, "MUXADDPC" "mux2_1" 3 46, 7 9 0, S_0000024866689f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 30 "out";
    .port_info 1 /INPUT 30 "in0";
    .port_info 2 /INPUT 30 "in1";
    .port_info 3 /INPUT 1 "sel";
P_00000248666f1430 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000011110>;
L_000002486677d198 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248666f6fd0_0 .net "in0", 29 0, L_000002486677d198;  1 drivers
v00000248666f7070_0 .net "in1", 29 0, L_000002486677c690;  1 drivers
v00000248666f7610_0 .net "out", 29 0, L_000002486677c0f0;  alias, 1 drivers
v00000248666f6170_0 .net "sel", 0 0, v0000024866707290_0;  alias, 1 drivers
L_000002486677c0f0 .functor MUXZ 30, L_000002486677d198, L_000002486677c690, v0000024866707290_0, C4<>;
S_000002486668b830 .scope module, "MUXB" "mux2_1" 3 93, 7 9 0, S_0000024866689f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /INPUT 1 "sel";
P_00000248666f1470 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000100000>;
v00000248666f77f0_0 .net "in0", 31 0, L_000002486670dc90;  alias, 1 drivers
v00000248666f7a70_0 .net "in1", 31 0, v00000248666f74d0_0;  alias, 1 drivers
v00000248666f6850_0 .net "out", 31 0, L_00000248667d6d00;  alias, 1 drivers
v00000248666f6030_0 .net "sel", 0 0, v0000024866705670_0;  alias, 1 drivers
L_00000248667d6d00 .functor MUXZ 32, L_000002486670dc90, v00000248666f74d0_0, v0000024866705670_0, C4<>;
S_00000248666bb790 .scope module, "MUXDATA" "mux2_1" 3 92, 7 9 0, S_0000024866689f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /INPUT 1 "sel";
P_00000248666f19b0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000100000>;
v00000248666f7ed0_0 .net "in0", 31 0, v0000024866706390_0;  alias, 1 drivers
v00000248666f6350_0 .net "in1", 31 0, L_000002486670d8a0;  alias, 1 drivers
v00000248666f6210_0 .net "out", 31 0, L_00000248667d5ea0;  alias, 1 drivers
v00000248666f6490_0 .net "sel", 0 0, v0000024866705710_0;  alias, 1 drivers
L_00000248667d5ea0 .functor MUXZ 32, v0000024866706390_0, L_000002486670d8a0, v0000024866705710_0, C4<>;
S_00000248666bb920 .scope module, "MUXRW" "mux2_1" 3 90, 7 9 0, S_0000024866689f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "out";
    .port_info 1 /INPUT 5 "in0";
    .port_info 2 /INPUT 5 "in1";
    .port_info 3 /INPUT 1 "sel";
P_00000248666f1f70 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000000101>;
v00000248666e4e00_0 .net "in0", 4 0, L_000002486677b470;  alias, 1 drivers
v00000248666e4b80_0 .net "in1", 4 0, L_000002486677b3d0;  alias, 1 drivers
v00000248666e4400_0 .net "out", 4 0, L_00000248667d5860;  alias, 1 drivers
v000002486672ce80_0 .net "sel", 0 0, v00000248666f7bb0_0;  alias, 1 drivers
L_00000248667d5860 .functor MUXZ 5, L_000002486677b470, L_000002486677b3d0, v00000248666f7bb0_0, C4<>;
S_00000248666c4c50 .scope module, "MUXSELPC" "mux2_1" 3 47, 7 9 0, S_0000024866689f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 30 "out";
    .port_info 1 /INPUT 30 "in0";
    .port_info 2 /INPUT 30 "in1";
    .port_info 3 /INPUT 1 "sel";
P_00000248666f1e70 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000011110>;
v000002486672da60_0 .net "in0", 29 0, L_000002486677b790;  alias, 1 drivers
v000002486672cd40_0 .net "in1", 29 0, L_000002486677c410;  alias, 1 drivers
v000002486672c520_0 .net "out", 29 0, L_000002486677bc90;  alias, 1 drivers
v000002486672cca0_0 .net "sel", 0 0, v00000248666f6e90_0;  alias, 1 drivers
L_000002486677bc90 .functor MUXZ 30, L_000002486677b790, L_000002486677c410, v00000248666f6e90_0, C4<>;
S_00000248666c4de0 .scope module, "PCADDER" "adder" 3 45, 8 9 0, S_0000024866689f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 30 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 30 "A";
    .port_info 3 /INPUT 30 "B";
    .port_info 4 /INPUT 1 "Cin";
P_00000248666f1cb0 .param/l "WIDTH" 0 8 10, +C4<00000000000000000000000000011110>;
v000002486672df60_0 .net "A", 29 0, L_000002486677c5f0;  1 drivers
v000002486672c3e0_0 .net "B", 29 0, L_000002486677c0f0;  alias, 1 drivers
L_000002486677d150 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002486672cf20_0 .net "Cin", 0 0, L_000002486677d150;  1 drivers
v000002486672d420_0 .net "Cout", 0 0, L_000002486677c910;  alias, 1 drivers
v000002486672d240_0 .net "S", 29 0, L_000002486677b790;  alias, 1 drivers
L_000002486677d108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002486672cde0_0 .net *"_ivl_10", 0 0, L_000002486677d108;  1 drivers
v000002486672c340_0 .net *"_ivl_11", 30 0, L_000002486677ccd0;  1 drivers
L_000002486677d4b0 .functor BUFT 1, C4<0000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002486672d4c0_0 .net *"_ivl_13", 30 0, L_000002486677d4b0;  1 drivers
v000002486672c840_0 .net *"_ivl_17", 30 0, L_000002486677b8d0;  1 drivers
v000002486672d560_0 .net *"_ivl_3", 30 0, L_000002486677bfb0;  1 drivers
L_000002486677d0c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002486672cfc0_0 .net *"_ivl_6", 0 0, L_000002486677d0c0;  1 drivers
v000002486672c480_0 .net *"_ivl_7", 30 0, L_000002486677cc30;  1 drivers
L_000002486677c910 .part L_000002486677b8d0, 30, 1;
L_000002486677b790 .part L_000002486677b8d0, 0, 30;
L_000002486677bfb0 .concat [ 30 1 0 0], L_000002486677c5f0, L_000002486677d0c0;
L_000002486677cc30 .concat [ 30 1 0 0], L_000002486677c0f0, L_000002486677d108;
L_000002486677ccd0 .arith/sum 31, L_000002486677bfb0, L_000002486677cc30;
L_000002486677b8d0 .arith/sum 31, L_000002486677ccd0, L_000002486677d4b0;
S_00000248666b2420 .scope module, "REGFILE" "regfile" 3 91, 9 9 0, S_0000024866689f80;
 .timescale -8 -8;
    .port_info 0 /OUTPUT 32 "A";
    .port_info 1 /OUTPUT 32 "B";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 5 "ra";
    .port_info 4 /INPUT 5 "rb";
    .port_info 5 /INPUT 5 "rw";
    .port_info 6 /INPUT 1 "nwr";
    .port_info 7 /INPUT 1 "clock";
L_000002486670dc20 .functor BUFZ 32, L_00000248667d5680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002486670dc90 .functor BUFZ 32, L_00000248667d5220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002486672dce0_0 .net "A", 31 0, L_000002486670dc20;  alias, 1 drivers
v000002486672c8e0_0 .net "B", 31 0, L_000002486670dc90;  alias, 1 drivers
v000002486672d9c0_0 .net *"_ivl_0", 31 0, L_00000248667d5680;  1 drivers
v000002486672cc00_0 .net *"_ivl_10", 6 0, L_00000248667d6ee0;  1 drivers
L_000002486677d2b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002486672dd80_0 .net *"_ivl_13", 1 0, L_000002486677d2b8;  1 drivers
v000002486672cb60_0 .net *"_ivl_2", 6 0, L_00000248667d5a40;  1 drivers
L_000002486677d270 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002486672d740_0 .net *"_ivl_5", 1 0, L_000002486677d270;  1 drivers
v000002486672d100_0 .net *"_ivl_8", 31 0, L_00000248667d5220;  1 drivers
v000002486672c980_0 .net "clock", 0 0, v000002486677b290_0;  alias, 1 drivers
v000002486672e1e0_0 .net "data", 31 0, L_00000248667d5ea0;  alias, 1 drivers
v000002486672d6a0_0 .var/i "i", 31 0;
v000002486672d7e0_0 .net "nwr", 0 0, L_000002486670dfa0;  1 drivers
v000002486672d060_0 .net "ra", 4 0, L_000002486677b970;  alias, 1 drivers
v000002486672e0a0_0 .net "rb", 4 0, L_000002486677b3d0;  alias, 1 drivers
v000002486672ca20 .array "regs", 0 31, 31 0;
v000002486672cac0_0 .net "rw", 4 0, L_00000248667d5860;  alias, 1 drivers
E_00000248666f15f0 .event posedge, v000002486672c980_0;
L_00000248667d5680 .array/port v000002486672ca20, L_00000248667d5a40;
L_00000248667d5a40 .concat [ 5 2 0 0], L_000002486677b970, L_000002486677d270;
L_00000248667d5220 .array/port v000002486672ca20, L_00000248667d6ee0;
L_00000248667d6ee0 .concat [ 5 2 0 0], L_000002486677b3d0, L_000002486677d2b8;
S_00000248666a5290 .scope module, "DATAMEM" "memory" 2 26, 10 9 0, S_0000024866713ae0;
 .timescale -9 -12;
    .port_info 0 /INOUT 32 "data";
    .port_info 1 /INPUT 16 "address";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 12 "sw";
    .port_info 5 /OUTPUT 7 "seg";
    .port_info 6 /OUTPUT 4 "an";
    .port_info 7 /OUTPUT 1 "dp";
P_000002486666d380 .param/l "ADDR_WIDTH" 0 10 11, +C4<00000000000000000000000000010000>;
P_000002486666d3b8 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000100000>;
L_000002486670e630 .functor BUFZ 1, v000002486677b290_0, C4<0>, C4<0>, C4<0>;
v00000248667788f0_0 .net *"_ivl_54", 31 0, L_00000248667d6c60;  1 drivers
L_000002486677d3d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248667774f0_0 .net *"_ivl_57", 30 0, L_000002486677d3d8;  1 drivers
L_000002486677d420 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024866777590_0 .net/2u *"_ivl_58", 31 0, L_000002486677d420;  1 drivers
v00000248667776d0_0 .net *"_ivl_60", 0 0, L_00000248667d5720;  1 drivers
o0000024866732e18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000248667780d0_0 name=_ivl_62
v0000024866778e90_0 .net *"_ivl_70", 0 0, L_000002486670e630;  1 drivers
v0000024866778b70_0 .net "address", 15 0, L_00000248667d69e0;  1 drivers
v0000024866778990_0 .net "an", 3 0, L_00000248667d64e0;  alias, 1 drivers
v0000024866777770_0 .net "an0", 0 0, L_00000248667d57c0;  1 drivers
v0000024866777c70_0 .net "an1", 0 0, L_00000248667d6260;  1 drivers
v0000024866778170_0 .net "an2", 0 0, L_00000248667d6620;  1 drivers
v0000024866778350_0 .net "an3", 0 0, L_00000248667d6760;  1 drivers
v000002486677ce10_0 .net "clock", 0 0, v000002486677b290_0;  alias, 1 drivers
v000002486677b150_0 .net8 "data", 31 0, RS_0000024866731708;  alias, 2 drivers
v000002486677cf50_0 .var "data_out", 31 0;
v000002486677c370_0 .net "dp", 0 0, L_000002486677d468;  alias, 1 drivers
v000002486677c550 .array "mem", 32768 0, 31 0;
v000002486677b1f0_0 .var "num0", 3 0;
v000002486677c230_0 .var "num1", 3 0;
v000002486677bdd0_0 .var "num2", 3 0;
v000002486677b830_0 .var "num3", 3 0;
v000002486677c4b0_0 .net "seg", 6 0, L_000002486670e010;  alias, 1 drivers
v000002486677bd30_0 .net "sw", 11 0, o0000024866732f08;  alias, 0 drivers
v000002486677c9b0_0 .net "targetClk", 0 0, v0000024866772ec0_0;  1 drivers
v000002486677c7d0_0 .net "tclk", 18 0, L_00000248667d61c0;  1 drivers
v000002486677b5b0_0 .net "wr", 0 0, v00000248667062f0_0;  alias, 1 drivers
E_00000248666f16b0 .event anyedge, v0000024866778b70_0;
L_00000248667d5180 .part L_00000248667d61c0, 0, 1;
L_00000248667d52c0 .part L_00000248667d61c0, 1, 1;
L_00000248667d6440 .part L_00000248667d61c0, 2, 1;
L_00000248667d63a0 .part L_00000248667d61c0, 3, 1;
L_00000248667d5360 .part L_00000248667d61c0, 4, 1;
L_00000248667d5400 .part L_00000248667d61c0, 5, 1;
L_00000248667d54a0 .part L_00000248667d61c0, 6, 1;
L_00000248667d5f40 .part L_00000248667d61c0, 7, 1;
L_00000248667d5900 .part L_00000248667d61c0, 8, 1;
L_00000248667d5c20 .part L_00000248667d61c0, 9, 1;
L_00000248667d5cc0 .part L_00000248667d61c0, 10, 1;
L_00000248667d5fe0 .part L_00000248667d61c0, 11, 1;
L_00000248667d5540 .part L_00000248667d61c0, 12, 1;
L_00000248667d5d60 .part L_00000248667d61c0, 13, 1;
L_00000248667d6da0 .part L_00000248667d61c0, 14, 1;
L_00000248667d68a0 .part L_00000248667d61c0, 15, 1;
L_00000248667d59a0 .part L_00000248667d61c0, 16, 1;
L_00000248667d6080 .part L_00000248667d61c0, 17, 1;
L_00000248667d6c60 .concat [ 1 31 0 0], v00000248667062f0_0, L_000002486677d3d8;
L_00000248667d5720 .cmp/eq 32, L_00000248667d6c60, L_000002486677d420;
L_00000248667d6940 .functor MUXZ 32, o0000024866732e18, v000002486677cf50_0, L_00000248667d5720, C4<>;
LS_00000248667d61c0_0_0 .concat8 [ 1 1 1 1], L_000002486670e630, v0000024866773460_0, v0000024866773640_0, v0000024866772c40_0;
LS_00000248667d61c0_0_4 .concat8 [ 1 1 1 1], v0000024866773be0_0, v0000024866773d20_0, v0000024866773960_0, v0000024866773c80_0;
LS_00000248667d61c0_0_8 .concat8 [ 1 1 1 1], v0000024866772420_0, v0000024866778c10_0, v0000024866777090_0, v0000024866778670_0;
LS_00000248667d61c0_0_12 .concat8 [ 1 1 1 1], v00000248667771d0_0, v0000024866777810_0, v0000024866778210_0, v0000024866778d50_0;
LS_00000248667d61c0_0_16 .concat8 [ 1 1 1 0], v00000248667773b0_0, v0000024866777db0_0, v00000248667782b0_0;
LS_00000248667d61c0_1_0 .concat8 [ 4 4 4 4], LS_00000248667d61c0_0_0, LS_00000248667d61c0_0_4, LS_00000248667d61c0_0_8, LS_00000248667d61c0_0_12;
LS_00000248667d61c0_1_4 .concat8 [ 3 0 0 0], LS_00000248667d61c0_0_16;
L_00000248667d61c0 .concat8 [ 16 3 0 0], LS_00000248667d61c0_1_0, LS_00000248667d61c0_1_4;
L_00000248667d6120 .part L_00000248667d61c0, 18, 1;
L_00000248667d64e0 .concat [ 1 1 1 1], L_00000248667d57c0, L_00000248667d6260, L_00000248667d6620, L_00000248667d6760;
S_00000248666a5420 .scope begin, "MEM_WRITE" "MEM_WRITE" 10 64, 10 64 0, S_00000248666a5290;
 .timescale -9 -12;
S_00000248666c74f0 .scope module, "fdivTarget" "clockDiv" 10 37, 11 1 0, S_00000248666a5290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000024866772380_0 .net "clk", 0 0, L_00000248667d6120;  1 drivers
v0000024866772ec0_0 .var "clkDiv", 0 0;
E_00000248666f1a30 .event posedge, v0000024866772380_0;
S_00000248666c7680 .scope generate, "genblk1[0]" "genblk1[0]" 10 34, 10 34 0, S_00000248666a5290;
 .timescale -9 -12;
P_00000248666f1fb0 .param/l "c" 0 10 34, +C4<00>;
S_0000024866774200 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_00000248666c7680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v00000248667733c0_0 .net "clk", 0 0, L_00000248667d5180;  1 drivers
v0000024866773460_0 .var "clkDiv", 0 0;
E_00000248666f1a70 .event posedge, v00000248667733c0_0;
S_0000024866774e80 .scope generate, "genblk1[1]" "genblk1[1]" 10 34, 10 34 0, S_00000248666a5290;
 .timescale -9 -12;
P_00000248666f1ef0 .param/l "c" 0 10 34, +C4<01>;
S_0000024866774840 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_0000024866774e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000024866772e20_0 .net "clk", 0 0, L_00000248667d52c0;  1 drivers
v0000024866773640_0 .var "clkDiv", 0 0;
E_00000248666f1c70 .event posedge, v0000024866772e20_0;
S_0000024866774520 .scope generate, "genblk1[2]" "genblk1[2]" 10 34, 10 34 0, S_00000248666a5290;
 .timescale -9 -12;
P_00000248666f11f0 .param/l "c" 0 10 34, +C4<010>;
S_0000024866774390 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_0000024866774520;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000024866773e60_0 .net "clk", 0 0, L_00000248667d6440;  1 drivers
v0000024866772c40_0 .var "clkDiv", 0 0;
E_00000248666f1570 .event posedge, v0000024866773e60_0;
S_00000248667749d0 .scope generate, "genblk1[3]" "genblk1[3]" 10 34, 10 34 0, S_00000248666a5290;
 .timescale -9 -12;
P_00000248666f15b0 .param/l "c" 0 10 34, +C4<011>;
S_0000024866774070 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_00000248667749d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v00000248667724c0_0 .net "clk", 0 0, L_00000248667d63a0;  1 drivers
v0000024866773be0_0 .var "clkDiv", 0 0;
E_00000248666f1eb0 .event posedge, v00000248667724c0_0;
S_0000024866774cf0 .scope generate, "genblk1[4]" "genblk1[4]" 10 34, 10 34 0, S_00000248666a5290;
 .timescale -9 -12;
P_00000248666f1bb0 .param/l "c" 0 10 34, +C4<0100>;
S_0000024866774b60 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_0000024866774cf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v00000248667736e0_0 .net "clk", 0 0, L_00000248667d5360;  1 drivers
v0000024866773d20_0 .var "clkDiv", 0 0;
E_00000248666f1b30 .event posedge, v00000248667736e0_0;
S_00000248667746b0 .scope generate, "genblk1[5]" "genblk1[5]" 10 34, 10 34 0, S_00000248666a5290;
 .timescale -9 -12;
P_00000248666f1070 .param/l "c" 0 10 34, +C4<0101>;
S_0000024866776b10 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_00000248667746b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v00000248667738c0_0 .net "clk", 0 0, L_00000248667d5400;  1 drivers
v0000024866773960_0 .var "clkDiv", 0 0;
E_00000248666f1b70 .event posedge, v00000248667738c0_0;
S_0000024866776340 .scope generate, "genblk1[6]" "genblk1[6]" 10 34, 10 34 0, S_00000248666a5290;
 .timescale -9 -12;
P_00000248666f16f0 .param/l "c" 0 10 34, +C4<0110>;
S_00000248667761b0 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_0000024866776340;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000024866772ce0_0 .net "clk", 0 0, L_00000248667d54a0;  1 drivers
v0000024866773c80_0 .var "clkDiv", 0 0;
E_00000248666f1730 .event posedge, v0000024866772ce0_0;
S_0000024866775e90 .scope generate, "genblk1[7]" "genblk1[7]" 10 34, 10 34 0, S_00000248666a5290;
 .timescale -9 -12;
P_00000248666f12f0 .param/l "c" 0 10 34, +C4<0111>;
S_0000024866776ca0 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_0000024866775e90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000024866773f00_0 .net "clk", 0 0, L_00000248667d5f40;  1 drivers
v0000024866772420_0 .var "clkDiv", 0 0;
E_00000248666f1cf0 .event posedge, v0000024866773f00_0;
S_00000248667759e0 .scope generate, "genblk1[8]" "genblk1[8]" 10 34, 10 34 0, S_00000248666a5290;
 .timescale -9 -12;
P_00000248666f1f30 .param/l "c" 0 10 34, +C4<01000>;
S_00000248667756c0 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_00000248667759e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v00000248667726a0_0 .net "clk", 0 0, L_00000248667d5900;  1 drivers
v0000024866778c10_0 .var "clkDiv", 0 0;
E_00000248666f1ff0 .event posedge, v00000248667726a0_0;
S_0000024866775850 .scope generate, "genblk1[9]" "genblk1[9]" 10 34, 10 34 0, S_00000248666a5290;
 .timescale -9 -12;
P_00000248666f1030 .param/l "c" 0 10 34, +C4<01001>;
S_0000024866775b70 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_0000024866775850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000024866777a90_0 .net "clk", 0 0, L_00000248667d5c20;  1 drivers
v0000024866777090_0 .var "clkDiv", 0 0;
E_00000248666f10b0 .event posedge, v0000024866777a90_0;
S_00000248667753a0 .scope generate, "genblk1[10]" "genblk1[10]" 10 34, 10 34 0, S_00000248666a5290;
 .timescale -9 -12;
P_00000248666f10f0 .param/l "c" 0 10 34, +C4<01010>;
S_0000024866775d00 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_00000248667753a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000024866778ad0_0 .net "clk", 0 0, L_00000248667d5cc0;  1 drivers
v0000024866778670_0 .var "clkDiv", 0 0;
E_00000248666f1230 .event posedge, v0000024866778ad0_0;
S_0000024866775530 .scope generate, "genblk1[11]" "genblk1[11]" 10 34, 10 34 0, S_00000248666a5290;
 .timescale -9 -12;
P_00000248666f23f0 .param/l "c" 0 10 34, +C4<01011>;
S_0000024866775080 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_0000024866775530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000024866777130_0 .net "clk", 0 0, L_00000248667d5fe0;  1 drivers
v00000248667771d0_0 .var "clkDiv", 0 0;
E_00000248666f2430 .event posedge, v0000024866777130_0;
S_0000024866775210 .scope generate, "genblk1[12]" "genblk1[12]" 10 34, 10 34 0, S_00000248666a5290;
 .timescale -9 -12;
P_00000248666f2d70 .param/l "c" 0 10 34, +C4<01100>;
S_0000024866776980 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_0000024866775210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000024866777270_0 .net "clk", 0 0, L_00000248667d5540;  1 drivers
v0000024866777810_0 .var "clkDiv", 0 0;
E_00000248666f2c70 .event posedge, v0000024866777270_0;
S_00000248667764d0 .scope generate, "genblk1[13]" "genblk1[13]" 10 34, 10 34 0, S_00000248666a5290;
 .timescale -9 -12;
P_00000248666f2ef0 .param/l "c" 0 10 34, +C4<01101>;
S_0000024866776020 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_00000248667764d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000024866777310_0 .net "clk", 0 0, L_00000248667d5d60;  1 drivers
v0000024866778210_0 .var "clkDiv", 0 0;
E_00000248666f2f30 .event posedge, v0000024866777310_0;
S_0000024866776660 .scope generate, "genblk1[14]" "genblk1[14]" 10 34, 10 34 0, S_00000248666a5290;
 .timescale -9 -12;
P_00000248666f2170 .param/l "c" 0 10 34, +C4<01110>;
S_00000248667767f0 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_0000024866776660;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000024866778530_0 .net "clk", 0 0, L_00000248667d6da0;  1 drivers
v0000024866778d50_0 .var "clkDiv", 0 0;
E_00000248666f2270 .event posedge, v0000024866778530_0;
S_0000024866776e30 .scope generate, "genblk1[15]" "genblk1[15]" 10 34, 10 34 0, S_00000248666a5290;
 .timescale -9 -12;
P_00000248666f2870 .param/l "c" 0 10 34, +C4<01111>;
S_0000024866779b90 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_0000024866776e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v00000248667779f0_0 .net "clk", 0 0, L_00000248667d68a0;  1 drivers
v00000248667773b0_0 .var "clkDiv", 0 0;
E_00000248666f2ab0 .event posedge, v00000248667779f0_0;
S_000002486677a360 .scope generate, "genblk1[16]" "genblk1[16]" 10 34, 10 34 0, S_00000248666a5290;
 .timescale -9 -12;
P_00000248666f32b0 .param/l "c" 0 10 34, +C4<010000>;
S_0000024866779eb0 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_000002486677a360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000024866778f30_0 .net "clk", 0 0, L_00000248667d59a0;  1 drivers
v0000024866777db0_0 .var "clkDiv", 0 0;
E_00000248666f3970 .event posedge, v0000024866778f30_0;
S_000002486677ae50 .scope generate, "genblk1[17]" "genblk1[17]" 10 34, 10 34 0, S_00000248666a5290;
 .timescale -9 -12;
P_00000248666f3bf0 .param/l "c" 0 10 34, +C4<010001>;
S_0000024866779a00 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_000002486677ae50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000024866777e50_0 .net "clk", 0 0, L_00000248667d6080;  1 drivers
v00000248667782b0_0 .var "clkDiv", 0 0;
E_00000248666f3e70 .event posedge, v0000024866777e50_0;
S_000002486677a680 .scope module, "heptaSeg" "heptaSeg" 10 42, 12 35 0, S_00000248666a5290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 7 "seg";
    .port_info 1 /OUTPUT 1 "dp";
    .port_info 2 /OUTPUT 1 "an0";
    .port_info 3 /OUTPUT 1 "an1";
    .port_info 4 /OUTPUT 1 "an2";
    .port_info 5 /OUTPUT 1 "an3";
    .port_info 6 /INPUT 4 "num0";
    .port_info 7 /INPUT 4 "num1";
    .port_info 8 /INPUT 4 "num2";
    .port_info 9 /INPUT 4 "num3";
    .port_info 10 /INPUT 1 "clk";
L_000002486670e010 .functor BUFZ 7, v00000248667783f0_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_000002486670dd70 .functor NOT 4, v0000024866778df0_0, C4<0000>, C4<0000>, C4<0000>;
v0000024866777b30_0 .net *"_ivl_9", 3 0, L_000002486670dd70;  1 drivers
v00000248667778b0_0 .net "an0", 0 0, L_00000248667d57c0;  alias, 1 drivers
v0000024866777950_0 .net "an1", 0 0, L_00000248667d6260;  alias, 1 drivers
v0000024866778490_0 .net "an2", 0 0, L_00000248667d6620;  alias, 1 drivers
v0000024866778850_0 .net "an3", 0 0, L_00000248667d6760;  alias, 1 drivers
v0000024866778710_0 .net "clk", 0 0, v0000024866772ec0_0;  alias, 1 drivers
v0000024866778df0_0 .var "dispEn", 3 0;
v0000024866777450_0 .net "dp", 0 0, L_000002486677d468;  alias, 1 drivers
v0000024866778a30_0 .var "hexIn", 3 0;
v0000024866777d10_0 .var "ns", 1 0;
v0000024866777ef0_0 .net "num0", 3 0, v000002486677b1f0_0;  1 drivers
v00000248667787b0_0 .net "num1", 3 0, v000002486677c230_0;  1 drivers
v0000024866777630_0 .net "num2", 3 0, v000002486677bdd0_0;  1 drivers
v0000024866777f90_0 .net "num3", 3 0, v000002486677b830_0;  1 drivers
v0000024866777bd0_0 .var "ps", 1 0;
v0000024866778cb0_0 .net "seg", 6 0, L_000002486670e010;  alias, 1 drivers
v0000024866778030_0 .net "segments", 6 0, v00000248667783f0_0;  1 drivers
E_00000248666f3c70 .event anyedge, v0000024866777bd0_0;
E_00000248666f3ef0 .event posedge, v0000024866772ec0_0;
L_00000248667d6760 .part L_000002486670dd70, 3, 1;
L_00000248667d6620 .part L_000002486670dd70, 2, 1;
L_00000248667d6260 .part L_000002486670dd70, 1, 1;
L_00000248667d57c0 .part L_000002486670dd70, 0, 1;
S_000002486677a810 .scope module, "segmentDecode" "hex2heptaSegModule" 12 57, 12 2 0, S_000002486677a680;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "hex";
    .port_info 1 /OUTPUT 7 "segments";
v00000248667785d0_0 .net "hex", 3 0, v0000024866778a30_0;  1 drivers
v00000248667783f0_0 .var "segments", 6 0;
E_00000248666f36b0 .event anyedge, v00000248667785d0_0;
S_000002486677a040 .scope module, "PROGMEM" "rom" 2 25, 13 9 0, S_0000024866713ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "data";
    .port_info 1 /INPUT 16 "address";
P_000002486666d480 .param/l "ADDR_WIDTH" 0 13 11, +C4<00000000000000000000000000010000>;
P_000002486666d4b8 .param/l "DATA_WIDTH" 0 13 10, +C4<00000000000000000000000000100000>;
L_000002486670e5c0 .functor BUFZ 32, L_00000248667d6f80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002486677ba10_0 .net *"_ivl_0", 31 0, L_00000248667d6f80;  1 drivers
v000002486677cb90_0 .net *"_ivl_2", 16 0, L_00000248667d5b80;  1 drivers
L_000002486677d390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002486677ca50_0 .net *"_ivl_5", 0 0, L_000002486677d390;  1 drivers
v000002486677bab0_0 .net "address", 15 0, L_00000248667d6300;  1 drivers
v000002486677bb50_0 .net "data", 31 0, L_000002486670e5c0;  alias, 1 drivers
v000002486677c2d0 .array "mem", 32768 0, 31 0;
L_00000248667d6f80 .array/port v000002486677c2d0, L_00000248667d5b80;
L_00000248667d5b80 .concat [ 16 1 0 0], L_00000248667d6300, L_000002486677d390;
    .scope S_0000024866699080;
T_0 ;
    %wait E_00000248666f1e30;
    %load/vec4 v00000248666f6b70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000248666f6ad0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000248666f74d0_0, 0, 32;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v00000248666f6ad0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000248666f6ad0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000248666f74d0_0, 0, 32;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v00000248666f6ad0_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v00000248666f74d0_0, 0, 32;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000248666b2420;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002486672d6a0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002486672d6a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002486672d6a0_0;
    %store/vec4a v000002486672ca20, 4, 0;
    %load/vec4 v000002486672d6a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002486672d6a0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_00000248666b2420;
T_2 ;
    %wait E_00000248666f15f0;
    %vpi_call 9 34 "$display", "%10d - A(REG[%d]) -  %h, B(REG[%d]) -  %h\012", $time, v000002486672d060_0, v000002486672dce0_0, v000002486672e0a0_0, v000002486672c8e0_0 {0 0 0};
    %load/vec4 v000002486672d7e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000002486672e1e0_0;
    %load/vec4 v000002486672cac0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000002486672ca20, 4, 0;
    %vpi_call 9 38 "$display", "%10d - REG[%d] <- %h", $time, v000002486672cac0_0, v000002486672e1e0_0 {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000248666b7dd0;
T_3 ;
    %wait E_00000248666f1df0;
    %load/vec4 v00000248667058f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %load/vec4 v0000024866706610_0;
    %pad/u 33;
    %load/vec4 v0000024866707470_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000024866706570_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0000024866706390_0, 0, 32;
    %store/vec4 v0000024866705990_0, 0, 1;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v0000024866706610_0;
    %pad/u 33;
    %load/vec4 v0000024866707470_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000024866706570_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0000024866706390_0, 0, 32;
    %store/vec4 v0000024866705990_0, 0, 1;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v0000024866706610_0;
    %pad/u 33;
    %load/vec4 v0000024866707470_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0000024866706390_0, 0, 32;
    %store/vec4 v0000024866705990_0, 0, 1;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0000024866706610_0;
    %load/vec4 v0000024866707470_0;
    %or;
    %store/vec4 v0000024866706390_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866705990_0, 0, 1;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0000024866706610_0;
    %load/vec4 v0000024866707470_0;
    %and;
    %store/vec4 v0000024866706390_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866705990_0, 0, 1;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0000024866706610_0;
    %load/vec4 v0000024866707470_0;
    %xor;
    %store/vec4 v0000024866706390_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866705990_0, 0, 1;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0000024866706610_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000024866706390_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866705990_0, 0, 1;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0000024866706610_0;
    %inv;
    %store/vec4 v0000024866706390_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866705990_0, 0, 1;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0000024866707470_0;
    %inv;
    %store/vec4 v0000024866706390_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866705990_0, 0, 1;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000248666b7f60;
T_4 ;
    %wait E_00000248666f1930;
    %load/vec4 v0000024866707330_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000248666f6e90_0, 0, 1;
    %jmp T_4.2;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000248666f6e90_0, 0, 1;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000248666b7f60;
T_5 ;
    %wait E_00000248666f1970;
    %load/vec4 v0000024866707330_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866707290_0, 0, 1;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v00000248666f6670_0;
    %store/vec4 v0000024866707290_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000248666b7f60;
T_6 ;
    %wait E_00000248666f1930;
    %load/vec4 v0000024866707330_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000248666f7bb0_0, 0, 1;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000248666f7bb0_0, 0, 1;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000248666f7bb0_0, 0, 1;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000248666f7bb0_0, 0, 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000248666b7f60;
T_7 ;
    %wait E_00000248666f1930;
    %load/vec4 v0000024866707330_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866705670_0, 0, 1;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024866705670_0, 0, 1;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024866705670_0, 0, 1;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024866705670_0, 0, 1;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024866705670_0, 0, 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000248666b7f60;
T_8 ;
    %wait E_00000248666f1930;
    %load/vec4 v0000024866707330_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866705710_0, 0, 1;
    %jmp T_8.2;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024866705710_0, 0, 1;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000248666b7f60;
T_9 ;
    %wait E_00000248666f1930;
    %load/vec4 v0000024866707330_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866706bb0_0, 0, 1;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024866706bb0_0, 0, 1;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024866706bb0_0, 0, 1;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024866706bb0_0, 0, 1;
    %jmp T_9.5;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024866706bb0_0, 0, 1;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000248666b7f60;
T_10 ;
    %wait E_00000248666f1930;
    %load/vec4 v0000024866707330_0;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000248667062f0_0, 0, 1;
    %jmp T_10.2;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000248667062f0_0, 0, 1;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000248666b7f60;
T_11 ;
    %wait E_00000248666f1930;
    %load/vec4 v0000024866707330_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024866706250_0, 0, 2;
    %jmp T_11.5;
T_11.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024866706250_0, 0, 2;
    %jmp T_11.5;
T_11.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024866706250_0, 0, 2;
    %jmp T_11.5;
T_11.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024866706250_0, 0, 2;
    %jmp T_11.5;
T_11.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024866706250_0, 0, 2;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000248666b7f60;
T_12 ;
    %wait E_00000248666f12b0;
    %load/vec4 v0000024866707330_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024866707150_0, 0, 3;
    %jmp T_12.5;
T_12.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024866707150_0, 0, 3;
    %jmp T_12.5;
T_12.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024866707150_0, 0, 3;
    %jmp T_12.5;
T_12.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024866707150_0, 0, 3;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v00000248667071f0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0000024866707150_0, 0, 3;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000024866689f80;
T_13 ;
    %wait E_00000248666f15f0;
    %load/vec4 v0000024866772060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024866773820_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000024866773aa0_0;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000024866773820_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000024866689f80;
T_14 ;
    %wait E_00000248666f15f0;
    %load/vec4 v0000024866772060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866772a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002486672e140_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000024866772ba0_0;
    %store/vec4 v0000024866772a60_0, 0, 1;
    %load/vec4 v000002486672e000_0;
    %store/vec4 v000002486672e140_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002486677a040;
T_15 ;
    %vpi_call 13 21 "$readmemb", "prog.list", v000002486677c2d0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000024866774200;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866773460_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0000024866774200;
T_17 ;
    %wait E_00000248666f1a70;
    %load/vec4 v0000024866773460_0;
    %inv;
    %store/vec4 v0000024866773460_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0000024866774840;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866773640_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0000024866774840;
T_19 ;
    %wait E_00000248666f1c70;
    %load/vec4 v0000024866773640_0;
    %inv;
    %store/vec4 v0000024866773640_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0000024866774390;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866772c40_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0000024866774390;
T_21 ;
    %wait E_00000248666f1570;
    %load/vec4 v0000024866772c40_0;
    %inv;
    %store/vec4 v0000024866772c40_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0000024866774070;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866773be0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000024866774070;
T_23 ;
    %wait E_00000248666f1eb0;
    %load/vec4 v0000024866773be0_0;
    %inv;
    %store/vec4 v0000024866773be0_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0000024866774b60;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866773d20_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0000024866774b60;
T_25 ;
    %wait E_00000248666f1b30;
    %load/vec4 v0000024866773d20_0;
    %inv;
    %store/vec4 v0000024866773d20_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0000024866776b10;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866773960_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0000024866776b10;
T_27 ;
    %wait E_00000248666f1b70;
    %load/vec4 v0000024866773960_0;
    %inv;
    %store/vec4 v0000024866773960_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_00000248667761b0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866773c80_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_00000248667761b0;
T_29 ;
    %wait E_00000248666f1730;
    %load/vec4 v0000024866773c80_0;
    %inv;
    %store/vec4 v0000024866773c80_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0000024866776ca0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866772420_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0000024866776ca0;
T_31 ;
    %wait E_00000248666f1cf0;
    %load/vec4 v0000024866772420_0;
    %inv;
    %store/vec4 v0000024866772420_0, 0, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_00000248667756c0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866778c10_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_00000248667756c0;
T_33 ;
    %wait E_00000248666f1ff0;
    %load/vec4 v0000024866778c10_0;
    %inv;
    %store/vec4 v0000024866778c10_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0000024866775b70;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866777090_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0000024866775b70;
T_35 ;
    %wait E_00000248666f10b0;
    %load/vec4 v0000024866777090_0;
    %inv;
    %store/vec4 v0000024866777090_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0000024866775d00;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866778670_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0000024866775d00;
T_37 ;
    %wait E_00000248666f1230;
    %load/vec4 v0000024866778670_0;
    %inv;
    %store/vec4 v0000024866778670_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0000024866775080;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000248667771d0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0000024866775080;
T_39 ;
    %wait E_00000248666f2430;
    %load/vec4 v00000248667771d0_0;
    %inv;
    %store/vec4 v00000248667771d0_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_0000024866776980;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866777810_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0000024866776980;
T_41 ;
    %wait E_00000248666f2c70;
    %load/vec4 v0000024866777810_0;
    %inv;
    %store/vec4 v0000024866777810_0, 0, 1;
    %jmp T_41;
    .thread T_41;
    .scope S_0000024866776020;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866778210_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0000024866776020;
T_43 ;
    %wait E_00000248666f2f30;
    %load/vec4 v0000024866778210_0;
    %inv;
    %store/vec4 v0000024866778210_0, 0, 1;
    %jmp T_43;
    .thread T_43;
    .scope S_00000248667767f0;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866778d50_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_00000248667767f0;
T_45 ;
    %wait E_00000248666f2270;
    %load/vec4 v0000024866778d50_0;
    %inv;
    %store/vec4 v0000024866778d50_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0000024866779b90;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000248667773b0_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0000024866779b90;
T_47 ;
    %wait E_00000248666f2ab0;
    %load/vec4 v00000248667773b0_0;
    %inv;
    %store/vec4 v00000248667773b0_0, 0, 1;
    %jmp T_47;
    .thread T_47;
    .scope S_0000024866779eb0;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866777db0_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0000024866779eb0;
T_49 ;
    %wait E_00000248666f3970;
    %load/vec4 v0000024866777db0_0;
    %inv;
    %store/vec4 v0000024866777db0_0, 0, 1;
    %jmp T_49;
    .thread T_49;
    .scope S_0000024866779a00;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000248667782b0_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0000024866779a00;
T_51 ;
    %wait E_00000248666f3e70;
    %load/vec4 v00000248667782b0_0;
    %inv;
    %store/vec4 v00000248667782b0_0, 0, 1;
    %jmp T_51;
    .thread T_51;
    .scope S_00000248666c74f0;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024866772ec0_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_00000248666c74f0;
T_53 ;
    %wait E_00000248666f1a30;
    %load/vec4 v0000024866772ec0_0;
    %inv;
    %store/vec4 v0000024866772ec0_0, 0, 1;
    %jmp T_53;
    .thread T_53;
    .scope S_000002486677a810;
T_54 ;
    %wait E_00000248666f36b0;
    %load/vec4 v00000248667785d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_54.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_54.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_54.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_54.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_54.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_54.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_54.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_54.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_54.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_54.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_54.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_54.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_54.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_54.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_54.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_54.15, 6;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000248667783f0_0, 0, 7;
    %jmp T_54.17;
T_54.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v00000248667783f0_0, 0, 7;
    %jmp T_54.17;
T_54.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v00000248667783f0_0, 0, 7;
    %jmp T_54.17;
T_54.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v00000248667783f0_0, 0, 7;
    %jmp T_54.17;
T_54.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v00000248667783f0_0, 0, 7;
    %jmp T_54.17;
T_54.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v00000248667783f0_0, 0, 7;
    %jmp T_54.17;
T_54.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v00000248667783f0_0, 0, 7;
    %jmp T_54.17;
T_54.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000248667783f0_0, 0, 7;
    %jmp T_54.17;
T_54.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v00000248667783f0_0, 0, 7;
    %jmp T_54.17;
T_54.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000248667783f0_0, 0, 7;
    %jmp T_54.17;
T_54.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v00000248667783f0_0, 0, 7;
    %jmp T_54.17;
T_54.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v00000248667783f0_0, 0, 7;
    %jmp T_54.17;
T_54.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000248667783f0_0, 0, 7;
    %jmp T_54.17;
T_54.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v00000248667783f0_0, 0, 7;
    %jmp T_54.17;
T_54.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v00000248667783f0_0, 0, 7;
    %jmp T_54.17;
T_54.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000248667783f0_0, 0, 7;
    %jmp T_54.17;
T_54.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v00000248667783f0_0, 0, 7;
    %jmp T_54.17;
T_54.17 ;
    %pop/vec4 1;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_000002486677a680;
T_55 ;
    %wait E_00000248666f3ef0;
    %load/vec4 v0000024866777d10_0;
    %store/vec4 v0000024866777bd0_0, 0, 2;
    %jmp T_55;
    .thread T_55;
    .scope S_000002486677a680;
T_56 ;
    %wait E_00000248666f3c70;
    %load/vec4 v0000024866777bd0_0;
    %addi 1, 0, 2;
    %store/vec4 v0000024866777d10_0, 0, 2;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_000002486677a680;
T_57 ;
    %wait E_00000248666f3c70;
    %load/vec4 v0000024866777bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %jmp T_57.4;
T_57.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000024866778df0_0, 0, 4;
    %jmp T_57.4;
T_57.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000024866778df0_0, 0, 4;
    %jmp T_57.4;
T_57.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000024866778df0_0, 0, 4;
    %jmp T_57.4;
T_57.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000024866778df0_0, 0, 4;
    %jmp T_57.4;
T_57.4 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_000002486677a680;
T_58 ;
    %wait E_00000248666f3c70;
    %load/vec4 v0000024866777bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %jmp T_58.4;
T_58.0 ;
    %load/vec4 v0000024866777ef0_0;
    %store/vec4 v0000024866778a30_0, 0, 4;
    %jmp T_58.4;
T_58.1 ;
    %load/vec4 v00000248667787b0_0;
    %store/vec4 v0000024866778a30_0, 0, 4;
    %jmp T_58.4;
T_58.2 ;
    %load/vec4 v0000024866777630_0;
    %store/vec4 v0000024866778a30_0, 0, 4;
    %jmp T_58.4;
T_58.3 ;
    %load/vec4 v0000024866777f90_0;
    %store/vec4 v0000024866778a30_0, 0, 4;
    %jmp T_58.4;
T_58.4 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_00000248666a5290;
T_59 ;
    %vpi_call 10 47 "$readmemb", "data.list", v000002486677c550 {0 0 0};
    %end;
    .thread T_59;
    .scope S_00000248666a5290;
T_60 ;
    %wait E_00000248666f16b0;
    %load/vec4 v0000024866778b70_0;
    %dup/vec4;
    %pushi/vec4 65520, 0, 16;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 65524, 0, 16;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %dup/vec4;
    %pushi/vec4 65528, 0, 16;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 65532, 0, 16;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %dup/vec4;
    %pushi/vec4 65504, 0, 16;
    %cmp/u;
    %jmp/1 T_60.4, 6;
    %dup/vec4;
    %pushi/vec4 65508, 0, 16;
    %cmp/u;
    %jmp/1 T_60.5, 6;
    %dup/vec4;
    %pushi/vec4 65512, 0, 16;
    %cmp/u;
    %jmp/1 T_60.6, 6;
    %load/vec4 v0000024866778b70_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v000002486677c550, 4;
    %store/vec4 v000002486677cf50_0, 0, 32;
    %jmp T_60.8;
T_60.0 ;
    %load/vec4 v000002486677b1f0_0;
    %pad/u 32;
    %store/vec4 v000002486677cf50_0, 0, 32;
    %jmp T_60.8;
T_60.1 ;
    %load/vec4 v000002486677c230_0;
    %pad/u 32;
    %store/vec4 v000002486677cf50_0, 0, 32;
    %jmp T_60.8;
T_60.2 ;
    %load/vec4 v000002486677bdd0_0;
    %pad/u 32;
    %store/vec4 v000002486677cf50_0, 0, 32;
    %jmp T_60.8;
T_60.3 ;
    %load/vec4 v000002486677b830_0;
    %pad/u 32;
    %store/vec4 v000002486677cf50_0, 0, 32;
    %jmp T_60.8;
T_60.4 ;
    %load/vec4 v000002486677bd30_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %store/vec4 v000002486677cf50_0, 0, 32;
    %jmp T_60.8;
T_60.5 ;
    %load/vec4 v000002486677bd30_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %store/vec4 v000002486677cf50_0, 0, 32;
    %jmp T_60.8;
T_60.6 ;
    %load/vec4 v000002486677bd30_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %store/vec4 v000002486677cf50_0, 0, 32;
    %jmp T_60.8;
T_60.8 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_00000248666a5290;
T_61 ;
    %wait E_00000248666f15f0;
    %fork t_1, S_00000248666a5420;
    %jmp t_0;
    .scope S_00000248666a5420;
t_1 ;
    %load/vec4 v000002486677b5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v0000024866778b70_0;
    %dup/vec4;
    %pushi/vec4 65520, 0, 16;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 65524, 0, 16;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 65528, 0, 16;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 65532, 0, 16;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %load/vec4 v000002486677b150_0;
    %load/vec4 v0000024866778b70_0;
    %pad/u 17;
    %ix/vec4 4;
    %store/vec4a v000002486677c550, 4, 0;
    %jmp T_61.7;
T_61.2 ;
    %load/vec4 v000002486677b150_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000002486677b1f0_0, 0, 4;
    %jmp T_61.7;
T_61.3 ;
    %load/vec4 v000002486677b150_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000002486677c230_0, 0, 4;
    %jmp T_61.7;
T_61.4 ;
    %load/vec4 v000002486677b150_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000002486677bdd0_0, 0, 4;
    %jmp T_61.7;
T_61.5 ;
    %load/vec4 v000002486677b150_0;
    %parti/s 4, 4, 4;
    %store/vec4 v000002486677b830_0, 0, 4;
    %jmp T_61.7;
T_61.7 ;
    %pop/vec4 1;
    %vpi_call 10 73 "$display", "%10d - MEM[%h] <- %h", $time, v0000024866778b70_0, v000002486677b150_0 {0 0 0};
T_61.0 ;
    %end;
    .scope S_00000248666a5290;
t_0 %join;
    %jmp T_61;
    .thread T_61;
    .scope S_0000024866713ae0;
T_62 ;
    %vpi_call 2 30 "$dumpfile", "nano_sc_system.dump" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000100, S_0000024866713ae0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002486677b290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002486677c050_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002486677c050_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_62;
    .scope S_0000024866713ae0;
T_63 ;
    %fork t_3, S_0000024866689df0;
    %jmp t_2;
    .scope S_0000024866689df0;
t_3 ;
    %delay 20000, 0;
    %load/vec4 v000002486677b290_0;
    %inv;
    %store/vec4 v000002486677b290_0, 0, 1;
    %end;
    .scope S_0000024866713ae0;
t_2 %join;
    %jmp T_63;
    .thread T_63;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "nano_sc_system.v";
    "nanocpu.v";
    "alu.v";
    "control.v";
    "extender.v";
    "mux2_1.v";
    "adder.v";
    "regfile.v";
    "memory.v";
    "clkDiv.v";
    "7seg.v";
    "rom.v";
