$date
	Fri Jul 23 12:49:07 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_adder_tb $end
$var reg 1 ! A $end
$upscope $end
$scope module full_adder_tb $end
$var reg 1 " B $end
$upscope $end
$scope module full_adder_tb $end
$var reg 1 # Cin $end
$upscope $end
$scope module full_adder_tb $end
$var wire 1 $ S $end
$upscope $end
$scope module full_adder_tb $end
$var wire 1 % Cout $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20
1$
1#
#40
0#
1"
#60
1%
0$
1#
#80
