input_and1_0 input_and1_1 input_and2_0 input_and2_1 | output_0
1 1 1 1 | 1
1 1 1 0 | 0
1 1 0 1 | 0
1 1 0 0 | 0
1 0 1 1 | 0
1 0 1 0 | 0
1 0 0 1 | 0
1 0 0 0 | 0
0 1 1 1 | 0
0 1 1 0 | 0
0 1 0 1 | 0
0 1 0 0 | 0
0 0 1 1 | 0
0 0 1 0 | 0
0 0 0 1 | 0
0 0 0 0 | 0
