Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Jan 31 21:31:24 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   d<0>_IBUF
   d<2>_IBUF
   d<3>_IBUF
   s<0>_IBUF
   s<1>_IBUF


