{"Source Block": ["hdl/library/common/up_gt.v@324:334@HdlIdDef", "  reg             tx_ip_sync_m2 = 'd0;\n  reg             tx_ip_sync = 'd0;\n  reg             up_rx_status_m1 = 'd0;\n  reg             up_rx_status = 'd0;\n  reg             up_tx_status_m1 = 'd0;\n  reg             up_tx_status = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n  reg     [15:0]  up_drp_wdata = 'd0;\n  reg     [15:0]  up_es_drp_rdata = 'd0;\n"], "Clone Blocks": [["hdl/library/common/up_gt.v@323:333", "  reg             tx_ip_sync_m1 = 'd0;\n  reg             tx_ip_sync_m2 = 'd0;\n  reg             tx_ip_sync = 'd0;\n  reg             up_rx_status_m1 = 'd0;\n  reg             up_rx_status = 'd0;\n  reg             up_tx_status_m1 = 'd0;\n  reg             up_tx_status = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n  reg     [15:0]  up_drp_wdata = 'd0;\n"], ["hdl/library/common/up_dac_common.v@157:167", "  reg             up_dac_datafmt = 'd0;\n  reg     [ 7:0]  up_dac_datarate = 'd0;\n  reg             up_dac_frame = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n  reg     [15:0]  up_drp_wdata = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_status_ovf = 'd0;\n"], ["hdl/library/common/up_drp_cntrl.v@98:108", "  reg             drp_wr = 'd0;\n  reg     [11:0]  drp_addr = 'd0;\n  reg     [15:0]  drp_wdata = 'd0;\n  reg             drp_ready_int = 'd0;\n  reg     [15:0]  drp_rdata_int = 'd0;\n  reg             drp_ack_t = 'd0;\n  reg             up_drp_locked_m1 = 'd0;\n  reg             up_drp_locked = 'd0;\n  reg             up_drp_ack_t_m1 = 'd0;\n  reg             up_drp_ack_t_m2 = 'd0;\n  reg             up_drp_ack_t_m3 = 'd0;\n"], ["hdl/library/common/up_adc_common.v@163:173", "  reg             up_adc_r1_mode = 'd0;\n  reg             up_adc_ddr_edgesel = 'd0;\n  reg             up_adc_pin_mode = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n  reg     [15:0]  up_drp_wdata = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_status_ovf = 'd0;\n"], ["hdl/library/common/up_drp_cntrl.v@99:109", "  reg     [11:0]  drp_addr = 'd0;\n  reg     [15:0]  drp_wdata = 'd0;\n  reg             drp_ready_int = 'd0;\n  reg     [15:0]  drp_rdata_int = 'd0;\n  reg             drp_ack_t = 'd0;\n  reg             up_drp_locked_m1 = 'd0;\n  reg             up_drp_locked = 'd0;\n  reg             up_drp_ack_t_m1 = 'd0;\n  reg             up_drp_ack_t_m2 = 'd0;\n  reg             up_drp_ack_t_m3 = 'd0;\n  reg             up_drp_sel_t_d = 'd0;\n"], ["hdl/library/common/up_dac_common.v@158:168", "  reg     [ 7:0]  up_dac_datarate = 'd0;\n  reg             up_dac_frame = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n  reg     [15:0]  up_drp_wdata = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_status_ovf = 'd0;\n  reg             up_status_unf = 'd0;\n"], ["hdl/library/common/up_adc_common.v@164:174", "  reg             up_adc_ddr_edgesel = 'd0;\n  reg             up_adc_pin_mode = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n  reg     [15:0]  up_drp_wdata = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_status_ovf = 'd0;\n  reg             up_status_unf = 'd0;\n"], ["hdl/library/common/up_drp_cntrl.v@97:107", "  reg             drp_sel = 'd0;\n  reg             drp_wr = 'd0;\n  reg     [11:0]  drp_addr = 'd0;\n  reg     [15:0]  drp_wdata = 'd0;\n  reg             drp_ready_int = 'd0;\n  reg     [15:0]  drp_rdata_int = 'd0;\n  reg             drp_ack_t = 'd0;\n  reg             up_drp_locked_m1 = 'd0;\n  reg             up_drp_locked = 'd0;\n  reg             up_drp_ack_t_m1 = 'd0;\n  reg             up_drp_ack_t_m2 = 'd0;\n"], ["hdl/library/common/up_clkgen.v@106:116", "  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n  reg     [15:0]  up_drp_wdata = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n"], ["hdl/library/common/up_gt.v@322:332", "  reg             tx_sysref = 'd0;\n  reg             tx_ip_sync_m1 = 'd0;\n  reg             tx_ip_sync_m2 = 'd0;\n  reg             tx_ip_sync = 'd0;\n  reg             up_rx_status_m1 = 'd0;\n  reg             up_rx_status = 'd0;\n  reg             up_tx_status_m1 = 'd0;\n  reg             up_tx_status = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n"], ["hdl/library/common/up_clkgen.v@105:115", "  reg     [31:0]  up_scratch = 'd0;\n  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n  reg     [15:0]  up_drp_wdata = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_rack = 'd0;\n"], ["hdl/library/common/up_drp_cntrl.v@96:106", "  reg             drp_sel_t_m3 = 'd0;\n  reg             drp_sel = 'd0;\n  reg             drp_wr = 'd0;\n  reg     [11:0]  drp_addr = 'd0;\n  reg     [15:0]  drp_wdata = 'd0;\n  reg             drp_ready_int = 'd0;\n  reg     [15:0]  drp_rdata_int = 'd0;\n  reg             drp_ack_t = 'd0;\n  reg             up_drp_locked_m1 = 'd0;\n  reg             up_drp_locked = 'd0;\n  reg             up_drp_ack_t_m1 = 'd0;\n"]], "Diff Content": {"Delete": [[329, "  reg             up_tx_status = 'd0;\n"]], "Add": []}}