<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4556" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4556{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4556{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4556{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4556{left:189px;bottom:998px;letter-spacing:-0.11px;}
#t5_4556{left:424px;bottom:998px;letter-spacing:-0.12px;}
#t6_4556{left:189px;bottom:973px;letter-spacing:-0.14px;}
#t7_4556{left:424px;bottom:973px;letter-spacing:-0.12px;}
#t8_4556{left:689px;bottom:973px;letter-spacing:-0.11px;}
#t9_4556{left:189px;bottom:949px;letter-spacing:-0.14px;}
#ta_4556{left:424px;bottom:949px;letter-spacing:-0.12px;}
#tb_4556{left:689px;bottom:949px;letter-spacing:-0.11px;}
#tc_4556{left:189px;bottom:924px;letter-spacing:-0.14px;}
#td_4556{left:424px;bottom:924px;letter-spacing:-0.12px;}
#te_4556{left:689px;bottom:924px;letter-spacing:-0.11px;}
#tf_4556{left:189px;bottom:900px;letter-spacing:-0.14px;}
#tg_4556{left:424px;bottom:900px;letter-spacing:-0.12px;}
#th_4556{left:189px;bottom:875px;letter-spacing:-0.16px;}
#ti_4556{left:424px;bottom:875px;letter-spacing:-0.11px;}
#tj_4556{left:689px;bottom:875px;letter-spacing:-0.12px;}
#tk_4556{left:689px;bottom:859px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tl_4556{left:689px;bottom:842px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tm_4556{left:189px;bottom:817px;letter-spacing:-0.14px;}
#tn_4556{left:424px;bottom:817px;letter-spacing:-0.12px;}
#to_4556{left:189px;bottom:793px;letter-spacing:-0.16px;}
#tp_4556{left:424px;bottom:793px;letter-spacing:-0.11px;}
#tq_4556{left:689px;bottom:793px;letter-spacing:-0.16px;}
#tr_4556{left:189px;bottom:768px;letter-spacing:-0.14px;}
#ts_4556{left:424px;bottom:768px;letter-spacing:-0.11px;}
#tt_4556{left:689px;bottom:768px;letter-spacing:-0.11px;}
#tu_4556{left:189px;bottom:744px;letter-spacing:-0.14px;}
#tv_4556{left:424px;bottom:744px;letter-spacing:-0.11px;}
#tw_4556{left:689px;bottom:744px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tx_4556{left:78px;bottom:719px;letter-spacing:-0.19px;}
#ty_4556{left:140px;bottom:719px;letter-spacing:-0.13px;}
#tz_4556{left:189px;bottom:719px;letter-spacing:-0.15px;}
#t10_4556{left:424px;bottom:719px;letter-spacing:-0.12px;}
#t11_4556{left:424px;bottom:703px;letter-spacing:-0.12px;}
#t12_4556{left:689px;bottom:719px;letter-spacing:-0.11px;}
#t13_4556{left:689px;bottom:703px;letter-spacing:-0.12px;}
#t14_4556{left:689px;bottom:686px;letter-spacing:-0.12px;}
#t15_4556{left:689px;bottom:669px;letter-spacing:-0.13px;}
#t16_4556{left:689px;bottom:652px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_4556{left:189px;bottom:628px;}
#t18_4556{left:424px;bottom:628px;letter-spacing:-0.12px;}
#t19_4556{left:689px;bottom:628px;letter-spacing:-0.12px;}
#t1a_4556{left:689px;bottom:611px;}
#t1b_4556{left:189px;bottom:587px;}
#t1c_4556{left:424px;bottom:587px;letter-spacing:-0.12px;}
#t1d_4556{left:689px;bottom:587px;letter-spacing:-0.12px;}
#t1e_4556{left:689px;bottom:570px;}
#t1f_4556{left:189px;bottom:545px;}
#t1g_4556{left:424px;bottom:545px;letter-spacing:-0.12px;}
#t1h_4556{left:689px;bottom:545px;letter-spacing:-0.12px;}
#t1i_4556{left:689px;bottom:529px;}
#t1j_4556{left:189px;bottom:504px;}
#t1k_4556{left:424px;bottom:504px;letter-spacing:-0.12px;}
#t1l_4556{left:689px;bottom:504px;letter-spacing:-0.12px;}
#t1m_4556{left:689px;bottom:487px;}
#t1n_4556{left:189px;bottom:463px;letter-spacing:-0.11px;}
#t1o_4556{left:424px;bottom:463px;letter-spacing:-0.12px;}
#t1p_4556{left:189px;bottom:438px;letter-spacing:-0.14px;}
#t1q_4556{left:424px;bottom:438px;letter-spacing:-0.12px;}
#t1r_4556{left:689px;bottom:438px;letter-spacing:-0.11px;}
#t1s_4556{left:189px;bottom:414px;letter-spacing:-0.14px;}
#t1t_4556{left:424px;bottom:414px;letter-spacing:-0.12px;}
#t1u_4556{left:689px;bottom:414px;letter-spacing:-0.11px;}
#t1v_4556{left:189px;bottom:389px;letter-spacing:-0.14px;}
#t1w_4556{left:424px;bottom:389px;letter-spacing:-0.12px;}
#t1x_4556{left:689px;bottom:389px;letter-spacing:-0.11px;}
#t1y_4556{left:189px;bottom:365px;letter-spacing:-0.14px;}
#t1z_4556{left:424px;bottom:365px;letter-spacing:-0.12px;}
#t20_4556{left:189px;bottom:341px;letter-spacing:-0.16px;}
#t21_4556{left:424px;bottom:341px;letter-spacing:-0.11px;}
#t22_4556{left:424px;bottom:324px;letter-spacing:-0.1px;}
#t23_4556{left:424px;bottom:307px;letter-spacing:-0.13px;}
#t24_4556{left:424px;bottom:290px;letter-spacing:-0.12px;}
#t25_4556{left:189px;bottom:266px;letter-spacing:-0.14px;}
#t26_4556{left:424px;bottom:266px;letter-spacing:-0.12px;}
#t27_4556{left:189px;bottom:241px;letter-spacing:-0.17px;}
#t28_4556{left:424px;bottom:241px;letter-spacing:-0.11px;}
#t29_4556{left:689px;bottom:241px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2a_4556{left:689px;bottom:224px;letter-spacing:-0.12px;}
#t2b_4556{left:689px;bottom:208px;letter-spacing:-0.13px;}
#t2c_4556{left:689px;bottom:191px;letter-spacing:-0.12px;}
#t2d_4556{left:189px;bottom:166px;letter-spacing:-0.14px;}
#t2e_4556{left:424px;bottom:166px;letter-spacing:-0.12px;}
#t2f_4556{left:189px;bottom:142px;letter-spacing:-0.14px;}
#t2g_4556{left:424px;bottom:142px;letter-spacing:-0.11px;}
#t2h_4556{left:689px;bottom:142px;letter-spacing:-0.12px;}
#t2i_4556{left:189px;bottom:118px;letter-spacing:-0.14px;}
#t2j_4556{left:424px;bottom:118px;letter-spacing:-0.11px;}
#t2k_4556{left:689px;bottom:118px;letter-spacing:-0.12px;}
#t2l_4556{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2m_4556{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2n_4556{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2o_4556{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2p_4556{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2q_4556{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2r_4556{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2s_4556{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2t_4556{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2u_4556{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4556{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4556{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4556{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4556{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4556{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4556" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4556Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4556" style="-webkit-user-select: none;"><object width="935" height="1210" data="4556/4556.svg" type="image/svg+xml" id="pdf4556" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4556" class="t s1_4556">2-34 </span><span id="t2_4556" class="t s1_4556">Vol. 4 </span>
<span id="t3_4556" class="t s2_4556">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4556" class="t s3_4556">31:n </span><span id="t5_4556" class="t s3_4556">Reserved </span>
<span id="t6_4556" class="t s3_4556">32 </span><span id="t7_4556" class="t s3_4556">Set 1 to Clear Ovf_FIXED_CTR0 bit. </span><span id="t8_4556" class="t s3_4556">If CPUID.0AH: EDX[4:0] &gt; 0 </span>
<span id="t9_4556" class="t s3_4556">33 </span><span id="ta_4556" class="t s3_4556">Set 1 to Clear Ovf_FIXED_CTR1 bit. </span><span id="tb_4556" class="t s3_4556">If CPUID.0AH: EDX[4:0] &gt; 1 </span>
<span id="tc_4556" class="t s3_4556">34 </span><span id="td_4556" class="t s3_4556">Set 1 to Clear Ovf_FIXED_CTR2 bit. </span><span id="te_4556" class="t s3_4556">If CPUID.0AH: EDX[4:0] &gt; 2 </span>
<span id="tf_4556" class="t s3_4556">54:35 </span><span id="tg_4556" class="t s3_4556">Reserved </span>
<span id="th_4556" class="t s3_4556">55 </span><span id="ti_4556" class="t s3_4556">Set 1 to Clear Trace_ToPA_PMI bit. </span><span id="tj_4556" class="t s3_4556">If (CPUID.(EAX=07H, </span>
<span id="tk_4556" class="t s3_4556">ECX=0):EBX[25] = 1) &amp;&amp; </span>
<span id="tl_4556" class="t s3_4556">IA32_RTIT_CTL.ToPA = 1 </span>
<span id="tm_4556" class="t s3_4556">60:56 </span><span id="tn_4556" class="t s3_4556">Reserved </span>
<span id="to_4556" class="t s3_4556">61 </span><span id="tp_4556" class="t s3_4556">Set 1 to Clear Ovf_Uncore bit. </span><span id="tq_4556" class="t s3_4556">06_2EH </span>
<span id="tr_4556" class="t s3_4556">62 </span><span id="ts_4556" class="t s3_4556">Set 1 to Clear OvfBuf bit. </span><span id="tt_4556" class="t s3_4556">If CPUID.0AH: EAX[7:0] &gt; 0 </span>
<span id="tu_4556" class="t s3_4556">63 </span><span id="tv_4556" class="t s3_4556">Set 1 to clear CondChgd bit. </span><span id="tw_4556" class="t s3_4556">If CPUID.0AH: EAX[7:0] &gt; 0 </span>
<span id="tx_4556" class="t s3_4556">390H </span><span id="ty_4556" class="t s3_4556">912 </span><span id="tz_4556" class="t s3_4556">IA32_PERF_GLOBAL_STATUS_RESET </span><span id="t10_4556" class="t s3_4556">Global Performance Counter Overflow </span>
<span id="t11_4556" class="t s3_4556">Reset Control (R/W) </span>
<span id="t12_4556" class="t s3_4556">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="t13_4556" class="t s3_4556">II (CPUID.(EAX=07H, </span>
<span id="t14_4556" class="t s3_4556">ECX=0):EBX[25] = 1 &amp;&amp; </span>
<span id="t15_4556" class="t s3_4556">CPUID.(EAX=014H, </span>
<span id="t16_4556" class="t s3_4556">ECX=0):ECX[0] = 1) </span>
<span id="t17_4556" class="t s3_4556">0 </span><span id="t18_4556" class="t s3_4556">Set 1 to Clear Ovf_PMC0 bit. </span><span id="t19_4556" class="t s3_4556">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1a_4556" class="t s3_4556">0 </span>
<span id="t1b_4556" class="t s3_4556">1 </span><span id="t1c_4556" class="t s3_4556">Set 1 to Clear Ovf_PMC1 bit. </span><span id="t1d_4556" class="t s3_4556">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1e_4556" class="t s3_4556">1 </span>
<span id="t1f_4556" class="t s3_4556">2 </span><span id="t1g_4556" class="t s3_4556">Set 1 to Clear Ovf_PMC2 bit. </span><span id="t1h_4556" class="t s3_4556">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1i_4556" class="t s3_4556">2 </span>
<span id="t1j_4556" class="t s3_4556">n </span><span id="t1k_4556" class="t s3_4556">Set 1 to Clear Ovf_PMCn bit. </span><span id="t1l_4556" class="t s3_4556">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1m_4556" class="t s3_4556">n </span>
<span id="t1n_4556" class="t s3_4556">31:n </span><span id="t1o_4556" class="t s3_4556">Reserved </span>
<span id="t1p_4556" class="t s3_4556">32 </span><span id="t1q_4556" class="t s3_4556">Set 1 to Clear Ovf_FIXED_CTR0 bit. </span><span id="t1r_4556" class="t s3_4556">If CPUID.0AH: EDX[4:0] &gt; 0 </span>
<span id="t1s_4556" class="t s3_4556">33 </span><span id="t1t_4556" class="t s3_4556">Set 1 to Clear Ovf_FIXED_CTR1 bit. </span><span id="t1u_4556" class="t s3_4556">If CPUID.0AH: EDX[4:0] &gt; 1 </span>
<span id="t1v_4556" class="t s3_4556">34 </span><span id="t1w_4556" class="t s3_4556">Set 1 to Clear Ovf_FIXED_CTR2 bit. </span><span id="t1x_4556" class="t s3_4556">If CPUID.0AH: EDX[4:0] &gt; 2 </span>
<span id="t1y_4556" class="t s3_4556">47:35 </span><span id="t1z_4556" class="t s3_4556">Reserved </span>
<span id="t20_4556" class="t s3_4556">48 </span><span id="t21_4556" class="t s3_4556">RESET_OVF_PERF_METRICS: If this bit is </span>
<span id="t22_4556" class="t s3_4556">set, it will clear the status bit in the </span>
<span id="t23_4556" class="t s3_4556">IA32_PERF_GLOBAL_STATUS register for </span>
<span id="t24_4556" class="t s3_4556">the PERF_METRICS counters. </span>
<span id="t25_4556" class="t s3_4556">54:49 </span><span id="t26_4556" class="t s3_4556">Reserved </span>
<span id="t27_4556" class="t s3_4556">55 </span><span id="t28_4556" class="t s3_4556">Set 1 to Clear Trace_ToPA_PMI bit. </span><span id="t29_4556" class="t s3_4556">If CPUID.(EAX=07H, </span>
<span id="t2a_4556" class="t s3_4556">ECX=0):EBX[25] = 1 &amp;&amp; </span>
<span id="t2b_4556" class="t s3_4556">CPUID.(EAX=014H, </span>
<span id="t2c_4556" class="t s3_4556">ECX=0):ECX[0] = 1 </span>
<span id="t2d_4556" class="t s3_4556">57:56 </span><span id="t2e_4556" class="t s3_4556">Reserved </span>
<span id="t2f_4556" class="t s3_4556">58 </span><span id="t2g_4556" class="t s3_4556">Set 1 to Clear LBR_Frz bit. </span><span id="t2h_4556" class="t s3_4556">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="t2i_4556" class="t s3_4556">59 </span><span id="t2j_4556" class="t s3_4556">Set 1 to Clear CTR_Frz bit. </span><span id="t2k_4556" class="t s3_4556">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="t2l_4556" class="t s4_4556">Table 2-2. </span><span id="t2m_4556" class="t s4_4556">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2n_4556" class="t s5_4556">Register </span>
<span id="t2o_4556" class="t s5_4556">Address </span>
<span id="t2p_4556" class="t s5_4556">Architectural MSR Name / Bit Fields </span>
<span id="t2q_4556" class="t s5_4556">(Former MSR Name) </span><span id="t2r_4556" class="t s5_4556">MSR/Bit Description </span><span id="t2s_4556" class="t s5_4556">Comment </span>
<span id="t2t_4556" class="t s5_4556">Hex </span><span id="t2u_4556" class="t s5_4556">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
