(set-logic QF_AUFBV )
(declare-fun x () (Array (_ BitVec 32) (_ BitVec 8) ) )
(declare-fun y () (Array (_ BitVec 32) (_ BitVec 8) ) )
(assert (let ( (?B1 ((_ sign_extend 24)  (select  y (_ bv0 32) ) ) ) (?B2 ((_ sign_extend 24)  (select  x (_ bv0 32) ) ) ) ) (let ( (?B3 ((_ sign_extend 24)  ((_ extract 7  0)  (bvsub  (_ bv0 32) ?B1 ) ) ) ) ) (let ( (?B4 ((_ extract 7  0)  (bvsrem  ?B2 ?B3 ) ) ) ) (let ( (?B5 ((_ sign_extend 24)  ?B4 ) ) ) (let ( (?B6 ((_ extract 7  0)  (bvsrem  ?B3 ?B5 ) ) ) ) (let ( (?B7 ((_ sign_extend 24)  ?B6 ) ) ) (let ( (?B8 ((_ extract 7  0)  (bvsrem  ?B5 ?B7 ) ) ) ) (let ( (?B9 ((_ sign_extend 24)  ?B8 ) ) ) (let ( (?B10 ((_ extract 7  0)  (bvsrem  ?B7 ?B9 ) ) ) ) (let ( (?B11 ((_ sign_extend 24)  ?B10 ) ) ) (let ( (?B12 ((_ extract 7  0)  (bvsrem  ?B9 ?B11 ) ) ) ) (let ( (?B13 ((_ sign_extend 24)  ?B12 ) ) ) (let ( (?B14 ((_ extract 7  0)  (bvsrem  ?B11 ?B13 ) ) ) ) (let ( (?B15 ((_ sign_extend 24)  ?B14 ) ) ) (let ( (?B16 ((_ extract 7  0)  (bvsrem  ?B13 ?B15 ) ) ) ) (let ( (?B17 ((_ sign_extend 24)  ?B16 ) ) ) (let ( (?B18 ((_ extract 7  0)  (bvsrem  ?B15 ?B17 ) ) ) ) (and  (and  (and  (and  (and  (and  (and  (and  (and  (and  (=  false (bvslt  ?B2 (_ bv0 32) ) ) (bvslt  ?B1 (_ bv0 32) ) ) (=  false (=  (_ bv0 8) ?B4 ) ) ) (=  false (=  (_ bv0 8) ?B6 ) ) ) (=  false (=  (_ bv0 8) ?B8 ) ) ) (=  false (=  (_ bv0 8) ?B10 ) ) ) (=  false (=  (_ bv0 8) ?B12 ) ) ) (=  false (=  (_ bv0 8) ?B14 ) ) ) (=  false (=  (_ bv0 8) ?B16 ) ) ) (=  false (=  (_ bv0 8) ?B18 ) ) ) (=  false (=  (_ bv0 8) ((_ extract 7  0)  (bvsrem  ?B17 ((_ sign_extend 24)  ?B18 ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) )
(check-sat)
(exit)
