  ttl FIO Simulation Structure pag** is now performed by CY7C130 dual port RAM where (1024 * 8)* the RAM size is limited to the (upper) 256 bytes, which* contains the Interrupt handshake locations**                ifc    &a,'KERNEL'      kernel IOP driver build                base    $0000           pointer addressed                else                org     $0000           absolute addressed                endif************************************************************* the first 32 bytes of a fifo/DPR area are the same* for ALL applications************************************************************cpu_fio         rmb     1               Command codecpu_fio1        rmb     2               Task ID/sequencecpu_fio2        rmb     1               Message specific datacpu_fio3        rmb     2               Device designatorcpu_fio4        rmb     2               UIOcpu_fio5        rmb     1               UIO************************************************************fio_cpu         rmb     1               Response codefio_cpu1        rmb     2               Task ID /sequencefio_cpu2        rmb     1               Transaction specific valuefio_cpu3        rmb     2               --fio_cpu4        rmb     2               UIOfio_cpu5        rmb     1               UIO*************************************************************fifo_cnt        rmb     2               Count of data in FIFOfifo_get        rmb     2               retrieval ponterfifo_put        rmb     2               storage pointer** these values are initialized by the IO CPU*fifo_us0        rmb     2               FIFO offset to application data*fifo_us1        rmb     2               FIFO offset to user specific area2fifo_us2        rmb     2               FIFO offset to user specific area2fifo_us3        rmb     2               FIFO offset to user specific area3*                rmb     32-(*-cpu_fio)  ** Filler *** end of defined area************************************************************fifo            rmb     1* the size of the fifo is defined in the parameter block************************************************************************************************************************* the top 4 locations are also fixed and shared on all applications************************************************************DEV2CPU         rmb     1      debug data from IOP/GPPCPU2DEV         rmb     1      debug data to IOP/GPP* should end up at the two top locations in the DUALPORT RAMfio_cpuF        rmb    1       INT + non-zero   contains info AND set CPU IRQ when writtencpu_fioF        rmb    1       INT + non-zero   contains info AND set FIO IRQ when written**************************************************************