set SynModuleInfo {
  {SRCNAME case_9_Pipeline_L_s4_1 MODELNAME case_9_Pipeline_L_s4_1 RTLNAME case_9_case_9_Pipeline_L_s4_1
    SUBMODULES {
      {MODELNAME case_9_flow_control_loop_pipe_sequential_init RTLNAME case_9_flow_control_loop_pipe_sequential_init BINDTYPE interface TYPE internal_upc_flow_control INSTNAME case_9_flow_control_loop_pipe_sequential_init_U}
    }
  }
  {SRCNAME case_9 MODELNAME case_9 RTLNAME case_9 IS_TOP 1
    SUBMODULES {
      {MODELNAME case_9_mul_3s_3s_3_1_1 RTLNAME case_9_mul_3s_3s_3_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_8s_3s_11_1_1 RTLNAME case_9_mul_8s_3s_11_1_1 BINDTYPE op TYPE mul IMPL fabric LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_3s_3s_6_1_1 RTLNAME case_9_mul_3s_3s_6_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_8s_8s_8_1_1 RTLNAME case_9_mul_8s_8s_8_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_4s_3s_7_1_1 RTLNAME case_9_mul_4s_3s_7_1_1 BINDTYPE op TYPE mul IMPL fabric LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_2s_2s_4_1_1 RTLNAME case_9_mul_2s_2s_4_1_1 BINDTYPE op TYPE mul IMPL fabric LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_3s_2s_4_1_1 RTLNAME case_9_mul_3s_2s_4_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_9s_4s_10_1_1 RTLNAME case_9_mul_9s_4s_10_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_8s_5s_13_1_1 RTLNAME case_9_mul_8s_5s_13_1_1 BINDTYPE op TYPE mul IMPL fabric LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_6s_3s_9_1_1 RTLNAME case_9_mul_6s_3s_9_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_4s_3s_4_1_1 RTLNAME case_9_mul_4s_3s_4_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_2s_2s_2_1_1 RTLNAME case_9_mul_2s_2s_2_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_6s_2s_8_1_1 RTLNAME case_9_mul_6s_2s_8_1_1 BINDTYPE op TYPE mul IMPL fabric LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_8s_4s_12_1_1 RTLNAME case_9_mul_8s_4s_12_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_6s_6s_12_1_1 RTLNAME case_9_mul_6s_6s_12_1_1 BINDTYPE op TYPE mul IMPL fabric LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_8s_2s_10_1_1 RTLNAME case_9_mul_8s_2s_10_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_5s_3s_8_1_1 RTLNAME case_9_mul_5s_3s_8_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_12s_3s_15_1_1 RTLNAME case_9_mul_12s_3s_15_1_1 BINDTYPE op TYPE mul IMPL fabric LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_8s_7s_15_1_1 RTLNAME case_9_mul_8s_7s_15_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_9s_3s_9_1_1 RTLNAME case_9_mul_9s_3s_9_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_7s_3s_7_1_1 RTLNAME case_9_mul_7s_3s_7_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_5s_3s_5_1_1 RTLNAME case_9_mul_5s_3s_5_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_4s_5s_5_1_1 RTLNAME case_9_mul_4s_5s_5_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_15s_4s_16_1_1 RTLNAME case_9_mul_15s_4s_16_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_6s_6s_6_1_1 RTLNAME case_9_mul_6s_6s_6_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_7s_7s_7_1_1 RTLNAME case_9_mul_7s_7s_7_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mul_5s_3s_6_1_1 RTLNAME case_9_mul_5s_3s_6_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_9_mac_muladd_4s_3s_9s_9_4_1 RTLNAME case_9_mac_muladd_4s_3s_9s_9_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME case_9_mac_muladd_3s_3s_5s_6_4_1 RTLNAME case_9_mac_muladd_3s_3s_5s_6_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME case_9_mac_muladd_9s_3s_9s_12_4_1 RTLNAME case_9_mac_muladd_9s_3s_9s_12_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME case_9_mac_muladd_8s_3s_14s_14_4_1 RTLNAME case_9_mac_muladd_8s_3s_14s_14_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME case_9_mac_muladd_3s_3s_6s_7_4_1 RTLNAME case_9_mac_muladd_3s_3s_6s_7_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME case_9_mac_muladd_4s_3s_4s_7_4_1 RTLNAME case_9_mac_muladd_4s_3s_4s_7_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME case_9_mac_muladd_3s_3s_16s_17_4_1 RTLNAME case_9_mac_muladd_3s_3s_16s_17_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME case_9_mac_muladd_4s_3s_12s_12_4_1 RTLNAME case_9_mac_muladd_4s_3s_12s_12_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME case_9_mac_muladd_8s_3s_12s_12_4_1 RTLNAME case_9_mac_muladd_8s_3s_12s_12_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
    }
  }
}
