[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   7705       tick       3114621       1419773       1366740       3114621 
      2   7705       tick       4591238       2203371       2186717       4591238 
      3   7705       tick       4582292       2199401       2172336       4582292 
      4   7705       tick       4583167       2199424       2182179       4583167 
      5   7705       tick       4588321       2204760       2185029       4588321 
      6   7705       tick       4582895       2199651       2179446       4582895 
      7   7705       tick       4587360       2201205       2183018       4587360 
      8   7705       tick       4588322       2202983       2186689       4588322 
      9   7705       tick       4581425       2199410       2177971       4581425 
     10   7705       tick       4598970       2207133       2185814       4598970 
     11   7705       tick       4589020       2202437       2180983       4589020 
     12   7705       tick       4580816       2199568       2184155       4580816 
     13   7705       tick       4599976       2208380       2178864       4599976 
     14   7705       tick       4581862       2201076       2176321       4581862 
     15   7705       tick       4622946       2218411       2169840       4622946 
     16   7705       tick       4597239       2206700       2163729       4597239 
     17   7705       tick       4593075       2206050       2176403       4593075 
     18   7705       tick       4588860       2202649       2183765       4588860 
     19   7705       tick       4579081       2198984       2181676       4579081 
     20   7705       exit       1293298        620355        610533       1293298 
