

================================================================
== Vivado HLS Report for 'axi_algorithm'
================================================================
* Date:           Thu Jun 15 12:11:16 2023

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        crVar_17_1
* Solution:       solutionDataflow
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+----------+
    |    Latency    |    Interval   | Pipeline |
    |  min  |  max  |  min  |  max  |   Type   |
    +-------+-------+-------+-------+----------+
    |  16402|  19531|  16395|  19524| dataflow |
    +-------+-------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-------+-------+-------+-------+----------+
        |                         |                      |    Latency    |    Interval   | Pipeline |
        |         Instance        |        Module        |  min  |  max  |  min  |  max  |   Type   |
        +-------------------------+----------------------+-------+-------+-------+-------+----------+
        |sweep_algorithm_DECM_U0  |sweep_algorithm_DECM  |  16394|  19523|  16394|  19523|   none   |
        |write_data_U0            |write_data            |      7|      7|      7|      7|   none   |
        |read_data_U0             |read_data             |      1|      1|      1|      1| function |
        |Block_arrayctor_loop_U0  |Block_arrayctor_loop  |      0|      0|      0|      0|   none   |
        +-------------------------+----------------------+-------+-------+-------+-------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |       10|      4|    2153|   2545|
|Memory           |        0|      -|     128|      4|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       10|      4|    2281|   2549|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      1|       2|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |Block_arrayctor_loop_U0  |Block_arrayctor_loop  |        0|      0|    26|    20|
    |read_data_U0             |read_data             |        0|      0|   105|    77|
    |sweep_algorithm_DECM_U0  |sweep_algorithm_DECM  |       10|      4|  1920|  2220|
    |write_data_U0            |write_data            |        0|      0|   102|   228|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |       10|      4|  2153|  2545|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |buf_DISTANCEX_out_V_U  |axi_algorithm_bufg8j  |        0|  128|   4|     4|   32|     2|          256|
    +-----------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |Total                  |                      |        0|  128|   4|     4|   32|     2|          256|
    +-----------------------+----------------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    +----------------------+---------+---+----+------+-----+---------+
    |         Name         | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +----------------------+---------+---+----+------+-----+---------+
    |buf_Tj_in_0_V_U       |        0|  0|   0|     2|   32|       64|
    |p_Val2_cast_loc_ch_U  |        0|  0|   0|     2|   24|       48|
    +----------------------+---------+---+----+------+-----+---------+
    |Total                 |        0|  0|   0|     4|   56|      112|
    +----------------------+---------+---+----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+--------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+----------------------+-----+-----+--------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_none |     axi_algorithm    | return value |
|ap_rst_n              |  in |    1| ap_ctrl_none |     axi_algorithm    | return value |
|input_AX_ALG_TDATA    |  in |   32|     axis     |  input_AX_ALG_data_V |    pointer   |
|input_AX_ALG_TKEEP    |  in |    4|     axis     |  input_AX_ALG_keep_V |    pointer   |
|input_AX_ALG_TSTRB    |  in |    4|     axis     |  input_AX_ALG_strb_V |    pointer   |
|input_AX_ALG_TUSER    |  in |    4|     axis     |  input_AX_ALG_user_V |    pointer   |
|input_AX_ALG_TLAST    |  in |    1|     axis     |  input_AX_ALG_last_V |    pointer   |
|input_AX_ALG_TID      |  in |    5|     axis     |   input_AX_ALG_id_V  |    pointer   |
|input_AX_ALG_TDEST    |  in |    5|     axis     |  input_AX_ALG_dest_V |    pointer   |
|input_AX_ALG_TVALID   |  in |    1|     axis     |  input_AX_ALG_dest_V |    pointer   |
|input_AX_ALG_TREADY   | out |    1|     axis     |  input_AX_ALG_dest_V |    pointer   |
|output_AX_ALG_TDATA   | out |   32|     axis     | output_AX_ALG_data_V |    pointer   |
|output_AX_ALG_TKEEP   | out |    4|     axis     | output_AX_ALG_keep_V |    pointer   |
|output_AX_ALG_TSTRB   | out |    4|     axis     | output_AX_ALG_strb_V |    pointer   |
|output_AX_ALG_TUSER   | out |    4|     axis     | output_AX_ALG_user_V |    pointer   |
|output_AX_ALG_TLAST   | out |    1|     axis     | output_AX_ALG_last_V |    pointer   |
|output_AX_ALG_TID     | out |    5|     axis     |  output_AX_ALG_id_V  |    pointer   |
|output_AX_ALG_TDEST   | out |    5|     axis     | output_AX_ALG_dest_V |    pointer   |
|output_AX_ALG_TVALID  | out |    1|     axis     | output_AX_ALG_dest_V |    pointer   |
|output_AX_ALG_TREADY  |  in |    1|     axis     | output_AX_ALG_dest_V |    pointer   |
+----------------------+-----+-----+--------------+----------------------+--------------+

