<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.219 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;keep&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_helpers.h:285:99)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;data&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_code_gen.h:11:36)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;buffer&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_code_gen.h:12:36)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;partition&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_code_gen.h:13:44)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;data&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_code_gen.h:21:24)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;buffer&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_code_gen.h:22:24)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;partition&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_code_gen.h:23:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 13.85 seconds. CPU system time: 2.16 seconds. Elapsed time: 82.28 seconds; current allocated memory: 759.621 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vitis&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;nnet::product::mult&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::product(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;void nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config2::weight_t*, config2::bias_t*)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:42:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;nnet::product::mult&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::product(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;void nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config5::weight_t*, config5::bias_t*)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:42:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;nnet::product::mult&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::product(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;void nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config8::weight_t*, config8::bias_t*)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:42:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;nnet::product::mult&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::product(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;void nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config11&gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config11::weight_t*, config11::bias_t*)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:42:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void nnet::dense&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config2::weight_t*, config2::bias_t*)&apos; into &apos;myproject(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:41:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void nnet::dense&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config5::weight_t*, config5::bias_t*)&apos; into &apos;myproject(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:49:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void nnet::dense&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config8::weight_t*, config8::bias_t*)&apos; into &apos;myproject(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:57:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void nnet::dense&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config11&gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config11::weight_t*, config11::bias_t*)&apos; into &apos;myproject(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:65:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void nnet::softmax&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, softmax_config13&gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; into &apos;myproject(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:67:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_23_2&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:23:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:63:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:59:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:55:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:51:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:47:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:43:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:39:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_266_3&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:266:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_252_2&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:252:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:249:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_243_1&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:243:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:242:61)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:222:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:221:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;Result&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:64:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;Accum1&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:54:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;Accum2&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:56:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;ResetAccum&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:48:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;Product1&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:37:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;Product2&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:40:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:18:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_43_1&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:43:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_7_2&apos; is marked as complete unroll implied by the pipeline pragma (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:7:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_23_2&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:23:19) in function &apos;write_result&apos; completely with a factor of 5 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:20:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:63:15) in function &apos;myproject&apos; completely with a factor of 5 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:9:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:59:15) in function &apos;myproject&apos; completely with a factor of 32 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:9:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:55:14) in function &apos;myproject&apos; completely with a factor of 32 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:9:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:51:14) in function &apos;myproject&apos; completely with a factor of 32 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:9:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:47:14) in function &apos;myproject&apos; completely with a factor of 32 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:9:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:43:14) in function &apos;myproject&apos; completely with a factor of 64 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:9:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:39:11) in function &apos;myproject&apos; completely with a factor of 64 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:9:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_266_3&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:266:23) in function &apos;nnet::softmax_stable&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, softmax_config13&gt;&apos; completely with a factor of 5 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:216:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_252_2&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:252:23) in function &apos;nnet::softmax_stable&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, softmax_config13&gt;&apos; completely with a factor of 5 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:216:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:249:36) in function &apos;nnet::softmax_stable&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, softmax_config13&gt;&apos; completely with a factor of 5 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:216:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_243_1&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:243:23) in function &apos;nnet::softmax_stable&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, softmax_config13&gt;&apos; completely with a factor of 5 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:216:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:242:61) in function &apos;nnet::softmax_stable&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, softmax_config13&gt;&apos; completely with a factor of 5 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:216:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:222:36) in function &apos;nnet::softmax_stable&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, softmax_config13&gt;&apos; completely with a factor of 1024 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:216:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:221:36) in function &apos;nnet::softmax_stable&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, softmax_config13&gt;&apos; completely with a factor of 1024 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:216:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Result&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:64:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config11&gt;&apos; completely with a factor of 5 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum1&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:54:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config11&gt;&apos; completely with a factor of 32 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum2&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:56:9) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config11&gt;&apos; completely with a factor of 5 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;ResetAccum&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:48:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config11&gt;&apos; completely with a factor of 5 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product1&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:37:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config11&gt;&apos; completely with a factor of 32 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product2&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:40:9) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config11&gt;&apos; completely with a factor of 5 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:18:32) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config11&gt;&apos; completely with a factor of 5 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17:32) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config11&gt;&apos; completely with a factor of 160 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_43_1&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:43:22) in function &apos;nnet::relu&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, relu_config10&gt;&apos; completely with a factor of 32 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:39:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Result&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:64:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; completely with a factor of 32 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum1&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:54:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; completely with a factor of 32 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum2&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:56:9) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; completely with a factor of 32 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;ResetAccum&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:48:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; completely with a factor of 32 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product1&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:37:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; completely with a factor of 32 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product2&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:40:9) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; completely with a factor of 32 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:18:32) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; completely with a factor of 32 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17:32) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; completely with a factor of 1024 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_43_1&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:43:22) in function &apos;nnet::relu&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, relu_config7&gt;&apos; completely with a factor of 32 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:39:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Result&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:64:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;&apos; completely with a factor of 32 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum1&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:54:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;&apos; completely with a factor of 64 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum2&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:56:9) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;&apos; completely with a factor of 32 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;ResetAccum&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:48:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;&apos; completely with a factor of 32 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product1&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:37:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;&apos; completely with a factor of 64 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product2&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:40:9) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;&apos; completely with a factor of 32 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:18:32) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;&apos; completely with a factor of 32 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17:32) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;&apos; completely with a factor of 2048 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_43_1&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:43:22) in function &apos;nnet::relu&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, relu_config4&gt;&apos; completely with a factor of 64 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:39:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Result&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:64:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;&apos; completely with a factor of 64 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum1&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:54:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;&apos; completely with a factor of 16 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum2&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:56:9) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;&apos; completely with a factor of 64 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;ResetAccum&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:48:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;&apos; completely with a factor of 64 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product1&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:37:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;&apos; completely with a factor of 16 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product2&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:40:9) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;&apos; completely with a factor of 64 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:18:32) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;&apos; completely with a factor of 64 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17:32) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;&apos; completely with a factor of 1024 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_7_2&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:7:18) in function &apos;read_input&apos; completely with a factor of 16 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::enable_if&lt;!(std::is_same&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt; &gt;::value), ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::type nnet::cast&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;(config5::accum_t)&apos; into &apos;void nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config5::weight_t*, config5::bias_t*)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::enable_if&lt;!(std::is_same&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt; &gt;::value), ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::type nnet::cast&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;(config8::accum_t)&apos; into &apos;void nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config8::weight_t*, config8::bias_t*)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::enable_if&lt;!(std::is_same&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt; &gt;::value), ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::type nnet::cast&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config11&gt;(config11::accum_t)&apos; into &apos;void nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config11&gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config11::weight_t*, config11::bias_t*)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::operator()(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; nnet::reduce&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; nnet::reduce&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; into &apos;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; nnet::reduce&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4, nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::operator()(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; nnet::reduce&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4, nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; nnet::reduce&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4, nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; into &apos;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; nnet::reduce&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 5, nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; nnet::reduce&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1, nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; into &apos;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; nnet::reduce&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 5, nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::operator()(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;) (.116)&apos; into &apos;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; nnet::reduce&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 5, nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::operator()(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;) (.29.50.57.63)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; nnet::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 2, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; nnet::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 2, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; nnet::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::operator()(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;) (.29.50.57.63)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; nnet::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; nnet::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; nnet::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 5, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; nnet::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; nnet::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 5, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::operator()(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;) (.29.50.57.63)&apos; into &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; nnet::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 5, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; nnet::reduce&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 5, nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, nnet::Op_max&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; into &apos;void nnet::softmax_stable&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, softmax_config13&gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:216:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;unsigned int nnet::softmax_idx_from_real_val&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, softmax_config13&gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;void nnet::softmax_stable&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, softmax_config13&gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:216:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; nnet::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 5, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;)&apos; into &apos;void nnet::softmax_stable&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, softmax_config13&gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:216:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;unsigned int nnet::softmax_idx_from_real_val&lt;ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, softmax_config13&gt;(ap_fixed&lt;18, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;void nnet::softmax_stable&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, softmax_config13&gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:216:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-267]" key="HLS 214-267" tag="" content="Partition and reshape on the same dimension of &apos;out_buf&apos; may not commute. Partition is applied first. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:38:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;b11&apos;: Complete partitioning on dimension 1. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/weights/b11.h:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;b8&apos;: Complete partitioning on dimension 1. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/weights/b8.h:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;b5&apos;: Complete partitioning on dimension 1. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/weights/b5.h:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;b2&apos;: Complete partitioning on dimension 1. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/weights/b2.h:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;mult&apos;: Complete partitioning on dimension 1. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer2_out&apos;: Complete partitioning on dimension 1. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:39:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer4_out&apos;: Complete partitioning on dimension 1. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:43:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer5_out&apos;: Complete partitioning on dimension 1. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:47:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer7_out&apos;: Complete partitioning on dimension 1. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:51:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer8_out&apos;: Complete partitioning on dimension 1. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:55:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer10_out&apos;: Complete partitioning on dimension 1. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:59:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer11_out&apos;: Complete partitioning on dimension 1. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/myproject.cpp:63:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;out_buf&apos;: Complete partitioning on dimension 2. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:38:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_reshape to &apos;in_buf&apos;: Complete reshaping on dimension 2. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:37:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-364]" key="HLS 214-364" tag="" content="Automatically inlining function &apos;std::enable_if&lt;!(std::is_same&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt; &gt;::value), ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::type nnet::cast&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;(config2::accum_t)&apos; to improve effectiveness of pipeline pragma in function &apos;void nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config2::weight_t*, config2::bias_t*)&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:66:21)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-253]" key="HLS 214-253" tag="" content="Ignored unsupported array_partition pragma on variable &apos;out_buf_4&apos;. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:44:5)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-253]" key="HLS 214-253" tag="" content="Ignored unsupported array_partition pragma on variable &apos;out_buf_3&apos;. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:44:5)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-253]" key="HLS 214-253" tag="" content="Ignored unsupported array_partition pragma on variable &apos;out_buf_2&apos;. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:44:5)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-253]" key="HLS 214-253" tag="" content="Ignored unsupported array_partition pragma on variable &apos;out_buf_1&apos;. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:44:5)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-253]" key="HLS 214-253" tag="" content="Ignored unsupported array_partition pragma on variable &apos;out_buf_0&apos;. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:44:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 8192 and bit width 512 in loop &apos;VITIS_LOOP_5_1&apos;(/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5:21) has been inferred on bundle &apos;gmem0&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 40960 and bit width 32 in loop &apos;VITIS_LOOP_21_1&apos;(/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:21:22) has been inferred on bundle &apos;gmem1&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:21:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 139.52 seconds. CPU system time: 1.95 seconds. Elapsed time: 154.56 seconds; current allocated memory: 765.684 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 765.684 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 1.39 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.52 seconds; current allocated memory: 896.039 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYNCHK 200-23]" key="SYNCHK_VAR_INDEX_RANGE_359" tag="" content="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1102: variable-indexed range selection may cause suboptimal QoR." resolution=""/>
	<Message severity="INFO" prefix="[SYNCHK 200-10]" key="SYNCHK_SYNCHK_SUMMARY_377" tag="" content="0 error(s), 1 warning(s)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 1.42 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.65 seconds; current allocated memory: 971.406 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-721]" key="XFORM_LOOP_STREAM_STATUS_620" tag="DATAFLOW" content="Extract dataflow region from loop VITIS_LOOP_15_1 (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17)  of function &apos;run_inference&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;dataflow_in_loop_VITIS_LOOP_15_1&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:16:2), detected/extracted 1 process function(s): 
	 &apos;myproject&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;kernel_wrapper&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:36), detected/extracted 4 process function(s): 
	 &apos;entry_proc&apos;
	 &apos;read_input&apos;
	 &apos;run_inference&apos;
	 &apos;write_result&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:22:9) to (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:21:22) in function &apos;write_result&apos;... converting 46 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:6:9) to (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5:21) in function &apos;read_input&apos;... converting 97 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;nnet::softmax_stable&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, softmax_config13&gt;&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:65:1)...4 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17:1)...728 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17:1)...1513 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17:1)...881 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;nnet::dense_latency&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config11&gt;&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:33:1)...132 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 3.05 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.44 seconds; current allocated memory: 1.118 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;in_buf&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;out_buf_0&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:386:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process dataflow_in_loop_VITIS_LOOP_15_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 2.65 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.79 seconds; current allocated memory: 1.351 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;kernel_wrapper&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;dense_latency&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;&apos; to &apos;dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, relu_config4&gt;&apos; to &apos;relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;dense_latency&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;&apos; to &apos;dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, relu_config7&gt;&apos; to &apos;relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;dense_latency&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;&apos; to &apos;dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, relu_config10&gt;&apos; to &apos;relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;dense_latency&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config11&gt;&apos; to &apos;dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;softmax_stable&lt;ap_fixed,ap_fixed&lt;16,6,5,3,0&gt;,softmax_config13&gt;&apos; to &apos;softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;entry_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.7 seconds; current allocated memory: 1.353 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.353 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;read_input_Pipeline_VITIS_LOOP_5_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_5_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop &apos;VITIS_LOOP_5_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.360 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.360 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;read_input&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.79 seconds; current allocated memory: 1.360 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.360 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;dense_latency&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, function &apos;dense_latency&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.09 seconds; current allocated memory: 1.385 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_690" tag="" content="Starting global binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 6.82 seconds. CPU system time: 0.12 seconds. Elapsed time: 7.16 seconds; current allocated memory: 1.554 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, relu_config4&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, function &apos;relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, relu_config4&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.71 seconds; current allocated memory: 1.554 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.554 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;dense_latency&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, function &apos;dense_latency&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 7.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 7.9 seconds; current allocated memory: 1.554 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_690" tag="" content="Starting global binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 13.51 seconds. CPU system time: 0.2 seconds. Elapsed time: 13.79 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, relu_config7&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, function &apos;relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, relu_config7&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 8.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.51 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;dense_latency&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, function &apos;dense_latency&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 3.41 seconds. CPU system time: 0 seconds. Elapsed time: 3.57 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_690" tag="" content="Starting global binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 4 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.22 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, relu_config10&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, function &apos;relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, relu_config10&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 3.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.16 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;dense_latency&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config11&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, function &apos;dense_latency&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config11&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_690" tag="" content="Starting global binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln1270_4) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln1270_3) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln1270_2) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln1270_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln1270) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;softmax_stable&lt;ap_fixed,ap_fixed&lt;16,6,5,3,0&gt;,softmax_config13&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 8, function &apos;softmax_stable&lt;ap_fixed,ap_fixed&lt;16,6,5,3,0&gt;,softmax_config13&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;myproject&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;myproject&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-876]" key="HLS 200-876" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule the whole 2 cycles &apos;load&apos; operation (&apos;in_buf_load&apos;, /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense.h:41-&gt;/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17) on array &apos;in_buf&apos; within the first cycle (II = 1). Simulation mismatch may occur if the input data is modified before this operation completes." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-876.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 21, function &apos;myproject&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 4.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.49 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;dataflow_in_loop_VITIS_LOOP_15_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 14.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 14.73 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 5.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.12 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;run_inference&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 14.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 14.72 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 4.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.16 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;write_result_Pipeline_VITIS_LOOP_21_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_21_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;write_result_Pipeline_VITIS_LOOP_21_1&apos; (loop &apos;VITIS_LOOP_21_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation (&apos;gmem1_addr_write_ln25&apos;, /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) on port &apos;gmem1&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) and bus write operation (&apos;gmem1_addr_write_ln25&apos;, /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) on port &apos;gmem1&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;write_result_Pipeline_VITIS_LOOP_21_1&apos; (loop &apos;VITIS_LOOP_21_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation (&apos;gmem1_addr_write_ln25&apos;, /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) on port &apos;gmem1&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) and bus write operation (&apos;gmem1_addr_write_ln25&apos;, /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) on port &apos;gmem1&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;write_result_Pipeline_VITIS_LOOP_21_1&apos; (loop &apos;VITIS_LOOP_21_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation (&apos;gmem1_addr_write_ln25&apos;, /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) on port &apos;gmem1&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) and bus write operation (&apos;gmem1_addr_write_ln25&apos;, /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) on port &apos;gmem1&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;write_result_Pipeline_VITIS_LOOP_21_1&apos; (loop &apos;VITIS_LOOP_21_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation (&apos;gmem1_addr_write_ln25&apos;, /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) on port &apos;gmem1&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) and bus write operation (&apos;gmem1_addr_write_ln25&apos;, /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) on port &apos;gmem1&apos; (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 5, Depth = 9, loop &apos;VITIS_LOOP_21_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 14.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 15.06 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;write_result&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;kernel_wrapper&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 5.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.61 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;entry_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;entry_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 15.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 16.1 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;read_input_Pipeline_VITIS_LOOP_5_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;read_input_Pipeline_VITIS_LOOP_5_1&apos; pipeline &apos;VITIS_LOOP_5_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;read_input_Pipeline_VITIS_LOOP_5_1/m_axi_gmem0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;read_input_Pipeline_VITIS_LOOP_5_1/m_axi_gmem0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;read_input_Pipeline_VITIS_LOOP_5_1/m_axi_gmem0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;read_input_Pipeline_VITIS_LOOP_5_1/m_axi_gmem0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;read_input_Pipeline_VITIS_LOOP_5_1/m_axi_gmem0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;read_input_Pipeline_VITIS_LOOP_5_1/m_axi_gmem0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;read_input_Pipeline_VITIS_LOOP_5_1/m_axi_gmem0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;read_input_Pipeline_VITIS_LOOP_5_1/m_axi_gmem0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;read_input_Pipeline_VITIS_LOOP_5_1/m_axi_gmem0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;read_input_Pipeline_VITIS_LOOP_5_1/m_axi_gmem0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;read_input_Pipeline_VITIS_LOOP_5_1/m_axi_gmem0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;read_input_Pipeline_VITIS_LOOP_5_1/m_axi_gmem0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fpext_32ns_64_2_no_dsp_1&apos;: 16 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;read_input_Pipeline_VITIS_LOOP_5_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.42 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;read_input&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;read_input&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.53 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s&apos; is 9565 from HDL expression: (1&apos;b0 == ap_block_pp0_stage0)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_10ns_26_1_0&apos;: 40 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_10s_26_1_0&apos;: 39 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_11ns_26_1_0&apos;: 18 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_11s_26_1_0&apos;: 18 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_12ns_26_1_0&apos;: 5 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_12s_26_1_0&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_5ns_21_1_0&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_5s_21_1_0&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_6ns_22_1_0&apos;: 17 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_6s_22_1_0&apos;: 12 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_7ns_23_1_0&apos;: 24 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_7s_23_1_0&apos;: 30 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_8ns_24_1_0&apos;: 46 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_8s_24_1_0&apos;: 45 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_9ns_25_1_0&apos;: 48 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_9s_25_1_0&apos;: 44 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.79 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 14.26 seconds. CPU system time: 0.17 seconds. Elapsed time: 14.61 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s&apos; is 17917 from HDL expression: (1&apos;b0 == ap_block_pp0_stage0)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_10ns_26_1_0&apos;: 42 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_10s_26_1_0&apos;: 36 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_11ns_26_1_0&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_11s_26_1_0&apos;: 21 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_12s_26_1_0&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_5ns_21_1_0&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_5s_21_1_0&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_6ns_22_1_0&apos;: 10 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_6s_22_1_0&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_7ns_23_1_0&apos;: 38 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_7s_23_1_0&apos;: 19 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_8ns_24_1_0&apos;: 60 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_8s_24_1_0&apos;: 33 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_9ns_25_1_0&apos;: 70 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_9s_25_1_0&apos;: 49 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.38 seconds; current allocated memory: 1.734 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 21.55 seconds. CPU system time: 0.37 seconds. Elapsed time: 22.12 seconds; current allocated memory: 1.820 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s&apos; is 9034 from HDL expression: (1&apos;b0 == ap_block_pp0_stage0)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_10ns_26_1_0&apos;: 32 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_10s_26_1_0&apos;: 22 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_11ns_26_1_0&apos;: 16 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_11s_26_1_0&apos;: 16 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_12ns_26_1_0&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_12s_26_1_0&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_5ns_21_1_0&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_5s_21_1_0&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_6ns_22_1_0&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_6s_22_1_0&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_7ns_23_1_0&apos;: 11 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_7s_23_1_0&apos;: 12 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_8ns_24_1_0&apos;: 25 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_8s_24_1_0&apos;: 11 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_9ns_25_1_0&apos;: 25 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_9s_25_1_0&apos;: 18 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.18 seconds; current allocated memory: 1.847 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 9.76 seconds. CPU system time: 0.16 seconds. Elapsed time: 10.09 seconds; current allocated memory: 1.897 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_10ns_26_1_0&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_10s_26_1_0&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_11ns_26_1_0&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_11s_26_1_0&apos;: 16 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_12ns_26_1_0&apos;: 6 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_12s_26_1_0&apos;: 10 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_13s_26_1_0&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_7s_23_1_0&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_8ns_24_1_0&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_8s_24_1_0&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_9ns_25_1_0&apos;: 6 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_9s_25_1_0&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.42 seconds; current allocated memory: 1.920 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table_ROM_AUTO_1R&apos; to &apos;softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table_ROM_bkb&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table_ROM_AUTO_1R&apos; to &apos;softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table_Rcud&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s&apos; pipeline &apos;softmax_stable&lt;ap_fixed,ap_fixed&lt;16,6,5,3,0&gt;,softmax_config13&gt;&apos; pipeline type &apos;function pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_18s_18s_30_4_1&apos;: 5 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;kernel_wrapper_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table_ROM_bkb&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;kernel_wrapper_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table_Rcud&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.7 seconds; current allocated memory: 1.928 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;myproject&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;myproject&apos; pipeline &apos;myproject&apos; pipeline type &apos;function pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;myproject&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.941 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;dataflow_in_loop_VITIS_LOOP_15_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;dataflow_in_loop_VITIS_LOOP_15_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 14.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 14.82 seconds; current allocated memory: 1.945 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;run_inference&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;run_inference&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 14.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 15.03 seconds; current allocated memory: 1.945 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;write_result_Pipeline_VITIS_LOOP_21_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;write_result_Pipeline_VITIS_LOOP_21_1&apos; pipeline &apos;VITIS_LOOP_21_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_result_Pipeline_VITIS_LOOP_21_1/m_axi_gmem1_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_result_Pipeline_VITIS_LOOP_21_1/m_axi_gmem1_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_result_Pipeline_VITIS_LOOP_21_1/m_axi_gmem1_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_result_Pipeline_VITIS_LOOP_21_1/m_axi_gmem1_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_result_Pipeline_VITIS_LOOP_21_1/m_axi_gmem1_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_result_Pipeline_VITIS_LOOP_21_1/m_axi_gmem1_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_result_Pipeline_VITIS_LOOP_21_1/m_axi_gmem1_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_result_Pipeline_VITIS_LOOP_21_1/m_axi_gmem1_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_result_Pipeline_VITIS_LOOP_21_1/m_axi_gmem1_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_result_Pipeline_VITIS_LOOP_21_1/m_axi_gmem1_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_result_Pipeline_VITIS_LOOP_21_1/m_axi_gmem1_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_result_Pipeline_VITIS_LOOP_21_1/m_axi_gmem1_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_result_Pipeline_VITIS_LOOP_21_1/m_axi_gmem1_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;write_result_Pipeline_VITIS_LOOP_21_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 14.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 15.47 seconds; current allocated memory: 1.945 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;write_result&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;write_result&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 1.945 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;kernel_wrapper&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;kernel_wrapper/gmem0&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;kernel_wrapper/gmem1&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;kernel_wrapper/in_r&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;kernel_wrapper/out_r&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;kernel_wrapper&apos; to &apos;s_axilite &amp; ap_ctrl_chain&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;in_r&apos;, &apos;out_r&apos; and &apos;return&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;kernel_wrapper&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-741]" key="HLS 200-741" tag="" content="Implementing PIPO kernel_wrapper_in_buf_V_RAM_AUTO_1R1W using a single memory for all blocks" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;kernel_wrapper_in_buf_V_RAM_AUTO_1R1W_memcore&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-741]" key="HLS 200-741" tag="" content="Implementing PIPO kernel_wrapper_out_buf_V_RAM_AUTO_1R1W using a single memory for all blocks" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;kernel_wrapper_out_buf_V_RAM_AUTO_1R1W_memcore&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;out_r_c_U(kernel_wrapper_fifo_w64_d4_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.84 seconds; current allocated memory: 1.949 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 27.53 seconds. CPU system time: 0.11 seconds. Elapsed time: 29.8 seconds; current allocated memory: 1.988 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1603]" key="HLS 200-1603" tag="VITIS_INTERFACE" content="Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 4.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.2 seconds; current allocated memory: 2.030 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for kernel_wrapper." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for kernel_wrapper." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 273.97 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 446.8 seconds. CPU system time: 6.74 seconds. Elapsed time: 565.99 seconds; current allocated memory: 1.294 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1510]" key="HLS 200-1510" tag="" content="Running: export_design" resolution=""/>
</Messages>
