
Selected circuits
===================
 - **Circuit**: 8-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and ep parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8u_1JFF | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](mul8u_1JFF.v)] [[Verilog<sub>PDK45</sub>](mul8u_1JFF_pdk45.v)] [[C](mul8u_1JFF.c)] |
| mul8u_1446 | 0.018 | 0.29 | 9.38 | 0.13 | 1792 |  [[Verilog](mul8u_1446.v)]  [[C](mul8u_1446.c)] |
| mul8u_JQQ | 1.12 | 15.53 | 19.82 | 2.64 | 55767.68e2 |  [[Verilog](mul8u_JQQ.v)]  [[C](mul8u_JQQ.c)] |
| mul8u_GS2 | 0.057 | 1.14 | 29.93 | 0.51 | 12684 |  [[Verilog](mul8u_GS2.v)]  [[C](mul8u_GS2.c)] |
| mul8u_7C1 | 0.13 | 2.38 | 39.93 | 1.04 | 52863 |  [[Verilog](mul8u_7C1.v)]  [[C](mul8u_7C1.c)] |
| mul8u_96D | 0.36 | 5.24 | 49.93 | 2.06 | 307232 |  [[Verilog](mul8u_96D.v)]  [[C](mul8u_96D.c)] |
| mul8u_PKY | 0.25 | 2.79 | 64.73 | 1.99 | 106014 |  [[Verilog](mul8u_PKY.v)]  [[C](mul8u_PKY.c)] |
| mul8u_L40 | 1.54 | 13.92 | 74.91 | 7.46 | 36892.825e2 |  [[Verilog](mul8u_L40.v)]  [[C](mul8u_L40.c)] |
| mul8u_YX7 | 4.84 | 49.22 | 88.71 | 15.66 | 33602.746e3 |  [[Verilog](mul8u_YX7.v)]  [[C](mul8u_YX7.c)] |
| mul8u_199Z | 24.81 | 99.22 | 99.22 | 100.00 | 47164.981e4 |  [[Verilog](mul8u_199Z.v)]  [[C](mul8u_199Z.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, "EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: [10.23919/DATE.2017.7926993](https://dx.doi.org/10.23919/DATE.2017.7926993)

             