<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="pll96_v2_inv_sim/pll96_v2_inv.vo" type="VERILOG" />
 <topLevel name="pll96_v2_inv" />
 <deviceFamily name="arriav" />
</simPackage>
