Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr  3 05:34:58 2025
| Host         : parkjiho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_counter_up_down_timing_summary_routed.rpt -pb top_counter_up_down_timing_summary_routed.pb -rpx top_counter_up_down_timing_summary_routed.rpx -warn_on_violation
| Design       : top_counter_up_down
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.889        0.000                      0                  239        0.152        0.000                      0                  239        4.500        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.889        0.000                      0                  239        0.152        0.000                      0                  239        4.500        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 U_Counter/U_Clk_Div_10Hz/div_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Clk_Div_10Hz/div_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 1.118ns (23.334%)  route 3.673ns (76.666%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.624     5.145    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X65Y21         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.419     5.564 f  U_Counter/U_Clk_Div_10Hz/div_counter_reg[12]/Q
                         net (fo=3, routed)           1.115     6.679    U_Counter/U_Clk_Div_10Hz/div_counter[12]
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.299     6.978 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_8/O
                         net (fo=1, routed)           0.287     7.266    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_8_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.390 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_5/O
                         net (fo=1, routed)           0.634     8.024    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.148 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_2/O
                         net (fo=24, routed)          0.830     8.978    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_2_n_0
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.152     9.130 r  U_Counter/U_Clk_Div_10Hz/div_counter[0]_i_1/O
                         net (fo=1, routed)           0.807     9.936    U_Counter/U_Clk_Div_10Hz/p_1_in[0]
    SLICE_X64Y21         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.507    14.848    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X64Y21         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[0]/C
                         clock pessimism              0.275    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y21         FDCE (Setup_fdce_C_D)       -0.262    14.826    U_Counter/U_Clk_Div_10Hz/div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 1.508ns (30.437%)  route 3.446ns (69.563%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.553     5.074    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X57Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_Counter/U_Counter_Up_Down/counter_reg[8]/Q
                         net (fo=34, routed)          1.460     6.990    U_Counter/U_Counter_Up_Down/Q[8]
    SLICE_X58Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.142 r  U_Counter/U_Counter_Up_Down/counter[13]_i_15/O
                         net (fo=1, routed)           0.288     7.430    U_Counter/U_Counter_Up_Down/counter[13]_i_15_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.332     7.762 f  U_Counter/U_Counter_Up_Down/counter[13]_i_13/O
                         net (fo=1, routed)           0.468     8.230    U_Counter/U_Counter_Up_Down/counter[13]_i_13_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.354 f  U_Counter/U_Counter_Up_Down/counter[13]_i_11/O
                         net (fo=2, routed)           0.631     8.985    U_CU/counter_reg[0]_0
    SLICE_X57Y23         LUT4 (Prop_lut4_I3_O)        0.118     9.103 r  U_CU/counter[12]_i_3/O
                         net (fo=6, routed)           0.600     9.703    U_Counter/U_Counter_Up_Down/counter_reg[4]_2
    SLICE_X55Y22         LUT5 (Prop_lut5_I3_O)        0.326    10.029 r  U_Counter/U_Counter_Up_Down/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    10.029    U_Counter/U_Counter_Up_Down/counter[4]_i_1_n_0
    SLICE_X55Y22         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.438    14.779    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y22         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[4]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X55Y22         FDCE (Setup_fdce_C_D)        0.031    15.035    U_Counter/U_Counter_Up_Down/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.508ns (30.792%)  route 3.389ns (69.208%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.553     5.074    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X57Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_Counter/U_Counter_Up_Down/counter_reg[8]/Q
                         net (fo=34, routed)          1.460     6.990    U_Counter/U_Counter_Up_Down/Q[8]
    SLICE_X58Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.142 r  U_Counter/U_Counter_Up_Down/counter[13]_i_15/O
                         net (fo=1, routed)           0.288     7.430    U_Counter/U_Counter_Up_Down/counter[13]_i_15_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.332     7.762 f  U_Counter/U_Counter_Up_Down/counter[13]_i_13/O
                         net (fo=1, routed)           0.468     8.230    U_Counter/U_Counter_Up_Down/counter[13]_i_13_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.354 f  U_Counter/U_Counter_Up_Down/counter[13]_i_11/O
                         net (fo=2, routed)           0.631     8.985    U_CU/counter_reg[0]_0
    SLICE_X57Y23         LUT4 (Prop_lut4_I3_O)        0.118     9.103 r  U_CU/counter[12]_i_3/O
                         net (fo=6, routed)           0.543     9.646    U_Counter/U_Counter_Up_Down/counter_reg[4]_2
    SLICE_X55Y23         LUT5 (Prop_lut5_I3_O)        0.326     9.972 r  U_Counter/U_Counter_Up_Down/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.972    U_Counter/U_Counter_Up_Down/counter[5]_i_1_n_0
    SLICE_X55Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.437    14.778    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[5]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X55Y23         FDCE (Setup_fdce_C_D)        0.029    15.032    U_Counter/U_Counter_Up_Down/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 1.508ns (30.811%)  route 3.386ns (69.189%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.553     5.074    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X57Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_Counter/U_Counter_Up_Down/counter_reg[8]/Q
                         net (fo=34, routed)          1.460     6.990    U_Counter/U_Counter_Up_Down/Q[8]
    SLICE_X58Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.142 r  U_Counter/U_Counter_Up_Down/counter[13]_i_15/O
                         net (fo=1, routed)           0.288     7.430    U_Counter/U_Counter_Up_Down/counter[13]_i_15_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.332     7.762 f  U_Counter/U_Counter_Up_Down/counter[13]_i_13/O
                         net (fo=1, routed)           0.468     8.230    U_Counter/U_Counter_Up_Down/counter[13]_i_13_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.354 f  U_Counter/U_Counter_Up_Down/counter[13]_i_11/O
                         net (fo=2, routed)           0.631     8.985    U_CU/counter_reg[0]_0
    SLICE_X57Y23         LUT4 (Prop_lut4_I3_O)        0.118     9.103 r  U_CU/counter[12]_i_3/O
                         net (fo=6, routed)           0.540     9.643    U_Counter/U_Counter_Up_Down/counter_reg[4]_2
    SLICE_X55Y23         LUT5 (Prop_lut5_I3_O)        0.326     9.969 r  U_Counter/U_Counter_Up_Down/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.969    U_Counter/U_Counter_Up_Down/counter[6]_i_1_n_0
    SLICE_X55Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.437    14.778    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[6]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X55Y23         FDCE (Setup_fdce_C_D)        0.031    15.034    U_Counter/U_Counter_Up_Down/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 U_UART/U_UART_RX/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/data_buf_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 1.480ns (30.906%)  route 3.309ns (69.094%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.558     5.079    U_UART/U_UART_RX/CLK
    SLICE_X50Y20         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  U_UART/U_UART_RX/tick_count_reg[1]/Q
                         net (fo=7, routed)           1.003     6.601    U_UART/U_UART_RX/tick_count_reg_n_0_[1]
    SLICE_X50Y21         LUT4 (Prop_lut4_I3_O)        0.150     6.751 r  U_UART/U_UART_RX/o_rx_done_i_2/O
                         net (fo=3, routed)           0.847     7.598    U_UART/U_UART_RX/o_rx_done_i_2_n_0
    SLICE_X49Y21         LUT4 (Prop_lut4_I2_O)        0.356     7.954 r  U_UART/U_UART_RX/data_buf[7]_i_2/O
                         net (fo=5, routed)           0.850     8.803    U_UART/U_UART_RX/data_buf[7]_i_2_n_0
    SLICE_X49Y22         LUT2 (Prop_lut2_I0_O)        0.332     9.135 r  U_UART/U_UART_RX/data_buf[5]_i_3/O
                         net (fo=4, routed)           0.609     9.744    U_UART/U_UART_RX/data_buf[5]_i_3_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     9.868 r  U_UART/U_UART_RX/data_buf[5]_i_1/O
                         net (fo=1, routed)           0.000     9.868    U_UART/U_UART_RX/data_buf[5]_i_1_n_0
    SLICE_X51Y22         FDCE                                         r  U_UART/U_UART_RX/data_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.438    14.779    U_UART/U_UART_RX/CLK
    SLICE_X51Y22         FDCE                                         r  U_UART/U_UART_RX/data_buf_reg[5]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y22         FDCE (Setup_fdce_C_D)        0.031    15.049    U_UART/U_UART_RX/data_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 1.508ns (31.496%)  route 3.280ns (68.504%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.553     5.074    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X57Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_Counter/U_Counter_Up_Down/counter_reg[8]/Q
                         net (fo=34, routed)          1.460     6.990    U_Counter/U_Counter_Up_Down/Q[8]
    SLICE_X58Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.142 r  U_Counter/U_Counter_Up_Down/counter[13]_i_15/O
                         net (fo=1, routed)           0.288     7.430    U_Counter/U_Counter_Up_Down/counter[13]_i_15_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.332     7.762 f  U_Counter/U_Counter_Up_Down/counter[13]_i_13/O
                         net (fo=1, routed)           0.468     8.230    U_Counter/U_Counter_Up_Down/counter[13]_i_13_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.354 f  U_Counter/U_Counter_Up_Down/counter[13]_i_11/O
                         net (fo=2, routed)           0.631     8.985    U_CU/counter_reg[0]_0
    SLICE_X57Y23         LUT4 (Prop_lut4_I3_O)        0.118     9.103 r  U_CU/counter[12]_i_3/O
                         net (fo=6, routed)           0.434     9.536    U_Counter/U_Counter_Up_Down/counter_reg[4]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I3_O)        0.326     9.862 r  U_Counter/U_Counter_Up_Down/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.862    U_Counter/U_Counter_Up_Down/counter[12]_i_1_n_0
    SLICE_X57Y24         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.436    14.777    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X57Y24         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[12]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X57Y24         FDCE (Setup_fdce_C_D)        0.031    15.046    U_Counter/U_Counter_Up_Down/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.312ns (27.582%)  route 3.445ns (72.418%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.553     5.074    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X57Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  U_Counter/U_Counter_Up_Down/counter_reg[8]/Q
                         net (fo=34, routed)          1.460     6.990    U_Counter/U_Counter_Up_Down/Q[8]
    SLICE_X58Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.142 f  U_Counter/U_Counter_Up_Down/counter[13]_i_15/O
                         net (fo=1, routed)           0.288     7.430    U_Counter/U_Counter_Up_Down/counter[13]_i_15_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.332     7.762 r  U_Counter/U_Counter_Up_Down/counter[13]_i_13/O
                         net (fo=1, routed)           0.468     8.230    U_Counter/U_Counter_Up_Down/counter[13]_i_13_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.354 r  U_Counter/U_Counter_Up_Down/counter[13]_i_11/O
                         net (fo=2, routed)           0.631     8.985    U_CU/counter_reg[0]_0
    SLICE_X57Y23         LUT4 (Prop_lut4_I3_O)        0.124     9.109 r  U_CU/counter[13]_i_4/O
                         net (fo=8, routed)           0.598     9.707    U_Counter/U_Counter_Up_Down/counter_reg[1]_5
    SLICE_X57Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.831 r  U_Counter/U_Counter_Up_Down/counter[13]_i_2/O
                         net (fo=1, routed)           0.000     9.831    U_Counter/U_Counter_Up_Down/counter[13]_i_2_n_0
    SLICE_X57Y24         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.436    14.777    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X57Y24         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[13]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X57Y24         FDCE (Setup_fdce_C_D)        0.031    15.046    U_Counter/U_Counter_Up_Down/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 1.508ns (32.144%)  route 3.183ns (67.856%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.553     5.074    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X57Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_Counter/U_Counter_Up_Down/counter_reg[8]/Q
                         net (fo=34, routed)          1.460     6.990    U_Counter/U_Counter_Up_Down/Q[8]
    SLICE_X58Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.142 r  U_Counter/U_Counter_Up_Down/counter[13]_i_15/O
                         net (fo=1, routed)           0.288     7.430    U_Counter/U_Counter_Up_Down/counter[13]_i_15_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.332     7.762 f  U_Counter/U_Counter_Up_Down/counter[13]_i_13/O
                         net (fo=1, routed)           0.468     8.230    U_Counter/U_Counter_Up_Down/counter[13]_i_13_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.354 f  U_Counter/U_Counter_Up_Down/counter[13]_i_11/O
                         net (fo=2, routed)           0.631     8.985    U_CU/counter_reg[0]_0
    SLICE_X57Y23         LUT4 (Prop_lut4_I3_O)        0.118     9.103 r  U_CU/counter[12]_i_3/O
                         net (fo=6, routed)           0.337     9.440    U_Counter/U_Counter_Up_Down/counter_reg[4]_2
    SLICE_X55Y23         LUT5 (Prop_lut5_I3_O)        0.326     9.766 r  U_Counter/U_Counter_Up_Down/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.766    U_Counter/U_Counter_Up_Down/counter[7]_i_1_n_0
    SLICE_X55Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.437    14.778    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[7]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X55Y23         FDCE (Setup_fdce_C_D)        0.031    15.034    U_Counter/U_Counter_Up_Down/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 1.508ns (32.244%)  route 3.169ns (67.756%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.553     5.074    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X57Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_Counter/U_Counter_Up_Down/counter_reg[8]/Q
                         net (fo=34, routed)          1.460     6.990    U_Counter/U_Counter_Up_Down/Q[8]
    SLICE_X58Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.142 r  U_Counter/U_Counter_Up_Down/counter[13]_i_15/O
                         net (fo=1, routed)           0.288     7.430    U_Counter/U_Counter_Up_Down/counter[13]_i_15_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.332     7.762 f  U_Counter/U_Counter_Up_Down/counter[13]_i_13/O
                         net (fo=1, routed)           0.468     8.230    U_Counter/U_Counter_Up_Down/counter[13]_i_13_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.354 f  U_Counter/U_Counter_Up_Down/counter[13]_i_11/O
                         net (fo=2, routed)           0.631     8.985    U_CU/counter_reg[0]_0
    SLICE_X57Y23         LUT4 (Prop_lut4_I3_O)        0.118     9.103 r  U_CU/counter[12]_i_3/O
                         net (fo=6, routed)           0.323     9.425    U_Counter/U_Counter_Up_Down/counter_reg[4]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I3_O)        0.326     9.751 r  U_Counter/U_Counter_Up_Down/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.751    U_Counter/U_Counter_Up_Down/counter[11]_i_1_n_0
    SLICE_X57Y24         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.436    14.777    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X57Y24         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[11]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X57Y24         FDCE (Setup_fdce_C_D)        0.032    15.047    U_Counter/U_Counter_Up_Down/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 U_UART/U_UART_RX/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/data_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 1.480ns (31.401%)  route 3.233ns (68.599%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.558     5.079    U_UART/U_UART_RX/CLK
    SLICE_X50Y20         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  U_UART/U_UART_RX/tick_count_reg[1]/Q
                         net (fo=7, routed)           1.003     6.601    U_UART/U_UART_RX/tick_count_reg_n_0_[1]
    SLICE_X50Y21         LUT4 (Prop_lut4_I3_O)        0.150     6.751 r  U_UART/U_UART_RX/o_rx_done_i_2/O
                         net (fo=3, routed)           0.847     7.598    U_UART/U_UART_RX/o_rx_done_i_2_n_0
    SLICE_X49Y21         LUT4 (Prop_lut4_I2_O)        0.356     7.954 r  U_UART/U_UART_RX/data_buf[7]_i_2/O
                         net (fo=5, routed)           0.850     8.803    U_UART/U_UART_RX/data_buf[7]_i_2_n_0
    SLICE_X49Y22         LUT2 (Prop_lut2_I0_O)        0.332     9.135 r  U_UART/U_UART_RX/data_buf[5]_i_3/O
                         net (fo=4, routed)           0.533     9.668    U_UART/U_UART_RX/data_buf[5]_i_3_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124     9.792 r  U_UART/U_UART_RX/data_buf[1]_i_1/O
                         net (fo=1, routed)           0.000     9.792    U_UART/U_UART_RX/data_buf[1]_i_1_n_0
    SLICE_X50Y22         FDCE                                         r  U_UART/U_UART_RX/data_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.438    14.779    U_UART/U_UART_RX/CLK
    SLICE_X50Y22         FDCE                                         r  U_UART/U_UART_RX/data_buf_reg[1]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X50Y22         FDCE (Setup_fdce_C_D)        0.077    15.095    U_UART/U_UART_RX/data_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  5.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_UART/echo_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.554     1.437    U_UART/CLK
    SLICE_X48Y23         FDCE                                         r  U_UART/echo_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDCE (Prop_fdce_C_Q)         0.128     1.565 r  U_UART/echo_data_reg[7]/Q
                         net (fo=1, routed)           0.059     1.624    U_UART/U_UART_TX/Q[7]
    SLICE_X49Y23         FDCE                                         r  U_UART/U_UART_TX/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.821     1.948    U_UART/U_UART_TX/CLK
    SLICE_X49Y23         FDCE                                         r  U_UART/U_UART_TX/data_reg_reg[7]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X49Y23         FDCE (Hold_fdce_C_D)         0.022     1.472    U_UART/U_UART_TX/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/data_buf_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/o_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.556     1.439    U_UART/U_UART_RX/CLK
    SLICE_X51Y22         FDCE                                         r  U_UART/U_UART_RX/data_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_UART/U_UART_RX/data_buf_reg[5]/Q
                         net (fo=2, routed)           0.112     1.692    U_UART/U_UART_RX/data_buf_reg_n_0_[5]
    SLICE_X52Y22         FDCE                                         r  U_UART/U_UART_RX/o_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.824     1.951    U_UART/U_UART_RX/CLK
    SLICE_X52Y22         FDCE                                         r  U_UART/U_UART_RX/o_data_reg[5]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X52Y22         FDCE (Hold_fdce_C_D)         0.052     1.504    U_UART/U_UART_RX/o_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/o_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/echo_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.456%)  route 0.133ns (48.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.556     1.439    U_UART/U_UART_RX/CLK
    SLICE_X49Y22         FDCE                                         r  U_UART/U_UART_RX/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_UART/U_UART_RX/o_data_reg[4]/Q
                         net (fo=4, routed)           0.133     1.713    U_UART/U_UART_RX_n_3
    SLICE_X48Y23         FDCE                                         r  U_UART/echo_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.821     1.948    U_UART/CLK
    SLICE_X48Y23         FDCE                                         r  U_UART/echo_data_reg[4]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X48Y23         FDCE (Hold_fdce_C_D)         0.072     1.522    U_UART/echo_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_UART/echo_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.553     1.436    U_UART/CLK
    SLICE_X51Y24         FDCE                                         r  U_UART/echo_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_UART/echo_data_reg[3]/Q
                         net (fo=1, routed)           0.155     1.732    U_UART/U_UART_TX/Q[3]
    SLICE_X52Y24         FDCE                                         r  U_UART/U_UART_TX/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.821     1.948    U_UART/U_UART_TX/CLK
    SLICE_X52Y24         FDCE                                         r  U_UART/U_UART_TX/data_reg_reg[3]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X52Y24         FDCE (Hold_fdce_C_D)         0.059     1.508    U_UART/U_UART_TX/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/data_buf_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/o_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.775%)  route 0.189ns (57.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.556     1.439    U_UART/U_UART_RX/CLK
    SLICE_X51Y22         FDCE                                         r  U_UART/U_UART_RX/data_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_UART/U_UART_RX/data_buf_reg[4]/Q
                         net (fo=2, routed)           0.189     1.769    U_UART/U_UART_RX/data_buf_reg_n_0_[4]
    SLICE_X49Y22         FDCE                                         r  U_UART/U_UART_RX/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.823     1.950    U_UART/U_UART_RX/CLK
    SLICE_X49Y22         FDCE                                         r  U_UART/U_UART_RX/o_data_reg[4]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X49Y22         FDCE (Hold_fdce_C_D)         0.072     1.544    U_UART/U_UART_RX/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.422%)  route 0.143ns (40.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.553     1.436    U_UART/U_UART_TX/CLK
    SLICE_X50Y25         FDCE                                         r  U_UART/U_UART_TX/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  U_UART/U_UART_TX/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.143     1.743    U_UART/U_UART_TX/FSM_onehot_state_reg_n_0_[4]
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.788 r  U_UART/U_UART_TX/tx_reg_i_2/O
                         net (fo=1, routed)           0.000     1.788    U_UART/U_UART_TX/tx_reg_i_2_n_0
    SLICE_X49Y25         FDPE                                         r  U_UART/U_UART_TX/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.820     1.947    U_UART/U_UART_TX/CLK
    SLICE_X49Y25         FDPE                                         r  U_UART/U_UART_TX/tx_reg_reg/C
                         clock pessimism             -0.478     1.469    
    SLICE_X49Y25         FDPE (Hold_fdpe_C_D)         0.091     1.560    U_UART/U_UART_TX/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/bit_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.189ns (47.989%)  route 0.205ns (52.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.556     1.439    U_UART/U_UART_RX/CLK
    SLICE_X48Y21         FDCE                                         r  U_UART/U_UART_RX/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_UART/U_UART_RX/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          0.205     1.785    U_UART/U_UART_RX/state__0[1]
    SLICE_X50Y21         LUT5 (Prop_lut5_I2_O)        0.048     1.833 r  U_UART/U_UART_RX/bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.833    U_UART/U_UART_RX/bit_count[1]_i_1_n_0
    SLICE_X50Y21         FDCE                                         r  U_UART/U_UART_RX/bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.825     1.952    U_UART/U_UART_RX/CLK
    SLICE_X50Y21         FDCE                                         r  U_UART/U_UART_RX/bit_count_reg[1]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X50Y21         FDCE (Hold_fdce_C_D)         0.131     1.605    U_UART/U_UART_RX/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 U_UART/echo_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.553     1.436    U_UART/CLK
    SLICE_X51Y24         FDCE                                         r  U_UART/echo_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_UART/echo_data_reg[6]/Q
                         net (fo=1, routed)           0.155     1.732    U_UART/U_UART_TX/Q[6]
    SLICE_X52Y24         FDCE                                         r  U_UART/U_UART_TX/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.821     1.948    U_UART/U_UART_TX/CLK
    SLICE_X52Y24         FDCE                                         r  U_UART/U_UART_TX/data_reg_reg[6]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X52Y24         FDCE (Hold_fdce_C_D)         0.052     1.501    U_UART/U_UART_TX/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/data_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/o_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.273%)  route 0.156ns (48.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.556     1.439    U_UART/U_UART_RX/CLK
    SLICE_X50Y22         FDCE                                         r  U_UART/U_UART_RX/data_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  U_UART/U_UART_RX/data_buf_reg[2]/Q
                         net (fo=2, routed)           0.156     1.759    U_UART/U_UART_RX/data_buf_reg_n_0_[2]
    SLICE_X49Y22         FDCE                                         r  U_UART/U_UART_RX/o_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.823     1.950    U_UART/U_UART_RX/CLK
    SLICE_X49Y22         FDCE                                         r  U_UART/U_UART_RX/o_data_reg[2]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X49Y22         FDCE (Hold_fdce_C_D)         0.055     1.527    U_UART/U_UART_RX/o_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/bit_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/bit_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.562%)  route 0.148ns (41.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.556     1.439    U_UART/U_UART_RX/CLK
    SLICE_X50Y21         FDCE                                         r  U_UART/U_UART_RX/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  U_UART/U_UART_RX/bit_count_reg[0]/Q
                         net (fo=12, routed)          0.148     1.751    U_UART/U_UART_RX/sel0[0]
    SLICE_X49Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  U_UART/U_UART_RX/bit_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.796    U_UART/U_UART_RX/bit_count[3]_i_2_n_0
    SLICE_X49Y21         FDCE                                         r  U_UART/U_UART_RX/bit_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.824     1.951    U_UART/U_UART_RX/CLK
    SLICE_X49Y21         FDCE                                         r  U_UART/U_UART_RX/bit_count_reg[3]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X49Y21         FDCE (Hold_fdce_C_D)         0.091     1.564    U_UART/U_UART_RX/bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y23   U_CU/state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y23   U_CU/state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y22   U_Counter/U_Counter_Up_Down/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y22   U_Counter/U_Counter_Up_Down/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y22   U_Counter/U_Counter_Up_Down/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y22   U_Counter/U_Counter_Up_Down/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y23   U_Counter/U_Counter_Up_Down/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y23   U_Counter/U_Counter_Up_Down/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y23   U_Counter/U_Counter_Up_Down/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U_UART/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U_UART/reset_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U_UART/reset_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U_UART/reset_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   U_Counter/U_Counter_Up_Down/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   U_Counter/U_Counter_Up_Down/counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   U_UART/U_UART_TX/bit_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   U_UART/U_UART_TX/bit_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   U_UART/U_UART_TX/bit_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   U_UART/U_UART_TX/bit_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y22   U_Counter/U_Counter_Up_Down/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y22   U_Counter/U_Counter_Up_Down/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   U_Counter/U_Counter_Up_Down/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y22   U_Counter/U_Counter_Up_Down/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y28   U_FndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y28   U_FndController/U_Clk_Div_1Khz/div_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y28   U_FndController/U_Clk_Div_1Khz/div_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y28   U_FndController/U_Clk_Div_1Khz/div_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y29   U_FndController/U_Clk_Div_1Khz/div_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y29   U_FndController/U_Clk_Div_1Khz/div_counter_reg[14]/C



