<!doctype html>
<html lang="zh-CN" data-theme="light">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />
    <meta name="generator" content="VuePress 2.0.0-beta.66" />
    <meta name="theme" content="VuePress Theme Hope" />
    <link rel="preconnect" href="https://fonts.googleapis.com"><link rel="preconnect" href="https://fonts.gstatic.com" crossorigin=""><link href="https://fonts.googleapis.com/css2?family=Noto+Serif+SC:wght@400;500;700&display=swap" rel="stylesheet"><link rel="icon" href="/favicon.ico"><link rel="icon" href="/assets/icon/chrome-mask-512.png" type="image/png" sizes="512x512"><link rel="icon" href="/assets/icon/chrome-mask-192.png" type="image/png" sizes="192x192"><link rel="icon" href="/assets/icon/chrome-512.png" type="image/png" sizes="512x512"><link rel="icon" href="/assets/icon/chrome-192.png" type="image/png" sizes="192x192"><link rel="manifest" href="/manifest.webmanifest" crossorigin="use-credentials"><meta name="theme-color" content="#46bd87"><link rel="apple-touch-icon" href="/assets/icon/apple-icon-152.png"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-status-bar-style" content="black"><meta name="msapplication-TileImage" content="/assets/icon/ms-icon-144.png"><meta name="msapplication-TileColor" content="#ffffff"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no, viewport-fit=cover"><link rel="icon" href="/res/images/logo/ieda_icon.png"><title>3.3 布局阶段</title><meta name="description" content="">
    <style>
      :root {
        --bg-color: #fff;
      }

      html[data-theme="dark"] {
        --bg-color: #1d1e1f;
      }

      html,
      body {
        background: var(--bg-color);
      }
    </style>
    <script>
      const userMode = localStorage.getItem("vuepress-theme-hope-scheme");
      const systemDarkMode =
        window.matchMedia &&
        window.matchMedia("(prefers-color-scheme: dark)").matches;

      if (userMode === "dark" || (userMode !== "light" && systemDarkMode)) {
        document.documentElement.setAttribute("data-theme", "dark");
      }
    </script>
    <link rel="preload" href="/assets/style-b9de12a5.css" as="style"><link rel="stylesheet" href="/assets/style-b9de12a5.css">
    <link rel="modulepreload" href="/assets/app-1ed3f6c2.js"><link rel="modulepreload" href="/assets/3_3_palcement.html-d9b89568.js"><link rel="modulepreload" href="/assets/1710898795021-93113c33.js"><link rel="modulepreload" href="/assets/plugin-vue_export-helper-c27b6911.js"><link rel="modulepreload" href="/assets/3_3_palcement.html-4aae15fd.js">
  </head>
  <body>
    <div id="app"><!--[--><!--[--><!--[--><span tabindex="-1"></span><a href="#main-content" class="vp-skip-link sr-only">跳至主要內容</a><!--]--><!--[--><div class="theme-container"><!--[--><header id="navbar" class="vp-navbar"><div class="vp-navbar-start"><button type="button" class="vp-toggle-sidebar-button" title="Toggle Sidebar"><span class="icon"></span></button><!--[--><!----><!--]--><!--[--><a class="vp-link vp-brand" href="/"><img class="vp-nav-logo light" src="/res/images/logo/ieda_logo_b.png" alt><img class="vp-nav-logo dark" src="/res/images/logo/ieda_logo_d.png" alt><!----></a><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-center"><!--[--><!----><!--]--><!--[--><nav class="vp-nav-links"><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="项目和团队"><span class="title"><!---->项目和团队</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/project/intro/"><!---->项目介绍<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/project/plan/"><!---->项目规划<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/project/team/"><!---->贡献成员<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="知识和训练"><span class="title"><!---->知识和训练</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link active" href="/train/eda/"><!---->EDA知识<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/train/water_drop/"><span class="font-icon icon fa-fw fa-sm fas fa-bell" style=""></span>水滴计划<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/train/practice/"><span class="font-icon icon fa-fw fa-sm fas fa-book" style=""></span>iEDA实践<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/train/others/"><!---->其他学习<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="平台和工具"><span class="title"><!---->平台和工具</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/tools/ieda-platform/"><!---->iEDA基础平台<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/tools/ieda-tools/"><!---->iEDA工具集<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/tools/auto-scripts/"><!---->自动化设计脚本<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="智能和数据"><span class="title"><!---->智能和数据</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/aieda/ibm/"><!---->iBM数据集<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/aieda/aieda-model/"><!---->AiEDA模型<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/aieda/aieda-framework/"><!---->AiEDA框架<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="学术和研发"><span class="title"><!---->学术和研发</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/research/subjects/"><!---->研究课题<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/research/tasks/"><!---->开发任务<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/research/achieves/"><!---->学术成果<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="活动和交流"><span class="title"><!---->活动和交流</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/activities/conferences/"><!---->学术会议<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/activities/communication/"><!---->技术交流<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/activities/contests/"><!---->学术竞赛<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/activities/tape-out/"><!---->流片计划<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="宣传和合作"><span class="title"><!---->宣传和合作</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/publicity/news/"><!---->新闻动态<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/publicity/collaborate/"><!---->业务合作<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/publicity/recruit/"><!---->人才招聘<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/publicity/connection.html"><!---->联系方式<!----></a></li></ul></button></div></div></nav><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-end"><!--[--><!----><!--]--><!--[--><div class="nav-item"><div class="dropdown-wrapper i18n-dropdown"><button type="button" class="dropdown-title" aria-label="选择语言"><!--[--><svg xmlns="http://www.w3.org/2000/svg" class="icon i18n-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="i18n icon" style="width:1rem;height:1rem;vertical-align:middle;"><path d="M379.392 460.8 494.08 575.488l-42.496 102.4L307.2 532.48 138.24 701.44l-71.68-72.704L234.496 460.8l-45.056-45.056c-27.136-27.136-51.2-66.56-66.56-108.544h112.64c7.68 14.336 16.896 27.136 26.112 35.84l45.568 46.08 45.056-45.056C382.976 312.32 409.6 247.808 409.6 204.8H0V102.4h256V0h102.4v102.4h256v102.4H512c0 70.144-37.888 161.28-87.04 210.944L378.88 460.8zM576 870.4 512 1024H409.6l256-614.4H768l256 614.4H921.6l-64-153.6H576zM618.496 768h196.608L716.8 532.48 618.496 768z"></path></svg><!--]--><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link active" href="/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.html"><!---->简体中文<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.html"><!---->English<!----></a></li></ul></button></div></div><div class="nav-item vp-repo"><a class="vp-repo-link" href="https://github.com/OSCC-Project/iEDA" target="_blank" rel="noopener noreferrer" aria-label="GitHub"><svg xmlns="http://www.w3.org/2000/svg" class="icon github-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="github icon" style="width:1.25rem;height:1.25rem;vertical-align:middle;"><path d="M511.957 21.333C241.024 21.333 21.333 240.981 21.333 512c0 216.832 140.544 400.725 335.574 465.664 24.49 4.395 32.256-10.07 32.256-23.083 0-11.69.256-44.245 0-85.205-136.448 29.61-164.736-64.64-164.736-64.64-22.315-56.704-54.4-71.765-54.4-71.765-44.587-30.464 3.285-29.824 3.285-29.824 49.195 3.413 75.179 50.517 75.179 50.517 43.776 75.008 114.816 53.333 142.762 40.79 4.523-31.66 17.152-53.377 31.19-65.537-108.971-12.458-223.488-54.485-223.488-242.602 0-53.547 19.114-97.323 50.517-131.67-5.035-12.33-21.93-62.293 4.779-129.834 0 0 41.258-13.184 134.912 50.346a469.803 469.803 0 0 1 122.88-16.554c41.642.213 83.626 5.632 122.88 16.554 93.653-63.488 134.784-50.346 134.784-50.346 26.752 67.541 9.898 117.504 4.864 129.834 31.402 34.347 50.474 78.123 50.474 131.67 0 188.586-114.73 230.016-224.042 242.09 17.578 15.232 33.578 44.672 33.578 90.454v135.85c0 13.142 7.936 27.606 32.854 22.87C862.25 912.597 1002.667 728.747 1002.667 512c0-271.019-219.648-490.667-490.71-490.667z"></path></svg></a></div><div class="nav-item hide-in-mobile"><button type="button" class="outlook-button" tabindex="-1" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" class="icon outlook-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="outlook icon"><path d="M224 800c0 9.6 3.2 44.8 6.4 54.4 6.4 48-48 76.8-48 76.8s80 41.6 147.2 0 134.4-134.4 38.4-195.2c-22.4-12.8-41.6-19.2-57.6-19.2C259.2 716.8 227.2 761.6 224 800zM560 675.2l-32 51.2c-51.2 51.2-83.2 32-83.2 32 25.6 67.2 0 112-12.8 128 25.6 6.4 51.2 9.6 80 9.6 54.4 0 102.4-9.6 150.4-32l0 0c3.2 0 3.2-3.2 3.2-3.2 22.4-16 12.8-35.2 6.4-44.8-9.6-12.8-12.8-25.6-12.8-41.6 0-54.4 60.8-99.2 137.6-99.2 6.4 0 12.8 0 22.4 0 12.8 0 38.4 9.6 48-25.6 0-3.2 0-3.2 3.2-6.4 0-3.2 3.2-6.4 3.2-6.4 6.4-16 6.4-16 6.4-19.2 9.6-35.2 16-73.6 16-115.2 0-105.6-41.6-198.4-108.8-268.8C704 396.8 560 675.2 560 675.2zM224 419.2c0-28.8 22.4-51.2 51.2-51.2 28.8 0 51.2 22.4 51.2 51.2 0 28.8-22.4 51.2-51.2 51.2C246.4 470.4 224 448 224 419.2zM320 284.8c0-22.4 19.2-41.6 41.6-41.6 22.4 0 41.6 19.2 41.6 41.6 0 22.4-19.2 41.6-41.6 41.6C339.2 326.4 320 307.2 320 284.8zM457.6 208c0-12.8 12.8-25.6 25.6-25.6 12.8 0 25.6 12.8 25.6 25.6 0 12.8-12.8 25.6-25.6 25.6C470.4 233.6 457.6 220.8 457.6 208zM128 505.6C128 592 153.6 672 201.6 736c28.8-60.8 112-60.8 124.8-60.8-16-51.2 16-99.2 16-99.2l316.8-422.4c-48-19.2-99.2-32-150.4-32C297.6 118.4 128 291.2 128 505.6zM764.8 86.4c-22.4 19.2-390.4 518.4-390.4 518.4-22.4 28.8-12.8 76.8 22.4 99.2l9.6 6.4c35.2 22.4 80 12.8 99.2-25.6 0 0 6.4-12.8 9.6-19.2 54.4-105.6 275.2-524.8 288-553.6 6.4-19.2-3.2-32-19.2-32C777.6 76.8 771.2 80 764.8 86.4z"></path></svg><div class="outlook-dropdown"><!----></div></button></div><!--[--><button type="button" class="search-pro-button" role="search" aria-label="搜索"><svg xmlns="http://www.w3.org/2000/svg" class="icon search-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="search icon"><path d="M192 480a256 256 0 1 1 512 0 256 256 0 0 1-512 0m631.776 362.496-143.2-143.168A318.464 318.464 0 0 0 768 480c0-176.736-143.264-320-320-320S128 303.264 128 480s143.264 320 320 320a318.016 318.016 0 0 0 184.16-58.592l146.336 146.368c12.512 12.48 32.768 12.48 45.28 0 12.48-12.512 12.48-32.768 0-45.28"></path></svg><div class="search-pro-placeholder">搜索</div><div class="search-pro-key-hints"><kbd class="search-pro-key">Ctrl</kbd><kbd class="search-pro-key">K</kbd></div></button><!--]--><!--]--><!--[--><!----><!--]--><button type="button" class="vp-toggle-navbar-button" aria-label="Toggle Navbar" aria-expanded="false" aria-controls="nav-screen"><span><span class="vp-top"></span><span class="vp-middle"></span><span class="vp-bottom"></span></span></button></div></header><!----><!--]--><!----><div class="toggle-sidebar-wrapper"><span class="arrow start"></span></div><aside id="sidebar" class="vp-sidebar"><!--[--><!----><!--]--><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><a class="vp-link nav-link active vp-sidebar-title" href="/train/eda/"><!---->EDA知识<!----></a><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><span class="vp-sidebar-title">芯片与电路</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">芯片设计基础</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">标准格式文件</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><span class="vp-sidebar-title">芯片设计流程</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/train/eda/chip-circuit/Part_3-chip_flow/3_1_logic_synthesis.html"><!---->3.1 逻辑综合阶段<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/train/eda/chip-circuit/Part_3-chip_flow/3_2_floorplan_pdn.html"><!---->3.2 布图规划与电源规划<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link active vp-sidebar-link vp-sidebar-page active" href="/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.html"><!---->3.3 布局阶段<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.html#_1-布局的内容"><!---->1 布局的内容<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.html#_1-initial-placement"><!---->（1）Initial placement<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.html#_2-legalization"><!---->（2）Legalization<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.html#_3-removing-existing-buffer-trees"><!---->（3）Removing existing buffer trees<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.html#_4-high-fan-out-net-synthesis-hfns"><!---->（4）High Fan-out Net Synthesis (HFNS)<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.html#_5-iterations-of-timing-power-optimizations"><!---->（5）Iterations of timing/power optimizations<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.html#_6-scan-chain-re-ordering"><!---->（6）Scan-chain re-ordering<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.html#_2-布局的目标评估"><!---->2 布局的目标评估<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.html#拥塞预估"><!---->拥塞预估<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.html#时序预估"><!---->时序预估<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.html#供电预估"><!---->供电预估<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.html#摘自"><!---->摘自<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/train/eda/chip-circuit/Part_3-chip_flow/3_4_clock_tree.html"><!---->3.5 时钟树综合<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/train/eda/chip-circuit/Part_3-chip_flow/3_5_routing.html"><!---->3.5 布线阶段<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">芯片设计概念</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">标准单元</span><span class="vp-arrow end"></span></button><!----></section></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">EDA问题与建模</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">算法与数据结构</span><span class="vp-arrow end"></span></button><!----></section></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/train/water_drop/"><!---->水滴计划<!----></a><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/train/practice/"><!---->iEDA实践<!----></a><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/train/others/"><!---->其他学习<!----></a><span class="vp-arrow end"></span></button><!----></section></li></ul><!--[--><!----><!--]--></aside><!--[--><main id="main-content" class="vp-page"><!--[--><!----><!----><nav class="vp-breadcrumb disable"></nav><div class="vp-page-title"><h1><!---->3.3 布局阶段</h1><div class="page-info"><span class="page-author-info" aria-label="作者🖊" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon author-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="author icon"><path d="M649.6 633.6c86.4-48 147.2-144 147.2-249.6 0-160-128-288-288-288s-288 128-288 288c0 108.8 57.6 201.6 147.2 249.6-121.6 48-214.4 153.6-240 288-3.2 9.6 0 19.2 6.4 25.6 3.2 9.6 12.8 12.8 22.4 12.8h704c9.6 0 19.2-3.2 25.6-12.8 6.4-6.4 9.6-16 6.4-25.6-25.6-134.4-121.6-240-243.2-288z"></path></svg><span><a class="page-author-item" href="https://github.com/OSCC-Project" target="_blank" rel="noopener noreferrer">iEDA</a></span><span property="author" content="iEDA"></span></span><!----><span class="page-date-info" aria-label="写作日期📅" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon calendar-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="calendar icon"><path d="M716.4 110.137c0-18.753-14.72-33.473-33.472-33.473-18.753 0-33.473 14.72-33.473 33.473v33.473h66.993v-33.473zm-334.87 0c0-18.753-14.72-33.473-33.473-33.473s-33.52 14.72-33.52 33.473v33.473h66.993v-33.473zm468.81 33.52H716.4v100.465c0 18.753-14.72 33.473-33.472 33.473a33.145 33.145 0 01-33.473-33.473V143.657H381.53v100.465c0 18.753-14.72 33.473-33.473 33.473a33.145 33.145 0 01-33.473-33.473V143.657H180.6A134.314 134.314 0 0046.66 277.595v535.756A134.314 134.314 0 00180.6 947.289h669.74a134.36 134.36 0 00133.94-133.938V277.595a134.314 134.314 0 00-133.94-133.938zm33.473 267.877H147.126a33.145 33.145 0 01-33.473-33.473c0-18.752 14.72-33.473 33.473-33.473h736.687c18.752 0 33.472 14.72 33.472 33.473a33.145 33.145 0 01-33.472 33.473z"></path></svg><span><!----></span><meta property="datePublished" content="2024-07-17T10:52:28.000Z"></span><!----><!----><span class="page-reading-time-info" aria-label="阅读时间⌛" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon timer-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="timer icon"><path d="M799.387 122.15c4.402-2.978 7.38-7.897 7.38-13.463v-1.165c0-8.933-7.38-16.312-16.312-16.312H256.33c-8.933 0-16.311 7.38-16.311 16.312v1.165c0 5.825 2.977 10.874 7.637 13.592 4.143 194.44 97.22 354.963 220.201 392.763-122.204 37.542-214.893 196.511-220.2 389.397-4.661 5.049-7.638 11.651-7.638 19.03v5.825h566.49v-5.825c0-7.379-2.849-13.981-7.509-18.9-5.049-193.016-97.867-351.985-220.2-389.527 123.24-37.67 216.446-198.453 220.588-392.892zM531.16 450.445v352.632c117.674 1.553 211.787 40.778 211.787 88.676H304.097c0-48.286 95.149-87.382 213.728-88.676V450.445c-93.077-3.107-167.901-81.297-167.901-177.093 0-8.803 6.99-15.793 15.793-15.793 8.803 0 15.794 6.99 15.794 15.793 0 80.261 63.69 145.635 142.01 145.635s142.011-65.374 142.011-145.635c0-8.803 6.99-15.793 15.794-15.793s15.793 6.99 15.793 15.793c0 95.019-73.789 172.82-165.96 177.093z"></path></svg><span>大约 5 分钟</span><meta property="timeRequired" content="PT5M"></span></div><hr></div><!----><!----><div class="theme-hope-content"><p>布局范畴的I/O单元和模块的布放都在布图规划时完成了，并且决定了布局方案——<strong>展平式布局</strong> or <strong>层次化布局</strong>，因此布局的剩余任务主要是根据布局方案对标准单元进行布局。<strong>标准单元具体的种类和功能请移步第4部分</strong>。</p><h2 id="_1-布局的内容" tabindex="-1"><a class="header-anchor" href="#_1-布局的内容" aria-hidden="true">#</a> 1 布局的内容</h2><p>Placement详细步骤</p><h3 id="_1-initial-placement" tabindex="-1"><a class="header-anchor" href="#_1-initial-placement" aria-hidden="true">#</a> （1）Initial placement</h3><p>这个步骤就是通常我们所说的初始布局，也称Coarse placement。在这一步骤中，EDA工具会根据设计规约和布局约束，将电路中的元件（如逻辑门、存储器等）初步放置在芯片的物理空间上。这一放置是基于初始算法进行的，通常不是最优的。此时不考虑overlap问题。Overlap问题是指在电路布局中的一个常见挑战，即不同电路元件（如逻辑门、存储器等）在物理空间上的互相重叠或冲突。</p><h3 id="_2-legalization" tabindex="-1"><a class="header-anchor" href="#_2-legalization" aria-hidden="true">#</a> （2）Legalization</h3><p>有了第一步的coarse placement后，这步需要将粗略摆放好的cell，进行合法化（legalization）操作，将所有的标准单元放置在row上，并且保证所有的cell处于legal的状态，即不存在overlap或者不在对应的row上。合法指的是调整单元元件位置、间距、对齐等，以确保布局满足电路设计要求，并且不会产生冲突。</p><h3 id="_3-removing-existing-buffer-trees" tabindex="-1"><a class="header-anchor" href="#_3-removing-existing-buffer-trees" aria-hidden="true">#</a> （3）Removing existing buffer trees</h3><p>这步称 Removing existing buffer trees (移除现有缓冲树)。在某些电路中，为了解决时序问题和信号延迟，可能会添加缓冲器。但在布局过程中，为了减少功耗和信号线长度，可能会决定移除一部分缓冲器。这一步骤涉及移除布局中的部分缓冲树，并重新布置相关元件。</p><h3 id="_4-high-fan-out-net-synthesis-hfns" tabindex="-1"><a class="header-anchor" href="#_4-high-fan-out-net-synthesis-hfns" aria-hidden="true">#</a> （4）High Fan-out Net Synthesis (HFNS)</h3><p>在电路布局中，高扇出网络综合（High Fan-out Net Synthesis，简称HFNS）是一个重要的步骤。它主要针对具有高扇出的点（除了时钟信号、复位信号等特殊情况）进行优化，以改善电路的时序性能。在进行HFNS之前，有一些设计方面的限制需要考虑，并尽可能去除不必要的理想网络，以提高布局质量。</p><h3 id="_5-iterations-of-timing-power-optimizations" tabindex="-1"><a class="header-anchor" href="#_5-iterations-of-timing-power-optimizations" aria-hidden="true">#</a> （5）Iterations of timing/power optimizations</h3><p>这步称 Iterations of Timing/Power Optimizations（时序/功耗优化迭代）。在此阶段，通过迭代优化技术来改进电路的时序和功耗。这包括对关键路径的延迟进行优化、对逻辑元件进行重新布局优化以减少功耗、调整元件位置和布线等。迭代优化的目标是满足设计的时序约束和降低功耗。这个过程主要有cell sizing, moving, net spitting, gate cloning, buffer insertion和area recovery这些小步骤组成。</p><h3 id="_6-scan-chain-re-ordering" tabindex="-1"><a class="header-anchor" href="#_6-scan-chain-re-ordering" aria-hidden="true">#</a> （6）Scan-chain re-ordering</h3><p>scan chain reordering （扫描链重新排序）并不是每个设计中都要做的，视不同的情况而定。这个过程主要是用来缓解绕线资源紧张问题。扫描链是用于测试和故障排除电路的重要组成部分。这一步骤涉及对扫描链的重新排序，以优化测试时间和故障覆盖率。重新排序可以通过调整扫描链中元件的顺序来实现。</p><h2 id="_2-布局的目标评估" tabindex="-1"><a class="header-anchor" href="#_2-布局的目标评估" aria-hidden="true">#</a> 2 布局的目标评估</h2><p>布局完成后，如何评估布局的好坏呢？在<strong>满足设计规则的要求</strong>情况下（即除了时钟网络，其他的高扇出网络，如复位信号等都插入了相应的驱动单元，从而满足最大电容、最大扇出和最大信号转换时间等设计约束。时钟网络上的设计规则需要在时钟树综合阶段完成），可以归纳为一下3个部分：</p><h3 id="拥塞预估" tabindex="-1"><a class="header-anchor" href="#拥塞预估" aria-hidden="true">#</a> 拥塞预估</h3><p><strong>要求满足布线布通。</strong> EDA工具将整个布线空间划分为多个小的布线格，每个布线格划分为横向通道和纵向通道，在每个布线格内，估算并统计所需要的纵向通道和横向通道数量，当实际需要的通道超过现有的通道的5%时，表明拥塞程度比较大。由EDA工具分析拥塞和显示拥塞程度的菜单，可以得出拥塞的数据和分布，从而决定布局优化的方案。当全局拥塞很小，但是存在局部拥塞较大的情况时，则需要对设计进行优化。当报告全局的拥塞非常小，但是在局部区域存在着较大的拥塞，会造成布线无法布通时，则需要对标准单元布局进行优化。</p><figure><img src="/res/images/train_eda_3/1710898795021.png" alt="alt text" tabindex="0"><figcaption>alt text</figcaption></figure><h3 id="时序预估" tabindex="-1"><a class="header-anchor" href="#时序预估" aria-hidden="true">#</a> 时序预估</h3><p><strong>要求满足建立时间要求。</strong> 标准单元布局完成后，其位置都相对确定，此时对芯片的延迟计算和时序较接近于芯片最终的时序。在布局完成后,一般只需要做<strong>建立时间(setuptime)预估</strong>，不需要做保持时间(holdtime)预估，因为此时还没有进行时钟树综合,而保持时间的违例通常是在时钟树综合之后进行优化。</p><p>这时还可以对噪声的影响进行预估，在0.18um及以上工艺，一般不需要太多地考虑噪声，而在 0.13um及以下的工艺中，则需要考虑噪声的影响，在标准单元布局阶段即可以考虑噪声。</p><h3 id="供电预估" tabindex="-1"><a class="header-anchor" href="#供电预估" aria-hidden="true">#</a> 供电预估</h3><p><strong>要求标准单元可以顺利供电。</strong> 标准单元布局后,将标准单元的供电端口连接到电源网格中(followpins)，此时可以引用VCD文件，对芯片的功耗、电压降及EM进行评估。由于时钟树还没有综合，功耗值会偏小，在预估时应当注意。</p><h2 id="摘自" tabindex="-1"><a class="header-anchor" href="#摘自" aria-hidden="true">#</a> 摘自</h2><p>[1] <a href="https://zhuanlan.zhihu.com/p/67329813" target="_blank" rel="noopener noreferrer">https://zhuanlan.zhihu.com/p/67329813<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></p></div><!----><footer class="page-meta"><div class="meta-item edit-link"><a href="https://github.com/oscc-web/ieda-website/edit/main/src/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.md" rel="noopener noreferrer" target="_blank" aria-label="在 GitHub 上编辑此页" class="nav-link label"><!--[--><svg xmlns="http://www.w3.org/2000/svg" class="icon edit-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="edit icon"><path d="M430.818 653.65a60.46 60.46 0 0 1-50.96-93.281l71.69-114.012 7.773-10.365L816.038 80.138A60.46 60.46 0 0 1 859.225 62a60.46 60.46 0 0 1 43.186 18.138l43.186 43.186a60.46 60.46 0 0 1 0 86.373L588.879 565.55l-8.637 8.637-117.466 68.234a60.46 60.46 0 0 1-31.958 11.229z"></path><path d="M728.802 962H252.891A190.883 190.883 0 0 1 62.008 771.98V296.934a190.883 190.883 0 0 1 190.883-192.61h267.754a60.46 60.46 0 0 1 0 120.92H252.891a69.962 69.962 0 0 0-69.098 69.099V771.98a69.962 69.962 0 0 0 69.098 69.098h475.911A69.962 69.962 0 0 0 797.9 771.98V503.363a60.46 60.46 0 1 1 120.922 0V771.98A190.883 190.883 0 0 1 728.802 962z"></path></svg><!--]-->在 GitHub 上编辑此页<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span><!----></a></div><div class="meta-item git-info"><div class="update-time"><span class="label">上次编辑于: </span><!----></div><div class="contributors"><span class="label">贡献者: </span><!--[--><!--[--><span class="contributor" title="email: fzulxq@gmail.com">Xingquan-Li</span><!--]--><!--]--></div></div></footer><nav class="vp-page-nav"><a class="vp-link nav-link prev" href="/train/eda/chip-circuit/Part_3-chip_flow/3_2_floorplan_pdn.html"><div class="hint"><span class="arrow start"></span>上一页</div><div class="link"><!---->3.2 布图规划与电源规划</div></a><a class="vp-link nav-link next" href="/train/eda/chip-circuit/Part_3-chip_flow/3_4_clock_tree.html"><div class="hint">下一页<span class="arrow end"></span></div><div class="link">3.5 时钟树综合<!----></div></a></nav><div id="comment" class="giscus-wrapper input-top" style="display:block;"><div class="loading-icon-wrapper" style="display:flex;align-items:center;justify-content:center;height:96px"><svg xmlns="http://www.w3.org/2000/svg" width="48" height="48" preserveAspectRatio="xMidYMid" viewBox="25 25 50 50"><animateTransform attributeName="transform" type="rotate" dur="2s" keyTimes="0;1" repeatCount="indefinite" values="0;360"></animateTransform><circle cx="50" cy="50" r="20" fill="none" stroke="currentColor" stroke-width="4" stroke-linecap="round"><animate attributeName="stroke-dasharray" dur="1.5s" keyTimes="0;0.5;1" repeatCount="indefinite" values="1,200;90,200;1,200"></animate><animate attributeName="stroke-dashoffset" dur="1.5s" keyTimes="0;0.5;1" repeatCount="indefinite" values="0;-35px;-125px"></animate></circle></svg></div></div><!----><!--]--></main><!--]--><footer class="vp-footer-wrapper"><div class="vp-footer">GPL License | Copyright © iEDA | 2023 - Now</div><!----></footer></div><!--]--><!--]--><!----><!----><!----><!--]--></div>
    <script type="module" src="/assets/app-1ed3f6c2.js" defer></script>
  </body>
</html>
