<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">

<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <title>datasheet for ghrd_10as066n2</title>
  <style type="text/css">
body { font-family:arial ;}
a { text-decoration:underline ; color:#003000 ;}
a:hover { text-decoration:underline ; color:0030f0 ;}
td { padding : 5px ;}
table.topTitle { width:100% ;}
table.topTitle td.l { text-align:left ; font-weight: bold ; font-size:30px ;}
table.topTitle td.r { text-align:right ; font-weight: bold ; font-size:16px ;}
table.blueBar { width : 100% ; border-spacing : 0px ;}
table.blueBar td { background:#0036ff ; font-size:12px ; color : white ; text-align : left ; font-weight : bold ;}
table.blueBar td.l { text-align : left ;}
table.blueBar td.r { text-align : right ;}
table.items { width:100% ; border-collapse:collapse ;}
table.items td.label { font-weight:bold ; font-size:16px ; vertical-align:top ;}
table.items td.mono { font-family:courier ; font-size:12px ; white-space:pre ;}
div.label { font-weight:bold ; font-size:16px ; vertical-align:top ; text-align:center ;}
table.grid { border-collapse:collapse ;}
table.grid td { border:1px solid #bbb ; font-size:12px ;}
body { font-family:arial ;}
table.x { font-family:courier ; border-collapse:collapse ; padding:2px ;}
table.x td { border:1px solid #bbb ;}
td.tableTitle { font-weight:bold ; text-align:center ;}
table.grid { border-collapse:collapse ;}
table.grid td { border:1px solid #bbb ;}
table.grid td.tableTitle { font-weight:bold ; text-align:center ;}
table.mmap { border-collapse:collapse ; text-size:11px ; border:1px solid #d8d8d8 ;}
table.mmap td { border-color:#d8d8d8 ; border-width:1px ; border-style:solid ;}
table.mmap td.empty { border-style:none ; background-color:#f0f0f0 ;}
table.mmap td.slavemodule { text-align:left ; font-size:11px ; border-style:solid solid none solid ;}
table.mmap td.slavem { text-align:right ; font-size:9px ; font-style:italic ; border-style:none solid none solid ;}
table.mmap td.slaveb { text-align:right ; font-size:9px ; font-style:italic ; border-style:none solid solid solid ;}
table.mmap td.mastermodule { text-align:center ; font-size:11px ; border-style:solid solid none solid ;}
table.mmap td.masterlr { text-align:center ; font-size:9px ; font-style:italic ; border-style:none solid solid solid ;}
table.mmap td.masterl { text-align:center ; font-size:9px ; font-style:italic ; border-style:none none solid solid ;}
table.mmap td.masterm { text-align:center ; font-size:9px ; font-style:italic ; border-style:none none solid none ;}
table.mmap td.masterr { text-align:center ; font-size:9px ; font-style:italic ; border-style:none solid solid none ;}
table.mmap td.addr { font-family:courier ; font-size:9px ; text-align:right ;}
table.connectionboxes { border-collapse:separate ; border-spacing:0px ; font-family:arial ;}
table.connectionboxes td.from { border-bottom:1px solid black ; font-size:9px ; font-style:italic ; vertical-align:bottom ; text-align:left ;}
table.connectionboxes td.to { font-size:9px ; font-style:italic ; vertical-align:top ; text-align:right ;}
table.connectionboxes td.lefthandwire { border-bottom:1px solid black ; font-size:9px ; font-style:italic ; vertical-align:bottom ; text-align:right ;}
table.connectionboxes td.righthandwire { border-bottom:1px solid black ; font-size:9px ; font-style:italic ; vertical-align:bottom ; text-align:left ;}
table.connectionboxes td.righthandlabel { font-size:11px ; vertical-align:bottom ; text-align:left ;}
table.connectionboxes td.neighbor { padding:3px ; border:1px solid black ; font-size: 11px ; background:#e8e8e8 ; vertical-align:center ; text-align:center ;}
table.connectionboxes td.main { padding:8px ; border:1px solid black ; font-size: 14px ; font-weight:bold ; background:#ffffff ; vertical-align:center ; text-align:center ;}
.parametersbox { border:1px solid #d0d0d0 ; display:inline-block ; max-height:160px ; overflow:auto ; width:360px ; font-size:10px ;}
.flowbox { display:inline-block ;}
.parametersbox table { font-size:10px ;}
td.parametername { font-style:italic ;}
td.parametervalue { font-weight:bold ;}
div.greydiv { vertical-align:top ; text-align:center ; background:#eeeeee ; border-top:1px solid #707070 ; border-bottom:1px solid #707070 ; padding:20px ; margin:20px ; width:auto ;}</style>
 </head>
 <body>
  <table class="topTitle">
   <tr>
    <td class="l">ghrd_10as066n2</td>
    <td class="r">
     <br/>
     <br/>
    </td>
   </tr>
  </table>
  <table class="blueBar">
   <tr>
    <td class="l">2017.05.12.16:22:47</td>
    <td class="r">Datasheet</td>
   </tr>
  </table>
  <div style="width:100% ;  height:10px"> </div>
  <div class="label">Overview</div>
  <div class="greydiv">
   <div style="display:inline-block ; text-align:left">
    <table class="connectionboxes">
     <tr>
      <td class="lefthandwire">&#160;&#160;clk_0&#160;</td>
      <td class="main" rowspan="2">ghrd_10as066n2</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
    </table>
   </div><span style="display:inline-block ; width:28px"> </span>
   <div style="display:inline-block ; text-align:left"><span>
     <br/>All Components
     <br/>&#160;&#160;
     <a href="#module_ILC"><b>ILC</b>
     </a> interrupt_latency_counter 16.0
     <br/>&#160;&#160;
     <a href="#module_button_pio"><b>button_pio</b>
     </a> altera_avalon_pio 16.0
     <br/>&#160;&#160;
     <a href="#module_dipsw_pio"><b>dipsw_pio</b>
     </a> altera_avalon_pio 16.0
     <br/>&#160;&#160;
     <a href="#module_led_pio"><b>led_pio</b>
     </a> altera_avalon_pio 16.0
     <br/>&#160;&#160;
     <a href="#module_onchip_memory2_0"><b>onchip_memory2_0</b>
     </a> altera_avalon_onchip_memory2 16.0
     <br/>&#160;&#160;
     <a href="#module_pb_lwh2f"><b>pb_lwh2f</b>
     </a> altera_avalon_mm_bridge 16.0
     <br/>&#160;&#160;
     <a href="#module_sysid_qsys_0"><b>sysid_qsys_0</b>
     </a> altera_avalon_sysid_qsys 16.0</span>
   </div>
  </div>
  <div style="width:100% ;  height:10px"> </div>
  <div class="label">Memory Map</div>
  <table class="mmap">
   <tr>
    <td class="empty" rowspan="2"></td>
    <td class="mastermodule" colspan="2">
     <a href="#module_arria10_hps_0"><b>arria10_hps_0</b>
     </a>
    </td>
    <td class="mastermodule" colspan="1">
     <a href="#module_arria10_hps_0_arm_a9_0"><b>arria10_hps_0_arm_a9_0</b>
     </a>
    </td>
    <td class="mastermodule" colspan="1">
     <a href="#module_arria10_hps_0_arm_a9_1"><b>arria10_hps_0_arm_a9_1</b>
     </a>
    </td>
    <td class="mastermodule" colspan="1">
     <a href="#module_f2sdram_only_master"><b>f2sdram_only_master</b>
     </a>
    </td>
    <td class="mastermodule" colspan="1">
     <a href="#module_f2sdram_only_master1"><b>f2sdram_only_master1</b>
     </a>
    </td>
    <td class="mastermodule" colspan="1">
     <a href="#module_fpga_only_master"><b>fpga_only_master</b>
     </a>
    </td>
    <td class="mastermodule" colspan="1">
     <a href="#module_hps_only_master"><b>hps_only_master</b>
     </a>
    </td>
   </tr>
   <tr>
    <td class="masterl">&#160;h2f_axi_master</td>
    <td class="masterr">&#160;h2f_lw_axi_master</td>
    <td class="masterlr">&#160;altera_axi_master</td>
    <td class="masterlr">&#160;altera_axi_master</td>
    <td class="masterlr">&#160;master</td>
    <td class="masterlr">&#160;master</td>
    <td class="masterlr">&#160;master</td>
    <td class="masterlr">&#160;master</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_ILC"><b>ILC</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">avalon_slave&#160;</td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>00000100</td>
    <td class="addr"><span style="color:#989898">0x</span>ff200100</td>
    <td class="addr"><span style="color:#989898">0x</span>ff200100</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>00000100</td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0"><b>arria10_hps_0</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slavem">f2sdram0_data&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slavem">f2sdram2_data&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slavem">f2h_axi_slave&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_arm_gic_0"><b>arria10_hps_0_arm_gic_0</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slavem">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffffd000</td>
    <td class="addr"><span style="color:#989898">0x</span>ffffd000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffffd000</td>
   </tr>
   <tr>
    <td class="slavem">axi_slave1&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffffc100</td>
    <td class="addr"><span style="color:#989898">0x</span>ffffc100</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffffc100</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_baum_clkmgr"><b>arria10_hps_0_baum_clkmgr</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffd04000</td>
    <td class="addr"><span style="color:#989898">0x</span>ffd04000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffd04000</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_mpu_reg_l2_MPUL2"><b>arria10_hps_0_mpu_reg_l2_MPUL2</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>fffff000</td>
    <td class="addr"><span style="color:#989898">0x</span>fffff000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>fffff000</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_dma_DMASECURE"><b>arria10_hps_0_i_dma_DMASECURE</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffda1000</td>
    <td class="addr"><span style="color:#989898">0x</span>ffda1000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffda1000</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_sys_mgr_core"><b>arria10_hps_0_i_sys_mgr_core</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffd06000</td>
    <td class="addr"><span style="color:#989898">0x</span>ffd06000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffd06000</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_rst_mgr_rstmgr"><b>arria10_hps_0_i_rst_mgr_rstmgr</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffd05000</td>
    <td class="addr"><span style="color:#989898">0x</span>ffd05000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffd05000</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_fpga_mgr_fpgamgrregs"><b>arria10_hps_0_i_fpga_mgr_fpgamgrregs</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slavem">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffd03000</td>
    <td class="addr"><span style="color:#989898">0x</span>ffd03000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffd03000</td>
   </tr>
   <tr>
    <td class="slavem">axi_slave1&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffcfe400</td>
    <td class="addr"><span style="color:#989898">0x</span>ffcfe400</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffcfe400</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_timer"><b>arria10_hps_0_timer</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffffc600</td>
    <td class="addr"><span style="color:#989898">0x</span>ffffc600</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_timer_sp_0_timer"><b>arria10_hps_0_i_timer_sp_0_timer</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02700</td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02700</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02700</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_timer_sp_1_timer"><b>arria10_hps_0_i_timer_sp_1_timer</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02800</td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02800</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02800</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_timer_sys_0_timer"><b>arria10_hps_0_i_timer_sys_0_timer</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffd00000</td>
    <td class="addr"><span style="color:#989898">0x</span>ffd00000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffd00000</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_timer_sys_1_timer"><b>arria10_hps_0_i_timer_sys_1_timer</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffd00100</td>
    <td class="addr"><span style="color:#989898">0x</span>ffd00100</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffd00100</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_watchdog_0_l4wd"><b>arria10_hps_0_i_watchdog_0_l4wd</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffd00200</td>
    <td class="addr"><span style="color:#989898">0x</span>ffd00200</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffd00200</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_watchdog_1_l4wd"><b>arria10_hps_0_i_watchdog_1_l4wd</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffd00300</td>
    <td class="addr"><span style="color:#989898">0x</span>ffd00300</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffd00300</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_gpio_0_gpio"><b>arria10_hps_0_i_gpio_0_gpio</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02900</td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02900</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02900</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_gpio_1_gpio"><b>arria10_hps_0_i_gpio_1_gpio</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02a00</td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02a00</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02a00</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_gpio_2_gpio"><b>arria10_hps_0_i_gpio_2_gpio</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02b00</td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02b00</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02b00</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_uart_0_uart"><b>arria10_hps_0_i_uart_0_uart</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02000</td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02000</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_uart_1_uart"><b>arria10_hps_0_i_uart_1_uart</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02100</td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02100</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02100</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_emac_emac0"><b>arria10_hps_0_i_emac_emac0</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ff800000</td>
    <td class="addr"><span style="color:#989898">0x</span>ff800000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ff800000</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_emac_emac1"><b>arria10_hps_0_i_emac_emac1</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ff802000</td>
    <td class="addr"><span style="color:#989898">0x</span>ff802000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ff802000</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_emac_emac2"><b>arria10_hps_0_i_emac_emac2</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ff804000</td>
    <td class="addr"><span style="color:#989898">0x</span>ff804000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ff804000</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_spim_0_spim"><b>arria10_hps_0_i_spim_0_spim</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffda4000</td>
    <td class="addr"><span style="color:#989898">0x</span>ffda4000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffda4000</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_spim_1_spim"><b>arria10_hps_0_i_spim_1_spim</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffda5000</td>
    <td class="addr"><span style="color:#989898">0x</span>ffda5000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffda5000</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_spis_0_spis"><b>arria10_hps_0_i_spis_0_spis</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffda2000</td>
    <td class="addr"><span style="color:#989898">0x</span>ffda2000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_spis_1_spis"><b>arria10_hps_0_i_spis_1_spis</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffda3000</td>
    <td class="addr"><span style="color:#989898">0x</span>ffda3000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_i2c_0_i2c"><b>arria10_hps_0_i_i2c_0_i2c</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02200</td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02200</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02200</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_i2c_1_i2c"><b>arria10_hps_0_i_i2c_1_i2c</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02300</td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02300</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02300</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_i2c_emac_0_i2c"><b>arria10_hps_0_i_i2c_emac_0_i2c</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02400</td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02400</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02400</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_i2c_emac_1_i2c"><b>arria10_hps_0_i_i2c_emac_1_i2c</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02500</td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02500</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02500</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_i2c_emac_2_i2c"><b>arria10_hps_0_i_i2c_emac_2_i2c</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02600</td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02600</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffc02600</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_qspi_QSPIDATA"><b>arria10_hps_0_i_qspi_QSPIDATA</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slavem">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ff809000</td>
    <td class="addr"><span style="color:#989898">0x</span>ff809000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ff809000</td>
   </tr>
   <tr>
    <td class="slavem">axi_slave1&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffa00000</td>
    <td class="addr"><span style="color:#989898">0x</span>ffa00000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffa00000</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_sdmmc_sdmmc"><b>arria10_hps_0_i_sdmmc_sdmmc</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ff808000</td>
    <td class="addr"><span style="color:#989898">0x</span>ff808000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ff808000</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_nand_NANDDATA"><b>arria10_hps_0_i_nand_NANDDATA</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slavem">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffb90000</td>
    <td class="addr"><span style="color:#989898">0x</span>ffb90000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffb90000</td>
   </tr>
   <tr>
    <td class="slavem">axi_slave1&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffb80000</td>
    <td class="addr"><span style="color:#989898">0x</span>ffb80000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffb80000</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_usbotg_0_globgrp"><b>arria10_hps_0_i_usbotg_0_globgrp</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffb00000</td>
    <td class="addr"><span style="color:#989898">0x</span>ffb00000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffb00000</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_i_usbotg_1_globgrp"><b>arria10_hps_0_i_usbotg_1_globgrp</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffb40000</td>
    <td class="addr"><span style="color:#989898">0x</span>ffb40000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffb40000</td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_arria10_hps_0_scu"><b>arria10_hps_0_scu</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">axi_slave0&#160;</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>ffffc000</td>
    <td class="addr"><span style="color:#989898">0x</span>ffffc000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_button_pio"><b>button_pio</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">s1&#160;</td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>00000020</td>
    <td class="addr"><span style="color:#989898">0x</span>ff200020</td>
    <td class="addr"><span style="color:#989898">0x</span>ff200020</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>00000020</td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_dipsw_pio"><b>dipsw_pio</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">s1&#160;</td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>00000030</td>
    <td class="addr"><span style="color:#989898">0x</span>ff200030</td>
    <td class="addr"><span style="color:#989898">0x</span>ff200030</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>00000030</td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_led_pio"><b>led_pio</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">s1&#160;</td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>00000010</td>
    <td class="addr"><span style="color:#989898">0x</span>ff200010</td>
    <td class="addr"><span style="color:#989898">0x</span>ff200010</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>00000010</td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_onchip_memory2_0"><b>onchip_memory2_0</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">s1&#160;</td>
    <td class="addr"><span style="color:#989898">0x</span>00000000</td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>c0000000</td>
    <td class="addr"><span style="color:#989898">0x</span>c0000000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slavemodule">&#160;
     <a href="#module_sysid_qsys_0"><b>sysid_qsys_0</b>
     </a>
    </td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="empty"></td>
   </tr>
   <tr>
    <td class="slaveb">control_slave&#160;</td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>00000000</td>
    <td class="addr"><span style="color:#989898">0x</span>ff200000</td>
    <td class="addr"><span style="color:#989898">0x</span>ff200000</td>
    <td class="empty"></td>
    <td class="empty"></td>
    <td class="addr"><span style="color:#989898">0x</span>00000000</td>
    <td class="empty"></td>
   </tr>
  </table>
  <a name="module_ILC"> </a>
  <div>
   <hr/>
   <h2>ILC</h2>interrupt_latency_counter v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_pb_lwh2f">pb_lwh2f</a>
      </td>
      <td class="from">m0&#160;&#160;</td>
      <td class="main" rowspan="15">ILC</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;avalon_slave</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_clk_0">clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clk</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_n</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">h2f_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_n</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_button_pio">button_pio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;irq</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_dipsw_pio">dipsw_pio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;irq</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">INTR_TYPE</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CLOCK_RATE</td>
        <td class="parametervalue">100000000</td>
       </tr>
       <tr>
        <td class="parametername">IRQ_PORT_CNT</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0</h2>altera_arria10_hps v16.0
   <br/>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">MPU_EVENTS_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">GP_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DEBUG_APB_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">STM_Enable</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">CTI_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">JTAG_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">TEST_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">BOOT_FROM_FPGA_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">BSEL_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">BSEL</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">F2S_Width</td>
        <td class="parametervalue">6</td>
       </tr>
       <tr>
        <td class="parametername">S2F_Width</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">LWH2F_Enable</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">RUN_INTERNAL_BUILD_CHECKS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">F2SDRAM_PORT_CONFIG</td>
        <td class="parametervalue">6</td>
       </tr>
       <tr>
        <td class="parametername">F2SDRAM0_ENABLED</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">F2SDRAM1_ENABLED</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">F2SDRAM2_ENABLED</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">F2SDRAM_READY_LATENCY</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">F2SDRAM2_DELAY</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">F2SDRAM_ADDRESS_WIDTH</td>
        <td class="parametervalue">32</td>
       </tr>
       <tr>
        <td class="parametername">DMA_PeriphId_DERIVED</td>
        <td class="parametervalue">0,1,2,3,4,5,6,7</td>
       </tr>
       <tr>
        <td class="parametername">DMA_Enable</td>
        <td class="parametervalue">No,No,No,No,No,No,No,No</td>
       </tr>
       <tr>
        <td class="parametername">SECURITY_MODULE_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">EMAC0_SWITCH_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">EMAC1_SWITCH_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">EMAC2_SWITCH_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">F2SINTERRUPT_Enable</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_CLOCKPERIPHERAL_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_CTI_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_DMA_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_EMAC0_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_EMAC1_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_EMAC2_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_FPGAMANAGER_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_GPIO_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_HMC_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_I2CEMAC0_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_I2CEMAC1_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_I2CEMAC2_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_I2C0_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_I2C1_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_L4TIMER_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_NAND_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_QSPI_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_SYSTIMER_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_SDMMC_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_SPIM0_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_SPIM1_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_SPIS0_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_SPIS1_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_SYSTEMMANAGER_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_UART0_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_UART1_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_USB0_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_USB1_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">S2FINTERRUPT_WATCHDOG_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">eosc1_clk_mhz</td>
        <td class="parametervalue">25.0</td>
       </tr>
       <tr>
        <td class="parametername">eosc1_clk_hz</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">INTERNAL_OSCILLATOR_ENABLE</td>
        <td class="parametervalue">60</td>
       </tr>
       <tr>
        <td class="parametername">F2H_FREE_CLK_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">F2H_FREE_CLK_FREQ</td>
        <td class="parametervalue">200</td>
       </tr>
       <tr>
        <td class="parametername">F2H_AXI_CLOCK_FREQ</td>
        <td class="parametervalue">100000000</td>
       </tr>
       <tr>
        <td class="parametername">H2F_AXI_CLOCK_FREQ</td>
        <td class="parametervalue">100000000</td>
       </tr>
       <tr>
        <td class="parametername">H2F_LW_AXI_CLOCK_FREQ</td>
        <td class="parametervalue">100000000</td>
       </tr>
       <tr>
        <td class="parametername">F2H_SDRAM0_CLOCK_FREQ</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">F2H_SDRAM1_CLOCK_FREQ</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">F2H_SDRAM2_CLOCK_FREQ</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">F2H_SDRAM3_CLOCK_FREQ</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">F2H_SDRAM4_CLOCK_FREQ</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">F2H_SDRAM5_CLOCK_FREQ</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">H2F_CTI_CLOCK_FREQ</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">H2F_TPIU_CLOCK_IN_FREQ</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">H2F_DEBUG_APB_CLOCK_FREQ</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC_PTP_REF_CLOCK</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_RX_CLK_IN</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_TX_CLK_IN</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_MD_CLK</td>
        <td class="parametervalue">2.5</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_GTX_CLK</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_RX_CLK_IN</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_TX_CLK_IN</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_MD_CLK</td>
        <td class="parametervalue">2.5</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_GTX_CLK</td>
        <td class="parametervalue">125</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_RX_CLK_IN</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_TX_CLK_IN</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_MD_CLK</td>
        <td class="parametervalue">2.5</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_GTX_CLK</td>
        <td class="parametervalue">125</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_QSPI_SCLK_OUT</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SDMMC_CLK_IN</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SDMMC_CCLK</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB0_CLK_IN</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB1_CLK_IN</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM0_SCLK_OUT</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM1_SCLK_OUT</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS0_SCLK_IN</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS1_SCLK_IN</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C0_SCL_IN</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C0_CLK</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C1_SCL_IN</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C1_CLK</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC0_SCL_IN</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC0_CLK</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC1_SCL_IN</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC1_CLK</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC2_SCL_IN</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC2_CLK</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">DEFAULT_MPU_CLK</td>
        <td class="parametervalue">1200</td>
       </tr>
       <tr>
        <td class="parametername">MPU_CLK_VCCL</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">USE_DEFAULT_MPU_CLK</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CUSTOM_MPU_CLK</td>
        <td class="parametervalue">1020</td>
       </tr>
       <tr>
        <td class="parametername">H2F_USER0_CLK_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">H2F_USER0_CLK_FREQ</td>
        <td class="parametervalue">400</td>
       </tr>
       <tr>
        <td class="parametername">H2F_USER1_CLK_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">H2F_USER1_CLK_FREQ</td>
        <td class="parametervalue">400</td>
       </tr>
       <tr>
        <td class="parametername">HMC_PLL_REF_CLK</td>
        <td class="parametervalue">800</td>
       </tr>
       <tr>
        <td class="parametername">EMAC_PTP_REF_CLK</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">SDMMC_REF_CLK</td>
        <td class="parametervalue">200</td>
       </tr>
       <tr>
        <td class="parametername">GPIO_REF_CLK</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">L3_MAIN_FREE_CLK</td>
        <td class="parametervalue">200</td>
       </tr>
       <tr>
        <td class="parametername">L4_SYS_FREE_CLK</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">NOCDIV_L4MAINCLK</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">NOCDIV_L4MPCLK</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">NOCDIV_L4SPCLK</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">NOCDIV_CS_ATCLK</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">NOCDIV_CS_PDBGCLK</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">NOCDIV_CS_TRACECLK</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">HPS_DIV_GPIO_FREQ</td>
        <td class="parametervalue">125</td>
       </tr>
       <tr>
        <td class="parametername">CONFIG_HPS_DIV_GPIO</td>
        <td class="parametervalue">32000</td>
       </tr>
       <tr>
        <td class="parametername">EMAC0_CLK</td>
        <td class="parametervalue">250</td>
       </tr>
       <tr>
        <td class="parametername">EMAC1_CLK</td>
        <td class="parametervalue">250</td>
       </tr>
       <tr>
        <td class="parametername">EMAC2_CLK</td>
        <td class="parametervalue">250</td>
       </tr>
       <tr>
        <td class="parametername">DISABLE_PERI_PLL</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">OVERIDE_PERI_PLL</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PERI_PLL_MANUAL_VCO_FREQ</td>
        <td class="parametervalue">2000</td>
       </tr>
       <tr>
        <td class="parametername">PERI_PLL_AUTO_VCO_FREQ</td>
        <td class="parametervalue">2000</td>
       </tr>
       <tr>
        <td class="parametername">CLK_MAIN_PLL_SOURCE2</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CLK_PERI_PLL_SOURCE2</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CLK_MPU_SOURCE</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CLK_MPU_CNT</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CLK_NOC_SOURCE</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CLK_NOC_CNT</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CLK_S2F_USER0_SOURCE</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CLK_S2F_USER1_SOURCE</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CLK_HMC_PLL_SOURCE</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CLK_EMAC_PTP_SOURCE</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">CLK_GPIO_SOURCE</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">CLK_SDMMC_SOURCE</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">CLK_EMACA_SOURCE</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">CLK_EMACB_SOURCE</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">EMAC0SEL</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">EMAC1SEL</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">EMAC2SEL</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MAINPLLGRP_VCO_DENOM</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MAINPLLGRP_VCO_NUMER</td>
        <td class="parametervalue">191</td>
       </tr>
       <tr>
        <td class="parametername">MAINPLLGRP_MPU_CNT</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MAINPLLGRP_NOC_CNT</td>
        <td class="parametervalue">11</td>
       </tr>
       <tr>
        <td class="parametername">MAINPLLGRP_EMACA_CNT</td>
        <td class="parametervalue">900</td>
       </tr>
       <tr>
        <td class="parametername">MAINPLLGRP_EMACB_CNT</td>
        <td class="parametervalue">900</td>
       </tr>
       <tr>
        <td class="parametername">MAINPLLGRP_EMAC_PTP_CNT</td>
        <td class="parametervalue">900</td>
       </tr>
       <tr>
        <td class="parametername">MAINPLLGRP_GPIO_DB_CNT</td>
        <td class="parametervalue">900</td>
       </tr>
       <tr>
        <td class="parametername">MAINPLLGRP_SDMMC_CNT</td>
        <td class="parametervalue">900</td>
       </tr>
       <tr>
        <td class="parametername">MAINPLLGRP_S2F_USER0_CNT</td>
        <td class="parametervalue">900</td>
       </tr>
       <tr>
        <td class="parametername">MAINPLLGRP_S2F_USER1_CNT</td>
        <td class="parametervalue">900</td>
       </tr>
       <tr>
        <td class="parametername">MAINPLLGRP_HMC_PLL_REF_CNT</td>
        <td class="parametervalue">900</td>
       </tr>
       <tr>
        <td class="parametername">MAINPLLGRP_PERIPH_REF_CNT</td>
        <td class="parametervalue">900</td>
       </tr>
       <tr>
        <td class="parametername">PERPLLGRP_VCO_DENOM</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">PERPLLGRP_VCO_NUMER</td>
        <td class="parametervalue">159</td>
       </tr>
       <tr>
        <td class="parametername">PERPLLGRP_MPU_CNT</td>
        <td class="parametervalue">900</td>
       </tr>
       <tr>
        <td class="parametername">PERPLLGRP_NOC_CNT</td>
        <td class="parametervalue">900</td>
       </tr>
       <tr>
        <td class="parametername">PERPLLGRP_EMACA_CNT</td>
        <td class="parametervalue">7</td>
       </tr>
       <tr>
        <td class="parametername">PERPLLGRP_EMACB_CNT</td>
        <td class="parametervalue">900</td>
       </tr>
       <tr>
        <td class="parametername">PERPLLGRP_EMAC_PTP_CNT</td>
        <td class="parametervalue">19</td>
       </tr>
       <tr>
        <td class="parametername">PERPLLGRP_GPIO_DB_CNT</td>
        <td class="parametervalue">499</td>
       </tr>
       <tr>
        <td class="parametername">PERPLLGRP_SDMMC_CNT</td>
        <td class="parametervalue">9</td>
       </tr>
       <tr>
        <td class="parametername">PERPLLGRP_S2F_USER0_CNT</td>
        <td class="parametervalue">900</td>
       </tr>
       <tr>
        <td class="parametername">PERPLLGRP_S2F_USER1_CNT</td>
        <td class="parametervalue">900</td>
       </tr>
       <tr>
        <td class="parametername">PERPLLGRP_HMC_PLL_REF_CNT</td>
        <td class="parametervalue">900</td>
       </tr>
       <tr>
        <td class="parametername">H2F_PENDING_RST_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">H2F_COLD_RST_Enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">F2H_DBG_RST_Enable</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">F2H_WARM_RST_Enable</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">F2H_COLD_RST_Enable</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">TESTIOCTRL_MAINCLKSEL</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">TESTIOCTRL_PERICLKSEL</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">TESTIOCTRL_DEBUGCLKSEL</td>
        <td class="parametervalue">16</td>
       </tr>
       <tr>
        <td class="parametername">EMIF_CONDUIT_Enable</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">EMIF_BYPASS_CHECK</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">JAVA_ERROR_MSG</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">JAVA_WARNING_MSG</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">EMAC0_PTP</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">EMAC1_PTP</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">EMAC2_PTP</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">EMAC0_PinMuxing</td>
        <td class="parametervalue">IO</td>
       </tr>
       <tr>
        <td class="parametername">EMAC0_Mode</td>
        <td class="parametervalue">RGMII_with_MDIO</td>
       </tr>
       <tr>
        <td class="parametername">EMAC1_PinMuxing</td>
        <td class="parametervalue">Unused</td>
       </tr>
       <tr>
        <td class="parametername">EMAC1_Mode</td>
        <td class="parametervalue">N/A</td>
       </tr>
       <tr>
        <td class="parametername">EMAC2_PinMuxing</td>
        <td class="parametervalue">Unused</td>
       </tr>
       <tr>
        <td class="parametername">EMAC2_Mode</td>
        <td class="parametervalue">N/A</td>
       </tr>
       <tr>
        <td class="parametername">NAND_PinMuxing</td>
        <td class="parametervalue">Unused</td>
       </tr>
       <tr>
        <td class="parametername">NAND_Mode</td>
        <td class="parametervalue">N/A</td>
       </tr>
       <tr>
        <td class="parametername">QSPI_PinMuxing</td>
        <td class="parametervalue">Unused</td>
       </tr>
       <tr>
        <td class="parametername">QSPI_Mode</td>
        <td class="parametervalue">N/A</td>
       </tr>
       <tr>
        <td class="parametername">SDMMC_PinMuxing</td>
        <td class="parametervalue">IO</td>
       </tr>
       <tr>
        <td class="parametername">SDMMC_Mode</td>
        <td class="parametervalue">8-bit</td>
       </tr>
       <tr>
        <td class="parametername">USB0_PinMuxing</td>
        <td class="parametervalue">IO</td>
       </tr>
       <tr>
        <td class="parametername">USB0_Mode</td>
        <td class="parametervalue">default</td>
       </tr>
       <tr>
        <td class="parametername">USB1_PinMuxing</td>
        <td class="parametervalue">Unused</td>
       </tr>
       <tr>
        <td class="parametername">USB1_Mode</td>
        <td class="parametervalue">N/A</td>
       </tr>
       <tr>
        <td class="parametername">SPIM0_PinMuxing</td>
        <td class="parametervalue">Unused</td>
       </tr>
       <tr>
        <td class="parametername">SPIM0_Mode</td>
        <td class="parametervalue">N/A</td>
       </tr>
       <tr>
        <td class="parametername">SPIM1_PinMuxing</td>
        <td class="parametervalue">IO</td>
       </tr>
       <tr>
        <td class="parametername">SPIM1_Mode</td>
        <td class="parametervalue">Dual_slave_selects</td>
       </tr>
       <tr>
        <td class="parametername">SPIS0_PinMuxing</td>
        <td class="parametervalue">Unused</td>
       </tr>
       <tr>
        <td class="parametername">SPIS0_Mode</td>
        <td class="parametervalue">N/A</td>
       </tr>
       <tr>
        <td class="parametername">SPIS1_PinMuxing</td>
        <td class="parametervalue">Unused</td>
       </tr>
       <tr>
        <td class="parametername">SPIS1_Mode</td>
        <td class="parametervalue">N/A</td>
       </tr>
       <tr>
        <td class="parametername">UART0_PinMuxing</td>
        <td class="parametervalue">Unused</td>
       </tr>
       <tr>
        <td class="parametername">UART0_Mode</td>
        <td class="parametervalue">N/A</td>
       </tr>
       <tr>
        <td class="parametername">UART1_PinMuxing</td>
        <td class="parametervalue">IO</td>
       </tr>
       <tr>
        <td class="parametername">UART1_Mode</td>
        <td class="parametervalue">No_flow_control</td>
       </tr>
       <tr>
        <td class="parametername">I2C0_PinMuxing</td>
        <td class="parametervalue">Unused</td>
       </tr>
       <tr>
        <td class="parametername">I2C0_Mode</td>
        <td class="parametervalue">N/A</td>
       </tr>
       <tr>
        <td class="parametername">I2C1_PinMuxing</td>
        <td class="parametervalue">IO</td>
       </tr>
       <tr>
        <td class="parametername">I2C1_Mode</td>
        <td class="parametervalue">default</td>
       </tr>
       <tr>
        <td class="parametername">I2CEMAC0_PinMuxing</td>
        <td class="parametervalue">Unused</td>
       </tr>
       <tr>
        <td class="parametername">I2CEMAC0_Mode</td>
        <td class="parametervalue">N/A</td>
       </tr>
       <tr>
        <td class="parametername">I2CEMAC1_PinMuxing</td>
        <td class="parametervalue">Unused</td>
       </tr>
       <tr>
        <td class="parametername">I2CEMAC1_Mode</td>
        <td class="parametervalue">N/A</td>
       </tr>
       <tr>
        <td class="parametername">I2CEMAC2_PinMuxing</td>
        <td class="parametervalue">Unused</td>
       </tr>
       <tr>
        <td class="parametername">I2CEMAC2_Mode</td>
        <td class="parametervalue">N/A</td>
       </tr>
       <tr>
        <td class="parametername">TRACE_PinMuxing</td>
        <td class="parametervalue">IO</td>
       </tr>
       <tr>
        <td class="parametername">TRACE_Mode</td>
        <td class="parametervalue">default</td>
       </tr>
       <tr>
        <td class="parametername">CM_PinMuxing</td>
        <td class="parametervalue">Unused</td>
       </tr>
       <tr>
        <td class="parametername">CM_Mode</td>
        <td class="parametervalue">N/A</td>
       </tr>
       <tr>
        <td class="parametername">PLL_CLK0</td>
        <td class="parametervalue">Unused</td>
       </tr>
       <tr>
        <td class="parametername">PLL_CLK1</td>
        <td class="parametervalue">Unused</td>
       </tr>
       <tr>
        <td class="parametername">PLL_CLK2</td>
        <td class="parametervalue">Unused</td>
       </tr>
       <tr>
        <td class="parametername">PLL_CLK3</td>
        <td class="parametervalue">Unused</td>
       </tr>
       <tr>
        <td class="parametername">PLL_CLK4</td>
        <td class="parametervalue">Unused</td>
       </tr>
       <tr>
        <td class="parametername">HPS_IO_Enable</td>
        <td class="parametervalue">SDMMC:D0,SDMMC:CMD,SDMMC:CCLK,SDMMC:D1,SDMMC:D2,SDMMC:D3,NONE,NONE,SDMMC:D4,SDMMC:D5,SDMMC:D6,SDMMC:D7,UART1:TX,UART1:RX,USB0:CLK,USB0:STP,USB0:DIR,USB0:DATA0,USB0:DATA1,USB0:NXT,USB0:DATA2,USB0:DATA3,USB0:DATA4,USB0:DATA5,USB0:DATA6,USB0:DATA7,EMAC0:TX_CLK,EMAC0:TX_CTL,EMAC0:RX_CLK,EMAC0:RX_CTL,EMAC0:TXD0,EMAC0:TXD1,EMAC0:RXD0,EMAC0:RXD1,EMAC0:TXD2,EMAC0:TXD3,EMAC0:RXD2,EMAC0:RXD3,SPIM1:CLK,SPIM1:MOSI,SPIM1:MISO,SPIM1:SS0_N,SPIM1:SS1_N,GPIO,NONE,NONE,NONE,NONE,MDIO0:MDIO,MDIO0:MDC,I2C1:SDA,I2C1:SCL,GPIO,TRACE:CLK,GPIO,GPIO,NONE,NONE,TRACE:D0,TRACE:D1,TRACE:D2,TRACE:D3</td>
       </tr>
       <tr>
        <td class="parametername">PIN_TO_BALL_MAP</td>
        <td class="parametervalue">Q2_1,H18,Q2_2,H19,Q2_3,F18,Q2_4,G17,Q2_5,E20,Q2_6,F20,Q2_7,G20,Q2_8,G21,Q2_10,G19,Q2_9,F19,Q2_11,F22,Q2_12,G22,D_4,E16,D_5,H16,D_6,K16,D_7,G16,D_8,H17,D_9,F15,Q3_1,K18,Q3_2,L19,Q3_3,H22,Q3_4,H21,Q3_5,J21,Q3_6,J20,Q3_7,J18,Q3_8,J19,D_10,L17,Q3_9,H23,D_11,N19,D_12,M19,D_13,E15,D_14,J16,D_15,L18,D_16,M17,D_17,K17,Q3_10,J23,Q4_1,L20,Q3_11,K21,Q4_2,M20,Q3_12,K20,Q4_3,N20,Q4_4,P20,Q4_5,K23,Q4_6,L23,Q4_7,N23,Q4_8,N22,Q4_9,K22,Q1_10,D20,Q1_1,D18,Q1_11,E21,Q1_2,E18,Q1_12,E22,Q1_3,C19,Q1_4,D19,Q1_5,E17,Q1_6,F17,Q1_7,C17,Q1_8,C18,Q1_9,D21,Q4_10,L22,Q4_11,M22,Q4_12,M21</td>
       </tr>
       <tr>
        <td class="parametername">hps_device_family</td>
        <td class="parametervalue">ARRIA10</td>
       </tr>
       <tr>
        <td class="parametername">device_name</td>
        <td class="parametervalue">10AS066N3F40E2SG</td>
       </tr>
       <tr>
        <td class="parametername">quartus_ini_hps_ip_enable_sdmmc_clk_in</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">quartus_ini_hps_ip_enable_test_interface</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">quartus_ini_hps_ip_enable_jtag</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">quartus_ini_hps_ip_enable_a10_advanced_options</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">quartus_ini_hps_ip_boot_from_fpga_ready</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">quartus_ini_hps_ip_override_sdmmc_4bit</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">quartus_ini_hps_ip_overide_f2sdram_delay</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">test_iface_definition</td>
        <td class="parametervalue">DFT_IN_ADVANCE 1 input DFT_IN_ATPG_CLK_SEL_N 1 input DFT_IN_ATPG_MODE_N 1 input DFT_IN_BIST_CPU_SI 1 input DFT_IN_BIST_L2_SI 1 input DFT_IN_BIST_PERI_SI 3 input DFT_IN_BIST_RST_N 1 input DFT_IN_BIST_SE_N 1 input DFT_IN_BISTCLK 1 input DFT_IN_BISTEN_N 1 input DFT_IN_BWADJ 12 input DFT_IN_CLKF 13 input DFT_IN_CLKOD 11 input DFT_IN_CLKOD_CTL 1 input DFT_IN_CLKOD_SCANCLK 1 input DFT_IN_CLKOD_SCANIN 1 input DFT_IN_CLKR 6 input DFT_IN_COMPRESS_ENABLE_N 1 input DFT_IN_ECCBYP_N 1 input DFT_IN_ENSAT 1 input DFT_IN_FASTEN 1 input DFT_IN_FREECLK_EN_N 1 input DFT_IN_IO_CONTROL 20 input DFT_IN_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_IO_TEST_MODE_N 1 input DFT_IN_JTAG_MODE 1 input DFT_IN_JTAG_UPDATE_DR 1 input DFT_IN_JTGHIGHZ 1 input DFT_IN_L4MPCLK_DIV_CTL_N 1 input DFT_IN_MAINPLL_BG_PWRDN 1 input DFT_IN_MAINPLL_BG_RESET 1 input DFT_IN_MAINPLL_REG_PWRDN 1 input DFT_IN_MAINPLL_REG_RESET 1 input DFT_IN_MAINPLL_REG_TEST_SEL 1 input DFT_IN_MEM_CPU_SI 1 input DFT_IN_MEM_L2_SI 1 input DFT_IN_MEM_PERI_SI 3 input DFT_IN_MEM_SE_N 1 input DFT_IN_MPFE_ATPG_MODE_N 1 input DFT_IN_MPFE_CLK_SEL_N 1 input DFT_IN_MPFE_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_MPFE_OCC_BYPASS_N 1 input DFT_IN_MPFE_OCC_ENABLE_N 1 input DFT_IN_MPFE_OCC_SI 1 input DFT_IN_MPFE_PIPELINE_SCAN_EN_N 1 input DFT_IN_MPFE_SCANEN_N 1 input DFT_IN_MPFE_SCANIN 14 input DFT_IN_MPFE_TEST_CLK_0 1 input DFT_IN_MPFE_TEST_CLK_1 1 input DFT_IN_MPFE_TEST_CLK_2 1 input DFT_IN_MPFE_TEST_CLOCK_EN_N 1 input DFT_IN_MPFE_TEST_MODE_N 1 input DFT_IN_MTESTEN_N 1 input DFT_IN_NOC_LEFT_SCANIN 15 input DFT_IN_NOC_RIGHT_SCANIN 10 input DFT_IN_OCC_ENABLE_N 1 input DFT_IN_OUTRESET 1 input DFT_IN_OUTRESETALL 1 input DFT_IN_PERIPHPLL_BG_PWRDN 1 input DFT_IN_PERIPHPLL_BG_RESET 1 input DFT_IN_PERIPHPLL_REG_PWRDN 1 input DFT_IN_PERIPHPLL_REG_RESET 1 input DFT_IN_PERIPHPLL_REG_TEST_SEL 1 input DFT_IN_PINMUX_SCANEN 1 input DFT_IN_PINMUX_SCANIN 1 input DFT_IN_PIPELINE_SCAN_EN_N 1 input DFT_IN_PLL_CLK_TESTBUS_SEL 4 input DFT_IN_PLL_DEBUG_TESTBUS_SEL 4 input DFT_IN_PLL_REG_EXT_SEL 1 input DFT_IN_PLL_REG_TEST_DRV 1 input DFT_IN_PLL_REG_TEST_OUT 1 input DFT_IN_PLL_REG_TEST_REP 1 input DFT_IN_PLLBYPASS 1 input DFT_IN_PLLBYPASS_SEL_N 1 input DFT_IN_PLLTEST_INPUT_EN_N 1 input DFT_IN_PRBS_TEST_ENABLE_N 1 input DFT_IN_PWRDN 1 input DFT_IN_REG_TEST_INT_EN_N 1 input DFT_IN_RESET 1 input DFT_IN_SCANEN_N 1 input DFT_IN_STEP 1 input DFT_IN_TCK 1 input DFT_IN_TDI 1 input DFT_IN_TEST 1 input DFT_IN_TEST_CLOCK 1 input DFT_IN_TEST_CLOCK_EN_N 60 input DFT_IN_TEST_INIT_N 1 input DFT_IN_TEST_SI 50 input DFT_IN_TESTMODE_N 1 input DFX_IN_RINGO_DATAIN 1 input DFX_IN_RINGO_ENABLE_N 1 input DFX_IN_RINGO_SCAN_EN_N 1 input DFX_IN_T2_CLK 1 input DFX_IN_T2_DATAIN 1 input DFX_IN_T2_SCAN_EN_N 1 input DFT_OUT_BIST_CPU_SO 1 output DFT_OUT_BIST_L2_SO 1 output DFT_OUT_BIST_PERI_SO 3 output DFT_OUT_CLKOD_SCANOUT 1 output DFT_OUT_MAINPLL_CLKOUT_0_7 1 output DFT_OUT_MAINPLL_CLKOUT_8_15 1 output DFT_OUT_MAINPLL_DEBUGOUT 1 output DFT_OUT_MAINPLL_REG_TEST_INT 1 output DFT_OUT_MAINPLL_REG_TEST_SIG 1 output DFT_OUT_MEM_CPU_SO 1 output DFT_OUT_MEM_L2_SO 1 output DFT_OUT_MEM_PERI_SO 3 output DFT_OUT_MPFE_OCC_SO 1 output DFT_OUT_MPFE_SCANOUT 14 output DFT_OUT_NOC_LEFT_SCANOUT 15 output DFT_OUT_NOC_RIGHT_SCANOUT 10 output DFT_OUT_PERIPHPLL_CLKOUT_0_7 1 output DFT_OUT_PERIPHPLL_CLKOUT_8_15 1 output DFT_OUT_PERIPHPLL_DEBUGOUT 1 output DFT_OUT_PERIPHPLL_REG_TEST_INT 1 output DFT_OUT_PERIPHPLL_REG_TEST_SIG 1 output DFT_OUT_PINMUX_SCANOUT 1 output DFT_OUT_SECMGR_POR_RST_N 1 output DFT_OUT_TDO 1 output DFT_OUT_TEST_SO 50 output DFT_OUT_TESTMODE_STATUS 1 output DFX_OUT_DCLK 1 output DFX_OUT_FPGA_DATA 18 output DFX_OUT_FPGA_L4_SYS_FREE_CLK 1 output DFX_OUT_FPGA_S2F_NTRST 1 output DFX_OUT_PR_REQUEST 1 output DFX_OUT_RINGO_DATAOUT 1 output DFX_OUT_S2F_DATA 32 output DFX_OUT_T2_DATAOUT 4 output</td>
       </tr>
       <tr>
        <td class="parametername">DB_periph_ifaces</td>
        <td class="parametervalue">@orderednames {CM EMAC0 EMAC1 EMAC2 NAND QSPI SDMMC USB0 USB1 SPIM0 SPIM1 SPIS0 SPIS1 TRACE UART0 UART1 I2C0 I2C1 I2CEMAC0 I2CEMAC1 I2CEMAC2} NAND {interfaces {nand {properties {} direction Input @no_export 0 type conduit} @orderednames nand} atom_name hps_interface_peripheral_nand} SPIM0 {interfaces {spim0_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim0 spim0_sclk_out} spim0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB0 {interfaces {usb0_clk_in {properties {} direction Input @no_export 0 type clock} @orderednames {usb0 usb0_clk_in} usb0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} SPIM1 {interfaces {spim1_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim1 spim1_sclk_out} spim1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB1 {interfaces {@orderednames {usb1 usb1_clk_in} usb1_clk_in {properties {} direction Input @no_export 0 type clock} usb1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} I2CEMAC0 {interfaces {i2cemac0 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac0_scl_in i2cemac0_clk i2cemac0} i2cemac0_clk {properties {} direction Output @no_export 0 type clock} i2cemac0_scl_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART0 {interfaces {uart0 {properties {} direction Input @no_export 0 type conduit} @orderednames uart0} atom_name hps_interface_peripheral_uart} I2CEMAC1 {interfaces {i2cemac1_scl_in {properties {} direction Input @no_export 0 type clock} i2cemac1 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac1_scl_in i2cemac1_clk i2cemac1} i2cemac1_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART1 {interfaces {uart1 {properties {} direction Input @no_export 0 type conduit} @orderednames uart1} atom_name hps_interface_peripheral_uart} QSPI {interfaces {qspi_sclk_out {properties {} direction Output @no_export 0 type clock} qspi_s2f_clk {properties {} direction Output @no_export 0 type clock} qspi {properties {} direction Input @no_export 0 type conduit} @orderednames {qspi_sclk_out qspi_s2f_clk qspi}} atom_name hps_interface_peripheral_qspi} I2CEMAC2 {interfaces {i2cemac2_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2cemac2_scl_in i2cemac2_clk i2cemac2} i2cemac2 {properties {} direction Input @no_export 0 type conduit} i2cemac2_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} EMAC0 {interfaces {emac0_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac0_rx_reset {properties {associatedClock emac0_rx_clk_in} direction Output @no_export 0 type reset} emac0_gtx_clk {properties {} direction Output @no_export 0 type clock} @orderednames {emac0 emac0_md_clk emac0_rx_clk_in emac0_tx_clk_in emac0_gtx_clk emac0_tx_reset emac0_rx_reset} emac0_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac0 {properties {} direction Input @no_export 0 type conduit} emac0_md_clk {properties {} direction Output @no_export 0 type clock} emac0_tx_reset {properties {associatedClock emac0_tx_clk_in} direction Output @no_export 0 type reset}} atom_name hps_interface_peripheral_emac} TRACE {interfaces {@orderednames {trace_s2f_clk trace} trace_s2f_clk {properties {} direction Output @no_export 0 type clock} trace {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_tpiu_trace} SPIS0 {interfaces {spis0_sclk_in {properties {} direction Input @no_export 0 type clock} @orderednames {spis0 spis0_sclk_in} spis0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_slave} EMAC1 {interfaces {emac1_md_clk {properties {} direction Output @no_export 0 type clock} emac1_tx_reset {properties {associatedClock emac1_tx_clk_in} direction Output @no_export 0 type reset} @orderednames {emac1 emac1_md_clk emac1_rx_clk_in emac1_tx_clk_in emac1_gtx_clk emac1_tx_reset emac1_rx_reset} emac1_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac1_rx_reset {properties {associatedClock emac1_rx_clk_in} direction Output @no_export 0 type reset} emac1_gtx_clk {properties {} direction Output @no_export 0 type clock} emac1_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_emac} SPIS1 {interfaces {spis1 {properties {} direction Input @no_export 0 type conduit} @orderednames {spis1 spis1_sclk_in} spis1_sclk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_spi_slave} CM {interfaces {cm {properties {} direction Input @no_export 0 type conduit} @orderednames cm}} EMAC2 {interfaces {emac2_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac2 {properties {} direction Input @no_export 0 type conduit} @orderednames {emac2 emac2_md_clk emac2_rx_clk_in emac2_tx_clk_in emac2_gtx_clk emac2_tx_reset emac2_rx_reset} emac2_md_clk {properties {} direction Output @no_export 0 type clock} emac2_tx_reset {properties {associatedClock emac2_tx_clk_in} direction Output @no_export 0 type reset} emac2_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac2_rx_reset {properties {associatedClock emac2_rx_clk_in} direction Output @no_export 0 type reset} emac2_gtx_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_emac} SDMMC {interfaces {sdmmc_cclk {properties {} direction Output @no_export 0 type clock} sdmmc {properties {} direction Input @no_export 0 type conduit} @orderednames {sdmmc sdmmc_reset sdmmc_clk_in sdmmc_cclk} sdmmc_reset {properties {synchronousEdges none} direction Output @no_export 0 type reset} sdmmc_clk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_sdmmc} I2C0 {interfaces {i2c0_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2c0_scl_in i2c0_clk i2c0} i2c0 {properties {} direction Input @no_export 0 type conduit} i2c0_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} I2C1 {interfaces {i2c1_clk {properties {} direction Output @no_export 0 type clock} @orderednames {i2c1_scl_in i2c1_clk i2c1} i2c1_scl_in {properties {} direction Input @no_export 0 type clock} i2c1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_i2c}</td>
       </tr>
       <tr>
        <td class="parametername">DB_iface_ports</td>
        <td class="parametervalue">emac0_tx_clk_in {@orderednames emac0_clk_tx_i emac0_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} emac0_gtx_clk {emac0_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk} @orderednames emac0_phy_txclk_o} spim0 {spim0_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim0_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim0_mosi_o spim0_miso_i spim0_ss_in_n spim0_mosi_oe spim0_ss0_n_o spim0_ss1_n_o spim0_ss2_n_o spim0_ss3_n_o} spim0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim0_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim0_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim0_mosi_o {direction Output atom_signal_name mosi_o role mosi_o} spim0_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim0_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o}} emac1_gtx_clk {@orderednames emac1_phy_txclk_o emac1_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} spim1 {spim1_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim1_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o} spim1_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim1_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim1_mosi_o spim1_miso_i spim1_ss_in_n spim1_mosi_oe spim1_ss0_n_o spim1_ss1_n_o spim1_ss2_n_o spim1_ss3_n_o} spim1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim1_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim1_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim1_mosi_o {direction Output atom_signal_name mosi_o role mosi_o}} emac2_gtx_clk {@orderednames emac2_phy_txclk_o emac2_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} sdmmc_clk_in {@orderednames sdmmc_clk_in sdmmc_clk_in {direction Input atom_signal_name clk_in role clk}} i2cemac1_scl_in {i2c_emac1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac1_scl_i} spim0_sclk_out {spim0_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim0_sclk_out} qspi {qspi_ss_o {direction Output atom_signal_name ss_o role ss_o} qspi_io0_i {direction Input atom_signal_name io0_i role io0_i} qspi_io2_wpn_o {direction Output atom_signal_name io2_wpn_o role io2_wpn_o} qspi_io1_i {direction Input atom_signal_name io1_i role io1_i} @orderednames {qspi_io0_i qspi_io1_i qspi_io2_i qspi_io3_i qspi_io0_o qspi_io1_o qspi_io2_wpn_o qspi_io3_hold_o qspi_mo_oe qspi_ss_o} qspi_io2_i {direction Input atom_signal_name io2_i role io2_i} qspi_io0_o {direction Output atom_signal_name io0_o role io0_o} qspi_io3_hold_o {direction Output atom_signal_name io3_hold_o role io3_hold_o} qspi_io1_o {direction Output atom_signal_name io1_o role io1_o} qspi_io3_i {direction Input atom_signal_name io3_i role io3_i} qspi_mo_oe {direction Output atom_signal_name mo_oe role mo_oe}} i2cemac1_clk {i2c_emac1_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac1_scl_oe} emac0 {emac0_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac0_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} @orderednames {emac0_phy_txd_o emac0_phy_mac_speed_o emac0_phy_txen_o emac0_phy_txer_o emac0_phy_rxdv_i emac0_phy_rxer_i emac0_phy_rxd_i emac0_phy_col_i emac0_phy_crs_i emac0_gmii_mdo_o emac0_gmii_mdo_o_e emac0_gmii_mdi_i emac0_ptp_pps_o emac0_ptp_aux_ts_trig_i emac0_ptp_tstmp_data emac0_ptp_tstmp_en} emac0_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac0_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac0_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac0_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac0_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac0_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac0_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac0_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac0_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac0_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac0_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac0_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac0_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac0_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o}} emac1 {emac1_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} @orderednames {emac1_phy_mac_speed_o emac1_phy_txd_o emac1_phy_txen_o emac1_phy_txer_o emac1_phy_rxdv_i emac1_phy_rxer_i emac1_phy_rxd_i emac1_phy_col_i emac1_phy_crs_i emac1_gmii_mdo_o emac1_gmii_mdo_o_e emac1_gmii_mdi_i emac1_ptp_pps_o emac1_ptp_aux_ts_trig_i emac1_ptp_tstmp_data emac1_ptp_tstmp_en} emac1_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac1_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac1_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac1_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac1_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac1_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac1_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac1_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac1_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} emac1_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac1_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac1_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac1_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac1_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac1_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i}} emac2 {emac2_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} @orderednames {emac2_phy_mac_speed_o emac2_phy_txd_o emac2_phy_txen_o emac2_phy_txer_o emac2_phy_rxdv_i emac2_phy_rxer_i emac2_phy_rxd_i emac2_phy_col_i emac2_phy_crs_i emac2_gmii_mdo_o emac2_gmii_mdo_o_e emac2_gmii_mdi_i emac2_ptp_pps_o emac2_ptp_aux_ts_trig_i emac2_ptp_tstmp_data emac2_ptp_tstmp_en} emac2_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac2_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac2_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac2_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac2_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac2_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac2_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac2_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac2_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac2_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac2_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac2_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac2_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac2_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac2_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i}} spis0_sclk_in {spis0_sclk_in {direction Input atom_signal_name clk role clk} @orderednames spis0_sclk_in} spis1_sclk_in {@orderednames spis1_sclk_in spis1_sclk_in {direction Input atom_signal_name clk role clk}} trace_s2f_clk {@orderednames trace_s2f_clk trace_s2f_clk {direction Output atom_signal_name s2f_clk role clk}} i2cemac0_scl_in {i2c_emac0_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac0_scl_i} emac0_tx_reset {emac0_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n} @orderednames emac0_rst_clk_tx_n_o} sdmmc {@orderednames {sdmmc_vs_o sdmmc_pwr_ena_o sdmmc_wp_i sdmmc_cdn_i sdmmc_card_intn_i sdmmc_cmd_i sdmmc_cmd_o sdmmc_cmd_oe sdmmc_data_i sdmmc_data_o sdmmc_data_oe} sdmmc_cmd_oe {direction Output atom_signal_name cmd_oe role cmd_oe} sdmmc_pwr_ena_o {direction Output atom_signal_name pwr_ena_o role pwr_ena_o} sdmmc_card_intn_i {direction Input atom_signal_name card_intn_i role card_intn_i} sdmmc_cmd_o {direction Output atom_signal_name cmd_o role cmd_o} sdmmc_data_i {direction Input atom_signal_name data_i role data_i} sdmmc_cdn_i {direction Input atom_signal_name cdn_i role cdn_i} sdmmc_data_oe {direction Output atom_signal_name data_oe role data_oe} sdmmc_vs_o {direction Output atom_signal_name vs_o role vs_o} sdmmc_wp_i {direction Input atom_signal_name wp_i role wp_i} sdmmc_data_o {direction Output atom_signal_name data_o role data_o} sdmmc_cmd_i {direction Input atom_signal_name cmd_i role cmd_i}} spim1_sclk_out {spim1_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim1_sclk_out} emac1_rx_clk_in {emac1_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac1_clk_rx_i} i2c0_clk {@orderednames i2c0_scl_oe i2c0_scl_oe {direction Output atom_signal_name scl_oe role clk}} emac1_tx_clk_in {@orderednames emac1_clk_tx_i emac1_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} i2cemac0 {i2c_emac0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c_emac0_sda_i i2c_emac0_sda_oe} i2c_emac0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac1_tx_reset {@orderednames emac1_rst_clk_tx_n_o emac1_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2cemac1 {@orderednames {i2c_emac1_sda_i i2c_emac1_sda_oe} i2c_emac1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} i2c_emac1_sda_i {direction Input atom_signal_name sda_i role sda_i}} i2cemac2 {i2c_emac2_sda_i {direction Input atom_signal_name sda_i role sda_i} @orderednames {i2c_emac2_sda_i i2c_emac2_sda_oe} i2c_emac2_sda_oe {direction Output atom_signal_name sda_oe role sda_oe}} emac0_rx_reset {@orderednames emac0_rst_clk_rx_n_o emac0_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n}} emac2_tx_reset {@orderednames emac2_rst_clk_tx_n_o emac2_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2c1_scl_in {i2c1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c1_scl_i} emac2_rx_clk_in {@orderednames emac2_clk_rx_i emac2_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk}} sdmmc_cclk {@orderednames sdmmc_cclk_out sdmmc_cclk_out {direction Output atom_signal_name cclk_o role clk}} emac2_md_clk {@orderednames emac2_gmii_mdc_o emac2_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk}} emac1_rx_reset {emac1_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac1_rst_clk_rx_n_o} emac2_tx_clk_in {emac2_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk} @orderednames emac2_clk_tx_i} uart0 {uart0_out1_n {direction Output atom_signal_name out1_n role out1_n} uart0_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} @orderednames {uart0_cts_n uart0_dsr_n uart0_dcd_n uart0_ri_n uart0_rx uart0_dtr_n uart0_rts_n uart0_out1_n uart0_out2_n uart0_tx} uart0_rx {direction Input atom_signal_name rx role rx} uart0_rts_n {direction Output atom_signal_name rts_n role rts_n} uart0_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart0_cts_n {direction Input atom_signal_name cts_n role cts_n} uart0_out2_n {direction Output atom_signal_name out2_n role out2_n} uart0_tx {direction Output atom_signal_name tx role tx} uart0_ri_n {direction Input atom_signal_name ri_n role ri_n} uart0_dcd_n {direction Input atom_signal_name dcd_n role dcd_n}} i2cemac0_clk {@orderednames i2c_emac0_scl_oe i2c_emac0_scl_oe {direction Output atom_signal_name scl_oe role clk}} uart1 {uart1_tx {direction Output atom_signal_name tx role tx} uart1_ri_n {direction Input atom_signal_name ri_n role ri_n} uart1_dcd_n {direction Input atom_signal_name dcd_n role dcd_n} @orderednames {uart1_cts_n uart1_dsr_n uart1_dcd_n uart1_ri_n uart1_rx uart1_dtr_n uart1_rts_n uart1_out1_n uart1_out2_n uart1_tx} uart1_out1_n {direction Output atom_signal_name out1_n role out1_n} uart1_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} uart1_rx {direction Input atom_signal_name rx role rx} uart1_rts_n {direction Output atom_signal_name rts_n role rts_n} uart1_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart1_cts_n {direction Input atom_signal_name cts_n role cts_n} uart1_out2_n {direction Output atom_signal_name out2_n role out2_n}} i2c0_scl_in {@orderednames i2c0_scl_i i2c0_scl_i {direction Input atom_signal_name scl_i role clk}} i2cemac2_clk {i2c_emac2_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac2_scl_oe} trace {trace_data {direction Output atom_signal_name data role data} @orderednames {trace_clk_ctl trace_clkin trace_data} trace_clk_ctl {direction Input atom_signal_name clk_ctl role clk_ctl} trace_clkin {direction Input atom_signal_name clkin role clkin}} emac1_md_clk {emac1_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac1_gmii_mdc_o} cm {@orderednames {}} qspi_sclk_out {qspi_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames qspi_sclk_out} qspi_s2f_clk {qspi_s2f_clk {direction Output atom_signal_name s2f_clk role clk} @orderednames qspi_s2f_clk} emac2_rx_reset {emac2_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac2_rst_clk_rx_n_o} emac0_md_clk {emac0_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac0_gmii_mdc_o} i2c1_clk {@orderednames i2c1_scl_oe i2c1_scl_oe {direction Output atom_signal_name scl_oe role clk}} nand {nand_ale_o {direction Output atom_signal_name ale_o role ale_o} nand_adq_o {direction Output atom_signal_name adq_o role adq_o} nand_wp_o {direction Output atom_signal_name wp_n_o role wp_n_o} nand_rdy_busy_i {direction Input atom_signal_name rdy_busy_i role rdy_busy_i} nand_adq_oe {direction Output atom_signal_name adq_oe role adq_oe} @orderednames {nand_adq_i nand_adq_oe nand_adq_o nand_ale_o nand_ce_o nand_cle_o nand_re_o nand_rdy_busy_i nand_we_o nand_wp_o} nand_re_o {direction Output atom_signal_name re_n_o role re_n_o} nand_cle_o {direction Output atom_signal_name cle_o role cle_o} nand_adq_i {direction Input atom_signal_name adq_i role adq_i} nand_ce_o {direction Output atom_signal_name ce_n_o role ce_n_o} nand_we_o {direction Output atom_signal_name we_n_o role we_n_o}} usb0 {usb0_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} usb0_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb0_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} @orderednames {usb0_ulpi_dir usb0_ulpi_nxt usb0_ulpi_data_i usb0_ulpi_stp usb0_ulpi_data_o usb0_ulpi_data_oe} usb0_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb0_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o} usb0_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe}} usb1_clk_in {usb1_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb1_ulpi_clk} usb1 {usb1_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe} usb1_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} @orderednames {usb1_ulpi_dir usb1_ulpi_nxt usb1_ulpi_data_i usb1_ulpi_stp usb1_ulpi_data_o usb1_ulpi_data_oe} usb1_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb1_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} usb1_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb1_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o}} sdmmc_reset {sdmmc_rstn_o {direction Output atom_signal_name rstn_o role reset} @orderednames sdmmc_rstn_o} spis0 {spis0_miso_o {direction Output atom_signal_name miso_o role miso_o} spis0_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} @orderednames {spis0_mosi_i spis0_ss_in_n spis0_miso_o spis0_miso_oe} spis0_mosi_i {direction Input atom_signal_name mosi_i role mosi_i} spis0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n}} spis1 {spis1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} @orderednames {spis1_mosi_i spis1_ss_in_n spis1_miso_o spis1_miso_oe} spis1_miso_o {direction Output atom_signal_name miso_o role miso_o} spis1_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} spis1_mosi_i {direction Input atom_signal_name mosi_i role mosi_i}} usb0_clk_in {usb0_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb0_ulpi_clk} i2cemac2_scl_in {@orderednames i2c_emac2_scl_i i2c_emac2_scl_i {direction Input atom_signal_name scl_i role clk}} i2c0 {i2c0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c0_sda_i i2c0_sda_oe} i2c0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac0_rx_clk_in {emac0_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac0_clk_rx_i} i2c1 {i2c1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c1_sda_i i2c1_sda_oe} i2c1_sda_i {direction Input atom_signal_name sda_i role sda_i}}</td>
       </tr>
       <tr>
        <td class="parametername">DB_port_pins</td>
        <td class="parametervalue">spim0_miso_i {0 rxd} usb0_ulpi_stp {0 ulpi_stp} emac0_ptp_aux_ts_trig_i {0 ts_trig} uart1_dsr_n {0 dsr_n} spim0_ss1_n_o {0 ss_cs1} qspi_io0_o {0 mo0} emac1_ptp_pps_o {0 ptp_pps} emac1_phy_txclk_o {0 tx_clk_o} spim1_ss1_n_o {0 ss_cs1} sdmmc_clk_in {0 clk_in} emac0_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_ptp_tstmp_en {0 ptp_tstmp_en} emac1_clk_tx_i {0 tx_clk_i} uart1_dcd_n {0 dcd_n} spim0_ss3_n_o {0 ss_cs3} spim0_sclk_out {0 sclk_out} spis1_miso_o {0 txd} spim1_ss3_n_o {0 ss_cs3} emac1_gmii_mdi_i {0 mdi} emac0_phy_rxer_i {0 rxer} emac1_rst_clk_tx_n_o {0 rst_clk_tx_n_o} emac0_clk_rx_i {0 rx_clk} uart0_rts_n {0 rts_n} spis0_sclk_in {0 sclk_in} trace_s2f_clk {0 s2f_clk} i2c_emac0_sda_i {0 ic_data_in_a} spis1_sclk_in {0 sclk_in} usb1_ulpi_stp {0 ulpi_stp} emac2_gmii_mdo_o {0 mdo} emac1_phy_rxdv_i {0 rxdv} i2c1_scl_oe {0 ic_clk_oe} uart1_cts_n {0 cts_n} emac0_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} uart1_ri_n {0 ri_n} spis0_miso_o {0 txd} emac2_clk_tx_i {0 tx_clk_i} emac0_gmii_mdc_o {0 mdc} emac1_phy_col_i {0 col} emac2_phy_txen_o {0 txen} uart0_rx {0 sin} spim1_sclk_out {0 sclk_out} qspi_io1_i {0 mi1} emac0_rst_clk_tx_n_o {0 rst_clk_tx_n_o} i2c_emac2_scl_i {0 ic_clk_in_a} i2c1_sda_i {0 ic_data_in_a} emac1_phy_crs_i {0 crs} usb0_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} sdmmc_cmd_i {0 ccmd_i} emac2_phy_txer_o {0 txer} uart0_dsr_n {0 dsr_n} spis0_miso_oe {0 ssi_oe_n} emac1_clk_rx_i {0 rx_clk} i2c0_scl_oe {0 ic_clk_oe} spis1_miso_oe {0 ssi_oe_n} emac1_ptp_aux_ts_trig_i {0 ts_trig} uart0_dcd_n {0 dcd_n} qspi_io1_o {0 mo1} emac2_ptp_pps_o {0 ptp_pps} usb0_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} usb0_ulpi_nxt {0 ulpi_nxt} emac0_gmii_mdo_o_e {0 mdo_en} emac0_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac1_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} sdmmc_cmd_o {0 ccmd_o} sdmmc_card_intn_i {0 card_int_n} sdmmc_pwr_ena_o {0 pwer_en_o} emac1_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac2_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} sdmmc_cclk_out {0 cclk_out} sdmmc_rstn_o {0 rst_out_n} sdmmc_cdn_i {0 cd_i_n} emac0_gmii_mdo_o {0 mdo} i2c_emac2_scl_oe {0 ic_clk_oe} i2c1_sda_oe {0 ic_data_oe} uart0_cts_n {0 cts_n} usb0_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} sdmmc_vs_o {0 vs_o} emac2_clk_rx_i {0 rx_clk} emac0_phy_txen_o {0 txen} emac0_ptp_tstmp_en {0 ptp_tstmp_en} uart1_dtr_n {0 dtr_n} emac1_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_scl_i {0 ic_clk_in_a} i2c0_sda_i {0 ic_data_in_a} usb1_ulpi_nxt {0 ulpi_nxt} emac2_phy_col_i {0 col} qspi_io2_i {0 mi2} nand_adq_i {0 adq_in0 1 adq_in1 2 adq_in2 3 adq_in3 4 adq_in4 5 adq_in5 6 adq_in6 7 adq_in7 8 adq_in8 10 adq_in10 9 adq_in9 11 adq_in11 12 adq_in12 13 adq_in13 14 adq_in14 15 adq_in15} emac2_gmii_mdi_i {0 mdi} emac0_phy_txer_o {0 txer} uart0_tx {0 sout} spis1_mosi_i {0 rxd} spis0_ss_in_n {0 ss_in_n} spim1_mosi_o {0 txd} emac2_phy_crs_i {0 crs} emac1_phy_rxer_i {0 rxer} i2c_emac1_scl_oe {0 ic_clk_oe} i2c0_sda_oe {0 ic_data_oe} spis1_ss_in_n {0 ss_in_n} nand_ale_o {0 ale_out} spim0_ss0_n_o {0 ss_cs0} usb0_ulpi_dir {0 ulpi_dir} emac0_phy_txclk_o {0 tx_clk_o} uart1_out1_n {0 out1_n} spim1_ss0_n_o {0 ss_cs0} sdmmc_cmd_oe {0 ccmd_en} nand_cle_o {0 cle_out} uart0_ri_n {0 ri_n} spim0_ss2_n_o {0 ss_cs2} qspi_io3_hold_o {0 mo3_hold} emac2_phy_txclk_o {0 tx_clk_o} emac2_ptp_aux_ts_trig_i {0 ts_trig} emac2_phy_rxdv_i {0 rxdv} spim1_ss2_n_o {0 ss_cs2} usb0_ulpi_clk {0 ulpi_clk} nand_adq_o {0 adq_out0 1 adq_out1 2 adq_out2 3 adq_out3 4 adq_out4 5 adq_out5 6 adq_out6 7 adq_out7 8 adq_out8 10 adq_out10 9 adq_out9 11 adq_out11 12 adq_out12 13 adq_out13 14 adq_out14 15 adq_out15} sdmmc_data_i {0 cdata_in0 4 cdata_in4 5 cdata_in5 1 cdata_in1 2 cdata_in2 6 cdata_in6 7 cdata_in7 3 cdata_in3} emac2_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_gmii_mdc_o {0 mdc} uart1_rx {0 sin} spis0_mosi_i {0 rxd} spim0_mosi_o {0 txd} emac2_gmii_mdo_o_e {0 mdo_en} i2c_emac2_sda_oe {0 ic_data_oe} i2c_emac0_scl_oe {0 ic_clk_oe} trace_data {17 d17 0 d0 18 d18 1 d1 20 d20 19 d19 2 d2 21 d21 3 d3 22 d22 4 d4 23 d23 5 d5 6 d6 24 d24 25 d25 7 d7 8 d8 26 d26 27 d27 9 d9 10 d10 11 d11 28 d28 29 d29 12 d12 30 d30 31 d31 13 d13 14 d14 15 d15 16 d16} sdmmc_data_oe {0 cdata_out_en0 4 cdata_out_en4 5 cdata_out_en5 1 cdata_out_en1 2 cdata_out_en2 6 cdata_out_en6 7 cdata_out_en7 3 cdata_out_en3} qspi_s2f_clk {0 s2f_clk} qspi_sclk_out {0 sck_out} uart0_out1_n {0 out1_n} spim0_ss_in_n {0 ss_in_n} nand_rdy_busy_i {0 rdy_bsy_in0 1 rdy_bsy_in1 2 rdy_bsy_in2 3 rdy_bsy_in3} nand_adq_oe {0 adq_oe0} uart0_dtr_n {0 dtr_n} spim1_ss_in_n {0 ss_in_n} usb1_ulpi_dir {0 ulpi_dir} sdmmc_data_o {0 cdata_out0 4 cdata_out4 5 cdata_out5 1 cdata_out1 2 cdata_out2 6 cdata_out6 7 cdata_out7 3 cdata_out3} qspi_mo_oe {0 n_mo_en0 1 n_mo_en1 2 n_mo_en2 3 n_mo_en3} emac2_ptp_tstmp_data {0 ptp_tstmp_data} i2c_emac2_sda_i {0 ic_data_in_a} i2c_emac0_scl_i {0 ic_clk_in_a} emac2_ptp_tstmp_en {0 ptp_tstmp_en} emac0_gmii_mdi_i {0 mdi} usb1_ulpi_clk {0 ulpi_clk} nand_wp_o {0 wp_outn} emac2_rst_clk_rx_n_o {0 rst_clk_rx_n_o} emac2_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_sda_oe {0 ic_data_oe} qspi_io3_i {0 mi3} i2c1_scl_i {0 ic_clk_in_a} qspi_ss_o {0 n_ss_out0 1 n_ss_out1 2 n_ss_out2 3 n_ss_out3} qspi_io2_wpn_o {0 mo2_wpn} emac0_phy_rxdv_i {0 rxdv} emac0_ptp_pps_o {0 ptp_pps} emac1_gmii_mdo_o {0 mdo} trace_clk_ctl {0 clk_ctl} nand_we_o {0 we_outn} emac1_ptp_tstmp_data {0 ptp_tstmp_data} uart1_out2_n {0 out2_n} emac1_phy_txen_o {0 txen} emac1_rst_clk_rx_n_o {0 rst_clk_rx_n_o} i2c_emac0_sda_oe {0 ic_data_oe} usb1_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} nand_re_o {0 re_outn} trace_clkin {0 clkin} emac1_phy_txer_o {0 txer} uart1_tx {0 sout} usb1_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} emac2_phy_rxer_i {0 rxer} spim1_miso_i {0 rxd} emac0_ptp_tstmp_data {0 ptp_tstmp_data} uart1_rts_n {0 rts_n} uart0_out2_n {0 out2_n} sdmmc_wp_i {0 wp_i} emac0_clk_tx_i {0 tx_clk_i} i2c_emac1_sda_i {0 ic_data_in_a} spim0_mosi_oe {0 ssi_oe_n} usb1_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} emac0_phy_col_i {0 col} emac0_rst_clk_rx_n_o {0 rst_clk_rx_n_o} spim1_mosi_oe {0 ssi_oe_n} qspi_io0_i {0 mi0} emac0_phy_crs_i {0 crs} emac1_gmii_mdo_o_e {0 mdo_en} nand_ce_o {0 ce_outn0 1 ce_outn1 2 ce_outn2 3 ce_outn3} emac2_gmii_mdc_o {0 mdc} i2c0_scl_i {0 ic_clk_in_a} emac2_rst_clk_tx_n_o {0 rst_clk_tx_n_o}</td>
       </tr>
       <tr>
        <td class="parametername">dev_database</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">pin_muxing</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">pin_muxing_check</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">AUTO_DEVICE_SPEEDGRADE</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_fpga_interfaces"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_fpga_interfaces</h2>altera_arria10_interface_generator v14.0
   <br/>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">interfaceDefinition</td>
        <td class="parametervalue">constraints {} instances {interrupts {signal_widths {} parameters {} location HPSINTERFACEINTERRUPTS_X78_Y180_N96 entity_name twentynm_hps_interface_interrupts signal_default_terminations {} signal_terminations {}} boot_from_fpga {signal_widths {f2s_bsel 3 f2s_boot_from_fpga_on_failure 1 f2s_bsel_en 1 f2s_boot_from_fpga_ready 1} parameters {} location HPSINTERFACEBOOTFROMFPGA_X79_Y172_N96 entity_name twentynm_hps_interface_boot_from_fpga signal_default_terminations {f2s_bsel 0 f2s_boot_from_fpga_on_failure 0 f2s_bsel_en 0 f2s_boot_from_fpga_ready 0} signal_terminations {f2s_bsel {2:0 1} f2s_boot_from_fpga_on_failure {0:0 0} f2s_bsel_en {0:0 0} f2s_boot_from_fpga_ready {0:0 0}}} clocks_resets {signal_widths {f2s_free_clk 1 f2s_pending_rst_ack 1} parameters {} location HPSINTERFACECLOCKSRESETS_X78_Y168_N96 entity_name twentynm_hps_interface_clocks_resets signal_default_terminations {f2s_free_clk 1 f2s_pending_rst_ack 1} signal_terminations {f2s_free_clk {0:0 0} f2s_pending_rst_ack {0:0 1}}} emif_interface {signal_widths {} parameters {} location HPSINTERFACEDDR_X78_Y171_N96 entity_name a10_hps_emif_interface signal_default_terminations {} signal_terminations {}} stm_event {signal_widths {} parameters {} location HPSINTERFACESTMEVENT_X78_Y204_N96 entity_name twentynm_hps_interface_stm_event signal_default_terminations {} signal_terminations {}} debug_apb {signal_widths {F2S_PCLKENDBG 1 F2S_DBGAPB_DISABLE 1} parameters {} location HPSINTERFACEDBGAPB_X78_Y170_N96 entity_name twentynm_hps_interface_dbg_apb signal_default_terminations {F2S_PCLKENDBG 0 F2S_DBGAPB_DISABLE 0} signal_terminations {F2S_PCLKENDBG {0:0 0} F2S_DBGAPB_DISABLE {0:0 0}}} @orderednames {clocks_resets debug_apb stm_event boot_from_fpga emif_interface interrupts}} interfaces {@orderednames {h2f_reset f2h_cold_reset_req f2h_debug_reset_req f2h_warm_reset_req f2h_stm_hw_events emif} h2f_reset {properties {associatedResetSinks {f2h_warm_reset_req f2h_cold_reset_req} synchronousEdges none} direction Output type reset signals {@orderednames h2f_rst_n h2f_rst_n {width 1 properties {} instance_name clocks_resets internal_name s2f_user3_clk direction Output role reset_n fragments {}}}} f2h_cold_reset_req {properties {synchronousEdges none} direction Input type reset signals {@orderednames f2h_cold_rst_req_n f2h_cold_rst_req_n {width 1 properties {} instance_name clocks_resets internal_name f2s_cold_rst_req_n direction Input role reset_n fragments {}}}} f2h_debug_reset_req {properties {synchronousEdges none} direction Input type reset signals {@orderednames f2h_dbg_rst_req_n f2h_dbg_rst_req_n {width 1 properties {} instance_name clocks_resets internal_name f2s_dbg_rst_req_n direction Input role reset_n fragments {}}}} f2h_warm_reset_req {properties {synchronousEdges none} direction Input type reset signals {@orderednames f2h_warm_rst_req_n f2h_warm_rst_req_n {width 1 properties {} instance_name clocks_resets internal_name f2s_warm_rst_req_n direction Input role reset_n fragments {}}}} f2h_stm_hw_events {properties {} direction Input type conduit signals {@orderednames f2h_stm_hwevents f2h_stm_hwevents {width 28 properties {} instance_name stm_event internal_name f2s_stm_event direction Input role stm_hwevents fragments {}}}} emif {properties {} direction Output type conduit signals {@orderednames {emif_emif_to_hps emif_hps_to_emif emif_emif_to_gp emif_gp_to_emif} emif_emif_to_hps {width 4096 properties {} instance_name emif_interface internal_name emif_to_hps direction Input role emif_to_hps fragments {}} emif_hps_to_emif {width 4096 properties {} instance_name emif_interface internal_name hps_to_emif direction Output role hps_to_emif fragments {}} emif_emif_to_gp {width 1 properties {} instance_name emif internal_name emif_emif_to_gp direction Input role emif_to_gp fragments {}} emif_gp_to_emif {width 2 properties {} instance_name emif internal_name emif_gp_to_emif direction Output role gp_to_emif fragments {}}}}} properties {} interface_sim_style {} raw_assigns {} intermediate_wire_count 0 raw_assign_sim_style {} wires_to_fragments {} wire_sim_style {}</td>
       </tr>
       <tr>
        <td class="parametername">qipEntries</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">ignoreSimulation</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">hps_parameter_map</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">device</td>
        <td class="parametervalue">10AS066N3F40E2SG</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_hps_io"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_hps_io</h2>altera_arria10_hps_io v16.0
   <br/>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">border_description</td>
        <td class="parametervalue">constraints {} instances {phery_uart1 {signal_widths {} parameters {} location HPSPERIPHERALUART_X79_Y169_N96 entity_name twentynm_hps_peripheral_uart signal_default_terminations {} signal_terminations {}} phery_spim1 {signal_widths {} parameters {} location HPSPERIPHERALSPIMASTER_X78_Y221_N96 entity_name twentynm_hps_peripheral_spi_master signal_default_terminations {} signal_terminations {}} phery_usb0 {signal_widths {} parameters {} location HPSPERIPHERALUSB_X79_Y170_N96 entity_name twentynm_hps_peripheral_usb signal_default_terminations {} signal_terminations {}} phery_emac0 {signal_widths {} parameters {} location HPSPERIPHERALEMAC_X78_Y207_N96 entity_name twentynm_hps_peripheral_emac signal_default_terminations {} signal_terminations {}} @orderednames {phery_emac0 phery_sdmmc phery_usb0 phery_spim1 phery_trace phery_uart1 phery_i2c1 gpio} phery_i2c1 {signal_widths {} parameters {} location HPSPERIPHERALI2C_X78_Y212_N96 entity_name twentynm_hps_peripheral_i2c signal_default_terminations {} signal_terminations {}} phery_trace {signal_widths {} parameters {} location HPSPERIPHERALTPIUTRACE_X79_Y173_N96 entity_name twentynm_hps_peripheral_tpiu_trace signal_default_terminations {} signal_terminations {}} gpio {signal_widths {} parameters {} location HPSPERIPHERALGPIO_X78_Y210_N96 entity_name twentynm_hps_peripheral_gpio signal_default_terminations {} signal_terminations {}} phery_sdmmc {signal_widths {} parameters {} location HPSPERIPHERALSDMMC_X78_Y219_N96 entity_name twentynm_hps_peripheral_sdmmc signal_default_terminations {} signal_terminations {}}} interfaces {@orderednames hps_io hps_io {properties {} direction input type conduit signals {@orderednames {hps_io_phery_emac0_TX_CLK hps_io_phery_emac0_TXD0 hps_io_phery_emac0_TXD1 hps_io_phery_emac0_TXD2 hps_io_phery_emac0_TXD3 hps_io_phery_emac0_RX_CTL hps_io_phery_emac0_TX_CTL hps_io_phery_emac0_RX_CLK hps_io_phery_emac0_RXD0 hps_io_phery_emac0_RXD1 hps_io_phery_emac0_RXD2 hps_io_phery_emac0_RXD3 hps_io_phery_emac0_MDIO hps_io_phery_emac0_MDC hps_io_phery_sdmmc_CMD hps_io_phery_sdmmc_D0 hps_io_phery_sdmmc_D1 hps_io_phery_sdmmc_D2 hps_io_phery_sdmmc_D3 hps_io_phery_sdmmc_D4 hps_io_phery_sdmmc_D5 hps_io_phery_sdmmc_D6 hps_io_phery_sdmmc_D7 hps_io_phery_sdmmc_CCLK hps_io_phery_usb0_DATA0 hps_io_phery_usb0_DATA1 hps_io_phery_usb0_DATA2 hps_io_phery_usb0_DATA3 hps_io_phery_usb0_DATA4 hps_io_phery_usb0_DATA5 hps_io_phery_usb0_DATA6 hps_io_phery_usb0_DATA7 hps_io_phery_usb0_CLK hps_io_phery_usb0_STP hps_io_phery_usb0_DIR hps_io_phery_usb0_NXT hps_io_phery_spim1_CLK hps_io_phery_spim1_MOSI hps_io_phery_spim1_MISO hps_io_phery_spim1_SS0_N hps_io_phery_spim1_SS1_N hps_io_phery_trace_CLK hps_io_phery_trace_D0 hps_io_phery_trace_D1 hps_io_phery_trace_D2 hps_io_phery_trace_D3 hps_io_phery_uart1_RX hps_io_phery_uart1_TX hps_io_phery_i2c1_SDA hps_io_phery_i2c1_SCL hps_io_gpio_gpio1_io5 hps_io_gpio_gpio1_io14 hps_io_gpio_gpio1_io16 hps_io_gpio_gpio1_io17} hps_io_phery_emac0_TX_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TX_CLK direction output role hps_io_phery_emac0_TX_CLK fragments phery_emac0:EMAC_CLK_TX(0:0)} hps_io_phery_emac0_TXD0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TXD0 direction output role hps_io_phery_emac0_TXD0 fragments phery_emac0:EMAC_PHY_TXD(0:0)} hps_io_phery_emac0_TXD1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TXD1 direction output role hps_io_phery_emac0_TXD1 fragments phery_emac0:EMAC_PHY_TXD(1:1)} hps_io_phery_emac0_TXD2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TXD2 direction output role hps_io_phery_emac0_TXD2 fragments phery_emac0:EMAC_PHY_TXD(2:2)} hps_io_phery_emac0_TXD3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TXD3 direction output role hps_io_phery_emac0_TXD3 fragments phery_emac0:EMAC_PHY_TXD(3:3)} hps_io_phery_emac0_RX_CTL {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RX_CTL direction input role hps_io_phery_emac0_RX_CTL fragments phery_emac0:EMAC_PHY_RXDV(0:0)} hps_io_phery_emac0_TX_CTL {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TX_CTL direction output role hps_io_phery_emac0_TX_CTL fragments phery_emac0:EMAC_PHY_TX_OE(0:0)} hps_io_phery_emac0_RX_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RX_CLK direction input role hps_io_phery_emac0_RX_CLK fragments phery_emac0:EMAC_CLK_RX(0:0)} hps_io_phery_emac0_RXD0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RXD0 direction input role hps_io_phery_emac0_RXD0 fragments phery_emac0:EMAC_PHY_RXD(0:0)} hps_io_phery_emac0_RXD1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RXD1 direction input role hps_io_phery_emac0_RXD1 fragments phery_emac0:EMAC_PHY_RXD(1:1)} hps_io_phery_emac0_RXD2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RXD2 direction input role hps_io_phery_emac0_RXD2 fragments phery_emac0:EMAC_PHY_RXD(2:2)} hps_io_phery_emac0_RXD3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RXD3 direction input role hps_io_phery_emac0_RXD3 fragments phery_emac0:EMAC_PHY_RXD(3:3)} hps_io_phery_emac0_MDIO {tristate_output {{intermediate 3} {intermediate 2}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_MDIO direction bidir role hps_io_phery_emac0_MDIO fragments phery_emac0:EMAC_GMII_MDO_I(0:0)} hps_io_phery_emac0_MDC {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_MDC direction output role hps_io_phery_emac0_MDC fragments phery_emac0:EMAC_GMII_MDC(0:0)} hps_io_phery_sdmmc_CMD {tristate_output {{intermediate 5} {intermediate 4}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_CMD direction bidir role hps_io_phery_sdmmc_CMD fragments phery_sdmmc:SDMMC_CMD_I(0:0)} hps_io_phery_sdmmc_D0 {tristate_output {{intermediate 7} {intermediate 6}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D0 direction bidir role hps_io_phery_sdmmc_D0 fragments phery_sdmmc:SDMMC_DATA_I(0:0)} hps_io_phery_sdmmc_D1 {tristate_output {{intermediate 9} {intermediate 8}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D1 direction bidir role hps_io_phery_sdmmc_D1 fragments phery_sdmmc:SDMMC_DATA_I(1:1)} hps_io_phery_sdmmc_D2 {tristate_output {{intermediate 11} {intermediate 10}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D2 direction bidir role hps_io_phery_sdmmc_D2 fragments phery_sdmmc:SDMMC_DATA_I(2:2)} hps_io_phery_sdmmc_D3 {tristate_output {{intermediate 13} {intermediate 12}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D3 direction bidir role hps_io_phery_sdmmc_D3 fragments phery_sdmmc:SDMMC_DATA_I(3:3)} hps_io_phery_sdmmc_D4 {tristate_output {{intermediate 15} {intermediate 14}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D4 direction bidir role hps_io_phery_sdmmc_D4 fragments phery_sdmmc:SDMMC_DATA_I(4:4)} hps_io_phery_sdmmc_D5 {tristate_output {{intermediate 17} {intermediate 16}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D5 direction bidir role hps_io_phery_sdmmc_D5 fragments phery_sdmmc:SDMMC_DATA_I(5:5)} hps_io_phery_sdmmc_D6 {tristate_output {{intermediate 19} {intermediate 18}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D6 direction bidir role hps_io_phery_sdmmc_D6 fragments phery_sdmmc:SDMMC_DATA_I(6:6)} hps_io_phery_sdmmc_D7 {tristate_output {{intermediate 21} {intermediate 20}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D7 direction bidir role hps_io_phery_sdmmc_D7 fragments phery_sdmmc:SDMMC_DATA_I(7:7)} hps_io_phery_sdmmc_CCLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_CCLK direction output role hps_io_phery_sdmmc_CCLK fragments phery_sdmmc:SDMMC_CCLK(0:0)} hps_io_phery_usb0_DATA0 {tristate_output {{intermediate 23} {intermediate 22}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA0 direction bidir role hps_io_phery_usb0_DATA0 fragments phery_usb0:USB_ULPI_DATA_I(0:0)} hps_io_phery_usb0_DATA1 {tristate_output {{intermediate 25} {intermediate 24}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA1 direction bidir role hps_io_phery_usb0_DATA1 fragments phery_usb0:USB_ULPI_DATA_I(1:1)} hps_io_phery_usb0_DATA2 {tristate_output {{intermediate 27} {intermediate 26}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA2 direction bidir role hps_io_phery_usb0_DATA2 fragments phery_usb0:USB_ULPI_DATA_I(2:2)} hps_io_phery_usb0_DATA3 {tristate_output {{intermediate 29} {intermediate 28}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA3 direction bidir role hps_io_phery_usb0_DATA3 fragments phery_usb0:USB_ULPI_DATA_I(3:3)} hps_io_phery_usb0_DATA4 {tristate_output {{intermediate 31} {intermediate 30}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA4 direction bidir role hps_io_phery_usb0_DATA4 fragments phery_usb0:USB_ULPI_DATA_I(4:4)} hps_io_phery_usb0_DATA5 {tristate_output {{intermediate 33} {intermediate 32}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA5 direction bidir role hps_io_phery_usb0_DATA5 fragments phery_usb0:USB_ULPI_DATA_I(5:5)} hps_io_phery_usb0_DATA6 {tristate_output {{intermediate 35} {intermediate 34}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA6 direction bidir role hps_io_phery_usb0_DATA6 fragments phery_usb0:USB_ULPI_DATA_I(6:6)} hps_io_phery_usb0_DATA7 {tristate_output {{intermediate 37} {intermediate 36}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA7 direction bidir role hps_io_phery_usb0_DATA7 fragments phery_usb0:USB_ULPI_DATA_I(7:7)} hps_io_phery_usb0_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_CLK direction input role hps_io_phery_usb0_CLK fragments phery_usb0:USB_ULPI_CLK(0:0)} hps_io_phery_usb0_STP {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_STP direction output role hps_io_phery_usb0_STP fragments phery_usb0:USB_ULPI_STP(0:0)} hps_io_phery_usb0_DIR {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DIR direction input role hps_io_phery_usb0_DIR fragments phery_usb0:USB_ULPI_DIR(0:0)} hps_io_phery_usb0_NXT {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_NXT direction input role hps_io_phery_usb0_NXT fragments phery_usb0:USB_ULPI_NXT(0:0)} hps_io_phery_spim1_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_CLK direction output role hps_io_phery_spim1_CLK fragments phery_spim1:SPI_MASTER_SCLK(0:0)} hps_io_phery_spim1_MOSI {tristate_output {{intermediate 39} {intermediate 38}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_MOSI direction output role hps_io_phery_spim1_MOSI fragments {}} hps_io_phery_spim1_MISO {width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_MISO direction input role hps_io_phery_spim1_MISO fragments phery_spim1:SPI_MASTER_RXD(0:0)} hps_io_phery_spim1_SS0_N {width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_SS0_N direction output role hps_io_phery_spim1_SS0_N fragments phery_spim1:SPI_MASTER_SS_0_N(0:0)} hps_io_phery_spim1_SS1_N {width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_SS1_N direction output role hps_io_phery_spim1_SS1_N fragments phery_spim1:SPI_MASTER_SS_1_N(0:0)} hps_io_phery_trace_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_CLK direction output role hps_io_phery_trace_CLK fragments phery_trace:TPIU_TRACE_CLK(0:0)} hps_io_phery_trace_D0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_D0 direction output role hps_io_phery_trace_D0 fragments phery_trace:TPIU_TRACE_DATA(0:0)} hps_io_phery_trace_D1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_D1 direction output role hps_io_phery_trace_D1 fragments phery_trace:TPIU_TRACE_DATA(1:1)} hps_io_phery_trace_D2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_D2 direction output role hps_io_phery_trace_D2 fragments phery_trace:TPIU_TRACE_DATA(2:2)} hps_io_phery_trace_D3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_D3 direction output role hps_io_phery_trace_D3 fragments phery_trace:TPIU_TRACE_DATA(3:3)} hps_io_phery_uart1_RX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_RX direction input role hps_io_phery_uart1_RX fragments phery_uart1:UART_RXD(0:0)} hps_io_phery_uart1_TX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_TX direction output role hps_io_phery_uart1_TX fragments phery_uart1:UART_TXD(0:0)} hps_io_phery_i2c1_SDA {tristate_output {{intermediate 41} {intermediate 40}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_i2c1_SDA direction bidir role hps_io_phery_i2c1_SDA fragments phery_i2c1:I2C_DATA(0:0)} hps_io_phery_i2c1_SCL {tristate_output {{intermediate 43} {intermediate 42}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_i2c1_SCL direction bidir role hps_io_phery_i2c1_SCL fragments phery_i2c1:I2C_CLK(0:0)} hps_io_gpio_gpio1_io5 {tristate_output {{intermediate 45} {intermediate 44}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io5 direction bidir role hps_io_gpio_gpio1_io5 fragments gpio:GPIO1_PORTA_I(5:5)} hps_io_gpio_gpio1_io14 {tristate_output {{intermediate 47} {intermediate 46}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io14 direction bidir role hps_io_gpio_gpio1_io14 fragments gpio:GPIO1_PORTA_I(14:14)} hps_io_gpio_gpio1_io16 {tristate_output {{intermediate 49} {intermediate 48}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io16 direction bidir role hps_io_gpio_gpio1_io16 fragments gpio:GPIO1_PORTA_I(16:16)} hps_io_gpio_gpio1_io17 {tristate_output {{intermediate 51} {intermediate 50}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io17 direction bidir role hps_io_gpio_gpio1_io17 fragments gpio:GPIO1_PORTA_I(17:17)}}}} properties {GENERATE_ISW 1} interface_sim_style {} raw_assigns {} intermediate_wire_count 52 raw_assign_sim_style {} wires_to_fragments {{intermediate 0} {output phery_i2c1:I2C_DATA_OE(0:0)} {intermediate 1} {output phery_i2c1:I2C_CLK_OE(0:0)} {intermediate 2} {output phery_emac0:EMAC_GMII_MDO_O(0:0)} {intermediate 3} {output phery_emac0:EMAC_GMII_MDO_OE(0:0)} {intermediate 4} {output phery_sdmmc:SDMMC_CMD_O(0:0)} {intermediate 5} {output phery_sdmmc:SDMMC_CMD_OE(0:0)} {intermediate 6} {output phery_sdmmc:SDMMC_DATA_O(0:0)} {intermediate 7} {output phery_sdmmc:SDMMC_DATA_OE(0:0)} {intermediate 8} {output phery_sdmmc:SDMMC_DATA_O(1:1)} {intermediate 9} {output phery_sdmmc:SDMMC_DATA_OE(1:1)} {intermediate 10} {output phery_sdmmc:SDMMC_DATA_O(2:2)} {intermediate 11} {output phery_sdmmc:SDMMC_DATA_OE(2:2)} {intermediate 12} {output phery_sdmmc:SDMMC_DATA_O(3:3)} {intermediate 13} {output phery_sdmmc:SDMMC_DATA_OE(3:3)} {intermediate 14} {output phery_sdmmc:SDMMC_DATA_O(4:4)} {intermediate 15} {output phery_sdmmc:SDMMC_DATA_OE(4:4)} {intermediate 16} {output phery_sdmmc:SDMMC_DATA_O(5:5)} {intermediate 17} {output phery_sdmmc:SDMMC_DATA_OE(5:5)} {intermediate 18} {output phery_sdmmc:SDMMC_DATA_O(6:6)} {intermediate 19} {output phery_sdmmc:SDMMC_DATA_OE(6:6)} {intermediate 20} {output phery_sdmmc:SDMMC_DATA_O(7:7)} {intermediate 21} {output phery_sdmmc:SDMMC_DATA_OE(7:7)} {intermediate 22} {output phery_usb0:USB_ULPI_DATA_O(0:0)} {intermediate 23} {output phery_usb0:USB_ULPI_DATA_OE(0:0)} {intermediate 24} {output phery_usb0:USB_ULPI_DATA_O(1:1)} {intermediate 25} {output phery_usb0:USB_ULPI_DATA_OE(1:1)} {intermediate 26} {output phery_usb0:USB_ULPI_DATA_O(2:2)} {intermediate 27} {output phery_usb0:USB_ULPI_DATA_OE(2:2)} {intermediate 28} {output phery_usb0:USB_ULPI_DATA_O(3:3)} {intermediate 29} {output phery_usb0:USB_ULPI_DATA_OE(3:3)} {intermediate 30} {output phery_usb0:USB_ULPI_DATA_O(4:4)} {intermediate 31} {output phery_usb0:USB_ULPI_DATA_OE(4:4)} {intermediate 32} {output phery_usb0:USB_ULPI_DATA_O(5:5)} {intermediate 33} {output phery_usb0:USB_ULPI_DATA_OE(5:5)} {intermediate 34} {output phery_usb0:USB_ULPI_DATA_O(6:6)} {intermediate 35} {output phery_usb0:USB_ULPI_DATA_OE(6:6)} {intermediate 36} {output phery_usb0:USB_ULPI_DATA_O(7:7)} {intermediate 37} {output phery_usb0:USB_ULPI_DATA_OE(7:7)} {intermediate 38} {output phery_spim1:SPI_MASTER_TXD(0:0)} {intermediate 39} {output phery_spim1:SPI_MASTER_SSI_OE_N(0:0)} {intermediate 40} {output @intermediate(0:0)} {intermediate 41} {output @intermediate(0:0)} {intermediate 42} {output @intermediate(1:1)} {intermediate 43} {output @intermediate(1:1)} {intermediate 44} {output gpio:GPIO1_PORTA_O(5:5)} {intermediate 45} {output gpio:GPIO1_PORTA_OE(5:5)} {intermediate 46} {output gpio:GPIO1_PORTA_O(14:14)} {intermediate 47} {output gpio:GPIO1_PORTA_OE(14:14)} {intermediate 48} {output gpio:GPIO1_PORTA_O(16:16)} {intermediate 50} {output gpio:GPIO1_PORTA_O(17:17)} {intermediate 49} {output gpio:GPIO1_PORTA_OE(16:16)} {intermediate 51} {output gpio:GPIO1_PORTA_OE(17:17)}} wire_sim_style {}</td>
       </tr>
       <tr>
        <td class="parametername">hps_parameter_map</td>
        <td class="parametervalue">H2F_DEBUG_APB_CLOCK_FREQ 100 quartus_ini_hps_ip_enable_jtag false MAINPLLGRP_NOC_CNT 11 SPIS1_Mode N/A MAINPLLGRP_SDMMC_CNT 900 test_iface_definition {DFT_IN_ADVANCE 1 input DFT_IN_ATPG_CLK_SEL_N 1 input DFT_IN_ATPG_MODE_N 1 input DFT_IN_BIST_CPU_SI 1 input DFT_IN_BIST_L2_SI 1 input DFT_IN_BIST_PERI_SI 3 input DFT_IN_BIST_RST_N 1 input DFT_IN_BIST_SE_N 1 input DFT_IN_BISTCLK 1 input DFT_IN_BISTEN_N 1 input DFT_IN_BWADJ 12 input DFT_IN_CLKF 13 input DFT_IN_CLKOD 11 input DFT_IN_CLKOD_CTL 1 input DFT_IN_CLKOD_SCANCLK 1 input DFT_IN_CLKOD_SCANIN 1 input DFT_IN_CLKR 6 input DFT_IN_COMPRESS_ENABLE_N 1 input DFT_IN_ECCBYP_N 1 input DFT_IN_ENSAT 1 input DFT_IN_FASTEN 1 input DFT_IN_FREECLK_EN_N 1 input DFT_IN_IO_CONTROL 20 input DFT_IN_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_IO_TEST_MODE_N 1 input DFT_IN_JTAG_MODE 1 input DFT_IN_JTAG_UPDATE_DR 1 input DFT_IN_JTGHIGHZ 1 input DFT_IN_L4MPCLK_DIV_CTL_N 1 input DFT_IN_MAINPLL_BG_PWRDN 1 input DFT_IN_MAINPLL_BG_RESET 1 input DFT_IN_MAINPLL_REG_PWRDN 1 input DFT_IN_MAINPLL_REG_RESET 1 input DFT_IN_MAINPLL_REG_TEST_SEL 1 input DFT_IN_MEM_CPU_SI 1 input DFT_IN_MEM_L2_SI 1 input DFT_IN_MEM_PERI_SI 3 input DFT_IN_MEM_SE_N 1 input DFT_IN_MPFE_ATPG_MODE_N 1 input DFT_IN_MPFE_CLK_SEL_N 1 input DFT_IN_MPFE_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_MPFE_OCC_BYPASS_N 1 input DFT_IN_MPFE_OCC_ENABLE_N 1 input DFT_IN_MPFE_OCC_SI 1 input DFT_IN_MPFE_PIPELINE_SCAN_EN_N 1 input DFT_IN_MPFE_SCANEN_N 1 input DFT_IN_MPFE_SCANIN 14 input DFT_IN_MPFE_TEST_CLK_0 1 input DFT_IN_MPFE_TEST_CLK_1 1 input DFT_IN_MPFE_TEST_CLK_2 1 input DFT_IN_MPFE_TEST_CLOCK_EN_N 1 input DFT_IN_MPFE_TEST_MODE_N 1 input DFT_IN_MTESTEN_N 1 input DFT_IN_NOC_LEFT_SCANIN 15 input DFT_IN_NOC_RIGHT_SCANIN 10 input DFT_IN_OCC_ENABLE_N 1 input DFT_IN_OUTRESET 1 input DFT_IN_OUTRESETALL 1 input DFT_IN_PERIPHPLL_BG_PWRDN 1 input DFT_IN_PERIPHPLL_BG_RESET 1 input DFT_IN_PERIPHPLL_REG_PWRDN 1 input DFT_IN_PERIPHPLL_REG_RESET 1 input DFT_IN_PERIPHPLL_REG_TEST_SEL 1 input DFT_IN_PINMUX_SCANEN 1 input DFT_IN_PINMUX_SCANIN 1 input DFT_IN_PIPELINE_SCAN_EN_N 1 input DFT_IN_PLL_CLK_TESTBUS_SEL 4 input DFT_IN_PLL_DEBUG_TESTBUS_SEL 4 input DFT_IN_PLL_REG_EXT_SEL 1 input DFT_IN_PLL_REG_TEST_DRV 1 input DFT_IN_PLL_REG_TEST_OUT 1 input DFT_IN_PLL_REG_TEST_REP 1 input DFT_IN_PLLBYPASS 1 input DFT_IN_PLLBYPASS_SEL_N 1 input DFT_IN_PLLTEST_INPUT_EN_N 1 input DFT_IN_PRBS_TEST_ENABLE_N 1 input DFT_IN_PWRDN 1 input DFT_IN_REG_TEST_INT_EN_N 1 input DFT_IN_RESET 1 input DFT_IN_SCANEN_N 1 input DFT_IN_STEP 1 input DFT_IN_TCK 1 input DFT_IN_TDI 1 input DFT_IN_TEST 1 input DFT_IN_TEST_CLOCK 1 input DFT_IN_TEST_CLOCK_EN_N 60 input DFT_IN_TEST_INIT_N 1 input DFT_IN_TEST_SI 50 input DFT_IN_TESTMODE_N 1 input DFX_IN_RINGO_DATAIN 1 input DFX_IN_RINGO_ENABLE_N 1 input DFX_IN_RINGO_SCAN_EN_N 1 input DFX_IN_T2_CLK 1 input DFX_IN_T2_DATAIN 1 input DFX_IN_T2_SCAN_EN_N 1 input DFT_OUT_BIST_CPU_SO 1 output DFT_OUT_BIST_L2_SO 1 output DFT_OUT_BIST_PERI_SO 3 output DFT_OUT_CLKOD_SCANOUT 1 output DFT_OUT_MAINPLL_CLKOUT_0_7 1 output DFT_OUT_MAINPLL_CLKOUT_8_15 1 output DFT_OUT_MAINPLL_DEBUGOUT 1 output DFT_OUT_MAINPLL_REG_TEST_INT 1 output DFT_OUT_MAINPLL_REG_TEST_SIG 1 output DFT_OUT_MEM_CPU_SO 1 output DFT_OUT_MEM_L2_SO 1 output DFT_OUT_MEM_PERI_SO 3 output DFT_OUT_MPFE_OCC_SO 1 output DFT_OUT_MPFE_SCANOUT 14 output DFT_OUT_NOC_LEFT_SCANOUT 15 output DFT_OUT_NOC_RIGHT_SCANOUT 10 output DFT_OUT_PERIPHPLL_CLKOUT_0_7 1 output DFT_OUT_PERIPHPLL_CLKOUT_8_15 1 output DFT_OUT_PERIPHPLL_DEBUGOUT 1 output DFT_OUT_PERIPHPLL_REG_TEST_INT 1 output DFT_OUT_PERIPHPLL_REG_TEST_SIG 1 output DFT_OUT_PINMUX_SCANOUT 1 output DFT_OUT_SECMGR_POR_RST_N 1 output DFT_OUT_TDO 1 output DFT_OUT_TEST_SO 50 output DFT_OUT_TESTMODE_STATUS 1 output DFX_OUT_DCLK 1 output DFX_OUT_FPGA_DATA 18 output DFX_OUT_FPGA_L4_SYS_FREE_CLK 1 output DFX_OUT_FPGA_S2F_NTRST 1 output DFX_OUT_PR_REQUEST 1 output DFX_OUT_RINGO_DATAOUT 1 output DFX_OUT_S2F_DATA 32 output DFX_OUT_T2_DATAOUT 4 output} H2F_AXI_CLOCK_FREQ 100000000 I2CEMAC0_PinMuxing Unused QSPI_PinMuxing Unused MAINPLLGRP_MPU_CNT 1 quartus_ini_hps_ip_enable_a10_advanced_options false CLK_SDMMC_SOURCE 1 JAVA_WARNING_MSG {} S2FINTERRUPT_NAND_Enable false JAVA_ERROR_MSG {} I2CEMAC2_Mode N/A CLK_EMAC_PTP_SOURCE 1 DB_iface_ports {emac0_tx_clk_in {@orderednames emac0_clk_tx_i emac0_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} emac0_gtx_clk {emac0_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk} @orderednames emac0_phy_txclk_o} spim0 {spim0_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim0_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim0_mosi_o spim0_miso_i spim0_ss_in_n spim0_mosi_oe spim0_ss0_n_o spim0_ss1_n_o spim0_ss2_n_o spim0_ss3_n_o} spim0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim0_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim0_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim0_mosi_o {direction Output atom_signal_name mosi_o role mosi_o} spim0_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim0_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o}} emac1_gtx_clk {@orderednames emac1_phy_txclk_o emac1_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} spim1 {spim1_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim1_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o} spim1_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim1_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim1_mosi_o spim1_miso_i spim1_ss_in_n spim1_mosi_oe spim1_ss0_n_o spim1_ss1_n_o spim1_ss2_n_o spim1_ss3_n_o} spim1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim1_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim1_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim1_mosi_o {direction Output atom_signal_name mosi_o role mosi_o}} emac2_gtx_clk {@orderednames emac2_phy_txclk_o emac2_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} sdmmc_clk_in {@orderednames sdmmc_clk_in sdmmc_clk_in {direction Input atom_signal_name clk_in role clk}} i2cemac1_scl_in {i2c_emac1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac1_scl_i} spim0_sclk_out {spim0_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim0_sclk_out} qspi {qspi_ss_o {direction Output atom_signal_name ss_o role ss_o} qspi_io0_i {direction Input atom_signal_name io0_i role io0_i} qspi_io2_wpn_o {direction Output atom_signal_name io2_wpn_o role io2_wpn_o} qspi_io1_i {direction Input atom_signal_name io1_i role io1_i} @orderednames {qspi_io0_i qspi_io1_i qspi_io2_i qspi_io3_i qspi_io0_o qspi_io1_o qspi_io2_wpn_o qspi_io3_hold_o qspi_mo_oe qspi_ss_o} qspi_io2_i {direction Input atom_signal_name io2_i role io2_i} qspi_io0_o {direction Output atom_signal_name io0_o role io0_o} qspi_io3_hold_o {direction Output atom_signal_name io3_hold_o role io3_hold_o} qspi_io1_o {direction Output atom_signal_name io1_o role io1_o} qspi_io3_i {direction Input atom_signal_name io3_i role io3_i} qspi_mo_oe {direction Output atom_signal_name mo_oe role mo_oe}} i2cemac1_clk {i2c_emac1_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac1_scl_oe} emac0 {emac0_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac0_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} @orderednames {emac0_phy_txd_o emac0_phy_mac_speed_o emac0_phy_txen_o emac0_phy_txer_o emac0_phy_rxdv_i emac0_phy_rxer_i emac0_phy_rxd_i emac0_phy_col_i emac0_phy_crs_i emac0_gmii_mdo_o emac0_gmii_mdo_o_e emac0_gmii_mdi_i emac0_ptp_pps_o emac0_ptp_aux_ts_trig_i emac0_ptp_tstmp_data emac0_ptp_tstmp_en} emac0_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac0_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac0_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac0_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac0_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac0_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac0_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac0_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac0_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac0_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac0_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac0_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac0_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac0_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o}} emac1 {emac1_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} @orderednames {emac1_phy_mac_speed_o emac1_phy_txd_o emac1_phy_txen_o emac1_phy_txer_o emac1_phy_rxdv_i emac1_phy_rxer_i emac1_phy_rxd_i emac1_phy_col_i emac1_phy_crs_i emac1_gmii_mdo_o emac1_gmii_mdo_o_e emac1_gmii_mdi_i emac1_ptp_pps_o emac1_ptp_aux_ts_trig_i emac1_ptp_tstmp_data emac1_ptp_tstmp_en} emac1_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac1_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac1_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac1_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac1_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac1_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac1_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac1_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac1_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} emac1_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac1_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac1_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac1_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac1_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac1_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i}} emac2 {emac2_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} @orderednames {emac2_phy_mac_speed_o emac2_phy_txd_o emac2_phy_txen_o emac2_phy_txer_o emac2_phy_rxdv_i emac2_phy_rxer_i emac2_phy_rxd_i emac2_phy_col_i emac2_phy_crs_i emac2_gmii_mdo_o emac2_gmii_mdo_o_e emac2_gmii_mdi_i emac2_ptp_pps_o emac2_ptp_aux_ts_trig_i emac2_ptp_tstmp_data emac2_ptp_tstmp_en} emac2_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac2_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac2_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac2_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac2_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac2_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac2_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac2_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac2_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac2_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac2_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac2_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac2_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac2_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac2_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i}} spis0_sclk_in {spis0_sclk_in {direction Input atom_signal_name clk role clk} @orderednames spis0_sclk_in} spis1_sclk_in {@orderednames spis1_sclk_in spis1_sclk_in {direction Input atom_signal_name clk role clk}} trace_s2f_clk {@orderednames trace_s2f_clk trace_s2f_clk {direction Output atom_signal_name s2f_clk role clk}} i2cemac0_scl_in {i2c_emac0_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac0_scl_i} emac0_tx_reset {emac0_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n} @orderednames emac0_rst_clk_tx_n_o} sdmmc {@orderednames {sdmmc_vs_o sdmmc_pwr_ena_o sdmmc_wp_i sdmmc_cdn_i sdmmc_card_intn_i sdmmc_cmd_i sdmmc_cmd_o sdmmc_cmd_oe sdmmc_data_i sdmmc_data_o sdmmc_data_oe} sdmmc_cmd_oe {direction Output atom_signal_name cmd_oe role cmd_oe} sdmmc_pwr_ena_o {direction Output atom_signal_name pwr_ena_o role pwr_ena_o} sdmmc_card_intn_i {direction Input atom_signal_name card_intn_i role card_intn_i} sdmmc_cmd_o {direction Output atom_signal_name cmd_o role cmd_o} sdmmc_data_i {direction Input atom_signal_name data_i role data_i} sdmmc_cdn_i {direction Input atom_signal_name cdn_i role cdn_i} sdmmc_data_oe {direction Output atom_signal_name data_oe role data_oe} sdmmc_vs_o {direction Output atom_signal_name vs_o role vs_o} sdmmc_wp_i {direction Input atom_signal_name wp_i role wp_i} sdmmc_data_o {direction Output atom_signal_name data_o role data_o} sdmmc_cmd_i {direction Input atom_signal_name cmd_i role cmd_i}} spim1_sclk_out {spim1_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim1_sclk_out} emac1_rx_clk_in {emac1_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac1_clk_rx_i} i2c0_clk {@orderednames i2c0_scl_oe i2c0_scl_oe {direction Output atom_signal_name scl_oe role clk}} emac1_tx_clk_in {@orderednames emac1_clk_tx_i emac1_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} i2cemac0 {i2c_emac0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c_emac0_sda_i i2c_emac0_sda_oe} i2c_emac0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac1_tx_reset {@orderednames emac1_rst_clk_tx_n_o emac1_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2cemac1 {@orderednames {i2c_emac1_sda_i i2c_emac1_sda_oe} i2c_emac1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} i2c_emac1_sda_i {direction Input atom_signal_name sda_i role sda_i}} i2cemac2 {i2c_emac2_sda_i {direction Input atom_signal_name sda_i role sda_i} @orderednames {i2c_emac2_sda_i i2c_emac2_sda_oe} i2c_emac2_sda_oe {direction Output atom_signal_name sda_oe role sda_oe}} emac0_rx_reset {@orderednames emac0_rst_clk_rx_n_o emac0_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n}} emac2_tx_reset {@orderednames emac2_rst_clk_tx_n_o emac2_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2c1_scl_in {i2c1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c1_scl_i} emac2_rx_clk_in {@orderednames emac2_clk_rx_i emac2_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk}} sdmmc_cclk {@orderednames sdmmc_cclk_out sdmmc_cclk_out {direction Output atom_signal_name cclk_o role clk}} emac2_md_clk {@orderednames emac2_gmii_mdc_o emac2_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk}} emac1_rx_reset {emac1_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac1_rst_clk_rx_n_o} emac2_tx_clk_in {emac2_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk} @orderednames emac2_clk_tx_i} uart0 {uart0_out1_n {direction Output atom_signal_name out1_n role out1_n} uart0_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} @orderednames {uart0_cts_n uart0_dsr_n uart0_dcd_n uart0_ri_n uart0_rx uart0_dtr_n uart0_rts_n uart0_out1_n uart0_out2_n uart0_tx} uart0_rx {direction Input atom_signal_name rx role rx} uart0_rts_n {direction Output atom_signal_name rts_n role rts_n} uart0_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart0_cts_n {direction Input atom_signal_name cts_n role cts_n} uart0_out2_n {direction Output atom_signal_name out2_n role out2_n} uart0_tx {direction Output atom_signal_name tx role tx} uart0_ri_n {direction Input atom_signal_name ri_n role ri_n} uart0_dcd_n {direction Input atom_signal_name dcd_n role dcd_n}} i2cemac0_clk {@orderednames i2c_emac0_scl_oe i2c_emac0_scl_oe {direction Output atom_signal_name scl_oe role clk}} uart1 {uart1_tx {direction Output atom_signal_name tx role tx} uart1_ri_n {direction Input atom_signal_name ri_n role ri_n} uart1_dcd_n {direction Input atom_signal_name dcd_n role dcd_n} @orderednames {uart1_cts_n uart1_dsr_n uart1_dcd_n uart1_ri_n uart1_rx uart1_dtr_n uart1_rts_n uart1_out1_n uart1_out2_n uart1_tx} uart1_out1_n {direction Output atom_signal_name out1_n role out1_n} uart1_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} uart1_rx {direction Input atom_signal_name rx role rx} uart1_rts_n {direction Output atom_signal_name rts_n role rts_n} uart1_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart1_cts_n {direction Input atom_signal_name cts_n role cts_n} uart1_out2_n {direction Output atom_signal_name out2_n role out2_n}} i2c0_scl_in {@orderednames i2c0_scl_i i2c0_scl_i {direction Input atom_signal_name scl_i role clk}} i2cemac2_clk {i2c_emac2_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac2_scl_oe} trace {trace_data {direction Output atom_signal_name data role data} @orderednames {trace_clk_ctl trace_clkin trace_data} trace_clk_ctl {direction Input atom_signal_name clk_ctl role clk_ctl} trace_clkin {direction Input atom_signal_name clkin role clkin}} emac1_md_clk {emac1_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac1_gmii_mdc_o} cm {@orderednames {}} qspi_sclk_out {qspi_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames qspi_sclk_out} qspi_s2f_clk {qspi_s2f_clk {direction Output atom_signal_name s2f_clk role clk} @orderednames qspi_s2f_clk} emac2_rx_reset {emac2_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac2_rst_clk_rx_n_o} emac0_md_clk {emac0_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac0_gmii_mdc_o} i2c1_clk {@orderednames i2c1_scl_oe i2c1_scl_oe {direction Output atom_signal_name scl_oe role clk}} nand {nand_ale_o {direction Output atom_signal_name ale_o role ale_o} nand_adq_o {direction Output atom_signal_name adq_o role adq_o} nand_wp_o {direction Output atom_signal_name wp_n_o role wp_n_o} nand_rdy_busy_i {direction Input atom_signal_name rdy_busy_i role rdy_busy_i} nand_adq_oe {direction Output atom_signal_name adq_oe role adq_oe} @orderednames {nand_adq_i nand_adq_oe nand_adq_o nand_ale_o nand_ce_o nand_cle_o nand_re_o nand_rdy_busy_i nand_we_o nand_wp_o} nand_re_o {direction Output atom_signal_name re_n_o role re_n_o} nand_cle_o {direction Output atom_signal_name cle_o role cle_o} nand_adq_i {direction Input atom_signal_name adq_i role adq_i} nand_ce_o {direction Output atom_signal_name ce_n_o role ce_n_o} nand_we_o {direction Output atom_signal_name we_n_o role we_n_o}} usb0 {usb0_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} usb0_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb0_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} @orderednames {usb0_ulpi_dir usb0_ulpi_nxt usb0_ulpi_data_i usb0_ulpi_stp usb0_ulpi_data_o usb0_ulpi_data_oe} usb0_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb0_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o} usb0_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe}} usb1_clk_in {usb1_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb1_ulpi_clk} usb1 {usb1_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe} usb1_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} @orderednames {usb1_ulpi_dir usb1_ulpi_nxt usb1_ulpi_data_i usb1_ulpi_stp usb1_ulpi_data_o usb1_ulpi_data_oe} usb1_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb1_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} usb1_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb1_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o}} sdmmc_reset {sdmmc_rstn_o {direction Output atom_signal_name rstn_o role reset} @orderednames sdmmc_rstn_o} spis0 {spis0_miso_o {direction Output atom_signal_name miso_o role miso_o} spis0_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} @orderednames {spis0_mosi_i spis0_ss_in_n spis0_miso_o spis0_miso_oe} spis0_mosi_i {direction Input atom_signal_name mosi_i role mosi_i} spis0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n}} spis1 {spis1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} @orderednames {spis1_mosi_i spis1_ss_in_n spis1_miso_o spis1_miso_oe} spis1_miso_o {direction Output atom_signal_name miso_o role miso_o} spis1_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} spis1_mosi_i {direction Input atom_signal_name mosi_i role mosi_i}} usb0_clk_in {usb0_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb0_ulpi_clk} i2cemac2_scl_in {@orderednames i2c_emac2_scl_i i2c_emac2_scl_i {direction Input atom_signal_name scl_i role clk}} i2c0 {i2c0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c0_sda_i i2c0_sda_oe} i2c0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac0_rx_clk_in {emac0_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac0_clk_rx_i} i2c1 {i2c1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c1_sda_i i2c1_sda_oe} i2c1_sda_i {direction Input atom_signal_name sda_i role sda_i}}} EMAC2_Mode N/A CLK_NOC_CNT 0 DB_periph_ifaces {@orderednames {CM EMAC0 EMAC1 EMAC2 NAND QSPI SDMMC USB0 USB1 SPIM0 SPIM1 SPIS0 SPIS1 TRACE UART0 UART1 I2C0 I2C1 I2CEMAC0 I2CEMAC1 I2CEMAC2} NAND {interfaces {nand {properties {} direction Input @no_export 0 type conduit} @orderednames nand} atom_name hps_interface_peripheral_nand} SPIM0 {interfaces {spim0_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim0 spim0_sclk_out} spim0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB0 {interfaces {usb0_clk_in {properties {} direction Input @no_export 0 type clock} @orderednames {usb0 usb0_clk_in} usb0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} SPIM1 {interfaces {spim1_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim1 spim1_sclk_out} spim1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB1 {interfaces {@orderednames {usb1 usb1_clk_in} usb1_clk_in {properties {} direction Input @no_export 0 type clock} usb1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} I2CEMAC0 {interfaces {i2cemac0 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac0_scl_in i2cemac0_clk i2cemac0} i2cemac0_clk {properties {} direction Output @no_export 0 type clock} i2cemac0_scl_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART0 {interfaces {uart0 {properties {} direction Input @no_export 0 type conduit} @orderednames uart0} atom_name hps_interface_peripheral_uart} I2CEMAC1 {interfaces {i2cemac1_scl_in {properties {} direction Input @no_export 0 type clock} i2cemac1 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac1_scl_in i2cemac1_clk i2cemac1} i2cemac1_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART1 {interfaces {uart1 {properties {} direction Input @no_export 0 type conduit} @orderednames uart1} atom_name hps_interface_peripheral_uart} QSPI {interfaces {qspi_sclk_out {properties {} direction Output @no_export 0 type clock} qspi_s2f_clk {properties {} direction Output @no_export 0 type clock} qspi {properties {} direction Input @no_export 0 type conduit} @orderednames {qspi_sclk_out qspi_s2f_clk qspi}} atom_name hps_interface_peripheral_qspi} I2CEMAC2 {interfaces {i2cemac2_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2cemac2_scl_in i2cemac2_clk i2cemac2} i2cemac2 {properties {} direction Input @no_export 0 type conduit} i2cemac2_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} EMAC0 {interfaces {emac0_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac0_rx_reset {properties {associatedClock emac0_rx_clk_in} direction Output @no_export 0 type reset} emac0_gtx_clk {properties {} direction Output @no_export 0 type clock} @orderednames {emac0 emac0_md_clk emac0_rx_clk_in emac0_tx_clk_in emac0_gtx_clk emac0_tx_reset emac0_rx_reset} emac0_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac0 {properties {} direction Input @no_export 0 type conduit} emac0_md_clk {properties {} direction Output @no_export 0 type clock} emac0_tx_reset {properties {associatedClock emac0_tx_clk_in} direction Output @no_export 0 type reset}} atom_name hps_interface_peripheral_emac} TRACE {interfaces {@orderednames {trace_s2f_clk trace} trace_s2f_clk {properties {} direction Output @no_export 0 type clock} trace {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_tpiu_trace} SPIS0 {interfaces {spis0_sclk_in {properties {} direction Input @no_export 0 type clock} @orderednames {spis0 spis0_sclk_in} spis0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_slave} EMAC1 {interfaces {emac1_md_clk {properties {} direction Output @no_export 0 type clock} emac1_tx_reset {properties {associatedClock emac1_tx_clk_in} direction Output @no_export 0 type reset} @orderednames {emac1 emac1_md_clk emac1_rx_clk_in emac1_tx_clk_in emac1_gtx_clk emac1_tx_reset emac1_rx_reset} emac1_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac1_rx_reset {properties {associatedClock emac1_rx_clk_in} direction Output @no_export 0 type reset} emac1_gtx_clk {properties {} direction Output @no_export 0 type clock} emac1_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_emac} SPIS1 {interfaces {spis1 {properties {} direction Input @no_export 0 type conduit} @orderednames {spis1 spis1_sclk_in} spis1_sclk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_spi_slave} CM {interfaces {cm {properties {} direction Input @no_export 0 type conduit} @orderednames cm}} EMAC2 {interfaces {emac2_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac2 {properties {} direction Input @no_export 0 type conduit} @orderednames {emac2 emac2_md_clk emac2_rx_clk_in emac2_tx_clk_in emac2_gtx_clk emac2_tx_reset emac2_rx_reset} emac2_md_clk {properties {} direction Output @no_export 0 type clock} emac2_tx_reset {properties {associatedClock emac2_tx_clk_in} direction Output @no_export 0 type reset} emac2_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac2_rx_reset {properties {associatedClock emac2_rx_clk_in} direction Output @no_export 0 type reset} emac2_gtx_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_emac} SDMMC {interfaces {sdmmc_cclk {properties {} direction Output @no_export 0 type clock} sdmmc {properties {} direction Input @no_export 0 type conduit} @orderednames {sdmmc sdmmc_reset sdmmc_clk_in sdmmc_cclk} sdmmc_reset {properties {synchronousEdges none} direction Output @no_export 0 type reset} sdmmc_clk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_sdmmc} I2C0 {interfaces {i2c0_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2c0_scl_in i2c0_clk i2c0} i2c0 {properties {} direction Input @no_export 0 type conduit} i2c0_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} I2C1 {interfaces {i2c1_clk {properties {} direction Output @no_export 0 type clock} @orderednames {i2c1_scl_in i2c1_clk i2c1} i2c1_scl_in {properties {} direction Input @no_export 0 type clock} i2c1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_i2c}} NOCDIV_L4SPCLK 2 SDMMC_Mode 8-bit UART0_PinMuxing Unused F2S_Width 6 dev_database {} FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM1_SCLK_OUT 100 S2FINTERRUPT_FPGAMANAGER_Enable false F2H_SDRAM0_CLOCK_FREQ 100 NOCDIV_CS_ATCLK 0 EMAC2_SWITCH_Enable false CLK_MPU_CNT 0 S2FINTERRUPT_USB1_Enable false SDMMC_PinMuxing IO CLK_S2F_USER0_SOURCE 0 MAINPLLGRP_S2F_USER0_CNT 900 DB_port_pins {spim0_miso_i {0 rxd} usb0_ulpi_stp {0 ulpi_stp} emac0_ptp_aux_ts_trig_i {0 ts_trig} uart1_dsr_n {0 dsr_n} spim0_ss1_n_o {0 ss_cs1} qspi_io0_o {0 mo0} emac1_ptp_pps_o {0 ptp_pps} emac1_phy_txclk_o {0 tx_clk_o} spim1_ss1_n_o {0 ss_cs1} sdmmc_clk_in {0 clk_in} emac0_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_ptp_tstmp_en {0 ptp_tstmp_en} emac1_clk_tx_i {0 tx_clk_i} uart1_dcd_n {0 dcd_n} spim0_ss3_n_o {0 ss_cs3} spim0_sclk_out {0 sclk_out} spis1_miso_o {0 txd} spim1_ss3_n_o {0 ss_cs3} emac1_gmii_mdi_i {0 mdi} emac0_phy_rxer_i {0 rxer} emac1_rst_clk_tx_n_o {0 rst_clk_tx_n_o} emac0_clk_rx_i {0 rx_clk} uart0_rts_n {0 rts_n} spis0_sclk_in {0 sclk_in} trace_s2f_clk {0 s2f_clk} i2c_emac0_sda_i {0 ic_data_in_a} spis1_sclk_in {0 sclk_in} usb1_ulpi_stp {0 ulpi_stp} emac2_gmii_mdo_o {0 mdo} emac1_phy_rxdv_i {0 rxdv} i2c1_scl_oe {0 ic_clk_oe} uart1_cts_n {0 cts_n} emac0_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} uart1_ri_n {0 ri_n} spis0_miso_o {0 txd} emac2_clk_tx_i {0 tx_clk_i} emac0_gmii_mdc_o {0 mdc} emac1_phy_col_i {0 col} emac2_phy_txen_o {0 txen} uart0_rx {0 sin} spim1_sclk_out {0 sclk_out} qspi_io1_i {0 mi1} emac0_rst_clk_tx_n_o {0 rst_clk_tx_n_o} i2c_emac2_scl_i {0 ic_clk_in_a} i2c1_sda_i {0 ic_data_in_a} emac1_phy_crs_i {0 crs} usb0_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} sdmmc_cmd_i {0 ccmd_i} emac2_phy_txer_o {0 txer} uart0_dsr_n {0 dsr_n} spis0_miso_oe {0 ssi_oe_n} emac1_clk_rx_i {0 rx_clk} i2c0_scl_oe {0 ic_clk_oe} spis1_miso_oe {0 ssi_oe_n} emac1_ptp_aux_ts_trig_i {0 ts_trig} uart0_dcd_n {0 dcd_n} qspi_io1_o {0 mo1} emac2_ptp_pps_o {0 ptp_pps} usb0_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} usb0_ulpi_nxt {0 ulpi_nxt} emac0_gmii_mdo_o_e {0 mdo_en} emac0_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac1_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} sdmmc_cmd_o {0 ccmd_o} sdmmc_card_intn_i {0 card_int_n} sdmmc_pwr_ena_o {0 pwer_en_o} emac1_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac2_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} sdmmc_cclk_out {0 cclk_out} sdmmc_rstn_o {0 rst_out_n} sdmmc_cdn_i {0 cd_i_n} emac0_gmii_mdo_o {0 mdo} i2c_emac2_scl_oe {0 ic_clk_oe} i2c1_sda_oe {0 ic_data_oe} uart0_cts_n {0 cts_n} usb0_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} sdmmc_vs_o {0 vs_o} emac2_clk_rx_i {0 rx_clk} emac0_phy_txen_o {0 txen} emac0_ptp_tstmp_en {0 ptp_tstmp_en} uart1_dtr_n {0 dtr_n} emac1_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_scl_i {0 ic_clk_in_a} i2c0_sda_i {0 ic_data_in_a} usb1_ulpi_nxt {0 ulpi_nxt} emac2_phy_col_i {0 col} qspi_io2_i {0 mi2} nand_adq_i {0 adq_in0 1 adq_in1 2 adq_in2 3 adq_in3 4 adq_in4 5 adq_in5 6 adq_in6 7 adq_in7 8 adq_in8 10 adq_in10 9 adq_in9 11 adq_in11 12 adq_in12 13 adq_in13 14 adq_in14 15 adq_in15} emac2_gmii_mdi_i {0 mdi} emac0_phy_txer_o {0 txer} uart0_tx {0 sout} spis1_mosi_i {0 rxd} spis0_ss_in_n {0 ss_in_n} spim1_mosi_o {0 txd} emac2_phy_crs_i {0 crs} emac1_phy_rxer_i {0 rxer} i2c_emac1_scl_oe {0 ic_clk_oe} i2c0_sda_oe {0 ic_data_oe} spis1_ss_in_n {0 ss_in_n} nand_ale_o {0 ale_out} spim0_ss0_n_o {0 ss_cs0} usb0_ulpi_dir {0 ulpi_dir} emac0_phy_txclk_o {0 tx_clk_o} uart1_out1_n {0 out1_n} spim1_ss0_n_o {0 ss_cs0} sdmmc_cmd_oe {0 ccmd_en} nand_cle_o {0 cle_out} uart0_ri_n {0 ri_n} spim0_ss2_n_o {0 ss_cs2} qspi_io3_hold_o {0 mo3_hold} emac2_phy_txclk_o {0 tx_clk_o} emac2_ptp_aux_ts_trig_i {0 ts_trig} emac2_phy_rxdv_i {0 rxdv} spim1_ss2_n_o {0 ss_cs2} usb0_ulpi_clk {0 ulpi_clk} nand_adq_o {0 adq_out0 1 adq_out1 2 adq_out2 3 adq_out3 4 adq_out4 5 adq_out5 6 adq_out6 7 adq_out7 8 adq_out8 10 adq_out10 9 adq_out9 11 adq_out11 12 adq_out12 13 adq_out13 14 adq_out14 15 adq_out15} sdmmc_data_i {0 cdata_in0 4 cdata_in4 5 cdata_in5 1 cdata_in1 2 cdata_in2 6 cdata_in6 7 cdata_in7 3 cdata_in3} emac2_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_gmii_mdc_o {0 mdc} uart1_rx {0 sin} spis0_mosi_i {0 rxd} spim0_mosi_o {0 txd} emac2_gmii_mdo_o_e {0 mdo_en} i2c_emac2_sda_oe {0 ic_data_oe} i2c_emac0_scl_oe {0 ic_clk_oe} trace_data {17 d17 0 d0 18 d18 1 d1 20 d20 19 d19 2 d2 21 d21 3 d3 22 d22 4 d4 23 d23 5 d5 6 d6 24 d24 25 d25 7 d7 8 d8 26 d26 27 d27 9 d9 10 d10 11 d11 28 d28 29 d29 12 d12 30 d30 31 d31 13 d13 14 d14 15 d15 16 d16} sdmmc_data_oe {0 cdata_out_en0 4 cdata_out_en4 5 cdata_out_en5 1 cdata_out_en1 2 cdata_out_en2 6 cdata_out_en6 7 cdata_out_en7 3 cdata_out_en3} qspi_s2f_clk {0 s2f_clk} qspi_sclk_out {0 sck_out} uart0_out1_n {0 out1_n} spim0_ss_in_n {0 ss_in_n} nand_rdy_busy_i {0 rdy_bsy_in0 1 rdy_bsy_in1 2 rdy_bsy_in2 3 rdy_bsy_in3} nand_adq_oe {0 adq_oe0} uart0_dtr_n {0 dtr_n} spim1_ss_in_n {0 ss_in_n} usb1_ulpi_dir {0 ulpi_dir} sdmmc_data_o {0 cdata_out0 4 cdata_out4 5 cdata_out5 1 cdata_out1 2 cdata_out2 6 cdata_out6 7 cdata_out7 3 cdata_out3} qspi_mo_oe {0 n_mo_en0 1 n_mo_en1 2 n_mo_en2 3 n_mo_en3} emac2_ptp_tstmp_data {0 ptp_tstmp_data} i2c_emac2_sda_i {0 ic_data_in_a} i2c_emac0_scl_i {0 ic_clk_in_a} emac2_ptp_tstmp_en {0 ptp_tstmp_en} emac0_gmii_mdi_i {0 mdi} usb1_ulpi_clk {0 ulpi_clk} nand_wp_o {0 wp_outn} emac2_rst_clk_rx_n_o {0 rst_clk_rx_n_o} emac2_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_sda_oe {0 ic_data_oe} qspi_io3_i {0 mi3} i2c1_scl_i {0 ic_clk_in_a} qspi_ss_o {0 n_ss_out0 1 n_ss_out1 2 n_ss_out2 3 n_ss_out3} qspi_io2_wpn_o {0 mo2_wpn} emac0_phy_rxdv_i {0 rxdv} emac0_ptp_pps_o {0 ptp_pps} emac1_gmii_mdo_o {0 mdo} trace_clk_ctl {0 clk_ctl} nand_we_o {0 we_outn} emac1_ptp_tstmp_data {0 ptp_tstmp_data} uart1_out2_n {0 out2_n} emac1_phy_txen_o {0 txen} emac1_rst_clk_rx_n_o {0 rst_clk_rx_n_o} i2c_emac0_sda_oe {0 ic_data_oe} usb1_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} nand_re_o {0 re_outn} trace_clkin {0 clkin} emac1_phy_txer_o {0 txer} uart1_tx {0 sout} usb1_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} emac2_phy_rxer_i {0 rxer} spim1_miso_i {0 rxd} emac0_ptp_tstmp_data {0 ptp_tstmp_data} uart1_rts_n {0 rts_n} uart0_out2_n {0 out2_n} sdmmc_wp_i {0 wp_i} emac0_clk_tx_i {0 tx_clk_i} i2c_emac1_sda_i {0 ic_data_in_a} spim0_mosi_oe {0 ssi_oe_n} usb1_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} emac0_phy_col_i {0 col} emac0_rst_clk_rx_n_o {0 rst_clk_rx_n_o} spim1_mosi_oe {0 ssi_oe_n} qspi_io0_i {0 mi0} emac0_phy_crs_i {0 crs} emac1_gmii_mdo_o_e {0 mdo_en} nand_ce_o {0 ce_outn0 1 ce_outn1 2 ce_outn2 3 ce_outn3} emac2_gmii_mdc_o {0 mdc} i2c0_scl_i {0 ic_clk_in_a} emac2_rst_clk_tx_n_o {0 rst_clk_tx_n_o}} quartus_ini_hps_ip_boot_from_fpga_ready false MAINPLLGRP_GPIO_DB_CNT 900 MAINPLLGRP_VCO_DENOM 1 USB0_PinMuxing IO S2F_Width 4 TRACE_Mode default I2CEMAC2_PinMuxing Unused S2FINTERRUPT_I2C1_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC2_SCL_IN 100 S2FINTERRUPT_CLOCKPERIPHERAL_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_RX_CLK_IN 100 DEFAULT_MPU_CLK 1200 H2F_COLD_RST_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_MD_CLK 2.5 MAINPLLGRP_EMACB_CNT 900 S2FINTERRUPT_I2CEMAC1_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_GTX_CLK 125 MAINPLLGRP_EMAC_PTP_CNT 900 PERI_PLL_AUTO_VCO_FREQ 2000 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C0_SCL_IN 100 F2H_SDRAM1_CLOCK_FREQ 100 EMAC0_CLK 250 DMA_PeriphId_DERIVED {0 1 2 3 4 5 6 7} BOOT_FROM_FPGA_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC0_SCL_IN 100 PERPLLGRP_NOC_CNT 900 PERPLLGRP_HMC_PLL_REF_CNT 900 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_MD_CLK 2.5 DMA_Enable {No No No No No No No No} FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_TX_CLK_IN 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C1_CLK 100 eosc1_clk_mhz 25.0 F2H_DBG_RST_Enable true EMAC1_PTP false PERPLLGRP_MPU_CNT 900 F2SDRAM2_DELAY 4 S2FINTERRUPT_GPIO_Enable false H2F_USER0_CLK_FREQ 400 H2F_USER0_CLK_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_RX_CLK_IN 100 UART0_Mode N/A F2H_SDRAM2_CLOCK_FREQ 100 NOCDIV_L4MPCLK 0 H2F_PENDING_RST_Enable false I2C0_PinMuxing Unused S2FINTERRUPT_SPIS1_Enable false S2FINTERRUPT_SPIM0_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC1_CLK 100 USB1_Mode N/A S2FINTERRUPT_DMA_Enable false H2F_CTI_CLOCK_FREQ 100 SPIM1_PinMuxing IO QSPI_Mode N/A F2SDRAM0_ENABLED true CLK_EMACB_SOURCE 1 SPIS0_Mode N/A MAINPLLGRP_VCO_NUMER 191 EMAC0_PinMuxing IO SPIS0_PinMuxing Unused PERPLLGRP_S2F_USER1_CNT 900 CM_PinMuxing Unused SPIM1_Mode Dual_slave_selects FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC_PTP_REF_CLOCK 100 PERPLLGRP_SDMMC_CNT 9 S2FINTERRUPT_UART0_Enable false TESTIOCTRL_PERICLKSEL 8 pin_muxing_check {} SECURITY_MODULE_Enable false S2FINTERRUPT_SYSTIMER_Enable false S2FINTERRUPT_EMAC2_Enable false quartus_ini_hps_ip_enable_sdmmc_clk_in false H2F_USER1_CLK_Enable false RUN_INTERNAL_BUILD_CHECKS 0 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB0_CLK_IN 100 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS0_SCLK_IN 100 I2CEMAC1_Mode N/A F2H_AXI_CLOCK_FREQ 100000000 F2H_SDRAM3_CLOCK_FREQ 100 CLK_NOC_SOURCE 0 TESTIOCTRL_DEBUGCLKSEL 16 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SDMMC_CLK_IN 100 MPU_CLK_VCCL 0 EMAC1_Mode N/A USE_DEFAULT_MPU_CLK false S2FINTERRUPT_HMC_Enable false GP_Enable false eosc1_clk_hz 0 S2FINTERRUPT_EMAC0_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_GTX_CLK 125 MAINPLLGRP_PERIPH_REF_CNT 900 quartus_ini_hps_ip_overide_f2sdram_delay false NAND_PinMuxing Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_QSPI_SCLK_OUT 100 EMAC2_CLK 250 GPIO_REF_CLK 4 OVERIDE_PERI_PLL false PERPLLGRP_EMAC_PTP_CNT 19 EMAC2_PinMuxing Unused DEBUG_APB_Enable false EMIF_BYPASS_CHECK false F2SDRAM_PORT_CONFIG 6 F2H_FREE_CLK_Enable false PERPLLGRP_VCO_DENOM 1 F2H_SDRAM4_CLOCK_FREQ 100 JTAG_Enable false EMAC2SEL 0 MAINPLLGRP_HMC_PLL_REF_CNT 900 CTI_Enable false BSEL_EN false SDMMC_REF_CLK 200 H2F_LW_AXI_CLOCK_FREQ 100000000 PERPLLGRP_EMACB_CNT 900 F2H_FREE_CLK_FREQ 200 F2H_COLD_RST_Enable true MAINPLLGRP_EMACA_CNT 900 H2F_USER1_CLK_FREQ 400 L4_SYS_FREE_CLK 1 LWH2F_Enable 2 F2SDRAM1_ENABLED false I2CEMAC1_PinMuxing Unused F2H_SDRAM5_CLOCK_FREQ 100 CLK_S2F_USER1_SOURCE 0 S2FINTERRUPT_CTI_Enable false TEST_Enable false NOCDIV_CS_PDBGCLK 1 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C0_CLK 100 PERPLLGRP_GPIO_DB_CNT 499 NOCDIV_CS_TRACECLK 1 HPS_DIV_GPIO_FREQ 125 CLK_GPIO_SOURCE 1 NOCDIV_L4MAINCLK 0 EMAC0_PTP false I2C1_Mode default S2FINTERRUPT_SYSTEMMANAGER_Enable false S2FINTERRUPT_USB0_Enable false PIN_TO_BALL_MAP {Q2_1 H18 Q2_2 H19 Q2_3 F18 Q2_4 G17 Q2_5 E20 Q2_6 F20 Q2_7 G20 Q2_8 G21 Q2_10 G19 Q2_9 F19 Q2_11 F22 Q2_12 G22 D_4 E16 D_5 H16 D_6 K16 D_7 G16 D_8 H17 D_9 F15 Q3_1 K18 Q3_2 L19 Q3_3 H22 Q3_4 H21 Q3_5 J21 Q3_6 J20 Q3_7 J18 Q3_8 J19 D_10 L17 Q3_9 H23 D_11 N19 D_12 M19 D_13 E15 D_14 J16 D_15 L18 D_16 M17 D_17 K17 Q3_10 J23 Q4_1 L20 Q3_11 K21 Q4_2 M20 Q3_12 K20 Q4_3 N20 Q4_4 P20 Q4_5 K23 Q4_6 L23 Q4_7 N23 Q4_8 N22 Q4_9 K22 Q1_10 D20 Q1_1 D18 Q1_11 E21 Q1_2 E18 Q1_12 E22 Q1_3 C19 Q1_4 D19 Q1_5 E17 Q1_6 F17 Q1_7 C17 Q1_8 C18 Q1_9 D21 Q4_10 L22 Q4_11 M22 Q4_12 M21} HPS_IO_Enable {SDMMC:D0 SDMMC:CMD SDMMC:CCLK SDMMC:D1 SDMMC:D2 SDMMC:D3 NONE NONE SDMMC:D4 SDMMC:D5 SDMMC:D6 SDMMC:D7 UART1:TX UART1:RX USB0:CLK USB0:STP USB0:DIR USB0:DATA0 USB0:DATA1 USB0:NXT USB0:DATA2 USB0:DATA3 USB0:DATA4 USB0:DATA5 USB0:DATA6 USB0:DATA7 EMAC0:TX_CLK EMAC0:TX_CTL EMAC0:RX_CLK EMAC0:RX_CTL EMAC0:TXD0 EMAC0:TXD1 EMAC0:RXD0 EMAC0:RXD1 EMAC0:TXD2 EMAC0:TXD3 EMAC0:RXD2 EMAC0:RXD3 SPIM1:CLK SPIM1:MOSI SPIM1:MISO SPIM1:SS0_N SPIM1:SS1_N GPIO NONE NONE NONE NONE MDIO0:MDIO MDIO0:MDC I2C1:SDA I2C1:SCL GPIO TRACE:CLK GPIO GPIO NONE NONE TRACE:D0 TRACE:D1 TRACE:D2 TRACE:D3} CLK_HMC_PLL_SOURCE 0 S2FINTERRUPT_SDMMC_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS1_SCLK_IN 100 UART1_PinMuxing IO S2FINTERRUPT_I2CEMAC2_Enable false F2SDRAM_ADDRESS_WIDTH 32 EMAC1SEL 0 HMC_PLL_REF_CLK 800 TRACE_PinMuxing IO FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C1_SCL_IN 100 USB0_Mode default FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_TX_CLK_IN 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SDMMC_CCLK 100 DISABLE_PERI_PLL false CLK_PERI_PLL_SOURCE2 0 S2FINTERRUPT_I2C0_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC1_SCL_IN 100 EMIF_CONDUIT_Enable true SPIM0_Mode N/A FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC0_CLK 100 PERPLLGRP_VCO_NUMER 159 S2FINTERRUPT_L4TIMER_Enable false H2F_TPIU_CLOCK_IN_FREQ 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_MD_CLK 2.5 USB1_PinMuxing Unused S2FINTERRUPT_I2CEMAC0_Enable false F2SDRAM_READY_LATENCY true PERPLLGRP_S2F_USER0_CNT 900 EMAC0_SWITCH_Enable false S2FINTERRUPT_WATCHDOG_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_RX_CLK_IN 100 I2CEMAC0_Mode N/A EMAC0_Mode RGMII_with_MDIO S2FINTERRUPT_QSPI_Enable false MAINPLLGRP_S2F_USER1_CNT 900 pin_muxing {} INTERNAL_OSCILLATOR_ENABLE 60 SPIM0_PinMuxing Unused PERI_PLL_MANUAL_VCO_FREQ 2000 F2H_WARM_RST_Enable true CUSTOM_MPU_CLK 1020 L3_MAIN_FREE_CLK 200 F2SINTERRUPT_Enable true S2FINTERRUPT_SPIM1_Enable false device_name 10AS066N3F40E2SG FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_TX_CLK_IN 100 EMAC0SEL 0 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM0_SCLK_OUT 100 CONFIG_HPS_DIV_GPIO 32000 EMAC1_CLK 250 S2FINTERRUPT_UART1_Enable false F2SDRAM2_ENABLED true MPU_EVENTS_Enable false S2FINTERRUPT_SPIS0_Enable false EMAC_PTP_REF_CLK 100 CLK_EMACA_SOURCE 1 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB1_CLK_IN 100 hps_device_family {Arria 10} CLK_MPU_SOURCE 0 EMAC2_PTP false I2C1_PinMuxing IO NAND_Mode N/A quartus_ini_hps_ip_override_sdmmc_4bit false PERPLLGRP_EMACA_CNT 7 S2FINTERRUPT_EMAC1_Enable false EMAC1_PinMuxing Unused SPIS1_PinMuxing Unused EMAC1_SWITCH_Enable false BSEL 1 PLL_CLK0 Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_GTX_CLK 100 PLL_CLK1 Unused quartus_ini_hps_ip_enable_test_interface false PLL_CLK2 Unused PLL_CLK3 Unused CM_Mode N/A PLL_CLK4 Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC2_CLK 100 CLK_MAIN_PLL_SOURCE2 0 TESTIOCTRL_MAINCLKSEL 8 UART1_Mode No_flow_control I2C0_Mode N/A STM_Enable true</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_DEVICE_FAMILY</td>
        <td class="parametervalue">ARRIA10</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_DEVICE</td>
        <td class="parametervalue">10AS066N3F40E2SG</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_DEVICE_SPEEDGRADE</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">Arria 10</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_clk_0"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_clk_0</h2>hps_clk_src v16.0
   <br/>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_bridges"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_bridges</h2>arria10_hps_bridge_avalon v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
      <td class="main" rowspan="195">arria10_hps_0_bridges</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_h2f</td>
     </tr>
     <tr>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_h2f_lw</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_h2f</td>
     </tr>
     <tr>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_h2f_lw</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_hps_only_master">hps_only_master</a>
      </td>
      <td class="from">master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;f2h</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_f2sdram_only_master1">f2sdram_only_master1</a>
      </td>
      <td class="from">master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;f2sdram0_data</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_f2sdram_only_master">f2sdram_only_master</a>
      </td>
      <td class="from">master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;f2sdram2_data</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="20">
       <a href="#module_clk_0">clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;f2h_axi_clock</td>
     </tr>
     <tr>
      <td class="from">clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;f2sdram0_clock</td>
     </tr>
     <tr>
      <td class="from">clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;f2sdram2_clock</td>
     </tr>
     <tr>
      <td class="from">clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;h2f_axi_clock</td>
     </tr>
     <tr>
      <td class="from">clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;h2f_lw_axi_clock</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;f2h_axi_reset</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;f2sdram0_reset</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;f2sdram2_reset</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;h2f_axi_reset</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;h2f_lw_axi_reset</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_mpu_reg_l2_MPUL2">arria10_hps_0_mpu_reg_l2_MPUL2</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_dma_DMASECURE">arria10_hps_0_i_dma_DMASECURE</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_sys_mgr_core">arria10_hps_0_i_sys_mgr_core</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_rst_mgr_rstmgr">arria10_hps_0_i_rst_mgr_rstmgr</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_i_fpga_mgr_fpgamgrregs">arria10_hps_0_i_fpga_mgr_fpgamgrregs</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_uart_0_uart">arria10_hps_0_i_uart_0_uart</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_uart_1_uart">arria10_hps_0_i_uart_1_uart</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_timer_sp_0_timer">arria10_hps_0_i_timer_sp_0_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_timer_sp_1_timer">arria10_hps_0_i_timer_sp_1_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_timer_sys_0_timer">arria10_hps_0_i_timer_sys_0_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_timer_sys_1_timer">arria10_hps_0_i_timer_sys_1_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_watchdog_0_l4wd">arria10_hps_0_i_watchdog_0_l4wd</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_watchdog_1_l4wd">arria10_hps_0_i_watchdog_1_l4wd</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_gpio_0_gpio">arria10_hps_0_i_gpio_0_gpio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_gpio_1_gpio">arria10_hps_0_i_gpio_1_gpio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_gpio_2_gpio">arria10_hps_0_i_gpio_2_gpio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_0_i2c">arria10_hps_0_i_i2c_0_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_1_i2c">arria10_hps_0_i_i2c_1_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_emac_0_i2c">arria10_hps_0_i_i2c_emac_0_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_emac_1_i2c">arria10_hps_0_i_i2c_emac_1_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_emac_2_i2c">arria10_hps_0_i_i2c_emac_2_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_i_nand_NANDDATA">arria10_hps_0_i_nand_NANDDATA</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_spim_0_spim">arria10_hps_0_i_spim_0_spim</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_spim_1_spim">arria10_hps_0_i_spim_1_spim</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_i_qspi_QSPIDATA">arria10_hps_0_i_qspi_QSPIDATA</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_sdmmc_sdmmc">arria10_hps_0_i_sdmmc_sdmmc</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_usbotg_0_globgrp">arria10_hps_0_i_usbotg_0_globgrp</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_usbotg_1_globgrp">arria10_hps_0_i_usbotg_1_globgrp</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_emac_emac0">arria10_hps_0_i_emac_emac0</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_emac_emac1">arria10_hps_0_i_emac_emac1</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_emac_emac2">arria10_hps_0_i_emac_emac2</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">h2f&#160;&#160;</td>
      <td class="neighbor" rowspan="4">
       <a href="#module_protobuf_serializer_0">protobuf_serializer_0</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;s0</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">h2f_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">h2f&#160;&#160;</td>
      <td class="neighbor" rowspan="4">
       <a href="#module_onchip_memory2_0">onchip_memory2_0</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;s1</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">h2f_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;reset1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">h2f_lw&#160;&#160;</td>
      <td class="neighbor" rowspan="4">
       <a href="#module_pb_lwh2f">pb_lwh2f</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;s0</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">h2f_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">h2f_reset&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_f2sdram_only_master">f2sdram_only_master</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clk_reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">h2f_reset&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_f2sdram_only_master1">f2sdram_only_master1</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clk_reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">h2f_reset&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_hps_only_master">hps_only_master</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clk_reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">h2f_reset&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_fpga_only_master">fpga_only_master</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clk_reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">h2f_reset&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_reset_bridge_0">reset_bridge_0</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;in_reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">h2f_reset&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_sysid_qsys_0">sysid_qsys_0</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">h2f_reset&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_led_pio">led_pio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">h2f_reset&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_button_pio">button_pio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">h2f_reset&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_dipsw_pio">dipsw_pio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">h2f_reset&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_ILC">ILC</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;reset_n</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">address_map</td>
        <td class="parametervalue">&lt;address-map&gt;&lt;slave name='i_emac_emac0.axi_slave0' start='0xFF800000' end='0xFF802000' /&gt;&lt;slave name='i_emac_emac1.axi_slave0' start='0xFF802000' end='0xFF804000' /&gt;&lt;slave name='i_emac_emac2.axi_slave0' start='0xFF804000' end='0xFF806000' /&gt;&lt;slave name='i_sdmmc_sdmmc.axi_slave0' start='0xFF808000' end='0xFF809000' /&gt;&lt;slave name='i_qspi_QSPIDATA.axi_slave0' start='0xFF809000' end='0xFF809100' /&gt;&lt;slave name='i_qspi_QSPIDATA.axi_slave1' start='0xFFA00000' end='0xFFA00100' /&gt;&lt;slave name='i_usbotg_0_globgrp.axi_slave0' start='0xFFB00000' end='0xFFB40000' /&gt;&lt;slave name='i_usbotg_1_globgrp.axi_slave0' start='0xFFB40000' end='0xFFB80000' /&gt;&lt;slave name='i_nand_NANDDATA.axi_slave1' start='0xFFB80000' end='0xFFB90000' /&gt;&lt;slave name='i_nand_NANDDATA.axi_slave0' start='0xFFB90000' end='0xFFBA0000' /&gt;&lt;slave name='i_uart_0_uart.axi_slave0' start='0xFFC02000' end='0xFFC02100' /&gt;&lt;slave name='i_uart_1_uart.axi_slave0' start='0xFFC02100' end='0xFFC02200' /&gt;&lt;slave name='i_i2c_0_i2c.axi_slave0' start='0xFFC02200' end='0xFFC02300' /&gt;&lt;slave name='i_i2c_1_i2c.axi_slave0' start='0xFFC02300' end='0xFFC02400' /&gt;&lt;slave name='i_i2c_emac_0_i2c.axi_slave0' start='0xFFC02400' end='0xFFC02500' /&gt;&lt;slave name='i_i2c_emac_1_i2c.axi_slave0' start='0xFFC02500' end='0xFFC02600' /&gt;&lt;slave name='i_i2c_emac_2_i2c.axi_slave0' start='0xFFC02600' end='0xFFC02700' /&gt;&lt;slave name='i_timer_sp_0_timer.axi_slave0' start='0xFFC02700' end='0xFFC02800' /&gt;&lt;slave name='i_timer_sp_1_timer.axi_slave0' start='0xFFC02800' end='0xFFC02900' /&gt;&lt;slave name='i_gpio_0_gpio.axi_slave0' start='0xFFC02900' end='0xFFC02A00' /&gt;&lt;slave name='i_gpio_1_gpio.axi_slave0' start='0xFFC02A00' end='0xFFC02B00' /&gt;&lt;slave name='i_gpio_2_gpio.axi_slave0' start='0xFFC02B00' end='0xFFC02C00' /&gt;&lt;slave name='i_fpga_mgr_fpgamgrregs.axi_slave1' start='0xFFCFE400' end='0xFFCFE500' /&gt;&lt;slave name='i_timer_sys_0_timer.axi_slave0' start='0xFFD00000' end='0xFFD00100' /&gt;&lt;slave name='i_timer_sys_1_timer.axi_slave0' start='0xFFD00100' end='0xFFD00200' /&gt;&lt;slave name='i_watchdog_0_l4wd.axi_slave0' start='0xFFD00200' end='0xFFD00300' /&gt;&lt;slave name='i_watchdog_1_l4wd.axi_slave0' start='0xFFD00300' end='0xFFD00400' /&gt;&lt;slave name='i_fpga_mgr_fpgamgrregs.axi_slave0' start='0xFFD03000' end='0xFFD04000' /&gt;&lt;slave name='baum_clkmgr.axi_slave0' start='0xFFD04000' end='0xFFD05000' /&gt;&lt;slave name='i_rst_mgr_rstmgr.axi_slave0' start='0xFFD05000' end='0xFFD05100' /&gt;&lt;slave name='i_sys_mgr_core.axi_slave0' start='0xFFD06000' end='0xFFD06400' /&gt;&lt;slave name='i_dma_DMASECURE.axi_slave0' start='0xFFDA1000' end='0xFFDA2000' /&gt;&lt;slave name='i_spim_0_spim.axi_slave0' start='0xFFDA4000' end='0xFFDA4100' /&gt;&lt;slave name='i_spim_1_spim.axi_slave0' start='0xFFDA5000' end='0xFFDA5100' /&gt;&lt;slave name='arm_gic_0.axi_slave1' start='0xFFFFC100' end='0xFFFFC200' /&gt;&lt;slave name='arm_gic_0.axi_slave0' start='0xFFFFD000' end='0xFFFFE000' /&gt;&lt;slave name='mpu_reg_l2_MPUL2.axi_slave0' start='0xFFFFF000' end='0x100000000' /&gt;&lt;/address-map&gt;</td>
       </tr>
       <tr>
        <td class="parametername">F2S_Width</td>
        <td class="parametervalue">6</td>
       </tr>
       <tr>
        <td class="parametername">S2F_Width</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">LWH2F_Enable</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">F2SDRAM_PORT_CONFIG</td>
        <td class="parametervalue">6</td>
       </tr>
       <tr>
        <td class="parametername">F2SDRAM0_ENABLED</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">F2SDRAM1_ENABLED</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">F2SDRAM2_ENABLED</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">F2SDRAM_READY_LATENCY</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">F2SDRAM_ADDRESS_WIDTH</td>
        <td class="parametervalue">32</td>
       </tr>
       <tr>
        <td class="parametername">F2H_SDRAM0_CLOCK_FREQ</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">F2H_SDRAM1_CLOCK_FREQ</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">F2H_SDRAM2_CLOCK_FREQ</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">F2H_SDRAM3_CLOCK_FREQ</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">F2H_SDRAM4_CLOCK_FREQ</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">F2H_SDRAM5_CLOCK_FREQ</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_eosc1"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_eosc1</h2>hps_virt_clk v16.0
   <br/>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">clockFrequency</td>
        <td class="parametervalue">25000000</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_cb_intosc_hs_div2_clk"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_cb_intosc_hs_div2_clk</h2>hps_virt_clk v16.0
   <br/>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">clockFrequency</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_cb_intosc_ls_clk"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_cb_intosc_ls_clk</h2>hps_virt_clk v16.0
   <br/>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">clockFrequency</td>
        <td class="parametervalue">60000000</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_f2s_free_clk"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_f2s_free_clk</h2>hps_virt_clk v16.0
   <br/>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">clockFrequency</td>
        <td class="parametervalue">200000000</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_arm_a9_0"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_arm_a9_0</h2>arm_a9 v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
      <td class="main" rowspan="127">arria10_hps_0_arm_a9_0</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_h2f</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_h2f_lw</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_mpu_reg_l2_MPUL2">arria10_hps_0_mpu_reg_l2_MPUL2</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_dma_DMASECURE">arria10_hps_0_i_dma_DMASECURE</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_sys_mgr_core">arria10_hps_0_i_sys_mgr_core</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_rst_mgr_rstmgr">arria10_hps_0_i_rst_mgr_rstmgr</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_i_fpga_mgr_fpgamgrregs">arria10_hps_0_i_fpga_mgr_fpgamgrregs</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_timer">arria10_hps_0_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_timer_sp_0_timer">arria10_hps_0_i_timer_sp_0_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_timer_sp_1_timer">arria10_hps_0_i_timer_sp_1_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_timer_sys_0_timer">arria10_hps_0_i_timer_sys_0_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_timer_sys_1_timer">arria10_hps_0_i_timer_sys_1_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_watchdog_0_l4wd">arria10_hps_0_i_watchdog_0_l4wd</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_watchdog_1_l4wd">arria10_hps_0_i_watchdog_1_l4wd</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_gpio_0_gpio">arria10_hps_0_i_gpio_0_gpio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_gpio_1_gpio">arria10_hps_0_i_gpio_1_gpio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_gpio_2_gpio">arria10_hps_0_i_gpio_2_gpio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_uart_0_uart">arria10_hps_0_i_uart_0_uart</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_uart_1_uart">arria10_hps_0_i_uart_1_uart</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_emac_emac0">arria10_hps_0_i_emac_emac0</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_emac_emac1">arria10_hps_0_i_emac_emac1</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_emac_emac2">arria10_hps_0_i_emac_emac2</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_spim_0_spim">arria10_hps_0_i_spim_0_spim</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_spim_1_spim">arria10_hps_0_i_spim_1_spim</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_spis_0_spis">arria10_hps_0_i_spis_0_spis</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_spis_1_spis">arria10_hps_0_i_spis_1_spis</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_0_i2c">arria10_hps_0_i_i2c_0_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_1_i2c">arria10_hps_0_i_i2c_1_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_emac_0_i2c">arria10_hps_0_i_i2c_emac_0_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_emac_1_i2c">arria10_hps_0_i_i2c_emac_1_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_emac_2_i2c">arria10_hps_0_i_i2c_emac_2_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_i_qspi_QSPIDATA">arria10_hps_0_i_qspi_QSPIDATA</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_sdmmc_sdmmc">arria10_hps_0_i_sdmmc_sdmmc</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_i_nand_NANDDATA">arria10_hps_0_i_nand_NANDDATA</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_usbotg_0_globgrp">arria10_hps_0_i_usbotg_0_globgrp</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_usbotg_1_globgrp">arria10_hps_0_i_usbotg_1_globgrp</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_scu">arria10_hps_0_scu</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">address_map</td>
        <td class="parametervalue">&lt;address-map&gt;&lt;slave name='bridges.axi_h2f' start='0xC0000000' end='0xE0000000' /&gt;&lt;slave name='bridges.axi_h2f_lw' start='0xFF200000' end='0xFF400000' /&gt;&lt;slave name='i_emac_emac0.axi_slave0' start='0xFF800000' end='0xFF802000' /&gt;&lt;slave name='i_emac_emac1.axi_slave0' start='0xFF802000' end='0xFF804000' /&gt;&lt;slave name='i_emac_emac2.axi_slave0' start='0xFF804000' end='0xFF806000' /&gt;&lt;slave name='i_sdmmc_sdmmc.axi_slave0' start='0xFF808000' end='0xFF809000' /&gt;&lt;slave name='i_qspi_QSPIDATA.axi_slave0' start='0xFF809000' end='0xFF809100' /&gt;&lt;slave name='i_qspi_QSPIDATA.axi_slave1' start='0xFFA00000' end='0xFFA00100' /&gt;&lt;slave name='i_usbotg_0_globgrp.axi_slave0' start='0xFFB00000' end='0xFFB40000' /&gt;&lt;slave name='i_usbotg_1_globgrp.axi_slave0' start='0xFFB40000' end='0xFFB80000' /&gt;&lt;slave name='i_nand_NANDDATA.axi_slave1' start='0xFFB80000' end='0xFFB90000' /&gt;&lt;slave name='i_nand_NANDDATA.axi_slave0' start='0xFFB90000' end='0xFFBA0000' /&gt;&lt;slave name='i_uart_0_uart.axi_slave0' start='0xFFC02000' end='0xFFC02100' /&gt;&lt;slave name='i_uart_1_uart.axi_slave0' start='0xFFC02100' end='0xFFC02200' /&gt;&lt;slave name='i_i2c_0_i2c.axi_slave0' start='0xFFC02200' end='0xFFC02300' /&gt;&lt;slave name='i_i2c_1_i2c.axi_slave0' start='0xFFC02300' end='0xFFC02400' /&gt;&lt;slave name='i_i2c_emac_0_i2c.axi_slave0' start='0xFFC02400' end='0xFFC02500' /&gt;&lt;slave name='i_i2c_emac_1_i2c.axi_slave0' start='0xFFC02500' end='0xFFC02600' /&gt;&lt;slave name='i_i2c_emac_2_i2c.axi_slave0' start='0xFFC02600' end='0xFFC02700' /&gt;&lt;slave name='i_timer_sp_0_timer.axi_slave0' start='0xFFC02700' end='0xFFC02800' /&gt;&lt;slave name='i_timer_sp_1_timer.axi_slave0' start='0xFFC02800' end='0xFFC02900' /&gt;&lt;slave name='i_gpio_0_gpio.axi_slave0' start='0xFFC02900' end='0xFFC02A00' /&gt;&lt;slave name='i_gpio_1_gpio.axi_slave0' start='0xFFC02A00' end='0xFFC02B00' /&gt;&lt;slave name='i_gpio_2_gpio.axi_slave0' start='0xFFC02B00' end='0xFFC02C00' /&gt;&lt;slave name='i_fpga_mgr_fpgamgrregs.axi_slave1' start='0xFFCFE400' end='0xFFCFE500' /&gt;&lt;slave name='i_timer_sys_0_timer.axi_slave0' start='0xFFD00000' end='0xFFD00100' /&gt;&lt;slave name='i_timer_sys_1_timer.axi_slave0' start='0xFFD00100' end='0xFFD00200' /&gt;&lt;slave name='i_watchdog_0_l4wd.axi_slave0' start='0xFFD00200' end='0xFFD00300' /&gt;&lt;slave name='i_watchdog_1_l4wd.axi_slave0' start='0xFFD00300' end='0xFFD00400' /&gt;&lt;slave name='i_fpga_mgr_fpgamgrregs.axi_slave0' start='0xFFD03000' end='0xFFD04000' /&gt;&lt;slave name='baum_clkmgr.axi_slave0' start='0xFFD04000' end='0xFFD05000' /&gt;&lt;slave name='i_rst_mgr_rstmgr.axi_slave0' start='0xFFD05000' end='0xFFD05100' /&gt;&lt;slave name='i_sys_mgr_core.axi_slave0' start='0xFFD06000' end='0xFFD06400' /&gt;&lt;slave name='i_dma_DMASECURE.axi_slave0' start='0xFFDA1000' end='0xFFDA2000' /&gt;&lt;slave name='i_spis_0_spis.axi_slave0' start='0xFFDA2000' end='0xFFDA2100' /&gt;&lt;slave name='i_spis_1_spis.axi_slave0' start='0xFFDA3000' end='0xFFDA3100' /&gt;&lt;slave name='i_spim_0_spim.axi_slave0' start='0xFFDA4000' end='0xFFDA4100' /&gt;&lt;slave name='i_spim_1_spim.axi_slave0' start='0xFFDA5000' end='0xFFDA5100' /&gt;&lt;slave name='scu.axi_slave0' start='0xFFFFC000' end='0xFFFFC100' /&gt;&lt;slave name='arm_gic_0.axi_slave1' start='0xFFFFC100' end='0xFFFFC200' /&gt;&lt;slave name='timer.axi_slave0' start='0xFFFFC600' end='0xFFFFC700' /&gt;&lt;slave name='arm_gic_0.axi_slave0' start='0xFFFFD000' end='0xFFFFE000' /&gt;&lt;slave name='mpu_reg_l2_MPUL2.axi_slave0' start='0xFFFFF000' end='0x100000000' /&gt;&lt;/address-map&gt;</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_arm_a9_1"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_arm_a9_1</h2>arm_a9 v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
      <td class="main" rowspan="127">arria10_hps_0_arm_a9_1</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_h2f</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_h2f_lw</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_mpu_reg_l2_MPUL2">arria10_hps_0_mpu_reg_l2_MPUL2</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_dma_DMASECURE">arria10_hps_0_i_dma_DMASECURE</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_sys_mgr_core">arria10_hps_0_i_sys_mgr_core</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_rst_mgr_rstmgr">arria10_hps_0_i_rst_mgr_rstmgr</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_i_fpga_mgr_fpgamgrregs">arria10_hps_0_i_fpga_mgr_fpgamgrregs</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_timer">arria10_hps_0_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_timer_sp_0_timer">arria10_hps_0_i_timer_sp_0_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_timer_sp_1_timer">arria10_hps_0_i_timer_sp_1_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_timer_sys_0_timer">arria10_hps_0_i_timer_sys_0_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_timer_sys_1_timer">arria10_hps_0_i_timer_sys_1_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_watchdog_0_l4wd">arria10_hps_0_i_watchdog_0_l4wd</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_watchdog_1_l4wd">arria10_hps_0_i_watchdog_1_l4wd</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_gpio_0_gpio">arria10_hps_0_i_gpio_0_gpio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_gpio_1_gpio">arria10_hps_0_i_gpio_1_gpio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_gpio_2_gpio">arria10_hps_0_i_gpio_2_gpio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_uart_0_uart">arria10_hps_0_i_uart_0_uart</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_uart_1_uart">arria10_hps_0_i_uart_1_uart</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_emac_emac0">arria10_hps_0_i_emac_emac0</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_emac_emac1">arria10_hps_0_i_emac_emac1</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_emac_emac2">arria10_hps_0_i_emac_emac2</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_spim_0_spim">arria10_hps_0_i_spim_0_spim</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_spim_1_spim">arria10_hps_0_i_spim_1_spim</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_spis_0_spis">arria10_hps_0_i_spis_0_spis</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_spis_1_spis">arria10_hps_0_i_spis_1_spis</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_0_i2c">arria10_hps_0_i_i2c_0_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_1_i2c">arria10_hps_0_i_i2c_1_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_emac_0_i2c">arria10_hps_0_i_i2c_emac_0_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_emac_1_i2c">arria10_hps_0_i_i2c_emac_1_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_emac_2_i2c">arria10_hps_0_i_i2c_emac_2_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_i_qspi_QSPIDATA">arria10_hps_0_i_qspi_QSPIDATA</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_sdmmc_sdmmc">arria10_hps_0_i_sdmmc_sdmmc</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_i_nand_NANDDATA">arria10_hps_0_i_nand_NANDDATA</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_usbotg_0_globgrp">arria10_hps_0_i_usbotg_0_globgrp</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_usbotg_1_globgrp">arria10_hps_0_i_usbotg_1_globgrp</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">altera_axi_master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_scu">arria10_hps_0_scu</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">address_map</td>
        <td class="parametervalue">&lt;address-map&gt;&lt;slave name='bridges.axi_h2f' start='0xC0000000' end='0xE0000000' /&gt;&lt;slave name='bridges.axi_h2f_lw' start='0xFF200000' end='0xFF400000' /&gt;&lt;slave name='i_emac_emac0.axi_slave0' start='0xFF800000' end='0xFF802000' /&gt;&lt;slave name='i_emac_emac1.axi_slave0' start='0xFF802000' end='0xFF804000' /&gt;&lt;slave name='i_emac_emac2.axi_slave0' start='0xFF804000' end='0xFF806000' /&gt;&lt;slave name='i_sdmmc_sdmmc.axi_slave0' start='0xFF808000' end='0xFF809000' /&gt;&lt;slave name='i_qspi_QSPIDATA.axi_slave0' start='0xFF809000' end='0xFF809100' /&gt;&lt;slave name='i_qspi_QSPIDATA.axi_slave1' start='0xFFA00000' end='0xFFA00100' /&gt;&lt;slave name='i_usbotg_0_globgrp.axi_slave0' start='0xFFB00000' end='0xFFB40000' /&gt;&lt;slave name='i_usbotg_1_globgrp.axi_slave0' start='0xFFB40000' end='0xFFB80000' /&gt;&lt;slave name='i_nand_NANDDATA.axi_slave1' start='0xFFB80000' end='0xFFB90000' /&gt;&lt;slave name='i_nand_NANDDATA.axi_slave0' start='0xFFB90000' end='0xFFBA0000' /&gt;&lt;slave name='i_uart_0_uart.axi_slave0' start='0xFFC02000' end='0xFFC02100' /&gt;&lt;slave name='i_uart_1_uart.axi_slave0' start='0xFFC02100' end='0xFFC02200' /&gt;&lt;slave name='i_i2c_0_i2c.axi_slave0' start='0xFFC02200' end='0xFFC02300' /&gt;&lt;slave name='i_i2c_1_i2c.axi_slave0' start='0xFFC02300' end='0xFFC02400' /&gt;&lt;slave name='i_i2c_emac_0_i2c.axi_slave0' start='0xFFC02400' end='0xFFC02500' /&gt;&lt;slave name='i_i2c_emac_1_i2c.axi_slave0' start='0xFFC02500' end='0xFFC02600' /&gt;&lt;slave name='i_i2c_emac_2_i2c.axi_slave0' start='0xFFC02600' end='0xFFC02700' /&gt;&lt;slave name='i_timer_sp_0_timer.axi_slave0' start='0xFFC02700' end='0xFFC02800' /&gt;&lt;slave name='i_timer_sp_1_timer.axi_slave0' start='0xFFC02800' end='0xFFC02900' /&gt;&lt;slave name='i_gpio_0_gpio.axi_slave0' start='0xFFC02900' end='0xFFC02A00' /&gt;&lt;slave name='i_gpio_1_gpio.axi_slave0' start='0xFFC02A00' end='0xFFC02B00' /&gt;&lt;slave name='i_gpio_2_gpio.axi_slave0' start='0xFFC02B00' end='0xFFC02C00' /&gt;&lt;slave name='i_fpga_mgr_fpgamgrregs.axi_slave1' start='0xFFCFE400' end='0xFFCFE500' /&gt;&lt;slave name='i_timer_sys_0_timer.axi_slave0' start='0xFFD00000' end='0xFFD00100' /&gt;&lt;slave name='i_timer_sys_1_timer.axi_slave0' start='0xFFD00100' end='0xFFD00200' /&gt;&lt;slave name='i_watchdog_0_l4wd.axi_slave0' start='0xFFD00200' end='0xFFD00300' /&gt;&lt;slave name='i_watchdog_1_l4wd.axi_slave0' start='0xFFD00300' end='0xFFD00400' /&gt;&lt;slave name='i_fpga_mgr_fpgamgrregs.axi_slave0' start='0xFFD03000' end='0xFFD04000' /&gt;&lt;slave name='baum_clkmgr.axi_slave0' start='0xFFD04000' end='0xFFD05000' /&gt;&lt;slave name='i_rst_mgr_rstmgr.axi_slave0' start='0xFFD05000' end='0xFFD05100' /&gt;&lt;slave name='i_sys_mgr_core.axi_slave0' start='0xFFD06000' end='0xFFD06400' /&gt;&lt;slave name='i_dma_DMASECURE.axi_slave0' start='0xFFDA1000' end='0xFFDA2000' /&gt;&lt;slave name='i_spis_0_spis.axi_slave0' start='0xFFDA2000' end='0xFFDA2100' /&gt;&lt;slave name='i_spis_1_spis.axi_slave0' start='0xFFDA3000' end='0xFFDA3100' /&gt;&lt;slave name='i_spim_0_spim.axi_slave0' start='0xFFDA4000' end='0xFFDA4100' /&gt;&lt;slave name='i_spim_1_spim.axi_slave0' start='0xFFDA5000' end='0xFFDA5100' /&gt;&lt;slave name='scu.axi_slave0' start='0xFFFFC000' end='0xFFFFC100' /&gt;&lt;slave name='arm_gic_0.axi_slave1' start='0xFFFFC100' end='0xFFFFC200' /&gt;&lt;slave name='timer.axi_slave0' start='0xFFFFC600' end='0xFFFFC700' /&gt;&lt;slave name='arm_gic_0.axi_slave0' start='0xFFFFD000' end='0xFFFFE000' /&gt;&lt;slave name='mpu_reg_l2_MPUL2.axi_slave0' start='0xFFFFF000' end='0x100000000' /&gt;&lt;/address-map&gt;</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_arm_gic_0"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_arm_gic_0</h2>arria10_arm_gic v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
      <td class="main" rowspan="120">arria10_hps_0_arm_gic_0</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_0&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_mpu_reg_l2_MPUL2">arria10_hps_0_mpu_reg_l2_MPUL2</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_dma_DMASECURE">arria10_hps_0_i_dma_DMASECURE</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_115&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_fpga_mgr_fpgamgrregs">arria10_hps_0_i_fpga_mgr_fpgamgrregs</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">arm_gic_ppi&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_timer">arria10_hps_0_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_115&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_timer_sp_0_timer">arria10_hps_0_i_timer_sp_0_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_115&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_timer_sp_1_timer">arria10_hps_0_i_timer_sp_1_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_115&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_timer_sys_0_timer">arria10_hps_0_i_timer_sys_0_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_115&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_timer_sys_1_timer">arria10_hps_0_i_timer_sys_1_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_115&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_watchdog_0_l4wd">arria10_hps_0_i_watchdog_0_l4wd</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_115&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_watchdog_1_l4wd">arria10_hps_0_i_watchdog_1_l4wd</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_gpio_0_gpio">arria10_hps_0_i_gpio_0_gpio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_gpio_1_gpio">arria10_hps_0_i_gpio_1_gpio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_gpio_2_gpio">arria10_hps_0_i_gpio_2_gpio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_uart_0_uart">arria10_hps_0_i_uart_0_uart</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_uart_1_uart">arria10_hps_0_i_uart_1_uart</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_emac_emac0">arria10_hps_0_i_emac_emac0</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_emac_emac1">arria10_hps_0_i_emac_emac1</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_emac_emac2">arria10_hps_0_i_emac_emac2</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_spim_0_spim">arria10_hps_0_i_spim_0_spim</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_spim_1_spim">arria10_hps_0_i_spim_1_spim</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_spis_0_spis">arria10_hps_0_i_spis_0_spis</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_spis_1_spis">arria10_hps_0_i_spis_1_spis</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_0_i2c">arria10_hps_0_i_i2c_0_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_1_i2c">arria10_hps_0_i_i2c_1_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_emac_0_i2c">arria10_hps_0_i_i2c_emac_0_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_emac_1_i2c">arria10_hps_0_i_i2c_emac_1_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_emac_2_i2c">arria10_hps_0_i_i2c_emac_2_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_qspi_QSPIDATA">arria10_hps_0_i_qspi_QSPIDATA</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_sdmmc_sdmmc">arria10_hps_0_i_sdmmc_sdmmc</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_nand_NANDDATA">arria10_hps_0_i_nand_NANDDATA</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_usbotg_0_globgrp">arria10_hps_0_i_usbotg_0_globgrp</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_usbotg_1_globgrp">arria10_hps_0_i_usbotg_1_globgrp</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">f2h_irq_0_irq_rx_offset_19&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_button_pio">button_pio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;irq</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">f2h_irq_0_irq_rx_offset_19&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_dipsw_pio">dipsw_pio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;irq</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">AUTO_ARM_GIC_PPI_INTERRUPTS_USED</td>
        <td class="parametervalue">8192</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_IRQ_RX_OFFSET_0_INTERRUPTS_USED</td>
        <td class="parametervalue">262144</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_F2H_IRQ_0_IRQ_RX_OFFSET_19_INTERRUPTS_USED</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_F2H_IRQ_32_IRQ_RX_OFFSET_51_INTERRUPTS_USED</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_IRQ_RX_OFFSET_83_INTERRUPTS_USED</td>
        <td class="parametervalue">4294950401</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_IRQ_RX_OFFSET_115_INTERRUPTS_USED</td>
        <td class="parametervalue">319</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_baum_clkmgr"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_baum_clkmgr</h2>baum_clkmgr v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
      <td class="main" rowspan="114">arria10_hps_0_baum_clkmgr</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_cb_intosc_hs_div2_clk">arria10_hps_0_cb_intosc_hs_div2_clk</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;cb_intosc_hs_div2_clk</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_cb_intosc_ls_clk">arria10_hps_0_cb_intosc_ls_clk</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;cb_intosc_ls_clk</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_f2s_free_clk">arria10_hps_0_f2s_free_clk</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;f2s_free_clk</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_eosc1">arria10_hps_0_eosc1</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;eosc1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_main_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_dma_DMASECURE">arria10_hps_0_i_dma_DMASECURE</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;apb_pclk</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">mpu_periph_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_timer">arria10_hps_0_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_sp_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_timer_sp_0_timer">arria10_hps_0_i_timer_sp_0_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_sp_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_timer_sp_1_timer">arria10_hps_0_i_timer_sp_1_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_sys_free_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_timer_sys_0_timer">arria10_hps_0_i_timer_sys_0_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_sys_free_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_timer_sys_1_timer">arria10_hps_0_i_timer_sys_1_timer</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_sys_free_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_watchdog_0_l4wd">arria10_hps_0_i_watchdog_0_l4wd</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_sys_free_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_watchdog_1_l4wd">arria10_hps_0_i_watchdog_1_l4wd</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_mp_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_gpio_0_gpio">arria10_hps_0_i_gpio_0_gpio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_mp_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_gpio_1_gpio">arria10_hps_0_i_gpio_1_gpio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_mp_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_gpio_2_gpio">arria10_hps_0_i_gpio_2_gpio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_sp_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_uart_0_uart">arria10_hps_0_i_uart_0_uart</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_sp_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_uart_1_uart">arria10_hps_0_i_uart_1_uart</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">emac0_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_emac_emac0">arria10_hps_0_i_emac_emac0</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">emac1_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_emac_emac1">arria10_hps_0_i_emac_emac1</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">emac2_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_emac_emac2">arria10_hps_0_i_emac_emac2</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_mp_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_spim_0_spim">arria10_hps_0_i_spim_0_spim</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_mp_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_spim_1_spim">arria10_hps_0_i_spim_1_spim</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_mp_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_spis_0_spis">arria10_hps_0_i_spis_0_spis</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_mp_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_spis_1_spis">arria10_hps_0_i_spis_1_spis</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_sp_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_0_i2c">arria10_hps_0_i_i2c_0_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_sp_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_1_i2c">arria10_hps_0_i_i2c_1_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_sp_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_emac_0_i2c">arria10_hps_0_i_i2c_emac_0_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_sp_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_emac_1_i2c">arria10_hps_0_i_i2c_emac_1_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_sp_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_i2c_emac_2_i2c">arria10_hps_0_i_i2c_emac_2_i2c</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_mp_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_qspi_QSPIDATA">arria10_hps_0_i_qspi_QSPIDATA</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_mp_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_i_sdmmc_sdmmc">arria10_hps_0_i_sdmmc_sdmmc</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;biu</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">sdmmc_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;ciu</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">l4_mp_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_nand_NANDDATA">arria10_hps_0_i_nand_NANDDATA</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">usb_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_usbotg_0_globgrp">arria10_hps_0_i_usbotg_0_globgrp</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">usb_clk&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_i_usbotg_1_globgrp">arria10_hps_0_i_usbotg_1_globgrp</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_mpu_reg_l2_MPUL2"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_mpu_reg_l2_MPUL2</h2>L2 v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
      <td class="main" rowspan="16">arria10_hps_0_mpu_reg_l2_MPUL2</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_0&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_dma_DMASECURE"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_dma_DMASECURE</h2>dma v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_dma_DMASECURE</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_main_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;apb_pclk</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_sys_mgr_core"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_sys_mgr_core</h2>sysmgr v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
      <td class="main" rowspan="13">arria10_hps_0_i_sys_mgr_core</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">cpu1_start_addr</td>
        <td class="parametervalue">4291846704</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_rst_mgr_rstmgr"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_rst_mgr_rstmgr</h2>rstmgr v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
      <td class="main" rowspan="13">arria10_hps_0_i_rst_mgr_rstmgr</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">offset</td>
        <td class="parametervalue">32</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_fpga_mgr_fpgamgrregs"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_fpga_mgr_fpgamgrregs</h2>fpgamgr v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
      <td class="main" rowspan="22">arria10_hps_0_i_fpga_mgr_fpgamgrregs</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_115&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">compatible</td>
        <td class="parametervalue">altr,socfpga-a10-fpga-mgr</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_timer"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_timer</h2>timer v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="14">arria10_hps_0_timer</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">mpu_periph_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">arm_gic_ppi&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_timer_sp_0_timer"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_timer_sp_0_timer</h2>dw_apb_timer_sp v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_timer_sp_0_timer</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_sp_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_115&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_timer_sp_1_timer"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_timer_sp_1_timer</h2>dw_apb_timer_sp v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_timer_sp_1_timer</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_sp_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_115&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_timer_sys_0_timer"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_timer_sys_0_timer</h2>dw_apb_timer_osc v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_timer_sys_0_timer</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_sys_free_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_115&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_timer_sys_1_timer"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_timer_sys_1_timer</h2>dw_apb_timer_osc v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_timer_sys_1_timer</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_sys_free_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_115&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_watchdog_0_l4wd"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_watchdog_0_l4wd</h2>dw_wd_timer v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_watchdog_0_l4wd</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_sys_free_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_115&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_watchdog_1_l4wd"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_watchdog_1_l4wd</h2>dw_wd_timer v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_watchdog_1_l4wd</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_sys_free_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_115&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_gpio_0_gpio"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_gpio_0_gpio</h2>dw_gpio v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_gpio_0_gpio</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_mp_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">embeddedsw.dts.instance.GPIO_PORTA_INTR</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">embeddedsw.dts.instance.GPIO_PWIDTH_A</td>
        <td class="parametervalue">24</td>
       </tr>
       <tr>
        <td class="parametername">embeddedsw.dts.instance.GPIO_PWIDTH_B</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">embeddedsw.dts.instance.GPIO_PWIDTH_C</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">embeddedsw.dts.instance.GPIO_PWIDTH_D</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_gpio_1_gpio"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_gpio_1_gpio</h2>dw_gpio v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_gpio_1_gpio</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_mp_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">embeddedsw.dts.instance.GPIO_PORTA_INTR</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">embeddedsw.dts.instance.GPIO_PWIDTH_A</td>
        <td class="parametervalue">24</td>
       </tr>
       <tr>
        <td class="parametername">embeddedsw.dts.instance.GPIO_PWIDTH_B</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">embeddedsw.dts.instance.GPIO_PWIDTH_C</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">embeddedsw.dts.instance.GPIO_PWIDTH_D</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_gpio_2_gpio"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_gpio_2_gpio</h2>dw_gpio v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_gpio_2_gpio</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_mp_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">embeddedsw.dts.instance.GPIO_PORTA_INTR</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">embeddedsw.dts.instance.GPIO_PWIDTH_A</td>
        <td class="parametervalue">14</td>
       </tr>
       <tr>
        <td class="parametername">embeddedsw.dts.instance.GPIO_PWIDTH_B</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">embeddedsw.dts.instance.GPIO_PWIDTH_C</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">embeddedsw.dts.instance.GPIO_PWIDTH_D</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_uart_0_uart"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_uart_0_uart</h2>snps_uart v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_uart_0_uart</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_sp_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">swEnabled</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">clk_freq_mhz</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>
      <table>
       <tr>
        <td class="parametername">FIFO_DEPTH</td>
        <td class="parametervalue">128</td>
       </tr>
       <tr>
        <td class="parametername">FIFO_HWFC</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">FIFO_MODE</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">FIFO_SWFC</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">FREQ</td>
        <td class="parametervalue">0</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_uart_1_uart"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_uart_1_uart</h2>snps_uart v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_uart_1_uart</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_sp_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">swEnabled</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">clk_freq_mhz</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>
      <table>
       <tr>
        <td class="parametername">FIFO_DEPTH</td>
        <td class="parametervalue">128</td>
       </tr>
       <tr>
        <td class="parametername">FIFO_HWFC</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">FIFO_MODE</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">FIFO_SWFC</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">FREQ</td>
        <td class="parametervalue">0</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_emac_emac0"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_emac_emac0</h2>stmmac v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_emac_emac0</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">emac0_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">swEnabled</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">compatible</td>
        <td class="parametervalue">altr,socfpga-stmmac snps,dwmac-3.72a snps,dwmac</td>
       </tr>
       <tr>
        <td class="parametername">rx_fifo_depth</td>
        <td class="parametervalue">16384</td>
       </tr>
       <tr>
        <td class="parametername">tx_fifo_depth</td>
        <td class="parametervalue">4096</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_emac_emac1"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_emac_emac1</h2>stmmac v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_emac_emac1</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">emac1_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">swEnabled</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">compatible</td>
        <td class="parametervalue">altr,socfpga-stmmac snps,dwmac-3.72a snps,dwmac</td>
       </tr>
       <tr>
        <td class="parametername">rx_fifo_depth</td>
        <td class="parametervalue">16384</td>
       </tr>
       <tr>
        <td class="parametername">tx_fifo_depth</td>
        <td class="parametervalue">4096</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_emac_emac2"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_emac_emac2</h2>stmmac v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_emac_emac2</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">emac2_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">swEnabled</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">compatible</td>
        <td class="parametervalue">altr,socfpga-stmmac snps,dwmac-3.72a snps,dwmac</td>
       </tr>
       <tr>
        <td class="parametername">rx_fifo_depth</td>
        <td class="parametervalue">16384</td>
       </tr>
       <tr>
        <td class="parametername">tx_fifo_depth</td>
        <td class="parametervalue">4096</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_spim_0_spim"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_spim_0_spim</h2>spi v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_spim_0_spim</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_mp_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">swEnabled</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_spim_1_spim"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_spim_1_spim</h2>spi v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_spim_1_spim</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_mp_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">swEnabled</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_spis_0_spis"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_spis_0_spis</h2>spi v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="14">arria10_hps_0_i_spis_0_spis</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_mp_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">swEnabled</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_spis_1_spis"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_spis_1_spis</h2>spi v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="14">arria10_hps_0_i_spis_1_spis</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_mp_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">swEnabled</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_i2c_0_i2c"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_i2c_0_i2c</h2>designware_i2c v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_i2c_0_i2c</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_sp_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">swEnabled</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_i2c_1_i2c"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_i2c_1_i2c</h2>designware_i2c v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_i2c_1_i2c</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_sp_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">swEnabled</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_i2c_emac_0_i2c"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_i2c_emac_0_i2c</h2>designware_i2c v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_i2c_emac_0_i2c</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_sp_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">swEnabled</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_i2c_emac_1_i2c"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_i2c_emac_1_i2c</h2>designware_i2c v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_i2c_emac_1_i2c</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_sp_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">swEnabled</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_i2c_emac_2_i2c"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_i2c_emac_2_i2c</h2>designware_i2c v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_i2c_emac_2_i2c</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_sp_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">swEnabled</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_qspi_QSPIDATA"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_qspi_QSPIDATA</h2>qspi v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="23">arria10_hps_0_i_qspi_QSPIDATA</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_mp_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">swEnabled</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_sdmmc_sdmmc"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_sdmmc_sdmmc</h2>sdmmc v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="19">arria10_hps_0_i_sdmmc_sdmmc</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_mp_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;biu</td>
     </tr>
     <tr>
      <td class="from">sdmmc_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;ciu</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">swEnabled</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_nand_NANDDATA"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_nand_NANDDATA</h2>denali_nand v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="23">arria10_hps_0_i_nand_NANDDATA</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">l4_mp_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave1</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">swEnabled</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_usbotg_0_globgrp"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_usbotg_0_globgrp</h2>usb v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_usbotg_0_globgrp</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">usb_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">swEnabled</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_i_usbotg_1_globgrp"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_i_usbotg_1_globgrp</h2>usb v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
      <td class="main" rowspan="17">arria10_hps_0_i_usbotg_1_globgrp</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_baum_clkmgr">arria10_hps_0_baum_clkmgr</a>
      </td>
      <td class="from">usb_clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">irq_rx_offset_83&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;interrupt_sender</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">axi_f2h&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">swEnabled</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_arria10_hps_0_scu"> </a>
  <div>
   <hr/>
   <h2>arria10_hps_0_scu</h2>scu v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_clk_0">arria10_hps_0_clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
      <td class="main" rowspan="10">arria10_hps_0_scu</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock_sink</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset_sink</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_0">arria10_hps_0_arm_a9_0</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_a9_1">arria10_hps_0_arm_a9_1</a>
      </td>
      <td class="from">altera_axi_master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;axi_slave0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_button_pio"> </a>
  <div>
   <hr/>
   <h2>button_pio</h2>altera_avalon_pio v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_pb_lwh2f">pb_lwh2f</a>
      </td>
      <td class="from">m0&#160;&#160;</td>
      <td class="main" rowspan="16">button_pio</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;s1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_clk_0">clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clk</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">f2h_irq_0_irq_rx_offset_19&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;irq</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_ILC">ILC</a>
      </td>
      <td class="from">irq&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;irq</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">h2f_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">bitClearingEdgeCapReg</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">bitModifyingOutReg</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">captureEdge</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">direction</td>
        <td class="parametervalue">Input</td>
       </tr>
       <tr>
        <td class="parametername">edgeType</td>
        <td class="parametervalue">FALLING</td>
       </tr>
       <tr>
        <td class="parametername">generateIRQ</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">irqType</td>
        <td class="parametervalue">EDGE</td>
       </tr>
       <tr>
        <td class="parametername">resetValue</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">simDoTestBenchWiring</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">simDrivenValue</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">width</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">clockRate</td>
        <td class="parametervalue">100000000</td>
       </tr>
       <tr>
        <td class="parametername">derived_has_tri</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">derived_has_out</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">derived_has_in</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">derived_do_test_bench_wiring</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">derived_capture</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">derived_edge_type</td>
        <td class="parametervalue">FALLING</td>
       </tr>
       <tr>
        <td class="parametername">derived_irq_type</td>
        <td class="parametervalue">EDGE</td>
       </tr>
       <tr>
        <td class="parametername">derived_has_irq</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>
      <table>
       <tr>
        <td class="parametername">BIT_CLEARING_EDGE_REGISTER</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">BIT_MODIFYING_OUTPUT_REGISTER</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CAPTURE</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">DATA_WIDTH</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">DO_TEST_BENCH_WIRING</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">DRIVEN_SIM_VALUE</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">EDGE_TYPE</td>
        <td class="parametervalue">FALLING</td>
       </tr>
       <tr>
        <td class="parametername">FREQ</td>
        <td class="parametervalue">100000000</td>
       </tr>
       <tr>
        <td class="parametername">HAS_IN</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">HAS_OUT</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">HAS_TRI</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">IRQ_TYPE</td>
        <td class="parametervalue">EDGE</td>
       </tr>
       <tr>
        <td class="parametername">RESET_VALUE</td>
        <td class="parametervalue">0</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>
  </div>
  <a name="module_clk_0"> </a>
  <div>
   <hr/>
   <h2>clk_0</h2>clock_source v16.0
   <br/>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">clockFrequency</td>
        <td class="parametervalue">100000000</td>
       </tr>
       <tr>
        <td class="parametername">clockFrequencyKnown</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">inputClockFrequency</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">resetSynchronousEdges</td>
        <td class="parametervalue">DEASSERT</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_dipsw_pio"> </a>
  <div>
   <hr/>
   <h2>dipsw_pio</h2>altera_avalon_pio v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_pb_lwh2f">pb_lwh2f</a>
      </td>
      <td class="from">m0&#160;&#160;</td>
      <td class="main" rowspan="16">dipsw_pio</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;s1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_clk_0">clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clk</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_arm_gic_0">arria10_hps_0_arm_gic_0</a>
      </td>
      <td class="from">f2h_irq_0_irq_rx_offset_19&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;irq</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_ILC">ILC</a>
      </td>
      <td class="from">irq&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;irq</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">h2f_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">bitClearingEdgeCapReg</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">bitModifyingOutReg</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">captureEdge</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">direction</td>
        <td class="parametervalue">Input</td>
       </tr>
       <tr>
        <td class="parametername">edgeType</td>
        <td class="parametervalue">ANY</td>
       </tr>
       <tr>
        <td class="parametername">generateIRQ</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">irqType</td>
        <td class="parametervalue">EDGE</td>
       </tr>
       <tr>
        <td class="parametername">resetValue</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">simDoTestBenchWiring</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">simDrivenValue</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">width</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">clockRate</td>
        <td class="parametervalue">100000000</td>
       </tr>
       <tr>
        <td class="parametername">derived_has_tri</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">derived_has_out</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">derived_has_in</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">derived_do_test_bench_wiring</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">derived_capture</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">derived_edge_type</td>
        <td class="parametervalue">ANY</td>
       </tr>
       <tr>
        <td class="parametername">derived_irq_type</td>
        <td class="parametervalue">EDGE</td>
       </tr>
       <tr>
        <td class="parametername">derived_has_irq</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>
      <table>
       <tr>
        <td class="parametername">BIT_CLEARING_EDGE_REGISTER</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">BIT_MODIFYING_OUTPUT_REGISTER</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CAPTURE</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">DATA_WIDTH</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">DO_TEST_BENCH_WIRING</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">DRIVEN_SIM_VALUE</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">EDGE_TYPE</td>
        <td class="parametervalue">ANY</td>
       </tr>
       <tr>
        <td class="parametername">FREQ</td>
        <td class="parametervalue">100000000</td>
       </tr>
       <tr>
        <td class="parametername">HAS_IN</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">HAS_OUT</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">HAS_TRI</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">IRQ_TYPE</td>
        <td class="parametervalue">EDGE</td>
       </tr>
       <tr>
        <td class="parametername">RESET_VALUE</td>
        <td class="parametervalue">0</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>
  </div>
  <a name="module_emif_a10_hps_0"> </a>
  <div>
   <hr/>
   <h2>emif_a10_hps_0</h2>altera_emif_a10_hps v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_fpga_interfaces">arria10_hps_0_fpga_interfaces</a>
      </td>
      <td class="from">emif&#160;&#160;</td>
      <td class="main" rowspan="5">emif_a10_hps_0</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;hps_emif_conduit_end</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_clk_0">clk_0</a>
      </td>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;global_reset_reset_sink</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">SYS_INFO_DEVICE_FAMILY</td>
        <td class="parametervalue">ARRIA10</td>
       </tr>
       <tr>
        <td class="parametername">SYS_INFO_DEVICE</td>
        <td class="parametervalue">10AS066N3F40E2SG</td>
       </tr>
       <tr>
        <td class="parametername">SYS_INFO_DEVICE_SPEEDGRADE</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">FAMILY_ENUM</td>
        <td class="parametervalue">FAMILY_ARRIA10_HPS</td>
       </tr>
       <tr>
        <td class="parametername">TRAIT_SUPPORTS_VID</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">PROTOCOL_ENUM</td>
        <td class="parametervalue">PROTOCOL_DDR4</td>
       </tr>
       <tr>
        <td class="parametername">IS_ED_SLAVE</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">INTERNAL_TESTING_MODE</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CAL_DEBUG_CLOCK_FREQUENCY</td>
        <td class="parametervalue">50000000</td>
       </tr>
       <tr>
        <td class="parametername">SYS_INFO_UNIQUE_ID</td>
        <td class="parametervalue">ghrd_10as066n2_emif_a10_hps_0</td>
       </tr>
       <tr>
        <td class="parametername">PREV_PROTOCOL_ENUM</td>
        <td class="parametervalue">PROTOCOL_DDR4</td>
       </tr>
       <tr>
        <td class="parametername">PHY_FPGA_SPEEDGRADE_GUI</td>
        <td class="parametervalue">E2 (Production) - change device under 'View'-&gt;'Device Family'</td>
       </tr>
       <tr>
        <td class="parametername">PHY_TARGET_SPEEDGRADE</td>
        <td class="parametervalue">E2</td>
       </tr>
       <tr>
        <td class="parametername">PHY_TARGET_IS_ES</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_TARGET_IS_ES2</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_TARGET_IS_ES3</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_TARGET_IS_PRODUCTION</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">PHY_CONFIG_ENUM</td>
        <td class="parametervalue">CONFIG_PHY_AND_HARD_CTRL</td>
       </tr>
       <tr>
        <td class="parametername">PHY_PING_PONG_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RATE_ENUM</td>
        <td class="parametervalue">RATE_HALF</td>
       </tr>
       <tr>
        <td class="parametername">PHY_MEM_CLK_FREQ_MHZ</td>
        <td class="parametervalue">1066.667</td>
       </tr>
       <tr>
        <td class="parametername">PHY_REF_CLK_FREQ_MHZ</td>
        <td class="parametervalue">133.333</td>
       </tr>
       <tr>
        <td class="parametername">PHY_REF_CLK_JITTER_PS</td>
        <td class="parametervalue">10.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_CORE_CLKS_SHARING_ENUM</td>
        <td class="parametervalue">CORE_CLKS_SHARING_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">PHY_CALIBRATED_OCT</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">PHY_AC_CALIBRATED_OCT</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">PHY_CK_CALIBRATED_OCT</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DATA_CALIBRATED_OCT</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RZQ</td>
        <td class="parametervalue">240</td>
       </tr>
       <tr>
        <td class="parametername">PHY_HPS_ENABLE_EARLY_RELEASE</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_USER_PERIODIC_OCT_RECAL_ENUM</td>
        <td class="parametervalue">PERIODIC_OCT_RECAL_AUTO</td>
       </tr>
       <tr>
        <td class="parametername">PLL_VCO_CLK_FREQ_MHZ</td>
        <td class="parametervalue">1066.667</td>
       </tr>
       <tr>
        <td class="parametername">PLL_SPEEDGRADE</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">PLL_DISALLOW_EXTRA_CLKS</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">PLL_NUM_OF_EXTRA_CLKS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_MAPPED_SYS_INFO_DEVICE_FAMILY</td>
        <td class="parametervalue">Arria 10</td>
       </tr>
       <tr>
        <td class="parametername">PLL_MAPPED_SYS_INFO_DEVICE</td>
        <td class="parametervalue">10AS066N3F40E2SG</td>
       </tr>
       <tr>
        <td class="parametername">PLL_MAPPED_SYS_INFO_DEVICE_SPEEDGRADE</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">PLL_MAPPED_REFERENCE_CLOCK_FREQUENCY</td>
        <td class="parametervalue">133.333</td>
       </tr>
       <tr>
        <td class="parametername">PLL_MAPPED_VCO_FREQUENCY</td>
        <td class="parametervalue">1066.664 MHz</td>
       </tr>
       <tr>
        <td class="parametername">PLL_MAPPED_EXTERNAL_PLL_MODE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">PLL_ADD_EXTRA_CLKS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_COMPENSATION_MODE</td>
        <td class="parametervalue">emif</td>
       </tr>
       <tr>
        <td class="parametername">PLL_USER_NUM_OF_EXTRA_CLKS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0</td>
        <td class="parametervalue">533.3335</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0</td>
        <td class="parametervalue">533.3335</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_0</td>
        <td class="parametervalue">533.332</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0</td>
        <td class="parametervalue">117.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0</td>
        <td class="parametervalue">117</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0</td>
        <td class="parametervalue">22.5</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_PS_0</td>
        <td class="parametervalue">117.18779296948243</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0</td>
        <td class="parametervalue">50</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1</td>
        <td class="parametervalue">533.3335</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1</td>
        <td class="parametervalue">533.3335</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_1</td>
        <td class="parametervalue">533.332</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1</td>
        <td class="parametervalue">117.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1</td>
        <td class="parametervalue">117</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1</td>
        <td class="parametervalue">22.5</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_PS_1</td>
        <td class="parametervalue">117.18779296948243</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1</td>
        <td class="parametervalue">50</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2</td>
        <td class="parametervalue">533.3335</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2</td>
        <td class="parametervalue">533.3335</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_2</td>
        <td class="parametervalue">533.332</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2</td>
        <td class="parametervalue">117.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2</td>
        <td class="parametervalue">117</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2</td>
        <td class="parametervalue">22.5</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_PS_2</td>
        <td class="parametervalue">117.18779296948243</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2</td>
        <td class="parametervalue">50</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3</td>
        <td class="parametervalue">152.381</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3</td>
        <td class="parametervalue">152.381</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_3</td>
        <td class="parametervalue">152.38057142857141</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_PS_3</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3</td>
        <td class="parametervalue">50</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4</td>
        <td class="parametervalue">152.381</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4</td>
        <td class="parametervalue">152.381</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_4</td>
        <td class="parametervalue">152.38057142857141</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_PS_4</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4</td>
        <td class="parametervalue">50</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5</td>
        <td class="parametervalue">100.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5</td>
        <td class="parametervalue">100.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_5</td>
        <td class="parametervalue">100.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_PS_5</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6</td>
        <td class="parametervalue">100.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6</td>
        <td class="parametervalue">100.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_6</td>
        <td class="parametervalue">100.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_PS_6</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7</td>
        <td class="parametervalue">100.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7</td>
        <td class="parametervalue">100.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_7</td>
        <td class="parametervalue">100.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_PS_7</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8</td>
        <td class="parametervalue">100.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8</td>
        <td class="parametervalue">100.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_8</td>
        <td class="parametervalue">100.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_PHASE_PS_8</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_CONFIG_ENUM</td>
        <td class="parametervalue">CONFIG_PHY_AND_HARD_CTRL</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_USER_PING_PONG_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_MEM_CLK_FREQ_MHZ</td>
        <td class="parametervalue">1066.667</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_DEFAULT_REF_CLK_FREQ</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_USER_REF_CLK_FREQ_MHZ</td>
        <td class="parametervalue">-1.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_REF_CLK_JITTER_PS</td>
        <td class="parametervalue">10.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_RATE_ENUM</td>
        <td class="parametervalue">RATE_HALF</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_CORE_CLKS_SHARING_ENUM</td>
        <td class="parametervalue">CORE_CLKS_SHARING_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_IO_VOLTAGE</td>
        <td class="parametervalue">1.5</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_DEFAULT_IO</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_HPS_ENABLE_EARLY_RELEASE</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM</td>
        <td class="parametervalue">PERIODIC_OCT_RECAL_AUTO</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_CAL_ADDR0</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_CAL_ADDR1</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_CAL_ENABLE_NON_DES</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_REF_CLK_FREQ_MHZ</td>
        <td class="parametervalue">-1.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_PING_PONG_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_USER_AC_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_USER_AC_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_USER_AC_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_USER_CK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_USER_CK_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_USER_CK_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_USER_DATA_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_USER_DATA_OUT_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_USER_DATA_IN_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_USER_RZQ_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_AC_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_AC_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_AC_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_CK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_CK_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_CK_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_DATA_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_DATA_OUT_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_DATA_IN_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_PLL_REF_CLK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR3_RZQ_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_CONFIG_ENUM</td>
        <td class="parametervalue">CONFIG_PHY_AND_HARD_CTRL</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_USER_PING_PONG_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_MEM_CLK_FREQ_MHZ</td>
        <td class="parametervalue">1066.667</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_DEFAULT_REF_CLK_FREQ</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_USER_REF_CLK_FREQ_MHZ</td>
        <td class="parametervalue">133.333</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_REF_CLK_JITTER_PS</td>
        <td class="parametervalue">10.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_RATE_ENUM</td>
        <td class="parametervalue">RATE_HALF</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_CORE_CLKS_SHARING_ENUM</td>
        <td class="parametervalue">CORE_CLKS_SHARING_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_IO_VOLTAGE</td>
        <td class="parametervalue">1.2</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_DEFAULT_IO</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_STARTING_VREFIN</td>
        <td class="parametervalue">70.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_HPS_ENABLE_EARLY_RELEASE</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM</td>
        <td class="parametervalue">PERIODIC_OCT_RECAL_AUTO</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_REF_CLK_FREQ_MHZ</td>
        <td class="parametervalue">133.333</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_PING_PONG_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_USER_AC_IO_STD_ENUM</td>
        <td class="parametervalue">IO_STD_SSTL_12</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_USER_AC_MODE_ENUM</td>
        <td class="parametervalue">OUT_OCT_40_CAL</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_USER_AC_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_USER_CK_IO_STD_ENUM</td>
        <td class="parametervalue">IO_STD_SSTL_12</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_USER_CK_MODE_ENUM</td>
        <td class="parametervalue">OUT_OCT_40_CAL</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_USER_CK_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_USER_DATA_IO_STD_ENUM</td>
        <td class="parametervalue">IO_STD_POD_12</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_USER_DATA_OUT_MODE_ENUM</td>
        <td class="parametervalue">OUT_OCT_34_CAL</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_USER_DATA_IN_MODE_ENUM</td>
        <td class="parametervalue">IN_OCT_60_CAL</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM</td>
        <td class="parametervalue">IO_STD_LVDS</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_USER_RZQ_IO_STD_ENUM</td>
        <td class="parametervalue">IO_STD_CMOS_12</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_AC_IO_STD_ENUM</td>
        <td class="parametervalue">IO_STD_SSTL_12</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_AC_MODE_ENUM</td>
        <td class="parametervalue">OUT_OCT_40_CAL</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_AC_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_CK_IO_STD_ENUM</td>
        <td class="parametervalue">IO_STD_SSTL_12</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_CK_MODE_ENUM</td>
        <td class="parametervalue">OUT_OCT_40_CAL</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_CK_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_DATA_IO_STD_ENUM</td>
        <td class="parametervalue">IO_STD_POD_12</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_DATA_OUT_MODE_ENUM</td>
        <td class="parametervalue">OUT_OCT_34_CAL</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_DATA_IN_MODE_ENUM</td>
        <td class="parametervalue">IN_OCT_60_CAL</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_PLL_REF_CLK_IO_STD_ENUM</td>
        <td class="parametervalue">IO_STD_LVDS</td>
       </tr>
       <tr>
        <td class="parametername">PHY_DDR4_RZQ_IO_STD_ENUM</td>
        <td class="parametervalue">IO_STD_CMOS_12</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_CONFIG_ENUM</td>
        <td class="parametervalue">CONFIG_PHY_AND_SOFT_CTRL</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_USER_PING_PONG_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_MEM_CLK_FREQ_MHZ</td>
        <td class="parametervalue">633.333</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_DEFAULT_REF_CLK_FREQ</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_USER_REF_CLK_FREQ_MHZ</td>
        <td class="parametervalue">-1.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_REF_CLK_JITTER_PS</td>
        <td class="parametervalue">10.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_RATE_ENUM</td>
        <td class="parametervalue">RATE_HALF</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_CORE_CLKS_SHARING_ENUM</td>
        <td class="parametervalue">CORE_CLKS_SHARING_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_IO_VOLTAGE</td>
        <td class="parametervalue">1.5</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_DEFAULT_IO</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_HPS_ENABLE_EARLY_RELEASE</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM</td>
        <td class="parametervalue">PERIODIC_OCT_RECAL_AUTO</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_REF_CLK_FREQ_MHZ</td>
        <td class="parametervalue">-1.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_PING_PONG_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_USER_AC_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_USER_AC_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_USER_AC_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_USER_CK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_USER_CK_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_USER_CK_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_USER_DATA_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_USER_DATA_OUT_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_USER_DATA_IN_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_USER_RZQ_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_AC_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_AC_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_AC_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_CK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_CK_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_CK_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_DATA_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_DATA_OUT_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_DATA_IN_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_PLL_REF_CLK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR2_RZQ_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_CONFIG_ENUM</td>
        <td class="parametervalue">CONFIG_PHY_AND_SOFT_CTRL</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_USER_PING_PONG_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_MEM_CLK_FREQ_MHZ</td>
        <td class="parametervalue">1066.667</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_DEFAULT_REF_CLK_FREQ</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_USER_REF_CLK_FREQ_MHZ</td>
        <td class="parametervalue">-1.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_REF_CLK_JITTER_PS</td>
        <td class="parametervalue">10.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_RATE_ENUM</td>
        <td class="parametervalue">RATE_QUARTER</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_CORE_CLKS_SHARING_ENUM</td>
        <td class="parametervalue">CORE_CLKS_SHARING_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_IO_VOLTAGE</td>
        <td class="parametervalue">1.2</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_DEFAULT_IO</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_STARTING_VREFIN</td>
        <td class="parametervalue">70.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_HPS_ENABLE_EARLY_RELEASE</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM</td>
        <td class="parametervalue">PERIODIC_OCT_RECAL_AUTO</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_REF_CLK_FREQ_MHZ</td>
        <td class="parametervalue">-1.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_PING_PONG_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_USER_AC_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_USER_AC_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_USER_AC_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_USER_CK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_USER_CK_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_USER_CK_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_USER_DATA_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_USER_DATA_OUT_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_USER_DATA_IN_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_USER_RZQ_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_AC_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_AC_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_AC_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_CK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_CK_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_CK_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_DATA_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_DATA_OUT_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_DATA_IN_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_PLL_REF_CLK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_QDR4_RZQ_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_CONFIG_ENUM</td>
        <td class="parametervalue">CONFIG_PHY_AND_SOFT_CTRL</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_USER_PING_PONG_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_MEM_CLK_FREQ_MHZ</td>
        <td class="parametervalue">533.333</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_DEFAULT_REF_CLK_FREQ</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_USER_REF_CLK_FREQ_MHZ</td>
        <td class="parametervalue">-1.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_REF_CLK_JITTER_PS</td>
        <td class="parametervalue">10.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_RATE_ENUM</td>
        <td class="parametervalue">RATE_HALF</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_CORE_CLKS_SHARING_ENUM</td>
        <td class="parametervalue">CORE_CLKS_SHARING_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_IO_VOLTAGE</td>
        <td class="parametervalue">1.8</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_DEFAULT_IO</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_HPS_ENABLE_EARLY_RELEASE</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM</td>
        <td class="parametervalue">PERIODIC_OCT_RECAL_AUTO</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_REF_CLK_FREQ_MHZ</td>
        <td class="parametervalue">-1.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_PING_PONG_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_USER_AC_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_USER_AC_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_USER_AC_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_USER_CK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_USER_CK_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_USER_CK_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_USER_DATA_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_USER_DATA_OUT_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_USER_DATA_IN_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_USER_RZQ_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_AC_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_AC_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_AC_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_CK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_CK_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_CK_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_DATA_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_DATA_OUT_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_DATA_IN_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_PLL_REF_CLK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD2_RZQ_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_CONFIG_ENUM</td>
        <td class="parametervalue">CONFIG_PHY_ONLY</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_USER_PING_PONG_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_MEM_CLK_FREQ_MHZ</td>
        <td class="parametervalue">1066.667</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_DEFAULT_REF_CLK_FREQ</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_USER_REF_CLK_FREQ_MHZ</td>
        <td class="parametervalue">-1.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_REF_CLK_JITTER_PS</td>
        <td class="parametervalue">10.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_RATE_ENUM</td>
        <td class="parametervalue">RATE_QUARTER</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_CORE_CLKS_SHARING_ENUM</td>
        <td class="parametervalue">CORE_CLKS_SHARING_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_IO_VOLTAGE</td>
        <td class="parametervalue">1.2</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_DEFAULT_IO</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_HPS_ENABLE_EARLY_RELEASE</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM</td>
        <td class="parametervalue">PERIODIC_OCT_RECAL_AUTO</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_REF_CLK_FREQ_MHZ</td>
        <td class="parametervalue">-1.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_PING_PONG_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_USER_AC_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_USER_AC_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_USER_AC_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_USER_CK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_USER_CK_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_USER_CK_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_USER_DATA_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_USER_DATA_OUT_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_USER_DATA_IN_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_USER_RZQ_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_AC_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_AC_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_AC_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_CK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_CK_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_CK_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_DATA_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_DATA_OUT_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_DATA_IN_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_PLL_REF_CLK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_RLD3_RZQ_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_CONFIG_ENUM</td>
        <td class="parametervalue">CONFIG_PHY_AND_HARD_CTRL</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_USER_PING_PONG_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_MEM_CLK_FREQ_MHZ</td>
        <td class="parametervalue">800.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_DEFAULT_REF_CLK_FREQ</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ</td>
        <td class="parametervalue">-1.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_REF_CLK_JITTER_PS</td>
        <td class="parametervalue">10.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_RATE_ENUM</td>
        <td class="parametervalue">RATE_HALF</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_CORE_CLKS_SHARING_ENUM</td>
        <td class="parametervalue">CORE_CLKS_SHARING_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_IO_VOLTAGE</td>
        <td class="parametervalue">1.2</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_DEFAULT_IO</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM</td>
        <td class="parametervalue">PERIODIC_OCT_RECAL_AUTO</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_REF_CLK_FREQ_MHZ</td>
        <td class="parametervalue">-1.0</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_PING_PONG_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_USER_AC_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_USER_AC_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_USER_CK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_USER_CK_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_USER_DATA_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_USER_DATA_IN_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_USER_RZQ_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_AC_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_AC_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_AC_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_CK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_CK_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_CK_SLEW_RATE_ENUM</td>
        <td class="parametervalue">SLEW_RATE_FAST</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_DATA_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_DATA_OUT_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_DATA_IN_MODE_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_PLL_REF_CLK_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">PHY_LPDDR3_RZQ_IO_STD_ENUM</td>
        <td class="parametervalue">unset</td>
       </tr>
       <tr>
        <td class="parametername">MEM_FORMAT_ENUM</td>
        <td class="parametervalue">MEM_FORMAT_UDIMM</td>
       </tr>
       <tr>
        <td class="parametername">MEM_READ_LATENCY</td>
        <td class="parametervalue">20.0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_WRITE_LATENCY</td>
        <td class="parametervalue">18</td>
       </tr>
       <tr>
        <td class="parametername">MEM_BURST_LENGTH</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DATA_MASK_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">MEM_HAS_SIM_SUPPORT</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_NUM_OF_LOGICAL_RANKS</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_TTL_DATA_WIDTH</td>
        <td class="parametervalue">32</td>
       </tr>
       <tr>
        <td class="parametername">MEM_TTL_NUM_OF_READ_GROUPS</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_TTL_NUM_OF_WRITE_GROUPS</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_FORMAT_ENUM</td>
        <td class="parametervalue">MEM_FORMAT_UDIMM</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_DQ_WIDTH</td>
        <td class="parametervalue">32</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_DQ_PER_DQS</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_DISCRETE_CS_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_NUM_OF_DIMMS</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_RANKS_PER_DIMM</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_CKE_PER_DIMM</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_CK_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_ROW_ADDR_WIDTH</td>
        <td class="parametervalue">15</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_COL_ADDR_WIDTH</td>
        <td class="parametervalue">10</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_BANK_ADDR_WIDTH</td>
        <td class="parametervalue">3</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_DM_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_MIRROR_ADDRESSING_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_RDIMM_CONFIG</td>
        <td class="parametervalue">0000000000000000</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_LRDIMM_EXTENDED_CONFIG</td>
        <td class="parametervalue">000000000000000000</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_ALERT_N_PLACEMENT_ENUM</td>
        <td class="parametervalue">DDR3_ALERT_N_PLACEMENT_AC_LANES</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_ALERT_N_DQS_GROUP</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_DQS_WIDTH</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_DM_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_CS_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_CS_PER_DIMM</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_CKE_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_ODT_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_ADDR_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_RM_WIDTH</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_AC_PAR_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_NUM_OF_PHYSICAL_RANKS</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_NUM_OF_LOGICAL_RANKS</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TTL_DQS_WIDTH</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TTL_DQ_WIDTH</td>
        <td class="parametervalue">72</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TTL_DM_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TTL_CS_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TTL_CK_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TTL_CKE_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TTL_ODT_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TTL_BANK_ADDR_WIDTH</td>
        <td class="parametervalue">3</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TTL_ADDR_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TTL_RM_WIDTH</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TTL_NUM_OF_DIMMS</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TTL_NUM_OF_PHYSICAL_RANKS</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TTL_NUM_OF_LOGICAL_RANKS</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_MR0</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_MR1</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_MR2</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_MR3</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_ADDRESS_MIRROR_BITVEC</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_BL_ENUM</td>
        <td class="parametervalue">DDR3_BL_BL8</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_BT_ENUM</td>
        <td class="parametervalue">DDR3_BT_SEQUENTIAL</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_ASR_ENUM</td>
        <td class="parametervalue">DDR3_ASR_MANUAL</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_SRT_ENUM</td>
        <td class="parametervalue">DDR3_SRT_NORMAL</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_PD_ENUM</td>
        <td class="parametervalue">DDR3_PD_OFF</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_DRV_STR_ENUM</td>
        <td class="parametervalue">DDR3_DRV_STR_RZQ_7</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_DLL_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_RTT_NOM_ENUM</td>
        <td class="parametervalue">DDR3_RTT_NOM_ODT_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_RTT_WR_ENUM</td>
        <td class="parametervalue">DDR3_RTT_WR_RZQ_4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_WTCL</td>
        <td class="parametervalue">10</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_ATCL_ENUM</td>
        <td class="parametervalue">DDR3_ATCL_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TCL</td>
        <td class="parametervalue">14</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_USE_DEFAULT_ODT</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_R_ODTN_1X1</td>
        <td class="parametervalue">Rank 0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_R_ODT0_1X1</td>
        <td class="parametervalue">off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_W_ODTN_1X1</td>
        <td class="parametervalue">Rank 0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_W_ODT0_1X1</td>
        <td class="parametervalue">on</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_R_ODTN_2X2</td>
        <td class="parametervalue">Rank 0,Rank 1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_R_ODT0_2X2</td>
        <td class="parametervalue">off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_R_ODT1_2X2</td>
        <td class="parametervalue">off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_W_ODTN_2X2</td>
        <td class="parametervalue">Rank 0,Rank 1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_W_ODT0_2X2</td>
        <td class="parametervalue">on,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_W_ODT1_2X2</td>
        <td class="parametervalue">off,on</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_R_ODTN_4X2</td>
        <td class="parametervalue">Rank 0,Rank 1,Rank 2,Rank 3</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_R_ODT0_4X2</td>
        <td class="parametervalue">off,off,on,on</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_R_ODT1_4X2</td>
        <td class="parametervalue">on,on,off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_W_ODTN_4X2</td>
        <td class="parametervalue">Rank 0,Rank 1,Rank 2,Rank 3</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_W_ODT0_4X2</td>
        <td class="parametervalue">off,off,on,on</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_W_ODT1_4X2</td>
        <td class="parametervalue">on,on,off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_R_ODTN_4X4</td>
        <td class="parametervalue">Rank 0,Rank 1,Rank 2,Rank 3</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_R_ODT0_4X4</td>
        <td class="parametervalue">off,off,off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_R_ODT1_4X4</td>
        <td class="parametervalue">off,off,on,on</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_R_ODT2_4X4</td>
        <td class="parametervalue">off,off,off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_R_ODT3_4X4</td>
        <td class="parametervalue">on,on,off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_W_ODTN_4X4</td>
        <td class="parametervalue">Rank 0,Rank 1,Rank 2,Rank 3</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_W_ODT0_4X4</td>
        <td class="parametervalue">on,on,off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_W_ODT1_4X4</td>
        <td class="parametervalue">off,off,on,on</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_W_ODT2_4X4</td>
        <td class="parametervalue">off,off,on,on</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_W_ODT3_4X4</td>
        <td class="parametervalue">on,on,off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_R_DERIVED_ODTN</td>
        <td class="parametervalue">,,</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_R_DERIVED_ODT0</td>
        <td class="parametervalue">,,</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_R_DERIVED_ODT1</td>
        <td class="parametervalue">,,</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_R_DERIVED_ODT2</td>
        <td class="parametervalue">,,</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_R_DERIVED_ODT3</td>
        <td class="parametervalue">,,</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_W_DERIVED_ODTN</td>
        <td class="parametervalue">,,</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_W_DERIVED_ODT0</td>
        <td class="parametervalue">,,</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_W_DERIVED_ODT1</td>
        <td class="parametervalue">,,</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_W_DERIVED_ODT2</td>
        <td class="parametervalue">,,</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_W_DERIVED_ODT3</td>
        <td class="parametervalue">,,</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_SEQ_ODT_TABLE_LO</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_SEQ_ODT_TABLE_HI</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_CTRL_CFG_READ_ODT_CHIP</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_CTRL_CFG_WRITE_ODT_CHIP</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_CTRL_CFG_READ_ODT_RANK</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_CTRL_CFG_WRITE_ODT_RANK</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_SPEEDBIN_ENUM</td>
        <td class="parametervalue">DDR3_SPEEDBIN_2133</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TIS_PS</td>
        <td class="parametervalue">60</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TIS_AC_MV</td>
        <td class="parametervalue">135</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TIH_PS</td>
        <td class="parametervalue">95</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TIH_DC_MV</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TDS_PS</td>
        <td class="parametervalue">53</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TDS_AC_MV</td>
        <td class="parametervalue">135</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TDH_PS</td>
        <td class="parametervalue">55</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TDH_DC_MV</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TDQSQ_PS</td>
        <td class="parametervalue">75</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TQH_CYC</td>
        <td class="parametervalue">0.38</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TDQSCK_PS</td>
        <td class="parametervalue">180</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TDQSS_CYC</td>
        <td class="parametervalue">0.27</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TQSH_CYC</td>
        <td class="parametervalue">0.4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TDSH_CYC</td>
        <td class="parametervalue">0.18</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TWLS_PS</td>
        <td class="parametervalue">125.0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TWLH_PS</td>
        <td class="parametervalue">125.0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TDSS_CYC</td>
        <td class="parametervalue">0.18</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TINIT_US</td>
        <td class="parametervalue">500</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TMRD_CK_CYC</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TRAS_NS</td>
        <td class="parametervalue">33.0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TRCD_NS</td>
        <td class="parametervalue">13.09</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TRP_NS</td>
        <td class="parametervalue">13.09</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TREFI_US</td>
        <td class="parametervalue">7.8</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TRFC_NS</td>
        <td class="parametervalue">160.0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TWR_NS</td>
        <td class="parametervalue">15.0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TWTR_CYC</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TFAW_NS</td>
        <td class="parametervalue">25.0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TRRD_CYC</td>
        <td class="parametervalue">6</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TRTP_CYC</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TINIT_CK</td>
        <td class="parametervalue">499</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TDQSCK_DERV_PS</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TDQSCKDS</td>
        <td class="parametervalue">450</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TDQSCKDM</td>
        <td class="parametervalue">900</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TDQSCKDL</td>
        <td class="parametervalue">1200</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TRAS_CYC</td>
        <td class="parametervalue">36</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TRCD_CYC</td>
        <td class="parametervalue">14</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TRP_CYC</td>
        <td class="parametervalue">14</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TRFC_CYC</td>
        <td class="parametervalue">171</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TWR_CYC</td>
        <td class="parametervalue">16</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TFAW_CYC</td>
        <td class="parametervalue">27</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_TREFI_CYC</td>
        <td class="parametervalue">8320</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_CFG_GEN_SBE</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR3_CFG_GEN_DBE</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_FORMAT_ENUM</td>
        <td class="parametervalue">MEM_FORMAT_UDIMM</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_DQ_WIDTH</td>
        <td class="parametervalue">32</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_DQ_PER_DQS</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_DISCRETE_CS_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_NUM_OF_DIMMS</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_RANKS_PER_DIMM</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_CKE_PER_DIMM</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_CK_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_ROW_ADDR_WIDTH</td>
        <td class="parametervalue">15</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_COL_ADDR_WIDTH</td>
        <td class="parametervalue">10</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_BANK_ADDR_WIDTH</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_BANK_GROUP_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_CHIP_ID_WIDTH</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_DM_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_ALERT_PAR_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_ALERT_N_PLACEMENT_ENUM</td>
        <td class="parametervalue">DDR4_ALERT_N_PLACEMENT_DATA_LANES</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_ALERT_N_DQS_GROUP</td>
        <td class="parametervalue">3</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_ALERT_N_AC_LANE</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_ALERT_N_AC_PIN</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_MIRROR_ADDRESSING_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_RDIMM_CONFIG</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_LRDIMM_EXTENDED_CONFIG</td>
        <td class="parametervalue">0x0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_LRDIMM_VREFDQ_VALUE</td>
        <td class="parametervalue">1D</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_WRITE_CRC</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_GEARDOWN</td>
        <td class="parametervalue">DDR4_GEARDOWN_HR</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_PER_DRAM_ADDR</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TEMP_SENSOR_READOUT</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_FINE_GRANULARITY_REFRESH</td>
        <td class="parametervalue">DDR4_FINE_REFRESH_FIXED_1X</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_MPR_READ_FORMAT</td>
        <td class="parametervalue">DDR4_MPR_READ_FORMAT_SERIAL</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_MAX_POWERDOWN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE</td>
        <td class="parametervalue">DDR4_TEMP_CONTROLLED_RFSH_NORMAL</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_INTERNAL_VREFDQ_MONITOR</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_CAL_MODE</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_SELF_RFSH_ABORT</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_READ_PREAMBLE_TRAINING</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_READ_PREAMBLE</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_WRITE_PREAMBLE</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_AC_PARITY_LATENCY</td>
        <td class="parametervalue">DDR4_AC_PARITY_LATENCY_DISABLE</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_ODT_IN_POWERDOWN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_RTT_PARK</td>
        <td class="parametervalue">DDR4_RTT_PARK_ODT_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_AC_PERSISTENT_ERROR</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_WRITE_DBI</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_READ_DBI</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_DEFAULT_VREFOUT</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_USER_VREFDQ_TRAINING_VALUE</td>
        <td class="parametervalue">56.0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_USER_VREFDQ_TRAINING_RANGE</td>
        <td class="parametervalue">DDR4_VREFDQ_TRAINING_RANGE_1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_DQS_WIDTH</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_CS_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_CS_PER_DIMM</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_CKE_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_ODT_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_ADDR_WIDTH</td>
        <td class="parametervalue">17</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_RM_WIDTH</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_NUM_OF_PHYSICAL_RANKS</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_NUM_OF_LOGICAL_RANKS</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_VREFDQ_TRAINING_VALUE</td>
        <td class="parametervalue">73.0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_VREFDQ_TRAINING_RANGE</td>
        <td class="parametervalue">DDR4_VREFDQ_TRAINING_RANGE_1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_VREFDQ_TRAINING_RANGE_DISP</td>
        <td class="parametervalue">Range 1 - 45% to 77.5%</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_STARTING_VREFIN_MRS</td>
        <td class="parametervalue">15</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TTL_DQS_WIDTH</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TTL_DQ_WIDTH</td>
        <td class="parametervalue">32</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TTL_CS_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TTL_CK_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TTL_CKE_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TTL_ODT_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TTL_BANK_ADDR_WIDTH</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TTL_BANK_GROUP_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TTL_CHIP_ID_WIDTH</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TTL_ADDR_WIDTH</td>
        <td class="parametervalue">17</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TTL_RM_WIDTH</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TTL_NUM_OF_DIMMS</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TTL_NUM_OF_PHYSICAL_RANKS</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TTL_NUM_OF_LOGICAL_RANKS</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_MR0</td>
        <td class="parametervalue">2116</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_MR1</td>
        <td class="parametervalue">66305</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_MR2</td>
        <td class="parametervalue">131120</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_MR3</td>
        <td class="parametervalue">197632</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_MR4</td>
        <td class="parametervalue">264192</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_MR5</td>
        <td class="parametervalue">332832</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_MR6</td>
        <td class="parametervalue">395371</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_ADDRESS_MIRROR_BITVEC</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_BL_ENUM</td>
        <td class="parametervalue">DDR4_BL_BL8</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_BT_ENUM</td>
        <td class="parametervalue">DDR4_BT_SEQUENTIAL</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_ASR_ENUM</td>
        <td class="parametervalue">DDR4_ASR_MANUAL_NORMAL</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_DRV_STR_ENUM</td>
        <td class="parametervalue">DDR4_DRV_STR_RZQ_7</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_DLL_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_RTT_NOM_ENUM</td>
        <td class="parametervalue">DDR4_RTT_NOM_RZQ_6</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_RTT_WR_ENUM</td>
        <td class="parametervalue">DDR4_RTT_WR_ODT_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_WTCL</td>
        <td class="parametervalue">18</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_ATCL_ENUM</td>
        <td class="parametervalue">DDR4_ATCL_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TCL</td>
        <td class="parametervalue">20</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_USE_DEFAULT_ODT</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_R_ODTN_1X1</td>
        <td class="parametervalue">Rank 0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_R_ODT0_1X1</td>
        <td class="parametervalue">off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_W_ODTN_1X1</td>
        <td class="parametervalue">Rank 0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_W_ODT0_1X1</td>
        <td class="parametervalue">on</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_R_ODTN_2X2</td>
        <td class="parametervalue">Rank 0,Rank 1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_R_ODT0_2X2</td>
        <td class="parametervalue">off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_R_ODT1_2X2</td>
        <td class="parametervalue">off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_W_ODTN_2X2</td>
        <td class="parametervalue">Rank 0,Rank 1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_W_ODT0_2X2</td>
        <td class="parametervalue">on,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_W_ODT1_2X2</td>
        <td class="parametervalue">off,on</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_R_ODTN_4X2</td>
        <td class="parametervalue">Rank 0,Rank 1,Rank 2,Rank 3</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_R_ODT0_4X2</td>
        <td class="parametervalue">off,off,on,on</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_R_ODT1_4X2</td>
        <td class="parametervalue">on,on,off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_W_ODTN_4X2</td>
        <td class="parametervalue">Rank 0,Rank 1,Rank 2,Rank 3</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_W_ODT0_4X2</td>
        <td class="parametervalue">off,off,on,on</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_W_ODT1_4X2</td>
        <td class="parametervalue">on,on,off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_R_ODTN_4X4</td>
        <td class="parametervalue">Rank 0,Rank 1,Rank 2,Rank 3</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_R_ODT0_4X4</td>
        <td class="parametervalue">off,off,off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_R_ODT1_4X4</td>
        <td class="parametervalue">off,off,on,on</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_R_ODT2_4X4</td>
        <td class="parametervalue">off,off,off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_R_ODT3_4X4</td>
        <td class="parametervalue">on,on,off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_W_ODTN_4X4</td>
        <td class="parametervalue">Rank 0,Rank 1,Rank 2,Rank 3</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_W_ODT0_4X4</td>
        <td class="parametervalue">on,on,off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_W_ODT1_4X4</td>
        <td class="parametervalue">off,off,on,on</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_W_ODT2_4X4</td>
        <td class="parametervalue">off,off,on,on</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_W_ODT3_4X4</td>
        <td class="parametervalue">on,on,off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_R_DERIVED_ODTN</td>
        <td class="parametervalue">Rank 0,-,-,-</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_R_DERIVED_ODT0</td>
        <td class="parametervalue">(Drive) 00 - RZQ/7,-,-,-</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_R_DERIVED_ODT1</td>
        <td class="parametervalue">-,-,-,-</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_R_DERIVED_ODT2</td>
        <td class="parametervalue">-,-,-,-</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_R_DERIVED_ODT3</td>
        <td class="parametervalue">-,-,-,-</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_W_DERIVED_ODTN</td>
        <td class="parametervalue">Rank 0,-,-,-</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_W_DERIVED_ODT0</td>
        <td class="parametervalue">(Nominal) RZQ/6,-,-,-</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_W_DERIVED_ODT1</td>
        <td class="parametervalue">-,-,-,-</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_W_DERIVED_ODT2</td>
        <td class="parametervalue">-,-,-,-</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_W_DERIVED_ODT3</td>
        <td class="parametervalue">-,-,-,-</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_SEQ_ODT_TABLE_LO</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_SEQ_ODT_TABLE_HI</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_CTRL_CFG_READ_ODT_CHIP</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_CTRL_CFG_WRITE_ODT_CHIP</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_CTRL_CFG_READ_ODT_RANK</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_CTRL_CFG_WRITE_ODT_RANK</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_SPEEDBIN_ENUM</td>
        <td class="parametervalue">DDR4_SPEEDBIN_2666</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TIS_PS</td>
        <td class="parametervalue">60</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TIS_AC_MV</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TIH_PS</td>
        <td class="parametervalue">95</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TIH_DC_MV</td>
        <td class="parametervalue">75</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TDIVW_TOTAL_UI</td>
        <td class="parametervalue">0.2</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_VDIVW_TOTAL</td>
        <td class="parametervalue">136</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TDQSQ_UI</td>
        <td class="parametervalue">0.16</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TQH_UI</td>
        <td class="parametervalue">0.76</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TDVWP_UI</td>
        <td class="parametervalue">0.72</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TDQSCK_PS</td>
        <td class="parametervalue">165</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TDQSS_CYC</td>
        <td class="parametervalue">0.27</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TQSH_CYC</td>
        <td class="parametervalue">0.38</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TDSH_CYC</td>
        <td class="parametervalue">0.18</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TDSS_CYC</td>
        <td class="parametervalue">0.18</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TWLS_PS</td>
        <td class="parametervalue">108.0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TWLH_PS</td>
        <td class="parametervalue">108.0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TINIT_US</td>
        <td class="parametervalue">500</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TMRD_CK_CYC</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TRAS_NS</td>
        <td class="parametervalue">32.0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TRCD_NS</td>
        <td class="parametervalue">14.25</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TRP_NS</td>
        <td class="parametervalue">14.25</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TREFI_US</td>
        <td class="parametervalue">7.8</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TRFC_NS</td>
        <td class="parametervalue">260.0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TWR_NS</td>
        <td class="parametervalue">15.0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TWTR_L_CYC</td>
        <td class="parametervalue">10</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TWTR_S_CYC</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TFAW_NS</td>
        <td class="parametervalue">30.0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TRRD_L_CYC</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TRRD_S_CYC</td>
        <td class="parametervalue">7</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TCCD_L_CYC</td>
        <td class="parametervalue">6</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TCCD_S_CYC</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TDIVW_DJ_CYC</td>
        <td class="parametervalue">0.1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TDQSQ_PS</td>
        <td class="parametervalue">66</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TQH_CYC</td>
        <td class="parametervalue">0.38</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TINIT_CK</td>
        <td class="parametervalue">533334</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TDQSCK_DERV_PS</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TDQSCKDS</td>
        <td class="parametervalue">450</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TDQSCKDM</td>
        <td class="parametervalue">900</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TDQSCKDL</td>
        <td class="parametervalue">1200</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TRAS_CYC</td>
        <td class="parametervalue">35</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TRCD_CYC</td>
        <td class="parametervalue">16</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TRP_CYC</td>
        <td class="parametervalue">16</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TRFC_CYC</td>
        <td class="parametervalue">278</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TWR_CYC</td>
        <td class="parametervalue">18</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TRTP_CYC</td>
        <td class="parametervalue">9</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TFAW_CYC</td>
        <td class="parametervalue">32</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_TREFI_CYC</td>
        <td class="parametervalue">8320</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_WRITE_CMD_LATENCY</td>
        <td class="parametervalue">6</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_CFG_GEN_SBE</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_DDR4_CFG_GEN_DBE</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_WIDTH_EXPANDED</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_DATA_PER_DEVICE</td>
        <td class="parametervalue">36</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_ADDR_WIDTH</td>
        <td class="parametervalue">19</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_BWS_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_BL</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_FORMAT_ENUM</td>
        <td class="parametervalue">MEM_FORMAT_DISCRETE</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_DEVICE_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_DATA_WIDTH</td>
        <td class="parametervalue">36</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_BWS_N_WIDTH</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_BWS_N_PER_DEVICE</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_CQ_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_K_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_TWL_CYC</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_SPEEDBIN_ENUM</td>
        <td class="parametervalue">QDR2_SPEEDBIN_633</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_TRL_CYC</td>
        <td class="parametervalue">2.5</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_TSA_NS</td>
        <td class="parametervalue">0.23</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_THA_NS</td>
        <td class="parametervalue">0.18</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_TSD_NS</td>
        <td class="parametervalue">0.23</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_THD_NS</td>
        <td class="parametervalue">0.18</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_TCQD_NS</td>
        <td class="parametervalue">0.09</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_TCQDOH_NS</td>
        <td class="parametervalue">-0.09</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_INTERNAL_JITTER_NS</td>
        <td class="parametervalue">0.08</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_TCQH_NS</td>
        <td class="parametervalue">0.71</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR2_TCCQO_NS</td>
        <td class="parametervalue">0.45</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_WIDTH_EXPANDED</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_DQ_PER_PORT_PER_DEVICE</td>
        <td class="parametervalue">36</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_ADDR_WIDTH</td>
        <td class="parametervalue">21</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_CK_ODT_MODE_ENUM</td>
        <td class="parametervalue">QDR4_ODT_25_PCT</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_AC_ODT_MODE_ENUM</td>
        <td class="parametervalue">QDR4_ODT_25_PCT</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_DATA_ODT_MODE_ENUM</td>
        <td class="parametervalue">QDR4_ODT_25_PCT</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM</td>
        <td class="parametervalue">QDR4_OUTPUT_DRIVE_25_PCT</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM</td>
        <td class="parametervalue">QDR4_OUTPUT_DRIVE_25_PCT</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_DATA_INV_ENA</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_ADDR_INV_ENA</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_FORMAT_ENUM</td>
        <td class="parametervalue">MEM_FORMAT_DISCRETE</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_DEVICE_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_DEVICE_DEPTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_DQ_PER_RD_GROUP</td>
        <td class="parametervalue">18</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_DQ_PER_WR_GROUP</td>
        <td class="parametervalue">18</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_DQ_WIDTH</td>
        <td class="parametervalue">72</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_QK_WIDTH</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_DK_WIDTH</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_DINV_WIDTH</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_USE_ADDR_PARITY</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_DQ_PER_PORT_WIDTH</td>
        <td class="parametervalue">36</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_QK_PER_PORT_WIDTH</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_DK_PER_PORT_WIDTH</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_DINV_PER_PORT_WIDTH</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_BL</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_TRL_CYC</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_TWL_CYC</td>
        <td class="parametervalue">5</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_CR0</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_CR1</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_CR2</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_SPEEDBIN_ENUM</td>
        <td class="parametervalue">QDR4_SPEEDBIN_2133</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_TISH_PS</td>
        <td class="parametervalue">150</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_TQKQ_MAX_PS</td>
        <td class="parametervalue">75</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_TQH_CYC</td>
        <td class="parametervalue">0.4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_TCKDK_MAX_PS</td>
        <td class="parametervalue">150</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_TCKDK_MIN_PS</td>
        <td class="parametervalue">-150</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_TCKQK_MAX_PS</td>
        <td class="parametervalue">225</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_TASH_PS</td>
        <td class="parametervalue">170</td>
       </tr>
       <tr>
        <td class="parametername">MEM_QDR4_TCSH_PS</td>
        <td class="parametervalue">170</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_WIDTH_EXPANDED</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_DQ_PER_DEVICE</td>
        <td class="parametervalue">9</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_ADDR_WIDTH</td>
        <td class="parametervalue">21</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_BANK_ADDR_WIDTH</td>
        <td class="parametervalue">3</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_DM_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_BL</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_CONFIG_ENUM</td>
        <td class="parametervalue">RLD2_CONFIG_TRC_8_TRL_8_TWL_9</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_DRIVE_IMPEDENCE_ENUM</td>
        <td class="parametervalue">RLD2_DRIVE_IMPEDENCE_INTERNAL_50</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_ODT_MODE_ENUM</td>
        <td class="parametervalue">RLD2_ODT_ON</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_FORMAT_ENUM</td>
        <td class="parametervalue">MEM_FORMAT_DISCRETE</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_DEVICE_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_DEVICE_DEPTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_DQ_WIDTH</td>
        <td class="parametervalue">9</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_DQ_PER_RD_GROUP</td>
        <td class="parametervalue">9</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_DQ_PER_WR_GROUP</td>
        <td class="parametervalue">9</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_QK_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_DK_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_DM_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_CS_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_TRC</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_TRL</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_TWL</td>
        <td class="parametervalue">9</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_MR</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_SPEEDBIN_ENUM</td>
        <td class="parametervalue">RLD2_SPEEDBIN_18</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_REFRESH_INTERVAL_US</td>
        <td class="parametervalue">0.24</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_TCKH_CYC</td>
        <td class="parametervalue">0.45</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_TQKH_HCYC</td>
        <td class="parametervalue">0.9</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_TAS_NS</td>
        <td class="parametervalue">0.3</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_TAH_NS</td>
        <td class="parametervalue">0.3</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_TDS_NS</td>
        <td class="parametervalue">0.17</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_TDH_NS</td>
        <td class="parametervalue">0.17</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_TQKQ_MAX_NS</td>
        <td class="parametervalue">0.12</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_TQKQ_MIN_NS</td>
        <td class="parametervalue">-0.12</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_TCKDK_MAX_NS</td>
        <td class="parametervalue">0.3</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_TCKDK_MIN_NS</td>
        <td class="parametervalue">-0.3</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD2_TCKQK_MAX_NS</td>
        <td class="parametervalue">0.2</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_WIDTH_EXPANDED</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_DEPTH_EXPANDED</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_DQ_PER_DEVICE</td>
        <td class="parametervalue">36</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_ADDR_WIDTH</td>
        <td class="parametervalue">20</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_BANK_ADDR_WIDTH</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_DM_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_BL</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_DATA_LATENCY_MODE_ENUM</td>
        <td class="parametervalue">RLD3_DL_RL16_WL17</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_T_RC_MODE_ENUM</td>
        <td class="parametervalue">RLD3_TRC_9</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM</td>
        <td class="parametervalue">RLD3_OUTPUT_DRIVE_40</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_ODT_MODE_ENUM</td>
        <td class="parametervalue">RLD3_ODT_40</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_AREF_PROTOCOL_ENUM</td>
        <td class="parametervalue">RLD3_AREF_BAC</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_WRITE_PROTOCOL_ENUM</td>
        <td class="parametervalue">RLD3_WRITE_1BANK</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_FORMAT_ENUM</td>
        <td class="parametervalue">MEM_FORMAT_DISCRETE</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_DEVICE_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_DEVICE_DEPTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_DQ_WIDTH</td>
        <td class="parametervalue">36</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_DQ_PER_RD_GROUP</td>
        <td class="parametervalue">9</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_DQ_PER_WR_GROUP</td>
        <td class="parametervalue">18</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_QK_WIDTH</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_DK_WIDTH</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_DM_WIDTH</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_CS_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_MR0</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_MR1</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_MR2</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_SPEEDBIN_ENUM</td>
        <td class="parametervalue">RLD3_SPEEDBIN_093E</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_TDS_PS</td>
        <td class="parametervalue">-30</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_TDS_AC_MV</td>
        <td class="parametervalue">150</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_TDH_PS</td>
        <td class="parametervalue">5</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_TDH_DC_MV</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_TQKQ_MAX_PS</td>
        <td class="parametervalue">75</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_TQH_CYC</td>
        <td class="parametervalue">0.38</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_TCKDK_MAX_CYC</td>
        <td class="parametervalue">0.27</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_TCKDK_MIN_CYC</td>
        <td class="parametervalue">-0.27</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_TCKQK_MAX_PS</td>
        <td class="parametervalue">135</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_TIS_PS</td>
        <td class="parametervalue">85</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_TIS_AC_MV</td>
        <td class="parametervalue">150</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_TIH_PS</td>
        <td class="parametervalue">65</td>
       </tr>
       <tr>
        <td class="parametername">MEM_RLD3_TIH_DC_MV</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_DQ_WIDTH</td>
        <td class="parametervalue">32</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_DISCRETE_CS_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_CK_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_DM_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_ROW_ADDR_WIDTH</td>
        <td class="parametervalue">15</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_COL_ADDR_WIDTH</td>
        <td class="parametervalue">10</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_BANK_ADDR_WIDTH</td>
        <td class="parametervalue">3</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_DQS_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_DM_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_CS_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_CKE_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_ODT_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_ADDR_WIDTH</td>
        <td class="parametervalue">10</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_DQ_PER_DQS</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_FORMAT_ENUM</td>
        <td class="parametervalue">MEM_FORMAT_DISCRETE</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_MR1</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_MR2</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_MR3</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_MR11</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_BL</td>
        <td class="parametervalue">LPDDR3_BL_BL8</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_DATA_LATENCY</td>
        <td class="parametervalue">LPDDR3_DL_RL12_WL6</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_NWR</td>
        <td class="parametervalue">LPDDR3_NWR_NWR10</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_DRV_STR</td>
        <td class="parametervalue">LPDDR3_DRV_STR_40D_40U</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_DQODT</td>
        <td class="parametervalue">LPDDR3_DQODT_DISABLE</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_PDODT</td>
        <td class="parametervalue">LPDDR3_PDODT_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_WLSELECT</td>
        <td class="parametervalue">Set A</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_NUM_OF_LOGICAL_RANKS</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_NUM_OF_PHYSICAL_RANKS</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_USE_DEFAULT_ODT</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_R_ODTN_1X1</td>
        <td class="parametervalue">Rank 0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_R_ODT0_1X1</td>
        <td class="parametervalue">off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_W_ODTN_1X1</td>
        <td class="parametervalue">Rank 0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_W_ODT0_1X1</td>
        <td class="parametervalue">on</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_R_ODTN_2X2</td>
        <td class="parametervalue">Rank 0,Rank 1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_R_ODT0_2X2</td>
        <td class="parametervalue">off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_R_ODT1_2X2</td>
        <td class="parametervalue">off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_W_ODTN_2X2</td>
        <td class="parametervalue">Rank 0,Rank 1</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_W_ODT0_2X2</td>
        <td class="parametervalue">on,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_W_ODT1_2X2</td>
        <td class="parametervalue">off,on</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_R_ODTN_4X4</td>
        <td class="parametervalue">Rank 0,Rank 1,Rank 2,Rank 3</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_R_ODT0_4X4</td>
        <td class="parametervalue">off,off,on,on</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_R_ODT1_4X4</td>
        <td class="parametervalue">off,off,off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_R_ODT2_4X4</td>
        <td class="parametervalue">on,on,off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_R_ODT3_4X4</td>
        <td class="parametervalue">off,off,off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_W_ODTN_4X4</td>
        <td class="parametervalue">Rank 0,Rank 1,Rank 2,Rank 3</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_W_ODT0_4X4</td>
        <td class="parametervalue">on,on,on,on</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_W_ODT1_4X4</td>
        <td class="parametervalue">off,off,off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_W_ODT2_4X4</td>
        <td class="parametervalue">on,on,on,on</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_W_ODT3_4X4</td>
        <td class="parametervalue">off,off,off,off</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_R_DERIVED_ODTN</td>
        <td class="parametervalue">,,</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_R_DERIVED_ODT0</td>
        <td class="parametervalue">,,</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_R_DERIVED_ODT1</td>
        <td class="parametervalue">,,</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_R_DERIVED_ODT2</td>
        <td class="parametervalue">,,</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_R_DERIVED_ODT3</td>
        <td class="parametervalue">,,</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_W_DERIVED_ODTN</td>
        <td class="parametervalue">,,</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_W_DERIVED_ODT0</td>
        <td class="parametervalue">,,</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_W_DERIVED_ODT1</td>
        <td class="parametervalue">,,</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_W_DERIVED_ODT2</td>
        <td class="parametervalue">,,</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_W_DERIVED_ODT3</td>
        <td class="parametervalue">,,</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_SEQ_ODT_TABLE_LO</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_SEQ_ODT_TABLE_HI</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_CTRL_CFG_READ_ODT_CHIP</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_CTRL_CFG_WRITE_ODT_CHIP</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_CTRL_CFG_READ_ODT_RANK</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_CTRL_CFG_WRITE_ODT_RANK</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_SPEEDBIN_ENUM</td>
        <td class="parametervalue">LPDDR3_SPEEDBIN_1600</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TIS_PS</td>
        <td class="parametervalue">75</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TIS_AC_MV</td>
        <td class="parametervalue">150</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TIH_PS</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TIH_DC_MV</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TDS_PS</td>
        <td class="parametervalue">75</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TDS_AC_MV</td>
        <td class="parametervalue">150</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TDH_PS</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TDH_DC_MV</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TDQSQ_PS</td>
        <td class="parametervalue">135</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TQH_CYC</td>
        <td class="parametervalue">0.38</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TDQSCKDL</td>
        <td class="parametervalue">614</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TDQSS_CYC</td>
        <td class="parametervalue">1.25</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TQSH_CYC</td>
        <td class="parametervalue">0.38</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TDSH_CYC</td>
        <td class="parametervalue">0.2</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TWLS_PS</td>
        <td class="parametervalue">175.0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TWLH_PS</td>
        <td class="parametervalue">175.0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TDSS_CYC</td>
        <td class="parametervalue">0.2</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TINIT_US</td>
        <td class="parametervalue">500</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TMRR_CK_CYC</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TMRW_CK_CYC</td>
        <td class="parametervalue">10</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TRAS_NS</td>
        <td class="parametervalue">42.5</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TRCD_NS</td>
        <td class="parametervalue">18.75</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TRP_NS</td>
        <td class="parametervalue">18.75</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TREFI_US</td>
        <td class="parametervalue">3.9</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TRFC_NS</td>
        <td class="parametervalue">210.0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TWR_NS</td>
        <td class="parametervalue">15.0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TWTR_CYC</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TFAW_NS</td>
        <td class="parametervalue">50.0</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TRRD_CYC</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TRTP_CYC</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TINIT_CK</td>
        <td class="parametervalue">499</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TDQSCK_DERV_PS</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TDQSCKDS</td>
        <td class="parametervalue">220</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TDQSCKDM</td>
        <td class="parametervalue">511</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TDQSCK_PS</td>
        <td class="parametervalue">2500</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TRAS_CYC</td>
        <td class="parametervalue">34</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TRCD_CYC</td>
        <td class="parametervalue">15</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TRP_CYC</td>
        <td class="parametervalue">15</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TRFC_CYC</td>
        <td class="parametervalue">168</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TWR_CYC</td>
        <td class="parametervalue">12</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TFAW_CYC</td>
        <td class="parametervalue">40</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TREFI_CYC</td>
        <td class="parametervalue">3120</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TRL_CYC</td>
        <td class="parametervalue">10</td>
       </tr>
       <tr>
        <td class="parametername">MEM_LPDDR3_TWL_CYC</td>
        <td class="parametervalue">6</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_USE_DEFAULT_SLEW_RATES</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_USE_DEFAULT_ISI_VALUES</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_USER_CK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_USER_AC_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_USER_RCLK_SLEW_RATE</td>
        <td class="parametervalue">5.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_USER_WCLK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_USER_RDATA_SLEW_RATE</td>
        <td class="parametervalue">2.5</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_USER_WDATA_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_USER_AC_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_USER_RCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_USER_WCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_USER_RDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_USER_WDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_DQS_TO_CK_SKEW_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS</td>
        <td class="parametervalue">0.05</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_SKEW_BETWEEN_DQS_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_AC_TO_CK_SKEW_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_MAX_CK_DELAY_NS</td>
        <td class="parametervalue">0.6</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_MAX_DQS_DELAY_NS</td>
        <td class="parametervalue">0.6</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_TIS_DERATING_PS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_TIH_DERATING_PS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_TDS_DERATING_PS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_TDH_DERATING_PS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_CK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_AC_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_RCLK_SLEW_RATE</td>
        <td class="parametervalue">5.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_WCLK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_RDATA_SLEW_RATE</td>
        <td class="parametervalue">2.5</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_WDATA_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_AC_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_RCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_WCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_RDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_WDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_SKEW_WITHIN_DQS_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR3_SKEW_WITHIN_AC_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_USE_DEFAULT_SLEW_RATES</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_USE_DEFAULT_ISI_VALUES</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_USER_CK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_USER_AC_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_USER_RCLK_SLEW_RATE</td>
        <td class="parametervalue">8.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_USER_WCLK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_USER_RDATA_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_USER_WDATA_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_USER_AC_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_USER_RCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_USER_WCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_USER_RDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_USER_WDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_DQS_TO_CK_SKEW_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS</td>
        <td class="parametervalue">0.05</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_SKEW_BETWEEN_DQS_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_AC_TO_CK_SKEW_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_MAX_CK_DELAY_NS</td>
        <td class="parametervalue">0.6</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_MAX_DQS_DELAY_NS</td>
        <td class="parametervalue">0.6</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_TIS_DERATING_PS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_TIH_DERATING_PS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_CK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_AC_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_RCLK_SLEW_RATE</td>
        <td class="parametervalue">8.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_WCLK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_RDATA_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_WDATA_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_AC_ISI_NS</td>
        <td class="parametervalue">0.17</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_RCLK_ISI_NS</td>
        <td class="parametervalue">0.17</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_WCLK_ISI_NS</td>
        <td class="parametervalue">0.06</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_RDATA_ISI_NS</td>
        <td class="parametervalue">0.12</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_WDATA_ISI_NS</td>
        <td class="parametervalue">0.13</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_SKEW_WITHIN_DQS_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_DDR4_SKEW_WITHIN_AC_NS</td>
        <td class="parametervalue">0.18</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_USE_DEFAULT_SLEW_RATES</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_USE_DEFAULT_ISI_VALUES</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_USER_K_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_USER_AC_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_USER_RCLK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_USER_RDATA_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_USER_WDATA_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_USER_AC_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_USER_RCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_USER_WCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_USER_RDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_USER_WDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_BRD_SKEW_WITHIN_D_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_AC_TO_K_SKEW_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_MAX_K_DELAY_NS</td>
        <td class="parametervalue">0.6</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_K_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_AC_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_RCLK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_WCLK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_RDATA_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_WDATA_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_AC_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_RCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_WCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_RDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_WDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_SKEW_WITHIN_Q_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_SKEW_WITHIN_D_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR2_SKEW_WITHIN_AC_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_USE_DEFAULT_SLEW_RATES</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_USE_DEFAULT_ISI_VALUES</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_USER_CK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_USER_AC_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_USER_RCLK_SLEW_RATE</td>
        <td class="parametervalue">5.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_USER_WCLK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_USER_RDATA_SLEW_RATE</td>
        <td class="parametervalue">2.5</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_USER_WDATA_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_USER_AC_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_USER_RCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_USER_WCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_USER_RDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_USER_WDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_DK_TO_CK_SKEW_NS</td>
        <td class="parametervalue">-0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS</td>
        <td class="parametervalue">0.05</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_SKEW_BETWEEN_DK_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_AC_TO_CK_SKEW_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_MAX_CK_DELAY_NS</td>
        <td class="parametervalue">0.6</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_MAX_DK_DELAY_NS</td>
        <td class="parametervalue">0.6</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_CK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_AC_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_RCLK_SLEW_RATE</td>
        <td class="parametervalue">5.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_WCLK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_RDATA_SLEW_RATE</td>
        <td class="parametervalue">2.5</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_WDATA_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_AC_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_RCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_WCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_RDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_WDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_SKEW_WITHIN_QK_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_QDR4_SKEW_WITHIN_AC_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_USE_DEFAULT_SLEW_RATES</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_USE_DEFAULT_ISI_VALUES</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_USER_CK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_USER_AC_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_USER_RCLK_SLEW_RATE</td>
        <td class="parametervalue">7.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_USER_WCLK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_USER_RDATA_SLEW_RATE</td>
        <td class="parametervalue">3.5</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_USER_WDATA_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_USER_AC_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_USER_RCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_USER_WCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_USER_RDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_USER_WDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_DK_TO_CK_SKEW_NS</td>
        <td class="parametervalue">-0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS</td>
        <td class="parametervalue">0.05</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_SKEW_BETWEEN_DK_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_AC_TO_CK_SKEW_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_MAX_CK_DELAY_NS</td>
        <td class="parametervalue">0.6</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_MAX_DK_DELAY_NS</td>
        <td class="parametervalue">0.6</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_TIS_DERATING_PS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_TIH_DERATING_PS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_TDS_DERATING_PS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_TDH_DERATING_PS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_CK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_AC_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_RCLK_SLEW_RATE</td>
        <td class="parametervalue">7.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_WCLK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_RDATA_SLEW_RATE</td>
        <td class="parametervalue">3.5</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_WDATA_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_AC_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_RCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_WCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_RDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_WDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_SKEW_WITHIN_QK_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_RLD3_SKEW_WITHIN_AC_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_USER_CK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_USER_AC_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_USER_RCLK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_USER_WCLK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_USER_RDATA_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_USER_WDATA_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_USER_AC_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_USER_RCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_USER_WCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_USER_RDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_USER_WDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_DQS_TO_CK_SKEW_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS</td>
        <td class="parametervalue">0.05</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS</td>
        <td class="parametervalue">0.02</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_AC_TO_CK_SKEW_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_MAX_CK_DELAY_NS</td>
        <td class="parametervalue">0.6</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_MAX_DQS_DELAY_NS</td>
        <td class="parametervalue">0.6</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_TIS_DERATING_PS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_TIH_DERATING_PS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_TDS_DERATING_PS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_TDH_DERATING_PS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_CK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_AC_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_RCLK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_WCLK_SLEW_RATE</td>
        <td class="parametervalue">4.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_RDATA_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_WDATA_SLEW_RATE</td>
        <td class="parametervalue">2.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_AC_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_RCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_WCLK_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_RDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_WDATA_ISI_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_SKEW_WITHIN_DQS_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">BOARD_LPDDR3_SKEW_WITHIN_AC_NS</td>
        <td class="parametervalue">0.0</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_ECC_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_MMR_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_AUTO_PRECHARGE_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_USER_PRIORITY_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR3_AVL_PROTOCOL_ENUM</td>
        <td class="parametervalue">CTRL_AVL_PROTOCOL_ST</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR3_SELF_REFRESH_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR3_AUTO_POWER_DOWN_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR3_AUTO_POWER_DOWN_CYCS</td>
        <td class="parametervalue">32</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR3_USER_REFRESH_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR3_USER_PRIORITY_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR3_AUTO_PRECHARGE_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR3_ADDR_ORDER_ENUM</td>
        <td class="parametervalue">DDR3_CTRL_ADDR_ORDER_CS_R_B_C</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR3_ECC_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR3_ECC_AUTO_CORRECTION_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR3_REORDER_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR3_STARVE_LIMIT</td>
        <td class="parametervalue">10</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR3_MMR_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR4_AVL_PROTOCOL_ENUM</td>
        <td class="parametervalue">CTRL_AVL_PROTOCOL_ST</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR4_SELF_REFRESH_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR4_AUTO_POWER_DOWN_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR4_AUTO_POWER_DOWN_CYCS</td>
        <td class="parametervalue">32</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR4_USER_REFRESH_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR4_USER_PRIORITY_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR4_AUTO_PRECHARGE_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR4_ADDR_ORDER_ENUM</td>
        <td class="parametervalue">DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR4_ECC_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR4_ECC_AUTO_CORRECTION_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR4_REORDER_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR4_STARVE_LIMIT</td>
        <td class="parametervalue">10</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR4_MMR_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_QDR2_AVL_PROTOCOL_ENUM</td>
        <td class="parametervalue">CTRL_AVL_PROTOCOL_MM</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_QDR2_AVL_MAX_BURST_COUNT</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_QDR2_AVL_SYMBOL_WIDTH</td>
        <td class="parametervalue">9</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_QDR4_AVL_PROTOCOL_ENUM</td>
        <td class="parametervalue">CTRL_AVL_PROTOCOL_MM</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_QDR4_AVL_MAX_BURST_COUNT</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_QDR4_AVL_SYMBOL_WIDTH</td>
        <td class="parametervalue">9</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_QDR4_RAW_TURNAROUND_DELAY_CYC</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_QDR4_WAR_TURNAROUND_DELAY_CYC</td>
        <td class="parametervalue">11</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_RLD2_AVL_PROTOCOL_ENUM</td>
        <td class="parametervalue">CTRL_AVL_PROTOCOL_MM</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_RLD3_AVL_PROTOCOL_ENUM</td>
        <td class="parametervalue">CTRL_AVL_PROTOCOL_MM</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_RLD3_ADDR_ORDER_ENUM</td>
        <td class="parametervalue">RLD3_CTRL_ADDR_ORDER_CS_R_B_C</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_LPDDR3_AVL_PROTOCOL_ENUM</td>
        <td class="parametervalue">CTRL_AVL_PROTOCOL_ST</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_LPDDR3_SELF_REFRESH_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_LPDDR3_AUTO_POWER_DOWN_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS</td>
        <td class="parametervalue">32</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_LPDDR3_USER_REFRESH_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_LPDDR3_USER_PRIORITY_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_LPDDR3_AUTO_PRECHARGE_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_LPDDR3_ADDR_ORDER_ENUM</td>
        <td class="parametervalue">LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_LPDDR3_REORDER_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_LPDDR3_STARVE_LIMIT</td>
        <td class="parametervalue">10</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_LPDDR3_MMR_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_SIM_REGTEST_MODE</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_TIMING_REGTEST_MODE</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_SYNTH_FOR_SIM</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_FAST_SIM_OVERRIDE</td>
        <td class="parametervalue">FAST_SIM_OVERRIDE_DEFAULT</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_VERBOSE_IOAUX</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_ECLIPSE_DEBUG</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_EXPORT_VJI</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_ENABLE_JTAG_UART</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_ENABLE_JTAG_UART_HEX</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_ENABLE_HPS_EMIF_DEBUG</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_SOFT_NIOS_MODE</td>
        <td class="parametervalue">SOFT_NIOS_MODE_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_SOFT_NIOS_CLOCK_FREQUENCY</td>
        <td class="parametervalue">100</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_USE_RS232_UART</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RS232_UART_BAUDRATE</td>
        <td class="parametervalue">57600</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_EX_DESIGN_ADD_TEST_EMIFS</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">DIAG_EX_DESIGN_SEPARATE_RESETS</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_EXPOSE_DFT_SIGNALS</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_EXTRA_CONFIGS</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">DIAG_USE_BOARD_DELAY_MODEL</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_BOARD_DELAY_CONFIG_STR</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">DIAG_TG_AVL_2_EXPORT_CFG_INTERFACE</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_TG_AVL_2_NUM_CFG_INTERFACES</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">SHORT_QSYS_INTERFACE_NAMES</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_SIM_CAL_MODE_ENUM</td>
        <td class="parametervalue">SIM_CAL_MODE_SKIP</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_EXPORT_SEQ_AVALON_SLAVE</td>
        <td class="parametervalue">CAL_DEBUG_EXPORT_MODE_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_EXPORT_SEQ_AVALON_MASTER</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_EX_DESIGN_NUM_OF_SLAVES</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_EX_DESIGN_SEPARATE_RZQS</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_EX_DESIGN_ISSP_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_INTERFACE_ID</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_EFFICIENCY_MONITOR</td>
        <td class="parametervalue">EFFMON_MODE_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_FAST_SIM</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_USE_TG_AVL_2</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_USE_ABSTRACT_PHY</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_TG_DATA_PATTERN_LENGTH</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_TG_BE_PATTERN_LENGTH</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_BYPASS_DEFAULT_PATTERN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_BYPASS_USER_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_BYPASS_REPEAT_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_BYPASS_STRESS_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_ENABLE_SOFT_M20K</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_SIM_CAL_MODE_ENUM</td>
        <td class="parametervalue">SIM_CAL_MODE_SKIP</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE</td>
        <td class="parametervalue">CAL_DEBUG_EXPORT_MODE_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_EX_DESIGN_ISSP_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_INTERFACE_ID</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_EFFICIENCY_MONITOR</td>
        <td class="parametervalue">EFFMON_MODE_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_USE_TG_AVL_2</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_ABSTRACT_PHY</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_BYPASS_DEFAULT_PATTERN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_BYPASS_USER_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_BYPASS_REPEAT_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_BYPASS_STRESS_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_TG_DATA_PATTERN_LENGTH</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_TG_BE_PATTERN_LENGTH</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_SEPARATE_READ_WRITE_ITFS</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_CA_LEVEL_EN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_CAL_ADDR0</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_CAL_ADDR1</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_CAL_ENABLE_NON_DES</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR3_CAL_FULL_CAL_ON_RESET</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_SIM_CAL_MODE_ENUM</td>
        <td class="parametervalue">SIM_CAL_MODE_SKIP</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE</td>
        <td class="parametervalue">CAL_DEBUG_EXPORT_MODE_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_EX_DESIGN_ISSP_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_INTERFACE_ID</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_EFFICIENCY_MONITOR</td>
        <td class="parametervalue">EFFMON_MODE_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_USE_TG_AVL_2</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_ABSTRACT_PHY</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_BYPASS_DEFAULT_PATTERN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_BYPASS_USER_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_BYPASS_REPEAT_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_BYPASS_STRESS_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_TG_DATA_PATTERN_LENGTH</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_TG_BE_PATTERN_LENGTH</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_SEPARATE_READ_WRITE_ITFS</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_SKIP_CA_LEVEL</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_SKIP_CA_DESKEW</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_SKIP_VREF_CAL</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_CAL_ADDR0</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_CAL_ADDR1</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_CAL_ENABLE_NON_DES</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_DDR4_CAL_FULL_CAL_ON_RESET</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR2_SIM_CAL_MODE_ENUM</td>
        <td class="parametervalue">SIM_CAL_MODE_SKIP</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE</td>
        <td class="parametervalue">CAL_DEBUG_EXPORT_MODE_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR2_EX_DESIGN_ISSP_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR2_INTERFACE_ID</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR2_EFFICIENCY_MONITOR</td>
        <td class="parametervalue">EFFMON_MODE_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR2_USE_TG_AVL_2</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR2_ABSTRACT_PHY</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR2_BYPASS_DEFAULT_PATTERN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR2_BYPASS_USER_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR2_BYPASS_REPEAT_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR2_BYPASS_STRESS_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR2_TG_DATA_PATTERN_LENGTH</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR2_TG_BE_PATTERN_LENGTH</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR2_SEPARATE_READ_WRITE_ITFS</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR4_SIM_CAL_MODE_ENUM</td>
        <td class="parametervalue">SIM_CAL_MODE_SKIP</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE</td>
        <td class="parametervalue">CAL_DEBUG_EXPORT_MODE_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR4_EX_DESIGN_ISSP_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR4_INTERFACE_ID</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR4_EFFICIENCY_MONITOR</td>
        <td class="parametervalue">EFFMON_MODE_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR4_USE_TG_AVL_2</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR4_ABSTRACT_PHY</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR4_BYPASS_DEFAULT_PATTERN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR4_BYPASS_USER_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR4_BYPASS_REPEAT_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR4_BYPASS_STRESS_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR4_TG_DATA_PATTERN_LENGTH</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR4_TG_BE_PATTERN_LENGTH</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR4_SEPARATE_READ_WRITE_ITFS</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_QDR4_SKIP_VREF_CAL</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD2_SIM_CAL_MODE_ENUM</td>
        <td class="parametervalue">SIM_CAL_MODE_SKIP</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE</td>
        <td class="parametervalue">CAL_DEBUG_EXPORT_MODE_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD2_EX_DESIGN_ISSP_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD2_INTERFACE_ID</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD2_EFFICIENCY_MONITOR</td>
        <td class="parametervalue">EFFMON_MODE_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD2_USE_TG_AVL_2</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD2_ABSTRACT_PHY</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD2_BYPASS_DEFAULT_PATTERN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD2_BYPASS_USER_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD2_BYPASS_REPEAT_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD2_BYPASS_STRESS_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD2_TG_DATA_PATTERN_LENGTH</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD2_TG_BE_PATTERN_LENGTH</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD2_SEPARATE_READ_WRITE_ITFS</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD3_SIM_CAL_MODE_ENUM</td>
        <td class="parametervalue">SIM_CAL_MODE_SKIP</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE</td>
        <td class="parametervalue">CAL_DEBUG_EXPORT_MODE_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD3_EX_DESIGN_ISSP_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD3_INTERFACE_ID</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD3_EFFICIENCY_MONITOR</td>
        <td class="parametervalue">EFFMON_MODE_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD3_USE_TG_AVL_2</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD3_ABSTRACT_PHY</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD3_BYPASS_DEFAULT_PATTERN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD3_BYPASS_USER_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD3_BYPASS_REPEAT_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD3_BYPASS_STRESS_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD3_TG_DATA_PATTERN_LENGTH</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD3_TG_BE_PATTERN_LENGTH</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_RLD3_SEPARATE_READ_WRITE_ITFS</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_LPDDR3_SIM_CAL_MODE_ENUM</td>
        <td class="parametervalue">SIM_CAL_MODE_SKIP</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE</td>
        <td class="parametervalue">CAL_DEBUG_EXPORT_MODE_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_LPDDR3_EX_DESIGN_ISSP_EN</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_LPDDR3_INTERFACE_ID</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_LPDDR3_EFFICIENCY_MONITOR</td>
        <td class="parametervalue">EFFMON_MODE_DISABLED</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_LPDDR3_USE_TG_AVL_2</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_LPDDR3_ABSTRACT_PHY</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_LPDDR3_BYPASS_DEFAULT_PATTERN</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_LPDDR3_BYPASS_USER_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_LPDDR3_BYPASS_REPEAT_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_LPDDR3_BYPASS_STRESS_STAGE</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_LPDDR3_TG_DATA_PATTERN_LENGTH</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_LPDDR3_TG_BE_PATTERN_LENGTH</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_LPDDR3_SKIP_CA_LEVEL</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">DIAG_LPDDR3_SKIP_CA_DESKEW</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_GEN_SIM</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_GEN_SYNTH</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_TARGET_DEV_KIT</td>
        <td class="parametervalue">TARGET_DEV_KIT_NONE</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_PREV_PRESET</td>
        <td class="parametervalue">TARGET_DEV_KIT_NONE</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_DDR3_SEL_DESIGN</td>
        <td class="parametervalue">AVAIL_EX_DESIGNS_GEN_DESIGN</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_DDR3_GEN_SIM</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_DDR3_GEN_SYNTH</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_DDR3_HDL_FORMAT</td>
        <td class="parametervalue">HDL_FORMAT_VERILOG</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT</td>
        <td class="parametervalue">TARGET_DEV_KIT_NONE</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_DDR3_PREV_PRESET</td>
        <td class="parametervalue">TARGET_DEV_KIT_NONE</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_DDR4_SEL_DESIGN</td>
        <td class="parametervalue">AVAIL_EX_DESIGNS_GEN_DESIGN</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_DDR4_GEN_SIM</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_DDR4_GEN_SYNTH</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_DDR4_HDL_FORMAT</td>
        <td class="parametervalue">HDL_FORMAT_VERILOG</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT</td>
        <td class="parametervalue">TARGET_DEV_KIT_NONE</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_DDR4_PREV_PRESET</td>
        <td class="parametervalue">TARGET_DEV_KIT_NONE</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_QDR2_SEL_DESIGN</td>
        <td class="parametervalue">AVAIL_EX_DESIGNS_GEN_DESIGN</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_QDR2_GEN_SIM</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_QDR2_GEN_SYNTH</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_QDR2_HDL_FORMAT</td>
        <td class="parametervalue">HDL_FORMAT_VERILOG</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT</td>
        <td class="parametervalue">TARGET_DEV_KIT_NONE</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_QDR2_PREV_PRESET</td>
        <td class="parametervalue">TARGET_DEV_KIT_NONE</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_QDR4_SEL_DESIGN</td>
        <td class="parametervalue">AVAIL_EX_DESIGNS_GEN_DESIGN</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_QDR4_GEN_SIM</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_QDR4_GEN_SYNTH</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_QDR4_HDL_FORMAT</td>
        <td class="parametervalue">HDL_FORMAT_VERILOG</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT</td>
        <td class="parametervalue">TARGET_DEV_KIT_NONE</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_QDR4_PREV_PRESET</td>
        <td class="parametervalue">TARGET_DEV_KIT_NONE</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_RLD2_SEL_DESIGN</td>
        <td class="parametervalue">AVAIL_EX_DESIGNS_GEN_DESIGN</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_RLD2_GEN_SIM</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_RLD2_GEN_SYNTH</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_RLD2_HDL_FORMAT</td>
        <td class="parametervalue">HDL_FORMAT_VERILOG</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT</td>
        <td class="parametervalue">TARGET_DEV_KIT_NONE</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_RLD2_PREV_PRESET</td>
        <td class="parametervalue">TARGET_DEV_KIT_NONE</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_RLD3_SEL_DESIGN</td>
        <td class="parametervalue">AVAIL_EX_DESIGNS_GEN_DESIGN</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_RLD3_GEN_SIM</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_RLD3_GEN_SYNTH</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_RLD3_HDL_FORMAT</td>
        <td class="parametervalue">HDL_FORMAT_VERILOG</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT</td>
        <td class="parametervalue">TARGET_DEV_KIT_NONE</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_RLD3_PREV_PRESET</td>
        <td class="parametervalue">TARGET_DEV_KIT_NONE</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_LPDDR3_SEL_DESIGN</td>
        <td class="parametervalue">AVAIL_EX_DESIGNS_GEN_DESIGN</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_LPDDR3_GEN_SIM</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_LPDDR3_GEN_SYNTH</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_LPDDR3_HDL_FORMAT</td>
        <td class="parametervalue">HDL_FORMAT_VERILOG</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT</td>
        <td class="parametervalue">TARGET_DEV_KIT_NONE</td>
       </tr>
       <tr>
        <td class="parametername">EX_DESIGN_GUI_LPDDR3_PREV_PRESET</td>
        <td class="parametervalue">TARGET_DEV_KIT_NONE</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_f2sdram_only_master"> </a>
  <div>
   <hr/>
   <h2>f2sdram_only_master</h2>altera_jtag_avalon_master v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_clk_0">clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
      <td class="main" rowspan="9">f2sdram_only_master</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clk</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clk_reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">h2f_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clk_reset</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;f2sdram2_data</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">USE_PLI</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">PLI_PORT</td>
        <td class="parametervalue">50000</td>
       </tr>
       <tr>
        <td class="parametername">COMPONENT_CLOCK</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">FAST_VER</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">FIFO_DEPTHS</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_DEVICE_FAMILY</td>
        <td class="parametervalue">ARRIA10</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_DEVICE</td>
        <td class="parametervalue">10AS066N3F40E2SG</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_DEVICE_SPEEDGRADE</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">Arria 10</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_f2sdram_only_master1"> </a>
  <div>
   <hr/>
   <h2>f2sdram_only_master1</h2>altera_jtag_avalon_master v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_clk_0">clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
      <td class="main" rowspan="9">f2sdram_only_master1</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clk</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clk_reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">h2f_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clk_reset</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;f2sdram0_data</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">USE_PLI</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">PLI_PORT</td>
        <td class="parametervalue">50000</td>
       </tr>
       <tr>
        <td class="parametername">COMPONENT_CLOCK</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">FAST_VER</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">FIFO_DEPTHS</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_DEVICE_FAMILY</td>
        <td class="parametervalue">ARRIA10</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_DEVICE</td>
        <td class="parametervalue">10AS066N3F40E2SG</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_DEVICE_SPEEDGRADE</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">Arria 10</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_fpga_only_master"> </a>
  <div>
   <hr/>
   <h2>fpga_only_master</h2>altera_jtag_avalon_master v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_clk_0">clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
      <td class="main" rowspan="9">fpga_only_master</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clk</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clk_reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">h2f_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clk_reset</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_pb_lwh2f">pb_lwh2f</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;s0</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">USE_PLI</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">PLI_PORT</td>
        <td class="parametervalue">50000</td>
       </tr>
       <tr>
        <td class="parametername">COMPONENT_CLOCK</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">FAST_VER</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">FIFO_DEPTHS</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_DEVICE_FAMILY</td>
        <td class="parametervalue">ARRIA10</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_DEVICE</td>
        <td class="parametervalue">10AS066N3F40E2SG</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_DEVICE_SPEEDGRADE</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">Arria 10</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_hps_only_master"> </a>
  <div>
   <hr/>
   <h2>hps_only_master</h2>altera_jtag_avalon_master v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_clk_0">clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
      <td class="main" rowspan="9">hps_only_master</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clk</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clk_reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">h2f_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clk_reset</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">master&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;f2h</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">USE_PLI</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">PLI_PORT</td>
        <td class="parametervalue">50000</td>
       </tr>
       <tr>
        <td class="parametername">COMPONENT_CLOCK</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">FAST_VER</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">FIFO_DEPTHS</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_DEVICE_FAMILY</td>
        <td class="parametervalue">ARRIA10</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_DEVICE</td>
        <td class="parametervalue">10AS066N3F40E2SG</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_DEVICE_SPEEDGRADE</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">Arria 10</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_in_system_sources_probes_0"> </a>
  <div>
   <hr/>
   <h2>in_system_sources_probes_0</h2>altera_in_system_sources_probes v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_clk_0">clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
      <td class="main" rowspan="2">in_system_sources_probes_0</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;source_clk</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">device_family</td>
        <td class="parametervalue">ARRIA10</td>
       </tr>
       <tr>
        <td class="parametername">gui_use_auto_index</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">sld_auto_instance_index</td>
        <td class="parametervalue">YES</td>
       </tr>
       <tr>
        <td class="parametername">sld_instance_index</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">instance_id</td>
        <td class="parametervalue">RST</td>
       </tr>
       <tr>
        <td class="parametername">probe_width</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">source_width</td>
        <td class="parametervalue">3</td>
       </tr>
       <tr>
        <td class="parametername">source_initial_value</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">create_source_clock</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">create_source_clock_enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">enable_metastability</td>
        <td class="parametervalue">YES</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_led_pio"> </a>
  <div>
   <hr/>
   <h2>led_pio</h2>altera_avalon_pio v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_pb_lwh2f">pb_lwh2f</a>
      </td>
      <td class="from">m0&#160;&#160;</td>
      <td class="main" rowspan="10">led_pio</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;s1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_clk_0">clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clk</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">h2f_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">bitClearingEdgeCapReg</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">bitModifyingOutReg</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">captureEdge</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">direction</td>
        <td class="parametervalue">InOut</td>
       </tr>
       <tr>
        <td class="parametername">edgeType</td>
        <td class="parametervalue">RISING</td>
       </tr>
       <tr>
        <td class="parametername">generateIRQ</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">irqType</td>
        <td class="parametervalue">LEVEL</td>
       </tr>
       <tr>
        <td class="parametername">resetValue</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">simDoTestBenchWiring</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">simDrivenValue</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">width</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">clockRate</td>
        <td class="parametervalue">100000000</td>
       </tr>
       <tr>
        <td class="parametername">derived_has_tri</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">derived_has_out</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">derived_has_in</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">derived_do_test_bench_wiring</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">derived_capture</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">derived_edge_type</td>
        <td class="parametervalue">NONE</td>
       </tr>
       <tr>
        <td class="parametername">derived_irq_type</td>
        <td class="parametervalue">NONE</td>
       </tr>
       <tr>
        <td class="parametername">derived_has_irq</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>
      <table>
       <tr>
        <td class="parametername">BIT_CLEARING_EDGE_REGISTER</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">BIT_MODIFYING_OUTPUT_REGISTER</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CAPTURE</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">DATA_WIDTH</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">DO_TEST_BENCH_WIRING</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">DRIVEN_SIM_VALUE</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">EDGE_TYPE</td>
        <td class="parametervalue">NONE</td>
       </tr>
       <tr>
        <td class="parametername">FREQ</td>
        <td class="parametervalue">100000000</td>
       </tr>
       <tr>
        <td class="parametername">HAS_IN</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">HAS_OUT</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">HAS_TRI</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">IRQ_TYPE</td>
        <td class="parametervalue">NONE</td>
       </tr>
       <tr>
        <td class="parametername">RESET_VALUE</td>
        <td class="parametervalue">0</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>
  </div>
  <a name="module_onchip_memory2_0"> </a>
  <div>
   <hr/>
   <h2>onchip_memory2_0</h2>altera_avalon_onchip_memory2 v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">h2f&#160;&#160;</td>
      <td class="main" rowspan="9">onchip_memory2_0</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;s1</td>
     </tr>
     <tr>
      <td class="from">h2f_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_clk_0">clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clk1</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset1</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">allowInSystemMemoryContentEditor</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">blockType</td>
        <td class="parametervalue">AUTO</td>
       </tr>
       <tr>
        <td class="parametername">dataWidth</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">dataWidth2</td>
        <td class="parametervalue">32</td>
       </tr>
       <tr>
        <td class="parametername">dualPort</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">enableDiffWidth</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">initMemContent</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">initializationFileName</td>
        <td class="parametervalue">onchip_mem.hex</td>
       </tr>
       <tr>
        <td class="parametername">instanceID</td>
        <td class="parametervalue">NONE</td>
       </tr>
       <tr>
        <td class="parametername">memorySize</td>
        <td class="parametervalue">262144</td>
       </tr>
       <tr>
        <td class="parametername">readDuringWriteMode</td>
        <td class="parametervalue">DONT_CARE</td>
       </tr>
       <tr>
        <td class="parametername">simAllowMRAMContentsFile</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">simMemInitOnlyFilename</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">singleClockOperation</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">slave1Latency</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">slave2Latency</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">useNonDefaultInitFile</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">copyInitFile</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">useShallowMemBlocks</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">writable</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">ecc_enabled</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">resetrequest_enabled</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">autoInitializationFileName</td>
        <td class="parametervalue">ghrd_10as066n2_onchip_memory2_0</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">ARRIA10</td>
       </tr>
       <tr>
        <td class="parametername">deviceFeatures</td>
        <td class="parametervalue">ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PHYSICAL_DESIGN_PLANNER 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 0 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 1 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 1 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 1 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 1 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 1 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 1 USES_SECOND_GENERATION_PART_INFO 1 USES_SECOND_GENERATION_POWER_ANALYZER 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 1 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0</td>
       </tr>
       <tr>
        <td class="parametername">derived_set_addr_width</td>
        <td class="parametervalue">18</td>
       </tr>
       <tr>
        <td class="parametername">derived_set_addr_width2</td>
        <td class="parametervalue">18</td>
       </tr>
       <tr>
        <td class="parametername">derived_set_data_width</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">derived_set_data_width2</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">derived_gui_ram_block_type</td>
        <td class="parametervalue">Automatic</td>
       </tr>
       <tr>
        <td class="parametername">derived_is_hardcopy</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">derived_init_file_name</td>
        <td class="parametervalue">ghrd_10as066n2_onchip_memory2_0.hex</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>
      <table>
       <tr>
        <td class="parametername">ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">CONTENTS_INFO</td>
        <td class="parametervalue">""</td>
       </tr>
       <tr>
        <td class="parametername">DUAL_PORT</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">GUI_RAM_BLOCK_TYPE</td>
        <td class="parametervalue">AUTO</td>
       </tr>
       <tr>
        <td class="parametername">INIT_CONTENTS_FILE</td>
        <td class="parametervalue">ghrd_10as066n2_onchip_memory2_0</td>
       </tr>
       <tr>
        <td class="parametername">INIT_MEM_CONTENT</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">INSTANCE_ID</td>
        <td class="parametervalue">NONE</td>
       </tr>
       <tr>
        <td class="parametername">NON_DEFAULT_INIT_FILE_ENABLED</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">RAM_BLOCK_TYPE</td>
        <td class="parametervalue">AUTO</td>
       </tr>
       <tr>
        <td class="parametername">READ_DURING_WRITE_MODE</td>
        <td class="parametervalue">DONT_CARE</td>
       </tr>
       <tr>
        <td class="parametername">SINGLE_CLOCK_OP</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">SIZE_MULTIPLE</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">SIZE_VALUE</td>
        <td class="parametervalue">262144</td>
       </tr>
       <tr>
        <td class="parametername">WRITABLE</td>
        <td class="parametervalue">1</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>
  </div>
  <a name="module_pb_lwh2f"> </a>
  <div>
   <hr/>
   <h2>pb_lwh2f</h2>altera_avalon_mm_bridge v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">h2f_lw&#160;&#160;</td>
      <td class="main" rowspan="26">pb_lwh2f</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;s0</td>
     </tr>
     <tr>
      <td class="from">h2f_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_fpga_only_master">fpga_only_master</a>
      </td>
      <td class="from">master&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;s0</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_clk_0">clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clk</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset</td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">m0&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_ILC">ILC</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;avalon_slave</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">m0&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_sysid_qsys_0">sysid_qsys_0</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;control_slave</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">m0&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_led_pio">led_pio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;s1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">m0&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_button_pio">button_pio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;s1</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="from">m0&#160;&#160;</td>
      <td class="neighbor" rowspan="2">
       <a href="#module_dipsw_pio">dipsw_pio</a>
      </td>
     </tr>
     <tr>
      <td></td>
      <td></td>
      <td class="to">&#160;&#160;s1</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">DATA_WIDTH</td>
        <td class="parametervalue">32</td>
       </tr>
       <tr>
        <td class="parametername">SYMBOL_WIDTH</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">ADDRESS_WIDTH</td>
        <td class="parametervalue">20</td>
       </tr>
       <tr>
        <td class="parametername">SYSINFO_ADDR_WIDTH</td>
        <td class="parametervalue">9</td>
       </tr>
       <tr>
        <td class="parametername">USE_AUTO_ADDRESS_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_ADDRESS_WIDTH</td>
        <td class="parametervalue">9</td>
       </tr>
       <tr>
        <td class="parametername">HDL_ADDR_WIDTH</td>
        <td class="parametervalue">9</td>
       </tr>
       <tr>
        <td class="parametername">ADDRESS_UNITS</td>
        <td class="parametervalue">SYMBOLS</td>
       </tr>
       <tr>
        <td class="parametername">BURSTCOUNT_WIDTH</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MAX_BURST_SIZE</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">MAX_PENDING_RESPONSES</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">LINEWRAPBURSTS</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">PIPELINE_COMMAND</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">PIPELINE_RESPONSE</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">USE_RESPONSE</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_protobuf_serializer_0"> </a>
  <div>
   <hr/>
   <h2>protobuf_serializer_0</h2>protobuf_serializer v2.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">h2f&#160;&#160;</td>
      <td class="main" rowspan="9">protobuf_serializer_0</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;s0</td>
     </tr>
     <tr>
      <td class="from">h2f_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_clk_0">clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clock</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_reset_bridge_0"> </a>
  <div>
   <hr/>
   <h2>reset_bridge_0</h2>altera_reset_bridge v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_clk_0">clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
      <td class="main" rowspan="7">reset_bridge_0</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clk</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;in_reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">h2f_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;in_reset</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">ACTIVE_LOW_RESET</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">SYNCHRONOUS_EDGES</td>
        <td class="parametervalue">deassert</td>
       </tr>
       <tr>
        <td class="parametername">NUM_RESET_OUTPUTS</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">USE_RESET_REQUEST</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">AUTO_CLK_CLOCK_RATE</td>
        <td class="parametervalue">100000000</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <a name="module_sysid_qsys_0"> </a>
  <div>
   <hr/>
   <h2>sysid_qsys_0</h2>altera_avalon_sysid_qsys v16.0
   <br/>
   <div class="greydiv">
    <table class="connectionboxes">
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_pb_lwh2f">pb_lwh2f</a>
      </td>
      <td class="from">m0&#160;&#160;</td>
      <td class="main" rowspan="10">sysid_qsys_0</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;control_slave</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="4">
       <a href="#module_clk_0">clk_0</a>
      </td>
      <td class="from">clk&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;clk</td>
     </tr>
     <tr>
      <td class="from">clk_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset</td>
     </tr>
     <tr style="height:6px">
      <td></td>
     </tr>
     <tr>
      <td class="neighbor" rowspan="2">
       <a href="#module_arria10_hps_0_bridges">arria10_hps_0_bridges</a>
      </td>
      <td class="from">h2f_reset&#160;&#160;</td>
     </tr>
     <tr>
      <td class="to">&#160;&#160;reset</td>
     </tr>
    </table>
   </div>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">id</td>
        <td class="parametervalue">-1073211392</td>
       </tr>
       <tr>
        <td class="parametername">timestamp</td>
        <td class="parametervalue">1494631365</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>
      <table>
       <tr>
        <td class="parametername">ID</td>
        <td class="parametervalue">3221755904</td>
       </tr>
       <tr>
        <td class="parametername">TIMESTAMP</td>
        <td class="parametervalue">1494631365</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>
  </div>
  <table class="blueBar">
   <tr>
    <td class="l">generation took 0.02 seconds</td>
    <td class="r">rendering took 0.23 seconds</td>
   </tr>
  </table>
 </body>
</html>
