--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml vga_controller_top.twx vga_controller_top.ncd -o
vga_controller_top.twr vga_controller_top.pcf -ucf vga_ucf.ucf

Design file:              vga_controller_top.ncd
Physical constraint file: vga_controller_top.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    0.362(R)|      FAST  |    1.283(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hsync       |        10.876(R)|      SLOW  |         3.991(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<0>      |        12.654(R)|      SLOW  |         4.425(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<1>      |        12.766(R)|      SLOW  |         4.488(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<2>      |        13.255(R)|      SLOW  |         4.731(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<3>      |        12.547(R)|      SLOW  |         4.362(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<4>      |        13.194(R)|      SLOW  |         4.732(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<5>      |        12.778(R)|      SLOW  |         4.503(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<6>      |        12.995(R)|      SLOW  |         4.628(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<7>      |        12.888(R)|      SLOW  |         4.567(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<8>      |        13.310(R)|      SLOW  |         4.855(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<9>      |        12.994(R)|      SLOW  |         4.682(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<10>     |        12.744(R)|      SLOW  |         4.530(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<11>     |        13.101(R)|      SLOW  |         4.743(R)|      FAST  |clk_BUFGP         |   0.000|
vsync       |        10.990(R)|      SLOW  |         4.022(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.576|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 20 08:32:50 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 668 MB



