{
  "design": {
    "design_info": {
      "boundary_crc": "0x1AFE1F392BFFB83B",
      "device": "xc7z010clg400-1",
      "name": "dgn_1",
      "synth_flow_mode": "None",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "videomemlab_0_axi_periph": {
        "s00_couplers": {}
      },
      "clk_wiz": "",
      "rst_clk_wiz_100M": "",
      "videomemlab_0": "",
      "slv_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "dgn_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "IRQ_I": {
        "direction": "I"
      },
      "hsync": {
        "direction": "O"
      },
      "vsync": {
        "direction": "O"
      },
      "vga_r": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "vga_g": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "vga_b": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "videomemlab_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "dgn_1_videomemlab_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "videomemlab_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_videomemlab_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "videomemlab_0_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "videomemlab_0_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "dgn_1_clk_wiz_0",
        "parameters": {
          "CLKOUT2_JITTER": {
            "value": "143.688"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "119.348"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "125.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "20"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "8"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "dgn_1_rst_clk_wiz_100M_0"
      },
      "videomemlab_0": {
        "vlnv": "clarkson.edu:user:videomemlab:1.0",
        "xci_name": "dgn_1_videomemlab_0_1"
      },
      "slv_0": {
        "vlnv": "clarkson.edu:user:slv:1.0",
        "xci_name": "dgn_1_slv_0_2"
      }
    },
    "interface_nets": {
      "videomemlab_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "videomemlab_0_axi_periph/M00_AXI",
          "slv_0/S00_AXI"
        ]
      },
      "videomemlab_0_M00_AXI": {
        "interface_ports": [
          "videomemlab_0/M00_AXI",
          "videomemlab_0_axi_periph/S00_AXI"
        ]
      }
    },
    "nets": {
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "videomemlab_0_axi_periph/S00_ACLK",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "videomemlab_0_axi_periph/M00_ACLK",
          "videomemlab_0_axi_periph/ACLK",
          "videomemlab_0/m00_axi_aclk",
          "slv_0/s00_axi_aclk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "videomemlab_0_axi_periph/S00_ARESETN",
          "videomemlab_0_axi_periph/M00_ARESETN",
          "videomemlab_0_axi_periph/ARESETN",
          "videomemlab_0/m00_axi_aresetn",
          "slv_0/s00_axi_aresetn"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz/reset",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "clk_wiz_clk_out2": {
        "ports": [
          "clk_wiz/clk_out2",
          "slv_0/I_CLK_50MHZ"
        ]
      },
      "clk_wiz_clk_out3": {
        "ports": [
          "clk_wiz/clk_out3",
          "slv_0/I_CLK_125MHZ"
        ]
      },
      "slv_0_hsync": {
        "ports": [
          "slv_0/hsync",
          "hsync"
        ]
      },
      "slv_0_vga_g": {
        "ports": [
          "slv_0/vga_g",
          "vga_g"
        ]
      },
      "slv_0_vga_b": {
        "ports": [
          "slv_0/vga_b",
          "vga_b"
        ]
      },
      "slv_0_vsync": {
        "ports": [
          "slv_0/vsync",
          "vsync"
        ]
      },
      "slv_0_vga_r": {
        "ports": [
          "slv_0/vga_r",
          "vga_r"
        ]
      },
      "IRQ_I_1": {
        "ports": [
          "IRQ_I",
          "videomemlab_0/IRQ_I"
        ]
      }
    },
    "addressing": {
      "/videomemlab_0": {
        "address_spaces": {
          "M00_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_slv_0_S00_AXI_reg": {
                "address_block": "/slv_0/S00_AXI/S00_AXI_reg",
                "offset": "0x44A00000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}