Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Tue Dec  2 19:58:21 2025
| Host         : DESKTOP-VHT69T7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file basketball_timing_summary_routed.rpt -pb basketball_timing_summary_routed.pb -rpx basketball_timing_summary_routed.rpx -warn_on_violation
| Design       : basketball
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      12          
SYNTH-10   Warning   Wide multiplier                6           
TIMING-16  Warning   Large setup violation          36          
TIMING-18  Warning   Missing input or output delay  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.833     -118.642                     36                  323        0.163        0.000                      0                  323        4.500        0.000                       0                   179  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -3.833     -118.642                     36                  323        0.163        0.000                      0                  323        4.500        0.000                       0                   179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           36  Failing Endpoints,  Worst Slack       -3.833ns,  Total Violation     -118.642ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.833ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_x_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.797ns  (logic 9.010ns (65.302%)  route 4.787ns (34.698%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.642     5.260    game_/clk_IBUF_BUFG
    SLICE_X8Y89          FDPE                                         r  game_/ball_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDPE (Prop_fdpe_C_Q)         0.518     5.778 f  game_/ball_y_reg[5]/Q
                         net (fo=10, routed)          0.671     6.449    game_/ball_y_reg[8]_0[5]
    SLICE_X9Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.573 f  game_/collide_dot_return1_i_10/O
                         net (fo=6, routed)           0.326     6.899    game_/collide_dot_return1_i_10_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.023 r  game_/collide_dot_return1_i_1/O
                         net (fo=28, routed)          0.765     7.787    game_/collide_dot_return1_i_1_n_0
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[21])
                                                      3.841    11.628 r  game_/collide_dot_return1/P[21]
                         net (fo=27, routed)          1.048    12.676    game_/collide_dot_return1_n_84
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[43]_P[1])
                                                      1.820    14.496 f  game_/collide_dot_return0/P[1]
                         net (fo=1, routed)           0.588    15.085    game_/collide_dot_return0_n_104
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124    15.209 r  game_/velocity_y[7]_i_142/O
                         net (fo=1, routed)           0.331    15.540    game_/velocity_y[7]_i_142_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.120 r  game_/velocity_y_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.120    game_/velocity_y_reg[7]_i_58_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.234 r  game_/velocity_y_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.234    game_/velocity_y_reg[7]_i_12_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.391 r  game_/velocity_y_reg[7]_i_5/CO[1]
                         net (fo=26, routed)          0.715    17.105    game_/collide_dot_return
    SLICE_X8Y80          LUT6 (Prop_lut6_I4_O)        0.329    17.434 r  game_/ball_x[3]_i_5_comp/O
                         net (fo=1, routed)           0.000    17.434    game_/ball_x[3]_i_5_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.967 r  game_/ball_x_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.967    game_/ball_x_reg[3]_i_2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.084 r  game_/ball_x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.084    game_/ball_x_reg[7]_i_2_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.407 r  game_/ball_x_reg[9]_i_3/O[1]
                         net (fo=1, routed)           0.344    18.751    game_/ball_x0[9]
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.306    19.057 r  game_/ball_x[9]_i_2/O
                         net (fo=1, routed)           0.000    19.057    game_/ball_x[9]_i_2_n_0
    SLICE_X9Y82          FDPE                                         r  game_/ball_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.513    14.951    game_/clk_IBUF_BUFG
    SLICE_X9Y82          FDPE                                         r  game_/ball_x_reg[9]/C
                         clock pessimism              0.278    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X9Y82          FDPE (Setup_fdpe_C_D)        0.031    15.224    game_/ball_x_reg[9]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -19.057    
  -------------------------------------------------------------------
                         slack                                 -3.833    

Slack (VIOLATED) :        -3.825ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_y_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.871ns  (logic 8.918ns (64.293%)  route 4.953ns (35.707%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.642     5.260    game_/clk_IBUF_BUFG
    SLICE_X8Y89          FDPE                                         r  game_/ball_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDPE (Prop_fdpe_C_Q)         0.518     5.778 f  game_/ball_y_reg[5]/Q
                         net (fo=10, routed)          0.671     6.449    game_/ball_y_reg[8]_0[5]
    SLICE_X9Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.573 f  game_/collide_dot_return1_i_10/O
                         net (fo=6, routed)           0.326     6.899    game_/collide_dot_return1_i_10_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.023 r  game_/collide_dot_return1_i_1/O
                         net (fo=28, routed)          0.765     7.787    game_/collide_dot_return1_i_1_n_0
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[21])
                                                      3.841    11.628 r  game_/collide_dot_return1/P[21]
                         net (fo=27, routed)          1.048    12.676    game_/collide_dot_return1_n_84
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[43]_P[1])
                                                      1.820    14.496 f  game_/collide_dot_return0/P[1]
                         net (fo=1, routed)           0.588    15.085    game_/collide_dot_return0_n_104
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124    15.209 r  game_/velocity_y[7]_i_142/O
                         net (fo=1, routed)           0.331    15.540    game_/velocity_y[7]_i_142_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.120 r  game_/velocity_y_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.120    game_/velocity_y_reg[7]_i_58_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.234 r  game_/velocity_y_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.234    game_/velocity_y_reg[7]_i_12_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.391 r  game_/velocity_y_reg[7]_i_5/CO[1]
                         net (fo=26, routed)          0.719    17.110    game_/collide_dot_return
    SLICE_X11Y88         LUT6 (Prop_lut6_I4_O)        0.329    17.439 r  game_/ball_y[3]_i_5_comp/O
                         net (fo=1, routed)           0.000    17.439    game_/ball_y[3]_i_5_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.989 r  game_/ball_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.989    game_/ball_y_reg[3]_i_2_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.323 r  game_/ball_y_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.505    18.828    game_/ball_y0[5]
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.303    19.131 r  game_/ball_y[5]_i_1/O
                         net (fo=1, routed)           0.000    19.131    game_/ball_y[5]_i_1_n_0
    SLICE_X8Y89          FDPE                                         r  game_/ball_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.519    14.957    game_/clk_IBUF_BUFG
    SLICE_X8Y89          FDPE                                         r  game_/ball_y_reg[5]/C
                         clock pessimism              0.303    15.260    
                         clock uncertainty           -0.035    15.224    
    SLICE_X8Y89          FDPE (Setup_fdpe_C_D)        0.081    15.305    game_/ball_y_reg[5]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -19.131    
  -------------------------------------------------------------------
                         slack                                 -3.825    

Slack (VIOLATED) :        -3.814ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.785ns  (logic 9.032ns (65.522%)  route 4.753ns (34.478%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.642     5.260    game_/clk_IBUF_BUFG
    SLICE_X8Y89          FDPE                                         r  game_/ball_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDPE (Prop_fdpe_C_Q)         0.518     5.778 f  game_/ball_y_reg[5]/Q
                         net (fo=10, routed)          0.671     6.449    game_/ball_y_reg[8]_0[5]
    SLICE_X9Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.573 f  game_/collide_dot_return1_i_10/O
                         net (fo=6, routed)           0.326     6.899    game_/collide_dot_return1_i_10_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.023 r  game_/collide_dot_return1_i_1/O
                         net (fo=28, routed)          0.765     7.787    game_/collide_dot_return1_i_1_n_0
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[21])
                                                      3.841    11.628 r  game_/collide_dot_return1/P[21]
                         net (fo=27, routed)          1.048    12.676    game_/collide_dot_return1_n_84
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[43]_P[1])
                                                      1.820    14.496 f  game_/collide_dot_return0/P[1]
                         net (fo=1, routed)           0.588    15.085    game_/collide_dot_return0_n_104
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124    15.209 r  game_/velocity_y[7]_i_142/O
                         net (fo=1, routed)           0.331    15.540    game_/velocity_y[7]_i_142_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.120 r  game_/velocity_y_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.120    game_/velocity_y_reg[7]_i_58_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.234 r  game_/velocity_y_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.234    game_/velocity_y_reg[7]_i_12_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.391 r  game_/velocity_y_reg[7]_i_5/CO[1]
                         net (fo=26, routed)          0.719    17.110    game_/collide_dot_return
    SLICE_X11Y88         LUT6 (Prop_lut6_I4_O)        0.329    17.439 r  game_/ball_y[3]_i_5_comp/O
                         net (fo=1, routed)           0.000    17.439    game_/ball_y[3]_i_5_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.989 r  game_/ball_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.989    game_/ball_y_reg[3]_i_2_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.103 r  game_/ball_y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.103    game_/ball_y_reg[7]_i_2_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.437 r  game_/ball_y_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.304    18.741    game_/ball_y0[9]
    SLICE_X9Y90          LUT6 (Prop_lut6_I5_O)        0.303    19.044 r  game_/ball_y[9]_i_1/O
                         net (fo=1, routed)           0.000    19.044    game_/ball_y[9]_i_1_n_0
    SLICE_X9Y90          FDCE                                         r  game_/ball_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.519    14.957    game_/clk_IBUF_BUFG
    SLICE_X9Y90          FDCE                                         r  game_/ball_y_reg[9]/C
                         clock pessimism              0.278    15.235    
                         clock uncertainty           -0.035    15.199    
    SLICE_X9Y90          FDCE (Setup_fdce_C_D)        0.031    15.230    game_/ball_y_reg[9]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -19.044    
  -------------------------------------------------------------------
                         slack                                 -3.814    

Slack (VIOLATED) :        -3.807ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.882ns  (logic 8.895ns (64.075%)  route 4.987ns (35.926%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.642     5.260    game_/clk_IBUF_BUFG
    SLICE_X8Y89          FDPE                                         r  game_/ball_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDPE (Prop_fdpe_C_Q)         0.518     5.778 f  game_/ball_y_reg[5]/Q
                         net (fo=10, routed)          0.671     6.449    game_/ball_y_reg[8]_0[5]
    SLICE_X9Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.573 f  game_/collide_dot_return1_i_10/O
                         net (fo=6, routed)           0.326     6.899    game_/collide_dot_return1_i_10_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.023 r  game_/collide_dot_return1_i_1/O
                         net (fo=28, routed)          0.765     7.787    game_/collide_dot_return1_i_1_n_0
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[21])
                                                      3.841    11.628 r  game_/collide_dot_return1/P[21]
                         net (fo=27, routed)          1.048    12.676    game_/collide_dot_return1_n_84
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[43]_P[1])
                                                      1.820    14.496 f  game_/collide_dot_return0/P[1]
                         net (fo=1, routed)           0.588    15.085    game_/collide_dot_return0_n_104
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124    15.209 r  game_/velocity_y[7]_i_142/O
                         net (fo=1, routed)           0.331    15.540    game_/velocity_y[7]_i_142_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.120 r  game_/velocity_y_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.120    game_/velocity_y_reg[7]_i_58_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.234 r  game_/velocity_y_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.234    game_/velocity_y_reg[7]_i_12_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.391 r  game_/velocity_y_reg[7]_i_5/CO[1]
                         net (fo=26, routed)          0.715    17.105    game_/collide_dot_return
    SLICE_X8Y80          LUT6 (Prop_lut6_I4_O)        0.329    17.434 r  game_/ball_x[3]_i_5_comp/O
                         net (fo=1, routed)           0.000    17.434    game_/ball_x[3]_i_5_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.967 r  game_/ball_x_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.967    game_/ball_x_reg[3]_i_2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.084 r  game_/ball_x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.084    game_/ball_x_reg[7]_i_2_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.303 r  game_/ball_x_reg[9]_i_3/O[0]
                         net (fo=1, routed)           0.544    18.847    game_/ball_x0[8]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.295    19.142 r  game_/ball_x[8]_i_1/O
                         net (fo=1, routed)           0.000    19.142    game_/ball_x[8]_i_1_n_0
    SLICE_X6Y84          FDCE                                         r  game_/ball_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.594    15.032    game_/clk_IBUF_BUFG
    SLICE_X6Y84          FDCE                                         r  game_/ball_x_reg[8]/C
                         clock pessimism              0.260    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X6Y84          FDCE (Setup_fdce_C_D)        0.079    15.335    game_/ball_x_reg[8]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -19.142    
  -------------------------------------------------------------------
                         slack                                 -3.807    

Slack (VIOLATED) :        -3.695ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_y_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.665ns  (logic 8.916ns (65.245%)  route 4.749ns (34.755%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.642     5.260    game_/clk_IBUF_BUFG
    SLICE_X8Y89          FDPE                                         r  game_/ball_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDPE (Prop_fdpe_C_Q)         0.518     5.778 f  game_/ball_y_reg[5]/Q
                         net (fo=10, routed)          0.671     6.449    game_/ball_y_reg[8]_0[5]
    SLICE_X9Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.573 f  game_/collide_dot_return1_i_10/O
                         net (fo=6, routed)           0.326     6.899    game_/collide_dot_return1_i_10_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.023 r  game_/collide_dot_return1_i_1/O
                         net (fo=28, routed)          0.765     7.787    game_/collide_dot_return1_i_1_n_0
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[21])
                                                      3.841    11.628 r  game_/collide_dot_return1/P[21]
                         net (fo=27, routed)          1.048    12.676    game_/collide_dot_return1_n_84
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[43]_P[1])
                                                      1.820    14.496 f  game_/collide_dot_return0/P[1]
                         net (fo=1, routed)           0.588    15.085    game_/collide_dot_return0_n_104
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124    15.209 r  game_/velocity_y[7]_i_142/O
                         net (fo=1, routed)           0.331    15.540    game_/velocity_y[7]_i_142_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.120 r  game_/velocity_y_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.120    game_/velocity_y_reg[7]_i_58_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.234 r  game_/velocity_y_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.234    game_/velocity_y_reg[7]_i_12_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.391 r  game_/velocity_y_reg[7]_i_5/CO[1]
                         net (fo=26, routed)          0.719    17.110    game_/collide_dot_return
    SLICE_X11Y88         LUT6 (Prop_lut6_I4_O)        0.329    17.439 r  game_/ball_y[3]_i_5_comp/O
                         net (fo=1, routed)           0.000    17.439    game_/ball_y[3]_i_5_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.989 r  game_/ball_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.989    game_/ball_y_reg[3]_i_2_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.103 r  game_/ball_y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.103    game_/ball_y_reg[7]_i_2_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.325 r  game_/ball_y_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.301    18.626    game_/ball_y0[8]
    SLICE_X9Y90          LUT6 (Prop_lut6_I5_O)        0.299    18.925 r  game_/ball_y[8]_i_1/O
                         net (fo=1, routed)           0.000    18.925    game_/ball_y[8]_i_1_n_0
    SLICE_X9Y90          FDPE                                         r  game_/ball_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.519    14.957    game_/clk_IBUF_BUFG
    SLICE_X9Y90          FDPE                                         r  game_/ball_y_reg[8]/C
                         clock pessimism              0.278    15.235    
                         clock uncertainty           -0.035    15.199    
    SLICE_X9Y90          FDPE (Setup_fdpe_C_D)        0.031    15.230    game_/ball_y_reg[8]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -18.925    
  -------------------------------------------------------------------
                         slack                                 -3.695    

Slack (VIOLATED) :        -3.678ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.651ns  (logic 8.900ns (65.196%)  route 4.751ns (34.804%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.642     5.260    game_/clk_IBUF_BUFG
    SLICE_X8Y89          FDPE                                         r  game_/ball_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDPE (Prop_fdpe_C_Q)         0.518     5.778 f  game_/ball_y_reg[5]/Q
                         net (fo=10, routed)          0.671     6.449    game_/ball_y_reg[8]_0[5]
    SLICE_X9Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.573 f  game_/collide_dot_return1_i_10/O
                         net (fo=6, routed)           0.326     6.899    game_/collide_dot_return1_i_10_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.023 r  game_/collide_dot_return1_i_1/O
                         net (fo=28, routed)          0.765     7.787    game_/collide_dot_return1_i_1_n_0
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[21])
                                                      3.841    11.628 r  game_/collide_dot_return1/P[21]
                         net (fo=27, routed)          1.048    12.676    game_/collide_dot_return1_n_84
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[43]_P[1])
                                                      1.820    14.496 f  game_/collide_dot_return0/P[1]
                         net (fo=1, routed)           0.588    15.085    game_/collide_dot_return0_n_104
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124    15.209 r  game_/velocity_y[7]_i_142/O
                         net (fo=1, routed)           0.331    15.540    game_/velocity_y[7]_i_142_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.120 r  game_/velocity_y_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.120    game_/velocity_y_reg[7]_i_58_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.234 r  game_/velocity_y_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.234    game_/velocity_y_reg[7]_i_12_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.391 r  game_/velocity_y_reg[7]_i_5/CO[1]
                         net (fo=26, routed)          0.719    17.110    game_/collide_dot_return
    SLICE_X11Y88         LUT6 (Prop_lut6_I4_O)        0.329    17.439 r  game_/ball_y[3]_i_5_comp/O
                         net (fo=1, routed)           0.000    17.439    game_/ball_y[3]_i_5_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.989 r  game_/ball_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.989    game_/ball_y_reg[3]_i_2_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.302 r  game_/ball_y_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.303    18.605    game_/ball_y0[7]
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.306    18.911 r  game_/ball_y[7]_i_1/O
                         net (fo=1, routed)           0.000    18.911    game_/ball_y[7]_i_1_n_0
    SLICE_X9Y89          FDCE                                         r  game_/ball_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.519    14.957    game_/clk_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  game_/ball_y_reg[7]/C
                         clock pessimism              0.281    15.238    
                         clock uncertainty           -0.035    15.202    
    SLICE_X9Y89          FDCE (Setup_fdce_C_D)        0.031    15.233    game_/ball_y_reg[7]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                         -18.911    
  -------------------------------------------------------------------
                         slack                                 -3.678    

Slack (VIOLATED) :        -3.669ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.632ns  (logic 8.893ns (65.238%)  route 4.739ns (34.762%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.642     5.260    game_/clk_IBUF_BUFG
    SLICE_X8Y89          FDPE                                         r  game_/ball_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDPE (Prop_fdpe_C_Q)         0.518     5.778 f  game_/ball_y_reg[5]/Q
                         net (fo=10, routed)          0.671     6.449    game_/ball_y_reg[8]_0[5]
    SLICE_X9Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.573 f  game_/collide_dot_return1_i_10/O
                         net (fo=6, routed)           0.326     6.899    game_/collide_dot_return1_i_10_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.023 r  game_/collide_dot_return1_i_1/O
                         net (fo=28, routed)          0.765     7.787    game_/collide_dot_return1_i_1_n_0
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[21])
                                                      3.841    11.628 r  game_/collide_dot_return1/P[21]
                         net (fo=27, routed)          1.048    12.676    game_/collide_dot_return1_n_84
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[43]_P[1])
                                                      1.820    14.496 f  game_/collide_dot_return0/P[1]
                         net (fo=1, routed)           0.588    15.085    game_/collide_dot_return0_n_104
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124    15.209 r  game_/velocity_y[7]_i_142/O
                         net (fo=1, routed)           0.331    15.540    game_/velocity_y[7]_i_142_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.120 r  game_/velocity_y_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.120    game_/velocity_y_reg[7]_i_58_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.234 r  game_/velocity_y_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.234    game_/velocity_y_reg[7]_i_12_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.391 r  game_/velocity_y_reg[7]_i_5/CO[1]
                         net (fo=26, routed)          0.715    17.105    game_/collide_dot_return
    SLICE_X8Y80          LUT6 (Prop_lut6_I4_O)        0.329    17.434 r  game_/ball_x[3]_i_5_comp/O
                         net (fo=1, routed)           0.000    17.434    game_/ball_x[3]_i_5_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.967 r  game_/ball_x_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.967    game_/ball_x_reg[3]_i_2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.290 r  game_/ball_x_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.295    18.585    game_/ball_x0[5]
    SLICE_X9Y81          LUT6 (Prop_lut6_I5_O)        0.306    18.891 r  game_/ball_x[5]_i_1/O
                         net (fo=1, routed)           0.000    18.891    game_/ball_x[5]_i_1_n_0
    SLICE_X9Y81          FDCE                                         r  game_/ball_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.511    14.949    game_/clk_IBUF_BUFG
    SLICE_X9Y81          FDCE                                         r  game_/ball_x_reg[5]/C
                         clock pessimism              0.278    15.227    
                         clock uncertainty           -0.035    15.191    
    SLICE_X9Y81          FDCE (Setup_fdce_C_D)        0.031    15.222    game_/ball_x_reg[5]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -18.891    
  -------------------------------------------------------------------
                         slack                                 -3.669    

Slack (VIOLATED) :        -3.665ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.627ns  (logic 8.886ns (65.211%)  route 4.741ns (34.789%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.642     5.260    game_/clk_IBUF_BUFG
    SLICE_X8Y89          FDPE                                         r  game_/ball_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDPE (Prop_fdpe_C_Q)         0.518     5.778 f  game_/ball_y_reg[5]/Q
                         net (fo=10, routed)          0.671     6.449    game_/ball_y_reg[8]_0[5]
    SLICE_X9Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.573 f  game_/collide_dot_return1_i_10/O
                         net (fo=6, routed)           0.326     6.899    game_/collide_dot_return1_i_10_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.023 r  game_/collide_dot_return1_i_1/O
                         net (fo=28, routed)          0.765     7.787    game_/collide_dot_return1_i_1_n_0
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[21])
                                                      3.841    11.628 r  game_/collide_dot_return1/P[21]
                         net (fo=27, routed)          1.048    12.676    game_/collide_dot_return1_n_84
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[43]_P[1])
                                                      1.820    14.496 f  game_/collide_dot_return0/P[1]
                         net (fo=1, routed)           0.588    15.085    game_/collide_dot_return0_n_104
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124    15.209 r  game_/velocity_y[7]_i_142/O
                         net (fo=1, routed)           0.331    15.540    game_/velocity_y[7]_i_142_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.120 r  game_/velocity_y_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.120    game_/velocity_y_reg[7]_i_58_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.234 r  game_/velocity_y_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.234    game_/velocity_y_reg[7]_i_12_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.391 r  game_/velocity_y_reg[7]_i_5/CO[1]
                         net (fo=26, routed)          0.715    17.105    game_/collide_dot_return
    SLICE_X8Y80          LUT6 (Prop_lut6_I4_O)        0.329    17.434 r  game_/ball_x[3]_i_5_comp/O
                         net (fo=1, routed)           0.000    17.434    game_/ball_x[3]_i_5_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.967 r  game_/ball_x_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.967    game_/ball_x_reg[3]_i_2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.282 r  game_/ball_x_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.297    18.579    game_/ball_x0[7]
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.307    18.886 r  game_/ball_x[7]_i_1/O
                         net (fo=1, routed)           0.000    18.886    game_/ball_x[7]_i_1_n_0
    SLICE_X9Y79          FDCE                                         r  game_/ball_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.510    14.948    game_/clk_IBUF_BUFG
    SLICE_X9Y79          FDCE                                         r  game_/ball_x_reg[7]/C
                         clock pessimism              0.278    15.226    
                         clock uncertainty           -0.035    15.190    
    SLICE_X9Y79          FDCE (Setup_fdce_C_D)        0.031    15.221    game_/ball_x_reg[7]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                         -18.886    
  -------------------------------------------------------------------
                         slack                                 -3.665    

Slack (VIOLATED) :        -3.609ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_y_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.652ns  (logic 8.677ns (63.558%)  route 4.975ns (36.442%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.642     5.260    game_/clk_IBUF_BUFG
    SLICE_X8Y89          FDPE                                         r  game_/ball_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDPE (Prop_fdpe_C_Q)         0.518     5.778 f  game_/ball_y_reg[5]/Q
                         net (fo=10, routed)          0.671     6.449    game_/ball_y_reg[8]_0[5]
    SLICE_X9Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.573 f  game_/collide_dot_return1_i_10/O
                         net (fo=6, routed)           0.326     6.899    game_/collide_dot_return1_i_10_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.023 r  game_/collide_dot_return1_i_1/O
                         net (fo=28, routed)          0.765     7.787    game_/collide_dot_return1_i_1_n_0
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[21])
                                                      3.841    11.628 r  game_/collide_dot_return1/P[21]
                         net (fo=27, routed)          1.048    12.676    game_/collide_dot_return1_n_84
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[43]_P[1])
                                                      1.820    14.496 f  game_/collide_dot_return0/P[1]
                         net (fo=1, routed)           0.588    15.085    game_/collide_dot_return0_n_104
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124    15.209 r  game_/velocity_y[7]_i_142/O
                         net (fo=1, routed)           0.331    15.540    game_/velocity_y[7]_i_142_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.120 r  game_/velocity_y_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.120    game_/velocity_y_reg[7]_i_58_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.234 r  game_/velocity_y_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.234    game_/velocity_y_reg[7]_i_12_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.391 r  game_/velocity_y_reg[7]_i_5/CO[1]
                         net (fo=26, routed)          0.719    17.110    game_/collide_dot_return
    SLICE_X11Y88         LUT6 (Prop_lut6_I4_O)        0.329    17.439 r  game_/ball_y[3]_i_5_comp/O
                         net (fo=1, routed)           0.000    17.439    game_/ball_y[3]_i_5_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.079 r  game_/ball_y_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.527    18.606    game_/ball_y0[3]
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.306    18.912 r  game_/ball_y[3]_i_1/O
                         net (fo=1, routed)           0.000    18.912    game_/ball_y[3]_i_1_n_0
    SLICE_X8Y89          FDPE                                         r  game_/ball_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.519    14.957    game_/clk_IBUF_BUFG
    SLICE_X8Y89          FDPE                                         r  game_/ball_y_reg[3]/C
                         clock pessimism              0.303    15.260    
                         clock uncertainty           -0.035    15.224    
    SLICE_X8Y89          FDPE (Setup_fdpe_C_D)        0.079    15.303    game_/ball_y_reg[3]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -18.912    
  -------------------------------------------------------------------
                         slack                                 -3.609    

Slack (VIOLATED) :        -3.580ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_x_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.543ns  (logic 8.804ns (65.008%)  route 4.739ns (34.993%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.642     5.260    game_/clk_IBUF_BUFG
    SLICE_X8Y89          FDPE                                         r  game_/ball_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDPE (Prop_fdpe_C_Q)         0.518     5.778 f  game_/ball_y_reg[5]/Q
                         net (fo=10, routed)          0.671     6.449    game_/ball_y_reg[8]_0[5]
    SLICE_X9Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.573 f  game_/collide_dot_return1_i_10/O
                         net (fo=6, routed)           0.326     6.899    game_/collide_dot_return1_i_10_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.023 r  game_/collide_dot_return1_i_1/O
                         net (fo=28, routed)          0.765     7.787    game_/collide_dot_return1_i_1_n_0
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[21])
                                                      3.841    11.628 r  game_/collide_dot_return1/P[21]
                         net (fo=27, routed)          1.048    12.676    game_/collide_dot_return1_n_84
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[43]_P[1])
                                                      1.820    14.496 f  game_/collide_dot_return0/P[1]
                         net (fo=1, routed)           0.588    15.085    game_/collide_dot_return0_n_104
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124    15.209 r  game_/velocity_y[7]_i_142/O
                         net (fo=1, routed)           0.331    15.540    game_/velocity_y[7]_i_142_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.120 r  game_/velocity_y_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.120    game_/velocity_y_reg[7]_i_58_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.234 r  game_/velocity_y_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.234    game_/velocity_y_reg[7]_i_12_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.391 r  game_/velocity_y_reg[7]_i_5/CO[1]
                         net (fo=26, routed)          0.715    17.105    game_/collide_dot_return
    SLICE_X8Y80          LUT6 (Prop_lut6_I4_O)        0.329    17.434 r  game_/ball_x[3]_i_5_comp/O
                         net (fo=1, routed)           0.000    17.434    game_/ball_x[3]_i_5_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.967 r  game_/ball_x_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.967    game_/ball_x_reg[3]_i_2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.206 r  game_/ball_x_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.296    18.502    game_/ball_x0[6]
    SLICE_X9Y81          LUT6 (Prop_lut6_I5_O)        0.301    18.803 r  game_/ball_x[6]_i_1/O
                         net (fo=1, routed)           0.000    18.803    game_/ball_x[6]_i_1_n_0
    SLICE_X9Y81          FDPE                                         r  game_/ball_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.511    14.949    game_/clk_IBUF_BUFG
    SLICE_X9Y81          FDPE                                         r  game_/ball_x_reg[6]/C
                         clock pessimism              0.278    15.227    
                         clock uncertainty           -0.035    15.191    
    SLICE_X9Y81          FDPE (Setup_fdpe_C_D)        0.031    15.222    game_/ball_x_reg[6]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -18.803    
  -------------------------------------------------------------------
                         slack                                 -3.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 game_/cnt_200ms_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/tick_200ms_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.150%)  route 0.113ns (37.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.600     1.534    game_/clk_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  game_/cnt_200ms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.141     1.675 r  game_/cnt_200ms_reg[1]/Q
                         net (fo=2, routed)           0.113     1.789    game_/cnt_200ms[1]
    SLICE_X6Y90          LUT5 (Prop_lut5_I3_O)        0.045     1.834 r  game_/tick_200ms_i_1/O
                         net (fo=1, routed)           0.000     1.834    game_/tick_200ms_i_1_n_0
    SLICE_X6Y90          FDCE                                         r  game_/tick_200ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.051    game_/clk_IBUF_BUFG
    SLICE_X6Y90          FDCE                                         r  game_/tick_200ms_reg/C
                         clock pessimism             -0.501     1.550    
    SLICE_X6Y90          FDCE (Hold_fdce_C_D)         0.120     1.670    game_/tick_200ms_reg
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 game_/score_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_/temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.997%)  route 0.096ns (34.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.602     1.536    game_/clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  game_/score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.677 r  game_/score_reg[7]/Q
                         net (fo=2, routed)           0.096     1.773    led_/score[7]
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.045     1.818 r  led_/temp[7]_i_1/O
                         net (fo=1, routed)           0.000     1.818    led_/temp[7]_i_1_n_0
    SLICE_X5Y97          FDCE                                         r  led_/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.873     2.053    led_/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  led_/temp_reg[7]/C
                         clock pessimism             -0.504     1.549    
    SLICE_X5Y97          FDCE (Hold_fdce_C_D)         0.092     1.641    led_/temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 game_/score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_/temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.380%)  route 0.127ns (40.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.601     1.535    game_/clk_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  game_/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.141     1.676 r  game_/score_reg[0]/Q
                         net (fo=2, routed)           0.127     1.804    led_/score[0]
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.045     1.849 r  led_/temp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    led_/temp[0]_i_1_n_0
    SLICE_X3Y96          FDCE                                         r  led_/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.875     2.055    led_/clk_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  led_/temp_reg[0]/C
                         clock pessimism             -0.480     1.575    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.092     1.667    led_/temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 led_/temp_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_/temp_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.601     1.535    led_/clk_IBUF_BUFG
    SLICE_X6Y96          FDCE                                         r  led_/temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDCE (Prop_fdce_C_Q)         0.148     1.683 r  led_/temp_reg[15]/Q
                         net (fo=6, routed)           0.086     1.769    led_/temp[15]
    SLICE_X6Y96          LUT5 (Prop_lut5_I4_O)        0.098     1.867 r  led_/temp[12]_i_1/O
                         net (fo=1, routed)           0.000     1.867    led_/temp[12]_i_1_n_0
    SLICE_X6Y96          FDCE                                         r  led_/temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.872     2.052    led_/clk_IBUF_BUFG
    SLICE_X6Y96          FDCE                                         r  led_/temp_reg[12]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X6Y96          FDCE (Hold_fdce_C_D)         0.121     1.656    led_/temp_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.682%)  route 0.144ns (43.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.588     1.522    vga_/clk_IBUF_BUFG
    SLICE_X5Y74          FDCE                                         r  vga_/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  vga_/h_count_reg_reg[5]/Q
                         net (fo=18, routed)          0.144     1.808    vga_/h_count_reg[5]
    SLICE_X4Y74          LUT4 (Prop_lut4_I2_O)        0.048     1.856 r  vga_/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.856    vga_/h_count_next[7]
    SLICE_X4Y74          FDCE                                         r  vga_/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.856     2.036    vga_/clk_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  vga_/h_count_reg_reg[7]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X4Y74          FDCE (Hold_fdce_C_D)         0.107     1.642    vga_/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 led_/temp_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_/temp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.762%)  route 0.088ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.601     1.535    led_/clk_IBUF_BUFG
    SLICE_X6Y96          FDCE                                         r  led_/temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDCE (Prop_fdce_C_Q)         0.148     1.683 r  led_/temp_reg[15]/Q
                         net (fo=6, routed)           0.088     1.771    led_/temp[15]
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.098     1.869 r  led_/temp[11]_i_1/O
                         net (fo=1, routed)           0.000     1.869    led_/temp[11]_i_1_n_0
    SLICE_X6Y96          FDCE                                         r  led_/temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.872     2.052    led_/clk_IBUF_BUFG
    SLICE_X6Y96          FDCE                                         r  led_/temp_reg[11]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X6Y96          FDCE (Hold_fdce_C_D)         0.120     1.655    led_/temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 tick_/cnt_50ms_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_50ms_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.702%)  route 0.150ns (44.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.602     1.536    tick_/clk_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  tick_/cnt_50ms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     1.677 r  tick_/cnt_50ms_reg[1]/Q
                         net (fo=6, routed)           0.150     1.828    tick_/cnt_50ms_reg_n_0_[1]
    SLICE_X1Y96          LUT4 (Prop_lut4_I3_O)        0.048     1.876 r  tick_/cnt_50ms[3]_i_1/O
                         net (fo=1, routed)           0.000     1.876    tick_/cnt_50ms[3]
    SLICE_X1Y96          FDCE                                         r  tick_/cnt_50ms_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.875     2.055    tick_/clk_IBUF_BUFG
    SLICE_X1Y96          FDCE                                         r  tick_/cnt_50ms_reg[3]/C
                         clock pessimism             -0.503     1.552    
    SLICE_X1Y96          FDCE (Hold_fdce_C_D)         0.107     1.659    tick_/cnt_50ms_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.289%)  route 0.144ns (43.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.588     1.522    vga_/clk_IBUF_BUFG
    SLICE_X5Y74          FDCE                                         r  vga_/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  vga_/h_count_reg_reg[5]/Q
                         net (fo=18, routed)          0.144     1.808    vga_/h_count_reg[5]
    SLICE_X4Y74          LUT3 (Prop_lut3_I1_O)        0.045     1.853 r  vga_/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.853    vga_/h_count_next[6]
    SLICE_X4Y74          FDCE                                         r  vga_/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.856     2.036    vga_/clk_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  vga_/h_count_reg_reg[6]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X4Y74          FDCE (Hold_fdce_C_D)         0.091     1.626    vga_/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 tick_/cnt_50ms_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_50ms_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.307%)  route 0.150ns (44.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.602     1.536    tick_/clk_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  tick_/cnt_50ms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     1.677 r  tick_/cnt_50ms_reg[1]/Q
                         net (fo=6, routed)           0.150     1.828    tick_/cnt_50ms_reg_n_0_[1]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     1.873 r  tick_/cnt_50ms[2]_i_1/O
                         net (fo=1, routed)           0.000     1.873    tick_/cnt_50ms[2]
    SLICE_X1Y96          FDCE                                         r  tick_/cnt_50ms_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.875     2.055    tick_/clk_IBUF_BUFG
    SLICE_X1Y96          FDCE                                         r  tick_/cnt_50ms_reg[2]/C
                         clock pessimism             -0.503     1.552    
    SLICE_X1Y96          FDCE (Hold_fdce_C_D)         0.091     1.643    tick_/cnt_50ms_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga_/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.084%)  route 0.185ns (49.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.589     1.523    vga_/clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  vga_/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  vga_/v_count_reg_reg[5]/Q
                         net (fo=29, routed)          0.185     1.850    vga_/v_count_reg_reg_n_0_[5]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.045     1.895 r  vga_/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.895    vga_/v_count_next[8]
    SLICE_X2Y75          FDCE                                         r  vga_/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.859     2.039    vga_/clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  vga_/v_count_reg_reg[8]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X2Y75          FDCE (Hold_fdce_C_D)         0.121     1.657    vga_/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y79    game_/ball_x_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y80    game_/ball_x_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y80    game_/ball_x_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X9Y79    game_/ball_x_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X9Y82    game_/ball_x_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y81    game_/ball_x_reg[5]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X9Y81    game_/ball_x_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y79    game_/ball_x_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y84    game_/ball_x_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y79    game_/ball_x_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y79    game_/ball_x_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y80    game_/ball_x_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y80    game_/ball_x_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y80    game_/ball_x_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y80    game_/ball_x_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y79    game_/ball_x_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y79    game_/ball_x_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y82    game_/ball_x_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y82    game_/ball_x_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y79    game_/ball_x_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y79    game_/ball_x_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y80    game_/ball_x_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y80    game_/ball_x_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y80    game_/ball_x_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y80    game_/ball_x_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y79    game_/ball_x_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y79    game_/ball_x_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y82    game_/ball_x_reg[4]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y82    game_/ball_x_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            debug_btn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.559ns  (logic 5.124ns (53.600%)  route 4.435ns (46.400%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  btn_throw_IBUF_inst/O
                         net (fo=24, routed)          4.435     5.939    debug_btn_OBUF
    AB22                 OBUF (Prop_obuf_I_O)         3.620     9.559 r  debug_btn_OBUF_inst/O
                         net (fo=0)                   0.000     9.559    debug_btn
    AB22                                                              r  debug_btn (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            debug_btn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.121ns  (logic 1.591ns (50.991%)  route 1.529ns (49.009%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=24, routed)          1.529     1.800    debug_btn_OBUF
    AB22                 OBUF (Prop_obuf_I_O)         1.320     3.121 r  debug_btn_OBUF_inst/O
                         net (fo=0)                   0.000     3.121    debug_btn
    AB22                                                              r  debug_btn (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.259ns  (logic 14.279ns (47.190%)  route 15.980ns (52.810%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.703     5.321    vga_/clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  vga_/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.478     5.799 f  vga_/v_count_reg_reg[7]/Q
                         net (fo=28, routed)          1.950     7.749    vga_/v_count_reg_reg_n_0_[7]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.295     8.044 r  vga_/red3_i_16/O
                         net (fo=5, routed)           1.279     9.323    vga_/pixel_y[2]
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.447 r  vga_/red3_i_20/O
                         net (fo=1, routed)           0.000     9.447    vga_/red3_i_20_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.845 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.845    vga_/red3_i_3_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.959    vga_/red3_i_2_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.198 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.835    12.033    drawer_/O[2]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.214    16.247 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.249    drawer_/red3__0_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.767 r  drawer_/red3__1/P[0]
                         net (fo=2, routed)           1.184    18.951    drawer_/red3__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124    19.075 r  drawer_/red_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.000    19.075    drawer_/red_OBUF[3]_inst_i_160_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.625 r  drawer_/red_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.625    drawer_/red_OBUF[3]_inst_i_126_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.739 r  drawer_/red_OBUF[3]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    19.739    drawer_/red_OBUF[3]_inst_i_131_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.073 r  drawer_/red_OBUF[3]_inst_i_108/O[1]
                         net (fo=1, routed)           0.951    21.024    drawer_/red_OBUF[3]_inst_i_108_n_6
    SLICE_X13Y73         LUT2 (Prop_lut2_I1_O)        0.303    21.327 r  drawer_/red_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    21.327    drawer_/red_OBUF[3]_inst_i_72_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.877 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.877    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.190 f  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.813    23.003    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X14Y73         LUT4 (Prop_lut4_I1_O)        0.306    23.309 f  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.594    23.903    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X14Y72         LUT5 (Prop_lut5_I4_O)        0.124    24.027 f  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.955    24.983    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X12Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.107 f  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.963    26.069    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.124    26.193 r  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.719    27.913    vga_/blue[2]
    SLICE_X2Y77          LUT4 (Prop_lut4_I3_O)        0.152    28.065 r  vga_/green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.734    31.799    green_OBUF[3]
    G20                  OBUF (Prop_obuf_I_O)         3.781    35.580 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    35.580    green[3]
    G20                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.083ns  (logic 14.011ns (46.574%)  route 16.072ns (53.426%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.703     5.321    vga_/clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  vga_/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.478     5.799 f  vga_/v_count_reg_reg[7]/Q
                         net (fo=28, routed)          1.950     7.749    vga_/v_count_reg_reg_n_0_[7]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.295     8.044 r  vga_/red3_i_16/O
                         net (fo=5, routed)           1.279     9.323    vga_/pixel_y[2]
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.447 r  vga_/red3_i_20/O
                         net (fo=1, routed)           0.000     9.447    vga_/red3_i_20_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.845 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.845    vga_/red3_i_3_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.959    vga_/red3_i_2_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.198 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.835    12.033    drawer_/O[2]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.214    16.247 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.249    drawer_/red3__0_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.767 r  drawer_/red3__1/P[0]
                         net (fo=2, routed)           1.184    18.951    drawer_/red3__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124    19.075 r  drawer_/red_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.000    19.075    drawer_/red_OBUF[3]_inst_i_160_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.625 r  drawer_/red_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.625    drawer_/red_OBUF[3]_inst_i_126_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.739 r  drawer_/red_OBUF[3]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    19.739    drawer_/red_OBUF[3]_inst_i_131_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.073 r  drawer_/red_OBUF[3]_inst_i_108/O[1]
                         net (fo=1, routed)           0.951    21.024    drawer_/red_OBUF[3]_inst_i_108_n_6
    SLICE_X13Y73         LUT2 (Prop_lut2_I1_O)        0.303    21.327 r  drawer_/red_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    21.327    drawer_/red_OBUF[3]_inst_i_72_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.877 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.877    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.190 f  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.813    23.003    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X14Y73         LUT4 (Prop_lut4_I1_O)        0.306    23.309 f  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.594    23.903    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X14Y72         LUT5 (Prop_lut5_I4_O)        0.124    24.027 f  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.955    24.983    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X12Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.107 f  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.963    26.069    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.124    26.193 r  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.382    27.576    vga_/blue[2]
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.124    27.700 r  vga_/red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.163    31.863    red_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.541    35.403 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    35.403    red[1]
    G17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.080ns  (logic 14.235ns (47.325%)  route 15.844ns (52.675%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.703     5.321    vga_/clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  vga_/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.478     5.799 f  vga_/v_count_reg_reg[7]/Q
                         net (fo=28, routed)          1.950     7.749    vga_/v_count_reg_reg_n_0_[7]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.295     8.044 r  vga_/red3_i_16/O
                         net (fo=5, routed)           1.279     9.323    vga_/pixel_y[2]
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.447 r  vga_/red3_i_20/O
                         net (fo=1, routed)           0.000     9.447    vga_/red3_i_20_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.845 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.845    vga_/red3_i_3_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.959    vga_/red3_i_2_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.198 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.835    12.033    drawer_/O[2]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.214    16.247 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.249    drawer_/red3__0_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.767 r  drawer_/red3__1/P[0]
                         net (fo=2, routed)           1.184    18.951    drawer_/red3__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124    19.075 r  drawer_/red_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.000    19.075    drawer_/red_OBUF[3]_inst_i_160_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.625 r  drawer_/red_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.625    drawer_/red_OBUF[3]_inst_i_126_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.739 r  drawer_/red_OBUF[3]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    19.739    drawer_/red_OBUF[3]_inst_i_131_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.073 r  drawer_/red_OBUF[3]_inst_i_108/O[1]
                         net (fo=1, routed)           0.951    21.024    drawer_/red_OBUF[3]_inst_i_108_n_6
    SLICE_X13Y73         LUT2 (Prop_lut2_I1_O)        0.303    21.327 r  drawer_/red_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    21.327    drawer_/red_OBUF[3]_inst_i_72_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.877 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.877    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.190 r  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.813    23.003    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X14Y73         LUT4 (Prop_lut4_I1_O)        0.306    23.309 r  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.594    23.903    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X14Y72         LUT5 (Prop_lut5_I4_O)        0.124    24.027 r  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.955    24.983    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X12Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.107 r  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.963    26.069    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.124    26.193 f  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.727    27.921    vga_/blue[2]
    SLICE_X2Y77          LUT3 (Prop_lut3_I2_O)        0.146    28.067 r  vga_/green_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.591    31.657    green_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.743    35.401 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.401    green[0]
    J19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.940ns  (logic 14.237ns (47.551%)  route 15.703ns (52.449%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.703     5.321    vga_/clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  vga_/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.478     5.799 f  vga_/v_count_reg_reg[7]/Q
                         net (fo=28, routed)          1.950     7.749    vga_/v_count_reg_reg_n_0_[7]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.295     8.044 r  vga_/red3_i_16/O
                         net (fo=5, routed)           1.279     9.323    vga_/pixel_y[2]
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.447 r  vga_/red3_i_20/O
                         net (fo=1, routed)           0.000     9.447    vga_/red3_i_20_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.845 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.845    vga_/red3_i_3_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.959    vga_/red3_i_2_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.198 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.835    12.033    drawer_/O[2]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.214    16.247 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.249    drawer_/red3__0_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.767 r  drawer_/red3__1/P[0]
                         net (fo=2, routed)           1.184    18.951    drawer_/red3__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124    19.075 r  drawer_/red_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.000    19.075    drawer_/red_OBUF[3]_inst_i_160_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.625 r  drawer_/red_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.625    drawer_/red_OBUF[3]_inst_i_126_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.739 r  drawer_/red_OBUF[3]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    19.739    drawer_/red_OBUF[3]_inst_i_131_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.073 r  drawer_/red_OBUF[3]_inst_i_108/O[1]
                         net (fo=1, routed)           0.951    21.024    drawer_/red_OBUF[3]_inst_i_108_n_6
    SLICE_X13Y73         LUT2 (Prop_lut2_I1_O)        0.303    21.327 r  drawer_/red_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    21.327    drawer_/red_OBUF[3]_inst_i_72_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.877 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.877    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.190 r  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.813    23.003    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X14Y73         LUT4 (Prop_lut4_I1_O)        0.306    23.309 r  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.594    23.903    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X14Y72         LUT5 (Prop_lut5_I4_O)        0.124    24.027 r  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.955    24.983    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X12Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.107 r  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.963    26.069    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.124    26.193 f  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.727    27.921    vga_/blue[2]
    SLICE_X2Y77          LUT3 (Prop_lut3_I2_O)        0.146    28.067 r  vga_/green_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.450    31.516    green_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.745    35.261 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    35.261    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.926ns  (logic 14.006ns (46.803%)  route 15.920ns (53.197%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.703     5.321    vga_/clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  vga_/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.478     5.799 f  vga_/v_count_reg_reg[7]/Q
                         net (fo=28, routed)          1.950     7.749    vga_/v_count_reg_reg_n_0_[7]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.295     8.044 r  vga_/red3_i_16/O
                         net (fo=5, routed)           1.279     9.323    vga_/pixel_y[2]
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.447 r  vga_/red3_i_20/O
                         net (fo=1, routed)           0.000     9.447    vga_/red3_i_20_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.845 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.845    vga_/red3_i_3_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.959    vga_/red3_i_2_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.198 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.835    12.033    drawer_/O[2]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.214    16.247 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.249    drawer_/red3__0_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.767 r  drawer_/red3__1/P[0]
                         net (fo=2, routed)           1.184    18.951    drawer_/red3__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124    19.075 r  drawer_/red_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.000    19.075    drawer_/red_OBUF[3]_inst_i_160_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.625 r  drawer_/red_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.625    drawer_/red_OBUF[3]_inst_i_126_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.739 r  drawer_/red_OBUF[3]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    19.739    drawer_/red_OBUF[3]_inst_i_131_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.073 r  drawer_/red_OBUF[3]_inst_i_108/O[1]
                         net (fo=1, routed)           0.951    21.024    drawer_/red_OBUF[3]_inst_i_108_n_6
    SLICE_X13Y73         LUT2 (Prop_lut2_I1_O)        0.303    21.327 r  drawer_/red_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    21.327    drawer_/red_OBUF[3]_inst_i_72_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.877 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.877    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.190 f  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.813    23.003    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X14Y73         LUT4 (Prop_lut4_I1_O)        0.306    23.309 f  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.594    23.903    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X14Y72         LUT5 (Prop_lut5_I4_O)        0.124    24.027 f  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.955    24.983    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X12Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.107 f  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.963    26.069    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.124    26.193 r  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.534    27.728    vga_/blue[2]
    SLICE_X2Y77          LUT6 (Prop_lut6_I1_O)        0.124    27.852 r  vga_/red_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.859    31.710    red_OBUF[2]
    G18                  OBUF (Prop_obuf_I_O)         3.536    35.247 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    35.247    red[3]
    G18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.786ns  (logic 13.997ns (46.992%)  route 15.789ns (53.008%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.703     5.321    vga_/clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  vga_/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.478     5.799 f  vga_/v_count_reg_reg[7]/Q
                         net (fo=28, routed)          1.950     7.749    vga_/v_count_reg_reg_n_0_[7]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.295     8.044 r  vga_/red3_i_16/O
                         net (fo=5, routed)           1.279     9.323    vga_/pixel_y[2]
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.447 r  vga_/red3_i_20/O
                         net (fo=1, routed)           0.000     9.447    vga_/red3_i_20_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.845 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.845    vga_/red3_i_3_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.959    vga_/red3_i_2_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.198 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.835    12.033    drawer_/O[2]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.214    16.247 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.249    drawer_/red3__0_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.767 r  drawer_/red3__1/P[0]
                         net (fo=2, routed)           1.184    18.951    drawer_/red3__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124    19.075 r  drawer_/red_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.000    19.075    drawer_/red_OBUF[3]_inst_i_160_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.625 r  drawer_/red_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.625    drawer_/red_OBUF[3]_inst_i_126_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.739 r  drawer_/red_OBUF[3]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    19.739    drawer_/red_OBUF[3]_inst_i_131_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.073 r  drawer_/red_OBUF[3]_inst_i_108/O[1]
                         net (fo=1, routed)           0.951    21.024    drawer_/red_OBUF[3]_inst_i_108_n_6
    SLICE_X13Y73         LUT2 (Prop_lut2_I1_O)        0.303    21.327 r  drawer_/red_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    21.327    drawer_/red_OBUF[3]_inst_i_72_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.877 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.877    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.190 f  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.813    23.003    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X14Y73         LUT4 (Prop_lut4_I1_O)        0.306    23.309 f  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.594    23.903    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X14Y72         LUT5 (Prop_lut5_I4_O)        0.124    24.027 f  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.955    24.983    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X12Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.107 f  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.963    26.069    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.124    26.193 r  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.382    27.576    vga_/blue[2]
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.124    27.700 r  vga_/red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.880    31.579    red_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.527    35.106 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.106    red[0]
    H17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.772ns  (logic 14.017ns (47.081%)  route 15.755ns (52.919%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.703     5.321    vga_/clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  vga_/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.478     5.799 f  vga_/v_count_reg_reg[7]/Q
                         net (fo=28, routed)          1.950     7.749    vga_/v_count_reg_reg_n_0_[7]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.295     8.044 r  vga_/red3_i_16/O
                         net (fo=5, routed)           1.279     9.323    vga_/pixel_y[2]
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.447 r  vga_/red3_i_20/O
                         net (fo=1, routed)           0.000     9.447    vga_/red3_i_20_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.845 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.845    vga_/red3_i_3_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.959    vga_/red3_i_2_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.198 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.835    12.033    drawer_/O[2]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.214    16.247 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.249    drawer_/red3__0_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.767 r  drawer_/red3__1/P[0]
                         net (fo=2, routed)           1.184    18.951    drawer_/red3__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124    19.075 r  drawer_/red_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.000    19.075    drawer_/red_OBUF[3]_inst_i_160_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.625 r  drawer_/red_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.625    drawer_/red_OBUF[3]_inst_i_126_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.739 r  drawer_/red_OBUF[3]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    19.739    drawer_/red_OBUF[3]_inst_i_131_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.073 r  drawer_/red_OBUF[3]_inst_i_108/O[1]
                         net (fo=1, routed)           0.951    21.024    drawer_/red_OBUF[3]_inst_i_108_n_6
    SLICE_X13Y73         LUT2 (Prop_lut2_I1_O)        0.303    21.327 r  drawer_/red_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    21.327    drawer_/red_OBUF[3]_inst_i_72_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.877 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.877    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.190 r  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.813    23.003    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X14Y73         LUT4 (Prop_lut4_I1_O)        0.306    23.309 r  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.594    23.903    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X14Y72         LUT5 (Prop_lut5_I4_O)        0.124    24.027 r  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.955    24.983    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X12Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.107 r  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.963    26.069    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.124    26.193 f  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.719    27.913    vga_/blue[2]
    SLICE_X2Y77          LUT4 (Prop_lut4_I3_O)        0.124    28.037 r  vga_/green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.509    31.546    green_OBUF[2]
    H20                  OBUF (Prop_obuf_I_O)         3.547    35.093 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    35.093    green[2]
    H20                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.641ns  (logic 14.005ns (47.248%)  route 15.636ns (52.752%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.703     5.321    vga_/clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  vga_/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.478     5.799 f  vga_/v_count_reg_reg[7]/Q
                         net (fo=28, routed)          1.950     7.749    vga_/v_count_reg_reg_n_0_[7]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.295     8.044 r  vga_/red3_i_16/O
                         net (fo=5, routed)           1.279     9.323    vga_/pixel_y[2]
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.447 r  vga_/red3_i_20/O
                         net (fo=1, routed)           0.000     9.447    vga_/red3_i_20_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.845 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.845    vga_/red3_i_3_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.959    vga_/red3_i_2_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.198 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.835    12.033    drawer_/O[2]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.214    16.247 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.249    drawer_/red3__0_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.767 r  drawer_/red3__1/P[0]
                         net (fo=2, routed)           1.184    18.951    drawer_/red3__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124    19.075 r  drawer_/red_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.000    19.075    drawer_/red_OBUF[3]_inst_i_160_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.625 r  drawer_/red_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.625    drawer_/red_OBUF[3]_inst_i_126_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.739 r  drawer_/red_OBUF[3]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    19.739    drawer_/red_OBUF[3]_inst_i_131_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.073 r  drawer_/red_OBUF[3]_inst_i_108/O[1]
                         net (fo=1, routed)           0.951    21.024    drawer_/red_OBUF[3]_inst_i_108_n_6
    SLICE_X13Y73         LUT2 (Prop_lut2_I1_O)        0.303    21.327 r  drawer_/red_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    21.327    drawer_/red_OBUF[3]_inst_i_72_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.877 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.877    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.190 f  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.813    23.003    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X14Y73         LUT4 (Prop_lut4_I1_O)        0.306    23.309 f  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.594    23.903    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X14Y72         LUT5 (Prop_lut5_I4_O)        0.124    24.027 f  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.955    24.983    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X12Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.107 f  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.963    26.069    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.124    26.193 r  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.534    27.728    vga_/blue[2]
    SLICE_X2Y77          LUT6 (Prop_lut6_I1_O)        0.124    27.852 r  vga_/red_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.576    31.427    red_OBUF[2]
    H18                  OBUF (Prop_obuf_I_O)         3.535    34.962 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    34.962    red[2]
    H18                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.477ns  (logic 14.024ns (47.577%)  route 15.453ns (52.423%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.703     5.321    vga_/clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  vga_/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.478     5.799 f  vga_/v_count_reg_reg[7]/Q
                         net (fo=28, routed)          1.950     7.749    vga_/v_count_reg_reg_n_0_[7]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.295     8.044 r  vga_/red3_i_16/O
                         net (fo=5, routed)           1.279     9.323    vga_/pixel_y[2]
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.447 r  vga_/red3_i_20/O
                         net (fo=1, routed)           0.000     9.447    vga_/red3_i_20_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.845 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.845    vga_/red3_i_3_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.959    vga_/red3_i_2_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.198 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.835    12.033    drawer_/O[2]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.214    16.247 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.249    drawer_/red3__0_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.767 r  drawer_/red3__1/P[0]
                         net (fo=2, routed)           1.184    18.951    drawer_/red3__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124    19.075 r  drawer_/red_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.000    19.075    drawer_/red_OBUF[3]_inst_i_160_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.625 r  drawer_/red_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.625    drawer_/red_OBUF[3]_inst_i_126_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.739 r  drawer_/red_OBUF[3]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    19.739    drawer_/red_OBUF[3]_inst_i_131_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.073 r  drawer_/red_OBUF[3]_inst_i_108/O[1]
                         net (fo=1, routed)           0.951    21.024    drawer_/red_OBUF[3]_inst_i_108_n_6
    SLICE_X13Y73         LUT2 (Prop_lut2_I1_O)        0.303    21.327 r  drawer_/red_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    21.327    drawer_/red_OBUF[3]_inst_i_72_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.877 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.877    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.190 r  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.813    23.003    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X14Y73         LUT4 (Prop_lut4_I1_O)        0.306    23.309 r  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.594    23.903    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X14Y72         LUT5 (Prop_lut5_I4_O)        0.124    24.027 r  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.955    24.983    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X12Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.107 r  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.963    26.069    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.124    26.193 f  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.727    27.921    vga_/blue[2]
    SLICE_X2Y77          LUT3 (Prop_lut3_I1_O)        0.124    28.045 r  vga_/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.199    31.244    blue_OBUF[2]
    J22                  OBUF (Prop_obuf_I_O)         3.554    34.798 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.798    blue[3]
    J22                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.336ns  (logic 14.022ns (47.799%)  route 15.314ns (52.201%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.703     5.321    vga_/clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  vga_/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.478     5.799 f  vga_/v_count_reg_reg[7]/Q
                         net (fo=28, routed)          1.950     7.749    vga_/v_count_reg_reg_n_0_[7]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.295     8.044 r  vga_/red3_i_16/O
                         net (fo=5, routed)           1.279     9.323    vga_/pixel_y[2]
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.447 r  vga_/red3_i_20/O
                         net (fo=1, routed)           0.000     9.447    vga_/red3_i_20_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.845 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.845    vga_/red3_i_3_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.959    vga_/red3_i_2_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.198 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.835    12.033    drawer_/O[2]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.214    16.247 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.249    drawer_/red3__0_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.767 r  drawer_/red3__1/P[0]
                         net (fo=2, routed)           1.184    18.951    drawer_/red3__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124    19.075 r  drawer_/red_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.000    19.075    drawer_/red_OBUF[3]_inst_i_160_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.625 r  drawer_/red_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.625    drawer_/red_OBUF[3]_inst_i_126_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.739 r  drawer_/red_OBUF[3]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    19.739    drawer_/red_OBUF[3]_inst_i_131_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.073 r  drawer_/red_OBUF[3]_inst_i_108/O[1]
                         net (fo=1, routed)           0.951    21.024    drawer_/red_OBUF[3]_inst_i_108_n_6
    SLICE_X13Y73         LUT2 (Prop_lut2_I1_O)        0.303    21.327 r  drawer_/red_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    21.327    drawer_/red_OBUF[3]_inst_i_72_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.877 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.877    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.190 r  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.813    23.003    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X14Y73         LUT4 (Prop_lut4_I1_O)        0.306    23.309 r  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.594    23.903    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X14Y72         LUT5 (Prop_lut5_I4_O)        0.124    24.027 r  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.955    24.983    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X12Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.107 r  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.963    26.069    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.124    26.193 f  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.727    27.921    vga_/blue[2]
    SLICE_X2Y77          LUT3 (Prop_lut3_I1_O)        0.124    28.045 r  vga_/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.060    31.105    blue_OBUF[2]
    H22                  OBUF (Prop_obuf_I_O)         3.552    34.657 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    34.657    blue[2]
    H22                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.385ns (66.551%)  route 0.696ns (33.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.598     1.532    led_/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  led_/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  led_/digit_reg[1]/Q
                         net (fo=1, routed)           0.696     2.369    digit_OBUF[1]
    R14                  OBUF (Prop_obuf_I_O)         1.244     3.613 r  digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.613    digit[1]
    R14                                                               r  digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.390ns (66.368%)  route 0.704ns (33.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.598     1.532    led_/clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  led_/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  led_/digit_reg[0]/Q
                         net (fo=1, routed)           0.704     2.378    digit_OBUF[0]
    P14                  OBUF (Prop_obuf_I_O)         1.249     3.627 r  digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.627    digit[0]
    P14                                                               r  digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.410ns (65.634%)  route 0.738ns (34.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.598     1.532    led_/clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  led_/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  led_/digit_reg[2]/Q
                         net (fo=1, routed)           0.738     2.412    digit_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.269     3.681 r  digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.681    digit[2]
    P15                                                               r  digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/seg_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.430ns (66.575%)  route 0.718ns (33.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.602     1.536    led_/clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  led_/seg_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141     1.677 r  led_/seg_data_reg[1]/Q
                         net (fo=1, routed)           0.718     2.395    seg_data_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         1.289     3.685 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.685    seg_data[1]
    V17                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/seg_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.436ns (66.677%)  route 0.718ns (33.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.602     1.536    led_/clk_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  led_/seg_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141     1.677 r  led_/seg_data_reg[6]/Q
                         net (fo=1, routed)           0.718     2.395    seg_data_OBUF[6]
    V18                  OBUF (Prop_obuf_I_O)         1.295     3.691 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.691    seg_data[6]
    V18                                                               r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/digit_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.382ns (63.838%)  route 0.783ns (36.162%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.598     1.532    led_/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  led_/digit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  led_/digit_reg[5]/Q
                         net (fo=1, routed)           0.783     2.456    digit_OBUF[5]
    N17                  OBUF (Prop_obuf_I_O)         1.241     3.698 r  digit_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.698    digit[5]
    N17                                                               r  digit[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/seg_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.432ns (66.170%)  route 0.732ns (33.830%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.602     1.536    led_/clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  led_/seg_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141     1.677 r  led_/seg_data_reg[2]/Q
                         net (fo=1, routed)           0.732     2.409    seg_data_OBUF[2]
    W17                  OBUF (Prop_obuf_I_O)         1.291     3.700 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.700    seg_data[2]
    W17                                                               r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/seg_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.381ns (62.729%)  route 0.820ns (37.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.602     1.536    led_/clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  led_/seg_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141     1.677 r  led_/seg_data_reg[3]/Q
                         net (fo=1, routed)           0.820     2.498    seg_data_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         1.240     3.738 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.738    seg_data[3]
    R18                                                               r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/seg_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.382ns (62.461%)  route 0.830ns (37.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.602     1.536    led_/clk_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  led_/seg_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141     1.677 r  led_/seg_data_reg[4]/Q
                         net (fo=1, routed)           0.830     2.508    seg_data_OBUF[4]
    T18                  OBUF (Prop_obuf_I_O)         1.241     3.748 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.748    seg_data[4]
    T18                                                               r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/seg_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.420ns (64.013%)  route 0.798ns (35.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.602     1.536    led_/clk_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  led_/seg_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141     1.677 r  led_/seg_data_reg[5]/Q
                         net (fo=1, routed)           0.798     2.475    seg_data_OBUF[5]
    U18                  OBUF (Prop_obuf_I_O)         1.279     3.754 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.754    seg_data[5]
    U18                                                               r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           231 Endpoints
Min Delay           231 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_speed_x[0]
                            (input port)
  Destination:            game_/ball_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.715ns  (logic 3.807ns (25.872%)  route 10.908ns (74.128%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        5.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  sw_speed_x[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[0]
    J4                   IBUF (Prop_ibuf_I_O)         1.483     1.483 f  sw_speed_x_IBUF[0]_inst/O
                         net (fo=20, routed)          5.068     6.552    game_/sw_speed_x_IBUF[0]
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.676 r  game_/velocity_x[9]_i_43/O
                         net (fo=2, routed)           0.579     7.255    game_/velocity_x[9]_i_43_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.379 f  game_/velocity_x[9]_i_34/O
                         net (fo=2, routed)           0.659     8.038    game_/velocity_x[9]_i_34_n_0
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.150     8.188 r  game_/velocity_x[9]_i_21/O
                         net (fo=2, routed)           0.859     9.047    game_/velocity_x[9]_i_21_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.348     9.395 r  game_/velocity_x[9]_i_25/O
                         net (fo=1, routed)           0.000     9.395    game_/velocity_x[9]_i_25_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.747 f  game_/velocity_x_reg[9]_i_16/O[3]
                         net (fo=1, routed)           0.612    10.360    game_/velocity_x_reg[9]_i_16_n_4
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.307    10.667 f  game_/velocity_x[7]_i_4/O
                         net (fo=1, routed)           0.483    11.150    game_/velocity_x[7]_i_4_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I5_O)        0.124    11.274 r  game_/velocity_x[7]_i_2/O
                         net (fo=3, routed)           1.288    12.562    game_/velocity_x[7]_i_2_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I0_O)        0.124    12.686 r  game_/velocity_x[9]_i_2/O
                         net (fo=4, routed)           0.815    13.501    game_/velocity_x[9]_i_2_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I2_O)        0.124    13.625 r  game_/ball_x[9]_i_5_comp/O
                         net (fo=1, routed)           0.000    13.625    game_/ball_x[9]_i_5_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.877 r  game_/ball_x_reg[9]_i_3/O[0]
                         net (fo=1, routed)           0.544    14.420    game_/ball_x0[8]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.295    14.715 r  game_/ball_x[8]_i_1/O
                         net (fo=1, routed)           0.000    14.715    game_/ball_x[8]_i_1_n_0
    SLICE_X6Y84          FDCE                                         r  game_/ball_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.594     5.032    game_/clk_IBUF_BUFG
    SLICE_X6Y84          FDCE                                         r  game_/ball_x_reg[8]/C

Slack:                    inf
  Source:                 sw_speed_x[0]
                            (input port)
  Destination:            game_/ball_x_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.702ns  (logic 3.993ns (27.161%)  route 10.708ns (72.839%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  sw_speed_x[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[0]
    J4                   IBUF (Prop_ibuf_I_O)         1.483     1.483 f  sw_speed_x_IBUF[0]_inst/O
                         net (fo=20, routed)          5.068     6.552    game_/sw_speed_x_IBUF[0]
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.676 r  game_/velocity_x[9]_i_43/O
                         net (fo=2, routed)           0.579     7.255    game_/velocity_x[9]_i_43_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.379 f  game_/velocity_x[9]_i_34/O
                         net (fo=2, routed)           0.659     8.038    game_/velocity_x[9]_i_34_n_0
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.150     8.188 r  game_/velocity_x[9]_i_21/O
                         net (fo=2, routed)           0.859     9.047    game_/velocity_x[9]_i_21_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.348     9.395 r  game_/velocity_x[9]_i_25/O
                         net (fo=1, routed)           0.000     9.395    game_/velocity_x[9]_i_25_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.747 f  game_/velocity_x_reg[9]_i_16/O[3]
                         net (fo=1, routed)           0.612    10.360    game_/velocity_x_reg[9]_i_16_n_4
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.307    10.667 f  game_/velocity_x[7]_i_4/O
                         net (fo=1, routed)           0.483    11.150    game_/velocity_x[7]_i_4_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I5_O)        0.124    11.274 r  game_/velocity_x[7]_i_2/O
                         net (fo=3, routed)           1.288    12.562    game_/velocity_x[7]_i_2_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I0_O)        0.124    12.686 r  game_/velocity_x[9]_i_2/O
                         net (fo=4, routed)           0.815    13.501    game_/velocity_x[9]_i_2_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I2_O)        0.124    13.625 r  game_/ball_x[9]_i_5_comp/O
                         net (fo=1, routed)           0.000    13.625    game_/ball_x[9]_i_5_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    14.052 r  game_/ball_x_reg[9]_i_3/O[1]
                         net (fo=1, routed)           0.344    14.396    game_/ball_x0[9]
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.306    14.702 r  game_/ball_x[9]_i_2/O
                         net (fo=1, routed)           0.000    14.702    game_/ball_x[9]_i_2_n_0
    SLICE_X9Y82          FDPE                                         r  game_/ball_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.513     4.951    game_/clk_IBUF_BUFG
    SLICE_X9Y82          FDPE                                         r  game_/ball_x_reg[9]/C

Slack:                    inf
  Source:                 sw_speed_y[2]
                            (input port)
  Destination:            game_/ball_y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.569ns  (logic 4.281ns (29.385%)  route 10.288ns (70.615%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 r  sw_speed_y[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_y[2]
    L5                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  sw_speed_y_IBUF[2]_inst/O
                         net (fo=15, routed)          4.728     6.216    game_/sw_speed_y_IBUF[2]
    SLICE_X7Y91          LUT4 (Prop_lut4_I1_O)        0.152     6.368 f  game_/velocity_y[9]_i_49/O
                         net (fo=1, routed)           0.266     6.633    game_/velocity_y[9]_i_49_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I4_O)        0.332     6.965 r  game_/velocity_y[9]_i_41/O
                         net (fo=2, routed)           0.795     7.760    game_/velocity_y[9]_i_41_n_0
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.152     7.912 r  game_/velocity_y[9]_i_28/O
                         net (fo=2, routed)           0.658     8.570    game_/velocity_y[9]_i_28_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.631     9.201 f  game_/velocity_y_reg[9]_i_19/O[1]
                         net (fo=1, routed)           0.675     9.877    game_/velocity_y_reg[9]_i_19_n_6
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.303    10.180 f  game_/velocity_y[9]_i_17/O
                         net (fo=1, routed)           0.621    10.800    game_/velocity_y[9]_i_17_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.924 r  game_/velocity_y[9]_i_12/O
                         net (fo=9, routed)           0.776    11.700    game_/velocity_y[9]_i_12_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124    11.824 f  game_/velocity_y[9]_i_9/O
                         net (fo=7, routed)           0.912    12.736    game_/velocity_y[9]_i_9_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I3_O)        0.124    12.860 r  game_/velocity_y[1]_i_4_replica_comp_10/O
                         net (fo=1, routed)           0.553    13.413    game_/velocity_y[1]_i_4_n_0_repN_11
    SLICE_X11Y90         LUT3 (Prop_lut3_I1_O)        0.124    13.537 r  game_/ball_y[9]_i_4_comp/O
                         net (fo=1, routed)           0.000    13.537    game_/ball_y[9]_i_4_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.961 r  game_/ball_y_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.304    14.266    game_/ball_y0[9]
    SLICE_X9Y90          LUT6 (Prop_lut6_I5_O)        0.303    14.569 r  game_/ball_y[9]_i_1/O
                         net (fo=1, routed)           0.000    14.569    game_/ball_y[9]_i_1_n_0
    SLICE_X9Y90          FDCE                                         r  game_/ball_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.519     4.957    game_/clk_IBUF_BUFG
    SLICE_X9Y90          FDCE                                         r  game_/ball_y_reg[9]/C

Slack:                    inf
  Source:                 sw_speed_y[2]
                            (input port)
  Destination:            game_/ball_y_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.385ns  (logic 4.100ns (28.503%)  route 10.285ns (71.497%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 r  sw_speed_y[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_y[2]
    L5                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  sw_speed_y_IBUF[2]_inst/O
                         net (fo=15, routed)          4.728     6.216    game_/sw_speed_y_IBUF[2]
    SLICE_X7Y91          LUT4 (Prop_lut4_I1_O)        0.152     6.368 f  game_/velocity_y[9]_i_49/O
                         net (fo=1, routed)           0.266     6.633    game_/velocity_y[9]_i_49_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I4_O)        0.332     6.965 r  game_/velocity_y[9]_i_41/O
                         net (fo=2, routed)           0.795     7.760    game_/velocity_y[9]_i_41_n_0
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.152     7.912 r  game_/velocity_y[9]_i_28/O
                         net (fo=2, routed)           0.658     8.570    game_/velocity_y[9]_i_28_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.631     9.201 f  game_/velocity_y_reg[9]_i_19/O[1]
                         net (fo=1, routed)           0.675     9.877    game_/velocity_y_reg[9]_i_19_n_6
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.303    10.180 f  game_/velocity_y[9]_i_17/O
                         net (fo=1, routed)           0.621    10.800    game_/velocity_y[9]_i_17_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.924 r  game_/velocity_y[9]_i_12/O
                         net (fo=9, routed)           0.776    11.700    game_/velocity_y[9]_i_12_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124    11.824 f  game_/velocity_y[9]_i_9/O
                         net (fo=7, routed)           0.912    12.736    game_/velocity_y[9]_i_9_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I3_O)        0.124    12.860 r  game_/velocity_y[1]_i_4_replica_comp_10/O
                         net (fo=1, routed)           0.553    13.413    game_/velocity_y[1]_i_4_n_0_repN_11
    SLICE_X11Y90         LUT3 (Prop_lut3_I1_O)        0.124    13.537 r  game_/ball_y[9]_i_4_comp/O
                         net (fo=1, routed)           0.000    13.537    game_/ball_y[9]_i_4_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.784 r  game_/ball_y_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.301    14.086    game_/ball_y0[8]
    SLICE_X9Y90          LUT6 (Prop_lut6_I5_O)        0.299    14.385 r  game_/ball_y[8]_i_1/O
                         net (fo=1, routed)           0.000    14.385    game_/ball_y[8]_i_1_n_0
    SLICE_X9Y90          FDPE                                         r  game_/ball_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.519     4.957    game_/clk_IBUF_BUFG
    SLICE_X9Y90          FDPE                                         r  game_/ball_y_reg[8]/C

Slack:                    inf
  Source:                 sw_speed_x[3]
                            (input port)
  Destination:            game_/ball_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.786ns  (logic 4.096ns (29.713%)  route 9.690ns (70.287%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT3=2 LUT5=1 LUT6=6)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  sw_speed_x[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[3]
    M2                   IBUF (Prop_ibuf_I_O)         1.499     1.499 r  sw_speed_x_IBUF[3]_inst/O
                         net (fo=8, routed)           5.098     6.597    game_/sw_speed_x_IBUF[3]
    SLICE_X5Y92          LUT5 (Prop_lut5_I3_O)        0.124     6.721 r  game_/velocity_x[9]_i_42/O
                         net (fo=2, routed)           0.414     7.135    game_/velocity_x[9]_i_42_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  game_/velocity_x[9]_i_37/O
                         net (fo=2, routed)           0.593     7.852    game_/velocity_x[9]_i_37_n_0
    SLICE_X3Y91          LUT3 (Prop_lut3_I1_O)        0.153     8.005 r  game_/velocity_x[9]_i_23/O
                         net (fo=2, routed)           0.538     8.543    game_/velocity_x[9]_i_23_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.327     8.870 r  game_/velocity_x[9]_i_27/O
                         net (fo=1, routed)           0.000     8.870    game_/velocity_x[9]_i_27_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.122 r  game_/velocity_x_reg[9]_i_16/O[0]
                         net (fo=1, routed)           0.500     9.622    game_/velocity_x_reg[9]_i_16_n_7
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.295     9.917 r  game_/velocity_x[4]_i_4/O
                         net (fo=1, routed)           0.295    10.213    game_/velocity_x[4]_i_4_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I5_O)        0.124    10.337 r  game_/velocity_x[4]_i_2/O
                         net (fo=8, routed)           1.053    11.389    game_/velocity_x[4]_i_2_n_0
    SLICE_X7Y79          LUT3 (Prop_lut3_I1_O)        0.124    11.513 r  game_/velocity_x[9]_i_4_replica_1_comp_2/O
                         net (fo=1, routed)           0.902    12.415    game_/velocity_x[9]_i_4_n_0_repN_4
    SLICE_X8Y81          LUT6 (Prop_lut6_I5_O)        0.124    12.539 r  game_/ball_x[7]_i_5_comp/O
                         net (fo=1, routed)           0.000    12.539    game_/ball_x[7]_i_5_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.182 r  game_/ball_x_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.297    13.479    game_/ball_x0[7]
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.307    13.786 r  game_/ball_x[7]_i_1/O
                         net (fo=1, routed)           0.000    13.786    game_/ball_x[7]_i_1_n_0
    SLICE_X9Y79          FDCE                                         r  game_/ball_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.510     4.948    game_/clk_IBUF_BUFG
    SLICE_X9Y79          FDCE                                         r  game_/ball_x_reg[7]/C

Slack:                    inf
  Source:                 sw_speed_x[3]
                            (input port)
  Destination:            game_/ball_x_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.714ns  (logic 4.025ns (29.352%)  route 9.688ns (70.648%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT3=2 LUT5=1 LUT6=6)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  sw_speed_x[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[3]
    M2                   IBUF (Prop_ibuf_I_O)         1.499     1.499 r  sw_speed_x_IBUF[3]_inst/O
                         net (fo=8, routed)           5.098     6.597    game_/sw_speed_x_IBUF[3]
    SLICE_X5Y92          LUT5 (Prop_lut5_I3_O)        0.124     6.721 r  game_/velocity_x[9]_i_42/O
                         net (fo=2, routed)           0.414     7.135    game_/velocity_x[9]_i_42_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  game_/velocity_x[9]_i_37/O
                         net (fo=2, routed)           0.593     7.852    game_/velocity_x[9]_i_37_n_0
    SLICE_X3Y91          LUT3 (Prop_lut3_I1_O)        0.153     8.005 r  game_/velocity_x[9]_i_23/O
                         net (fo=2, routed)           0.538     8.543    game_/velocity_x[9]_i_23_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.327     8.870 r  game_/velocity_x[9]_i_27/O
                         net (fo=1, routed)           0.000     8.870    game_/velocity_x[9]_i_27_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.122 r  game_/velocity_x_reg[9]_i_16/O[0]
                         net (fo=1, routed)           0.500     9.622    game_/velocity_x_reg[9]_i_16_n_7
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.295     9.917 r  game_/velocity_x[4]_i_4/O
                         net (fo=1, routed)           0.295    10.213    game_/velocity_x[4]_i_4_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I5_O)        0.124    10.337 r  game_/velocity_x[4]_i_2/O
                         net (fo=8, routed)           1.053    11.389    game_/velocity_x[4]_i_2_n_0
    SLICE_X7Y79          LUT3 (Prop_lut3_I1_O)        0.124    11.513 r  game_/velocity_x[9]_i_4_replica_1_comp_2/O
                         net (fo=1, routed)           0.902    12.415    game_/velocity_x[9]_i_4_n_0_repN_4
    SLICE_X8Y81          LUT6 (Prop_lut6_I5_O)        0.124    12.539 r  game_/ball_x[7]_i_5_comp/O
                         net (fo=1, routed)           0.000    12.539    game_/ball_x[7]_i_5_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.117 r  game_/ball_x_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.296    13.413    game_/ball_x0[6]
    SLICE_X9Y81          LUT6 (Prop_lut6_I5_O)        0.301    13.714 r  game_/ball_x[6]_i_1/O
                         net (fo=1, routed)           0.000    13.714    game_/ball_x[6]_i_1_n_0
    SLICE_X9Y81          FDPE                                         r  game_/ball_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.511     4.949    game_/clk_IBUF_BUFG
    SLICE_X9Y81          FDPE                                         r  game_/ball_x_reg[6]/C

Slack:                    inf
  Source:                 sw_speed_y[2]
                            (input port)
  Destination:            game_/ball_y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.707ns  (logic 3.984ns (29.066%)  route 9.723ns (70.934%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        4.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 r  sw_speed_y[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_y[2]
    L5                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  sw_speed_y_IBUF[2]_inst/O
                         net (fo=15, routed)          4.728     6.216    game_/sw_speed_y_IBUF[2]
    SLICE_X7Y91          LUT4 (Prop_lut4_I1_O)        0.152     6.368 f  game_/velocity_y[9]_i_49/O
                         net (fo=1, routed)           0.266     6.633    game_/velocity_y[9]_i_49_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I4_O)        0.332     6.965 r  game_/velocity_y[9]_i_41/O
                         net (fo=2, routed)           0.795     7.760    game_/velocity_y[9]_i_41_n_0
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.152     7.912 r  game_/velocity_y[9]_i_28/O
                         net (fo=2, routed)           0.658     8.570    game_/velocity_y[9]_i_28_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.631     9.201 r  game_/velocity_y_reg[9]_i_19/O[1]
                         net (fo=1, routed)           0.675     9.877    game_/velocity_y_reg[9]_i_19_n_6
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.303    10.180 r  game_/velocity_y[9]_i_17/O
                         net (fo=1, routed)           0.621    10.800    game_/velocity_y[9]_i_17_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.924 f  game_/velocity_y[9]_i_12/O
                         net (fo=9, routed)           0.776    11.700    game_/velocity_y[9]_i_12_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124    11.824 r  game_/velocity_y[9]_i_9/O
                         net (fo=7, routed)           0.901    12.725    game_/velocity_y[9]_i_9_n_0
    SLICE_X11Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.849 r  game_/ball_y[7]_i_3_comp/O
                         net (fo=1, routed)           0.000    12.849    game_/ball_y[7]_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.097 r  game_/ball_y_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.303    13.401    game_/ball_y0[7]
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.306    13.707 r  game_/ball_y[7]_i_1/O
                         net (fo=1, routed)           0.000    13.707    game_/ball_y[7]_i_1_n_0
    SLICE_X9Y89          FDCE                                         r  game_/ball_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.519     4.957    game_/clk_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  game_/ball_y_reg[7]/C

Slack:                    inf
  Source:                 sw_speed_x[0]
                            (input port)
  Destination:            game_/velocity_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.684ns  (logic 3.260ns (23.825%)  route 10.424ns (76.175%))
  Logic Levels:           10  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  sw_speed_x[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[0]
    J4                   IBUF (Prop_ibuf_I_O)         1.483     1.483 f  sw_speed_x_IBUF[0]_inst/O
                         net (fo=20, routed)          5.068     6.552    game_/sw_speed_x_IBUF[0]
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.676 r  game_/velocity_x[9]_i_43/O
                         net (fo=2, routed)           0.579     7.255    game_/velocity_x[9]_i_43_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.379 f  game_/velocity_x[9]_i_34/O
                         net (fo=2, routed)           0.659     8.038    game_/velocity_x[9]_i_34_n_0
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.150     8.188 r  game_/velocity_x[9]_i_21/O
                         net (fo=2, routed)           0.859     9.047    game_/velocity_x[9]_i_21_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.348     9.395 r  game_/velocity_x[9]_i_25/O
                         net (fo=1, routed)           0.000     9.395    game_/velocity_x[9]_i_25_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.747 f  game_/velocity_x_reg[9]_i_16/O[3]
                         net (fo=1, routed)           0.612    10.360    game_/velocity_x_reg[9]_i_16_n_4
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.307    10.667 f  game_/velocity_x[7]_i_4/O
                         net (fo=1, routed)           0.483    11.150    game_/velocity_x[7]_i_4_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I5_O)        0.124    11.274 r  game_/velocity_x[7]_i_2/O
                         net (fo=3, routed)           1.288    12.562    game_/velocity_x[7]_i_2_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I0_O)        0.124    12.686 r  game_/velocity_x[9]_i_2/O
                         net (fo=4, routed)           0.874    13.560    game_/velocity_x[9]_i_2_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I1_O)        0.124    13.684 r  game_/velocity_x[9]_i_1/O
                         net (fo=1, routed)           0.000    13.684    game_/velocity_x[9]_i_1_n_0
    SLICE_X11Y79         FDCE                                         r  game_/velocity_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.513     4.951    game_/clk_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  game_/velocity_x_reg[9]/C

Slack:                    inf
  Source:                 sw_speed_y[2]
                            (input port)
  Destination:            game_/velocity_y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.651ns  (logic 3.554ns (26.035%)  route 10.097ns (73.965%))
  Logic Levels:           10  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        4.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 r  sw_speed_y[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_y[2]
    L5                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  sw_speed_y_IBUF[2]_inst/O
                         net (fo=15, routed)          4.728     6.216    game_/sw_speed_y_IBUF[2]
    SLICE_X7Y91          LUT4 (Prop_lut4_I1_O)        0.152     6.368 f  game_/velocity_y[9]_i_49/O
                         net (fo=1, routed)           0.266     6.633    game_/velocity_y[9]_i_49_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I4_O)        0.332     6.965 r  game_/velocity_y[9]_i_41/O
                         net (fo=2, routed)           0.795     7.760    game_/velocity_y[9]_i_41_n_0
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.152     7.912 r  game_/velocity_y[9]_i_28/O
                         net (fo=2, routed)           0.658     8.570    game_/velocity_y[9]_i_28_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.631     9.201 r  game_/velocity_y_reg[9]_i_19/O[1]
                         net (fo=1, routed)           0.675     9.877    game_/velocity_y_reg[9]_i_19_n_6
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.303    10.180 r  game_/velocity_y[9]_i_17/O
                         net (fo=1, routed)           0.621    10.800    game_/velocity_y[9]_i_17_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.924 f  game_/velocity_y[9]_i_12/O
                         net (fo=9, routed)           0.776    11.700    game_/velocity_y[9]_i_12_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124    11.824 r  game_/velocity_y[9]_i_9/O
                         net (fo=7, routed)           0.472    12.296    game_/velocity_y[9]_i_9_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I5_O)        0.124    12.420 r  game_/velocity_y[9]_i_3_comp_1/O
                         net (fo=1, routed)           1.107    13.527    game_/velocity_y[9]_i_3_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.651 r  game_/velocity_y[9]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    13.651    game_/velocity_y[9]_i_1_n_0
    SLICE_X12Y90         FDCE                                         r  game_/velocity_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.519     4.957    game_/clk_IBUF_BUFG
    SLICE_X12Y90         FDCE                                         r  game_/velocity_y_reg[9]/C

Slack:                    inf
  Source:                 sw_speed_y[2]
                            (input port)
  Destination:            game_/ball_y_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.567ns  (logic 4.312ns (31.783%)  route 9.255ns (68.217%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        4.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 r  sw_speed_y[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_y[2]
    L5                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  sw_speed_y_IBUF[2]_inst/O
                         net (fo=15, routed)          4.728     6.216    game_/sw_speed_y_IBUF[2]
    SLICE_X7Y91          LUT4 (Prop_lut4_I1_O)        0.152     6.368 f  game_/velocity_y[9]_i_49/O
                         net (fo=1, routed)           0.266     6.633    game_/velocity_y[9]_i_49_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I4_O)        0.332     6.965 r  game_/velocity_y[9]_i_41/O
                         net (fo=2, routed)           0.795     7.760    game_/velocity_y[9]_i_41_n_0
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.152     7.912 r  game_/velocity_y[9]_i_28/O
                         net (fo=2, routed)           0.658     8.570    game_/velocity_y[9]_i_28_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.631     9.201 f  game_/velocity_y_reg[9]_i_19/O[1]
                         net (fo=1, routed)           0.675     9.877    game_/velocity_y_reg[9]_i_19_n_6
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.303    10.180 f  game_/velocity_y[9]_i_17/O
                         net (fo=1, routed)           0.621    10.800    game_/velocity_y[9]_i_17_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.924 r  game_/velocity_y[9]_i_12/O
                         net (fo=9, routed)           0.492    11.416    game_/velocity_y[9]_i_12_n_0
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.124    11.540 r  game_/velocity_y[1]_i_4_replica_comp_3/O
                         net (fo=1, routed)           0.713    12.254    game_/velocity_y[1]_i_4_n_0_repN_4
    SLICE_X11Y89         LUT6 (Prop_lut6_I5_O)        0.124    12.378 r  game_/ball_y[7]_i_5_comp/O
                         net (fo=1, routed)           0.000    12.378    game_/ball_y[7]_i_5_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.958 r  game_/ball_y_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.308    13.265    game_/ball_y0[6]
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.302    13.567 r  game_/ball_y[6]_i_1/O
                         net (fo=1, routed)           0.000    13.567    game_/ball_y[6]_i_1_n_0
    SLICE_X10Y88         FDPE                                         r  game_/ball_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.521     4.959    game_/clk_IBUF_BUFG
    SLICE_X10Y88         FDPE                                         r  game_/ball_y_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.316ns (21.717%)  route 1.139ns (78.283%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=24, routed)          1.139     1.409    game_/debug_btn_OBUF
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.045     1.454 r  game_/power[2]_i_1/O
                         net (fo=1, routed)           0.000     1.454    game_/power[2]_i_1_n_0
    SLICE_X7Y90          FDCE                                         r  game_/power_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.051    game_/clk_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  game_/power_reg[2]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.617ns  (logic 0.316ns (19.535%)  route 1.301ns (80.465%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=24, routed)          1.301     1.572    game_/debug_btn_OBUF
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.045     1.617 r  game_/power[1]_i_1/O
                         net (fo=1, routed)           0.000     1.617    game_/power[1]_i_1_n_0
    SLICE_X7Y90          FDCE                                         r  game_/power_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.051    game_/clk_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  game_/power_reg[1]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.700ns  (logic 0.316ns (18.581%)  route 1.384ns (81.419%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=24, routed)          1.384     1.655    game_/debug_btn_OBUF
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.045     1.700 r  game_/power[3]_i_2/O
                         net (fo=1, routed)           0.000     1.700    game_/power[3]_i_2_n_0
    SLICE_X7Y90          FDCE                                         r  game_/power_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.051    game_/clk_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  game_/power_reg[3]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.316ns (18.079%)  route 1.431ns (81.921%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=24, routed)          1.255     1.526    game_/debug_btn_OBUF
    SLICE_X6Y90          LUT6 (Prop_lut6_I3_O)        0.045     1.571 r  game_/power[3]_i_1/O
                         net (fo=4, routed)           0.176     1.747    game_/power[3]_i_1_n_0
    SLICE_X7Y90          FDCE                                         r  game_/power_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.051    game_/clk_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  game_/power_reg[0]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.316ns (18.079%)  route 1.431ns (81.921%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=24, routed)          1.255     1.526    game_/debug_btn_OBUF
    SLICE_X6Y90          LUT6 (Prop_lut6_I3_O)        0.045     1.571 r  game_/power[3]_i_1/O
                         net (fo=4, routed)           0.176     1.747    game_/power[3]_i_1_n_0
    SLICE_X7Y90          FDCE                                         r  game_/power_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.051    game_/clk_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  game_/power_reg[1]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.316ns (18.079%)  route 1.431ns (81.921%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=24, routed)          1.255     1.526    game_/debug_btn_OBUF
    SLICE_X6Y90          LUT6 (Prop_lut6_I3_O)        0.045     1.571 r  game_/power[3]_i_1/O
                         net (fo=4, routed)           0.176     1.747    game_/power[3]_i_1_n_0
    SLICE_X7Y90          FDCE                                         r  game_/power_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.051    game_/clk_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  game_/power_reg[2]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.316ns (18.079%)  route 1.431ns (81.921%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=24, routed)          1.255     1.526    game_/debug_btn_OBUF
    SLICE_X6Y90          LUT6 (Prop_lut6_I3_O)        0.045     1.571 r  game_/power[3]_i_1/O
                         net (fo=4, routed)           0.176     1.747    game_/power[3]_i_1_n_0
    SLICE_X7Y90          FDCE                                         r  game_/power_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.051    game_/clk_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  game_/power_reg[3]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.787ns  (logic 0.316ns (17.676%)  route 1.471ns (82.324%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=24, routed)          1.471     1.742    game_/debug_btn_OBUF
    SLICE_X7Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.787 r  game_/power[0]_i_1/O
                         net (fo=1, routed)           0.000     1.787    game_/power[0]_i_1_n_0
    SLICE_X7Y90          FDCE                                         r  game_/power_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.051    game_/clk_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  game_/power_reg[0]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/velocity_x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.038ns  (logic 0.406ns (19.917%)  route 1.632ns (80.083%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=24, routed)          1.370     1.641    game_/debug_btn_OBUF
    SLICE_X4Y88          LUT6 (Prop_lut6_I4_O)        0.045     1.686 r  game_/velocity_x[0]_i_3/O
                         net (fo=1, routed)           0.146     1.832    game_/velocity_x[0]_i_3_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.045     1.877 r  game_/velocity_x[0]_i_2/O
                         net (fo=7, routed)           0.116     1.993    game_/velocity_x[0]_i_2_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.045     2.038 r  game_/velocity_x[0]_i_1/O
                         net (fo=1, routed)           0.000     2.038    game_/velocity_x[0]_i_1_n_0
    SLICE_X5Y88          FDCE                                         r  game_/velocity_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.870     2.050    game_/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  game_/velocity_x_reg[0]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/ball_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.234ns  (logic 0.361ns (16.154%)  route 1.873ns (83.846%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 f  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 f  btn_throw_IBUF_inst/O
                         net (fo=24, routed)          1.453     1.724    game_/debug_btn_OBUF
    SLICE_X5Y88          LUT4 (Prop_lut4_I3_O)        0.045     1.769 f  game_/state[0]_i_2/O
                         net (fo=30, routed)          0.420     2.189    game_/state[0]_i_2_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.045     2.234 r  game_/ball_x[8]_i_1/O
                         net (fo=1, routed)           0.000     2.234    game_/ball_x[8]_i_1_n_0
    SLICE_X6Y84          FDCE                                         r  game_/ball_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.866     2.046    game_/clk_IBUF_BUFG
    SLICE_X6Y84          FDCE                                         r  game_/ball_x_reg[8]/C





