Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 22 21:22:28 2021
| Host         : DESKTOP-LEJH40V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_all_timing_summary_routed.rpt -pb project_all_timing_summary_routed.pb -rpx project_all_timing_summary_routed.rpx -warn_on_violation
| Design       : project_all
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[9]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[0]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[10]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[1]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[2]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[3]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[4]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[5]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[6]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[7]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[8]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 931 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.316        0.000                      0                 1269        0.122        0.000                      0                 1269        3.000        0.000                       0                   395  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
c2/inst/clk_in1       {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c2/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       13.630        0.000                      0                   58        0.122        0.000                      0                   58        9.500        0.000                       0                    28  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
sys_clk_pin                 3.736        0.000                      0                  451        0.252        0.000                      0                  451        4.500        0.000                       0                   363  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin               0.316        0.000                      0                  760        0.793        0.000                      0                  760  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c2/inst/clk_in1
  To Clock:  c2/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c2/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c2/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.630ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 0.828ns (14.234%)  route 4.989ns (85.766%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 21.689 - 20.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.814     1.816    v2/CLK
    SLICE_X28Y49         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     2.272 f  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          1.807     4.080    v2/h_addr[7]
    SLICE_X26Y49         LUT6 (Prop_lut6_I3_O)        0.124     4.204 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.975     5.178    v2/h_cnt[10]_i_3_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.302 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.080     6.382    v2/v_cnt[10]_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.506 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          1.127     7.633    v2/v_cnt[10]_i_1_n_0
    SLICE_X27Y49         FDRE                                         r  v2/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.686    21.689    v2/CLK
    SLICE_X27Y49         FDRE                                         r  v2/v_cnt_reg[1]/C
                         clock pessimism              0.087    21.776    
                         clock uncertainty           -0.084    21.693    
    SLICE_X27Y49         FDRE (Setup_fdre_C_R)       -0.429    21.264    v2/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.264    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                 13.630    

Slack (MET) :             13.630ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 0.828ns (14.234%)  route 4.989ns (85.766%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 21.689 - 20.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.814     1.816    v2/CLK
    SLICE_X28Y49         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     2.272 f  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          1.807     4.080    v2/h_addr[7]
    SLICE_X26Y49         LUT6 (Prop_lut6_I3_O)        0.124     4.204 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.975     5.178    v2/h_cnt[10]_i_3_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.302 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.080     6.382    v2/v_cnt[10]_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.506 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          1.127     7.633    v2/v_cnt[10]_i_1_n_0
    SLICE_X27Y49         FDRE                                         r  v2/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.686    21.689    v2/CLK
    SLICE_X27Y49         FDRE                                         r  v2/v_cnt_reg[2]/C
                         clock pessimism              0.087    21.776    
                         clock uncertainty           -0.084    21.693    
    SLICE_X27Y49         FDRE (Setup_fdre_C_R)       -0.429    21.264    v2/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.264    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                 13.630    

Slack (MET) :             13.630ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 0.828ns (14.234%)  route 4.989ns (85.766%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 21.689 - 20.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.814     1.816    v2/CLK
    SLICE_X28Y49         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     2.272 f  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          1.807     4.080    v2/h_addr[7]
    SLICE_X26Y49         LUT6 (Prop_lut6_I3_O)        0.124     4.204 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.975     5.178    v2/h_cnt[10]_i_3_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.302 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.080     6.382    v2/v_cnt[10]_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.506 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          1.127     7.633    v2/v_cnt[10]_i_1_n_0
    SLICE_X27Y49         FDRE                                         r  v2/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.686    21.689    v2/CLK
    SLICE_X27Y49         FDRE                                         r  v2/v_cnt_reg[3]/C
                         clock pessimism              0.087    21.776    
                         clock uncertainty           -0.084    21.693    
    SLICE_X27Y49         FDRE (Setup_fdre_C_R)       -0.429    21.264    v2/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.264    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                 13.630    

Slack (MET) :             13.630ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 0.828ns (14.234%)  route 4.989ns (85.766%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 21.689 - 20.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.814     1.816    v2/CLK
    SLICE_X28Y49         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     2.272 f  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          1.807     4.080    v2/h_addr[7]
    SLICE_X26Y49         LUT6 (Prop_lut6_I3_O)        0.124     4.204 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.975     5.178    v2/h_cnt[10]_i_3_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.302 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.080     6.382    v2/v_cnt[10]_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.506 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          1.127     7.633    v2/v_cnt[10]_i_1_n_0
    SLICE_X27Y49         FDRE                                         r  v2/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.686    21.689    v2/CLK
    SLICE_X27Y49         FDRE                                         r  v2/v_cnt_reg[7]/C
                         clock pessimism              0.087    21.776    
                         clock uncertainty           -0.084    21.693    
    SLICE_X27Y49         FDRE (Setup_fdre_C_R)       -0.429    21.264    v2/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.264    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                 13.630    

Slack (MET) :             13.760ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.828ns (14.558%)  route 4.860ns (85.442%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 21.689 - 20.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.814     1.816    v2/CLK
    SLICE_X28Y49         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     2.272 f  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          1.807     4.080    v2/h_addr[7]
    SLICE_X26Y49         LUT6 (Prop_lut6_I3_O)        0.124     4.204 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.975     5.178    v2/h_cnt[10]_i_3_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.302 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.080     6.382    v2/v_cnt[10]_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.506 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.998     7.504    v2/v_cnt[10]_i_1_n_0
    SLICE_X25Y49         FDRE                                         r  v2/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.686    21.689    v2/CLK
    SLICE_X25Y49         FDRE                                         r  v2/v_cnt_reg[4]/C
                         clock pessimism              0.087    21.776    
                         clock uncertainty           -0.084    21.693    
    SLICE_X25Y49         FDRE (Setup_fdre_C_R)       -0.429    21.264    v2/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.264    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                 13.760    

Slack (MET) :             13.980ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 0.828ns (15.862%)  route 4.392ns (84.138%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 21.522 - 20.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.814     1.816    v2/CLK
    SLICE_X28Y49         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     2.272 f  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          1.807     4.080    v2/h_addr[7]
    SLICE_X26Y49         LUT6 (Prop_lut6_I3_O)        0.124     4.204 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.975     5.178    v2/h_cnt[10]_i_3_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.302 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.080     6.382    v2/v_cnt[10]_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.506 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.530     7.036    v2/v_cnt[10]_i_1_n_0
    SLICE_X28Y51         FDRE                                         r  v2/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.519    21.522    v2/CLK
    SLICE_X28Y51         FDRE                                         r  v2/v_cnt_reg[6]/C
                         clock pessimism              0.007    21.529    
                         clock uncertainty           -0.084    21.446    
    SLICE_X28Y51         FDRE (Setup_fdre_C_R)       -0.429    21.017    v2/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.017    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                 13.980    

Slack (MET) :             13.985ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 0.828ns (15.875%)  route 4.388ns (84.125%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 21.522 - 20.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.814     1.816    v2/CLK
    SLICE_X28Y49         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     2.272 f  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          1.807     4.080    v2/h_addr[7]
    SLICE_X26Y49         LUT6 (Prop_lut6_I3_O)        0.124     4.204 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.975     5.178    v2/h_cnt[10]_i_3_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.302 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.080     6.382    v2/v_cnt[10]_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.506 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.526     7.032    v2/v_cnt[10]_i_1_n_0
    SLICE_X29Y51         FDRE                                         r  v2/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.519    21.522    v2/CLK
    SLICE_X29Y51         FDRE                                         r  v2/v_cnt_reg[5]/C
                         clock pessimism              0.007    21.529    
                         clock uncertainty           -0.084    21.446    
    SLICE_X29Y51         FDRE (Setup_fdre_C_R)       -0.429    21.017    v2/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.017    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                 13.985    

Slack (MET) :             14.280ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 0.828ns (15.967%)  route 4.358ns (84.033%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 21.688 - 20.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.814     1.816    v2/CLK
    SLICE_X28Y49         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     2.272 f  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          1.807     4.080    v2/h_addr[7]
    SLICE_X26Y49         LUT6 (Prop_lut6_I3_O)        0.124     4.204 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.975     5.178    v2/h_cnt[10]_i_3_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.302 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.080     6.382    v2/v_cnt[10]_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.506 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.496     7.002    v2/v_cnt[10]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  v2/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.685    21.688    v2/CLK
    SLICE_X29Y49         FDRE                                         r  v2/v_cnt_reg[10]/C
                         clock pessimism              0.106    21.794    
                         clock uncertainty           -0.084    21.711    
    SLICE_X29Y49         FDRE (Setup_fdre_C_R)       -0.429    21.282    v2/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         21.282    
                         arrival time                          -7.002    
  -------------------------------------------------------------------
                         slack                                 14.280    

Slack (MET) :             14.280ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 0.828ns (15.967%)  route 4.358ns (84.033%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 21.688 - 20.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.814     1.816    v2/CLK
    SLICE_X28Y49         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     2.272 f  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          1.807     4.080    v2/h_addr[7]
    SLICE_X26Y49         LUT6 (Prop_lut6_I3_O)        0.124     4.204 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.975     5.178    v2/h_cnt[10]_i_3_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.302 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.080     6.382    v2/v_cnt[10]_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.506 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.496     7.002    v2/v_cnt[10]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  v2/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.685    21.688    v2/CLK
    SLICE_X29Y49         FDRE                                         r  v2/v_cnt_reg[8]/C
                         clock pessimism              0.106    21.794    
                         clock uncertainty           -0.084    21.711    
    SLICE_X29Y49         FDRE (Setup_fdre_C_R)       -0.429    21.282    v2/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.282    
                         arrival time                          -7.002    
  -------------------------------------------------------------------
                         slack                                 14.280    

Slack (MET) :             14.280ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 0.828ns (15.967%)  route 4.358ns (84.033%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 21.688 - 20.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.814     1.816    v2/CLK
    SLICE_X28Y49         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     2.272 f  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          1.807     4.080    v2/h_addr[7]
    SLICE_X26Y49         LUT6 (Prop_lut6_I3_O)        0.124     4.204 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.975     5.178    v2/h_cnt[10]_i_3_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.302 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.080     6.382    v2/v_cnt[10]_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.506 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.496     7.002    v2/v_cnt[10]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  v2/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.685    21.688    v2/CLK
    SLICE_X29Y49         FDRE                                         r  v2/v_cnt_reg[9]/C
                         clock pessimism              0.106    21.794    
                         clock uncertainty           -0.084    21.711    
    SLICE_X29Y49         FDRE (Setup_fdre_C_R)       -0.429    21.282    v2/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.282    
                         arrival time                          -7.002    
  -------------------------------------------------------------------
                         slack                                 14.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.192%)  route 0.226ns (54.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.637     0.639    v2/CLK
    SLICE_X29Y49         FDRE                                         r  v2/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     0.780 f  v2/v_cnt_reg[10]/Q
                         net (fo=13, routed)          0.226     1.006    v2/v_addr[10]
    SLICE_X29Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.051 r  v2/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.051    v2/v_cnt[0]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  v2/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.841     0.843    v2/CLK
    SLICE_X29Y50         FDRE                                         r  v2/v_cnt_reg[0]/C
                         clock pessimism             -0.005     0.838    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.091     0.929    v2/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_de_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.525%)  route 0.241ns (56.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.637     0.639    v2/CLK
    SLICE_X29Y49         FDRE                                         r  v2/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     0.780 f  v2/v_cnt_reg[10]/Q
                         net (fo=13, routed)          0.241     1.022    v2/v_addr[10]
    SLICE_X28Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.067 r  v2/v_de_i_1/O
                         net (fo=1, routed)           0.000     1.067    v2/v_de0
    SLICE_X28Y50         FDRE                                         r  v2/v_de_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.841     0.843    v2/CLK
    SLICE_X28Y50         FDRE                                         r  v2/v_de_reg/C
                         clock pessimism             -0.005     0.838    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.092     0.930    v2/v_de_reg
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.167%)  route 0.431ns (69.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.571     0.573    v2/CLK
    SLICE_X29Y50         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  v2/v_cnt_reg[0]/Q
                         net (fo=21, routed)          0.431     1.144    v2/v_addr[0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I1_O)        0.045     1.189 r  v2/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.189    v2/p_0_in__1[2]
    SLICE_X27Y49         FDRE                                         r  v2/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.914     0.916    v2/CLK
    SLICE_X27Y49         FDRE                                         r  v2/v_cnt_reg[2]/C
                         clock pessimism             -0.005     0.911    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.107     1.018    v2/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.167%)  route 0.431ns (69.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.571     0.573    v2/CLK
    SLICE_X29Y50         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  v2/v_cnt_reg[0]/Q
                         net (fo=21, routed)          0.431     1.144    v2/v_addr[0]
    SLICE_X27Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.189 r  v2/v_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.189    v2/p_0_in__1[1]
    SLICE_X27Y49         FDRE                                         r  v2/v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.914     0.916    v2/CLK
    SLICE_X27Y49         FDRE                                         r  v2/v_cnt_reg[1]/C
                         clock pessimism             -0.005     0.911    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.092     1.003    v2/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.637     0.639    v2/CLK
    SLICE_X29Y49         FDRE                                         r  v2/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.128     0.767 r  v2/v_cnt_reg[9]/Q
                         net (fo=17, routed)          0.099     0.866    v2/v_addr[9]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.099     0.965 r  v2/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.000     0.965    v2/p_0_in__1[10]
    SLICE_X29Y49         FDRE                                         r  v2/v_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.912     0.914    v2/CLK
    SLICE_X29Y49         FDRE                                         r  v2/v_cnt_reg[10]/C
                         clock pessimism             -0.274     0.639    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.092     0.731    v2/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.189ns (48.882%)  route 0.198ns (51.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.639     0.641    v2/CLK
    SLICE_X23Y49         FDRE                                         r  v2/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     0.782 r  v2/h_cnt_reg[0]/Q
                         net (fo=9, routed)           0.198     0.980    v2/h_cnt_reg_n_0_[0]
    SLICE_X24Y49         LUT5 (Prop_lut5_I2_O)        0.048     1.028 r  v2/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.028    v2/p_0_in__0[4]
    SLICE_X24Y49         FDRE                                         r  v2/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.914     0.916    v2/CLK
    SLICE_X24Y49         FDRE                                         r  v2/h_cnt_reg[4]/C
                         clock pessimism             -0.237     0.678    
    SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.107     0.785    v2/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.597%)  route 0.161ns (46.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.571     0.573    v2/CLK
    SLICE_X29Y51         FDRE                                         r  v2/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  v2/v_cnt_reg[5]/Q
                         net (fo=13, routed)          0.161     0.875    v2/v_addr[5]
    SLICE_X28Y51         LUT6 (Prop_lut6_I0_O)        0.045     0.920 r  v2/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.920    v2/p_0_in__1[6]
    SLICE_X28Y51         FDRE                                         r  v2/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.841     0.843    v2/CLK
    SLICE_X28Y51         FDRE                                         r  v2/v_cnt_reg[6]/C
                         clock pessimism             -0.257     0.586    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.091     0.677    v2/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.639     0.641    v2/CLK
    SLICE_X23Y49         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     0.782 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.168     0.950    v2/h_cnt_reg_n_0_[1]
    SLICE_X23Y49         LUT3 (Prop_lut3_I0_O)        0.042     0.992 r  v2/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.992    v2/p_0_in__0[2]
    SLICE_X23Y49         FDRE                                         r  v2/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.915     0.917    v2/CLK
    SLICE_X23Y49         FDRE                                         r  v2/h_cnt_reg[2]/C
                         clock pessimism             -0.275     0.641    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.107     0.748    v2/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.788%)  route 0.349ns (65.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.637     0.639    v2/CLK
    SLICE_X29Y49         FDRE                                         r  v2/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  v2/v_cnt_reg[8]/Q
                         net (fo=19, routed)          0.349     1.129    v2/v_addr[8]
    SLICE_X28Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.174 r  v2/vs_i_1/O
                         net (fo=1, routed)           0.000     1.174    v2/vs_i_1_n_0
    SLICE_X28Y52         FDRE                                         r  v2/vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.841     0.843    v2/CLK
    SLICE_X28Y52         FDRE                                         r  v2/vs_reg/C
                         clock pessimism             -0.005     0.838    
    SLICE_X28Y52         FDRE (Hold_fdre_C_D)         0.091     0.929    v2/vs_reg
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.234%)  route 0.473ns (71.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.571     0.573    v2/CLK
    SLICE_X29Y50         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  v2/v_cnt_reg[0]/Q
                         net (fo=21, routed)          0.360     1.073    v2/v_addr[0]
    SLICE_X27Y49         LUT4 (Prop_lut4_I1_O)        0.045     1.118 r  v2/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.113     1.231    v2/p_0_in__1[3]
    SLICE_X27Y49         FDRE                                         r  v2/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.914     0.916    v2/CLK
    SLICE_X27Y49         FDRE                                         r  v2/v_cnt_reg[3]/C
                         clock pessimism             -0.005     0.911    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.070     0.981    v2/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { c2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    c2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X23Y49     v2/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y49     v2/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X23Y49     v2/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X23Y49     v2/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X24Y49     v2/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X24Y49     v2/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X24Y49     v2/h_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y49     v2/h_cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y49     v2/h_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y50     v2/h_de_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y49     v2/v_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y49     v2/v_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y49     v2/v_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y49     v2/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y49     v2/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y49     v2/h_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y49     v2/h_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y49     v2/h_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y49     v2/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y49     v2/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y49     v2/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y49     v2/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y49     v2/h_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y49     v2/h_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y49     v2/h_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y49     v2/h_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y49     v2/h_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y49     v2/h_cnt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    c2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 b4/delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b4/prediv_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 1.396ns (23.350%)  route 4.583ns (76.650%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.638     5.241    b4/clk
    SLICE_X41Y92         FDRE                                         r  b4/delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  b4/delay_reg[12]/Q
                         net (fo=24, routed)          1.261     6.958    b4/delay_reg_n_0_[12]
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.118     7.076 r  b4/prediv[15]_i_67/O
                         net (fo=1, routed)           0.436     7.512    b4/prediv[15]_i_67_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.326     7.838 f  b4/prediv[15]_i_50/O
                         net (fo=1, routed)           0.548     8.386    b4/prediv[15]_i_50_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.510 f  b4/prediv[15]_i_29/O
                         net (fo=1, routed)           0.348     8.857    b4/prediv[15]_i_29_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.981 f  b4/prediv[15]_i_11/O
                         net (fo=1, routed)           0.452     9.433    b4/prediv[15]_i_11_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.557 r  b4/prediv[15]_i_3/O
                         net (fo=1, routed)           0.712    10.269    b4/prediv[15]_i_3_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.393 r  b4/prediv[15]_i_1__0/O
                         net (fo=15, routed)          0.826    11.219    b4/prediv[15]_i_1__0_n_0
    SLICE_X44Y91         FDRE                                         r  b4/prediv_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.514    14.937    b4/clk
    SLICE_X44Y91         FDRE                                         r  b4/prediv_reg[0]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X44Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.955    b4/prediv_reg[0]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 b4/delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b4/prediv_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 1.396ns (23.350%)  route 4.583ns (76.650%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.638     5.241    b4/clk
    SLICE_X41Y92         FDRE                                         r  b4/delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  b4/delay_reg[12]/Q
                         net (fo=24, routed)          1.261     6.958    b4/delay_reg_n_0_[12]
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.118     7.076 r  b4/prediv[15]_i_67/O
                         net (fo=1, routed)           0.436     7.512    b4/prediv[15]_i_67_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.326     7.838 f  b4/prediv[15]_i_50/O
                         net (fo=1, routed)           0.548     8.386    b4/prediv[15]_i_50_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.510 f  b4/prediv[15]_i_29/O
                         net (fo=1, routed)           0.348     8.857    b4/prediv[15]_i_29_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.981 f  b4/prediv[15]_i_11/O
                         net (fo=1, routed)           0.452     9.433    b4/prediv[15]_i_11_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.557 r  b4/prediv[15]_i_3/O
                         net (fo=1, routed)           0.712    10.269    b4/prediv[15]_i_3_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.393 r  b4/prediv[15]_i_1__0/O
                         net (fo=15, routed)          0.826    11.219    b4/prediv[15]_i_1__0_n_0
    SLICE_X44Y91         FDRE                                         r  b4/prediv_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.514    14.937    b4/clk
    SLICE_X44Y91         FDRE                                         r  b4/prediv_reg[6]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X44Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.955    b4/prediv_reg[6]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 b4/delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b4/prediv_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 1.396ns (23.575%)  route 4.525ns (76.425%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.638     5.241    b4/clk
    SLICE_X41Y92         FDRE                                         r  b4/delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  b4/delay_reg[12]/Q
                         net (fo=24, routed)          1.261     6.958    b4/delay_reg_n_0_[12]
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.118     7.076 r  b4/prediv[15]_i_67/O
                         net (fo=1, routed)           0.436     7.512    b4/prediv[15]_i_67_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.326     7.838 f  b4/prediv[15]_i_50/O
                         net (fo=1, routed)           0.548     8.386    b4/prediv[15]_i_50_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.510 f  b4/prediv[15]_i_29/O
                         net (fo=1, routed)           0.348     8.857    b4/prediv[15]_i_29_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.981 f  b4/prediv[15]_i_11/O
                         net (fo=1, routed)           0.452     9.433    b4/prediv[15]_i_11_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.557 r  b4/prediv[15]_i_3/O
                         net (fo=1, routed)           0.712    10.269    b4/prediv[15]_i_3_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.393 r  b4/prediv[15]_i_1__0/O
                         net (fo=15, routed)          0.769    11.162    b4/prediv[15]_i_1__0_n_0
    SLICE_X45Y92         FDSE                                         r  b4/prediv_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.514    14.937    b4/clk
    SLICE_X45Y92         FDSE                                         r  b4/prediv_reg[11]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X45Y92         FDSE (Setup_fdse_C_CE)      -0.205    14.955    b4/prediv_reg[11]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 b4/delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b4/prediv_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 1.396ns (23.575%)  route 4.525ns (76.425%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.638     5.241    b4/clk
    SLICE_X41Y92         FDRE                                         r  b4/delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  b4/delay_reg[12]/Q
                         net (fo=24, routed)          1.261     6.958    b4/delay_reg_n_0_[12]
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.118     7.076 r  b4/prediv[15]_i_67/O
                         net (fo=1, routed)           0.436     7.512    b4/prediv[15]_i_67_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.326     7.838 f  b4/prediv[15]_i_50/O
                         net (fo=1, routed)           0.548     8.386    b4/prediv[15]_i_50_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.510 f  b4/prediv[15]_i_29/O
                         net (fo=1, routed)           0.348     8.857    b4/prediv[15]_i_29_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.981 f  b4/prediv[15]_i_11/O
                         net (fo=1, routed)           0.452     9.433    b4/prediv[15]_i_11_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.557 r  b4/prediv[15]_i_3/O
                         net (fo=1, routed)           0.712    10.269    b4/prediv[15]_i_3_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.393 r  b4/prediv[15]_i_1__0/O
                         net (fo=15, routed)          0.769    11.162    b4/prediv[15]_i_1__0_n_0
    SLICE_X45Y92         FDSE                                         r  b4/prediv_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.514    14.937    b4/clk
    SLICE_X45Y92         FDSE                                         r  b4/prediv_reg[12]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X45Y92         FDSE (Setup_fdse_C_CE)      -0.205    14.955    b4/prediv_reg[12]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 b4/delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b4/prediv_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 1.396ns (23.575%)  route 4.525ns (76.425%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.638     5.241    b4/clk
    SLICE_X41Y92         FDRE                                         r  b4/delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  b4/delay_reg[12]/Q
                         net (fo=24, routed)          1.261     6.958    b4/delay_reg_n_0_[12]
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.118     7.076 r  b4/prediv[15]_i_67/O
                         net (fo=1, routed)           0.436     7.512    b4/prediv[15]_i_67_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.326     7.838 f  b4/prediv[15]_i_50/O
                         net (fo=1, routed)           0.548     8.386    b4/prediv[15]_i_50_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.510 f  b4/prediv[15]_i_29/O
                         net (fo=1, routed)           0.348     8.857    b4/prediv[15]_i_29_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.981 f  b4/prediv[15]_i_11/O
                         net (fo=1, routed)           0.452     9.433    b4/prediv[15]_i_11_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.557 r  b4/prediv[15]_i_3/O
                         net (fo=1, routed)           0.712    10.269    b4/prediv[15]_i_3_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.393 r  b4/prediv[15]_i_1__0/O
                         net (fo=15, routed)          0.769    11.162    b4/prediv[15]_i_1__0_n_0
    SLICE_X45Y92         FDSE                                         r  b4/prediv_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.514    14.937    b4/clk
    SLICE_X45Y92         FDSE                                         r  b4/prediv_reg[13]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X45Y92         FDSE (Setup_fdse_C_CE)      -0.205    14.955    b4/prediv_reg[13]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 b4/delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b4/prediv_reg[14]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 1.396ns (23.575%)  route 4.525ns (76.425%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.638     5.241    b4/clk
    SLICE_X41Y92         FDRE                                         r  b4/delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  b4/delay_reg[12]/Q
                         net (fo=24, routed)          1.261     6.958    b4/delay_reg_n_0_[12]
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.118     7.076 r  b4/prediv[15]_i_67/O
                         net (fo=1, routed)           0.436     7.512    b4/prediv[15]_i_67_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.326     7.838 f  b4/prediv[15]_i_50/O
                         net (fo=1, routed)           0.548     8.386    b4/prediv[15]_i_50_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.510 f  b4/prediv[15]_i_29/O
                         net (fo=1, routed)           0.348     8.857    b4/prediv[15]_i_29_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.981 f  b4/prediv[15]_i_11/O
                         net (fo=1, routed)           0.452     9.433    b4/prediv[15]_i_11_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.557 r  b4/prediv[15]_i_3/O
                         net (fo=1, routed)           0.712    10.269    b4/prediv[15]_i_3_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.393 r  b4/prediv[15]_i_1__0/O
                         net (fo=15, routed)          0.769    11.162    b4/prediv[15]_i_1__0_n_0
    SLICE_X45Y92         FDSE                                         r  b4/prediv_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.514    14.937    b4/clk
    SLICE_X45Y92         FDSE                                         r  b4/prediv_reg[14]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X45Y92         FDSE (Setup_fdse_C_CE)      -0.205    14.955    b4/prediv_reg[14]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 b4/delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b4/prediv_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 1.396ns (23.575%)  route 4.525ns (76.425%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.638     5.241    b4/clk
    SLICE_X41Y92         FDRE                                         r  b4/delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  b4/delay_reg[12]/Q
                         net (fo=24, routed)          1.261     6.958    b4/delay_reg_n_0_[12]
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.118     7.076 r  b4/prediv[15]_i_67/O
                         net (fo=1, routed)           0.436     7.512    b4/prediv[15]_i_67_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.326     7.838 f  b4/prediv[15]_i_50/O
                         net (fo=1, routed)           0.548     8.386    b4/prediv[15]_i_50_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.510 f  b4/prediv[15]_i_29/O
                         net (fo=1, routed)           0.348     8.857    b4/prediv[15]_i_29_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.981 f  b4/prediv[15]_i_11/O
                         net (fo=1, routed)           0.452     9.433    b4/prediv[15]_i_11_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.557 r  b4/prediv[15]_i_3/O
                         net (fo=1, routed)           0.712    10.269    b4/prediv[15]_i_3_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.393 r  b4/prediv[15]_i_1__0/O
                         net (fo=15, routed)          0.769    11.162    b4/prediv[15]_i_1__0_n_0
    SLICE_X45Y92         FDRE                                         r  b4/prediv_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.514    14.937    b4/clk
    SLICE_X45Y92         FDRE                                         r  b4/prediv_reg[15]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X45Y92         FDRE (Setup_fdre_C_CE)      -0.205    14.955    b4/prediv_reg[15]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 b4/delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b4/prediv_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 1.396ns (23.575%)  route 4.525ns (76.425%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.638     5.241    b4/clk
    SLICE_X41Y92         FDRE                                         r  b4/delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  b4/delay_reg[12]/Q
                         net (fo=24, routed)          1.261     6.958    b4/delay_reg_n_0_[12]
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.118     7.076 r  b4/prediv[15]_i_67/O
                         net (fo=1, routed)           0.436     7.512    b4/prediv[15]_i_67_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.326     7.838 f  b4/prediv[15]_i_50/O
                         net (fo=1, routed)           0.548     8.386    b4/prediv[15]_i_50_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.510 f  b4/prediv[15]_i_29/O
                         net (fo=1, routed)           0.348     8.857    b4/prediv[15]_i_29_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.981 f  b4/prediv[15]_i_11/O
                         net (fo=1, routed)           0.452     9.433    b4/prediv[15]_i_11_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.557 r  b4/prediv[15]_i_3/O
                         net (fo=1, routed)           0.712    10.269    b4/prediv[15]_i_3_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.393 r  b4/prediv[15]_i_1__0/O
                         net (fo=15, routed)          0.769    11.162    b4/prediv[15]_i_1__0_n_0
    SLICE_X45Y92         FDRE                                         r  b4/prediv_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.514    14.937    b4/clk
    SLICE_X45Y92         FDRE                                         r  b4/prediv_reg[5]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X45Y92         FDRE (Setup_fdre_C_CE)      -0.205    14.955    b4/prediv_reg[5]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 b4/delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b4/prediv_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 1.396ns (24.113%)  route 4.393ns (75.887%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.638     5.241    b4/clk
    SLICE_X41Y92         FDRE                                         r  b4/delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  b4/delay_reg[12]/Q
                         net (fo=24, routed)          1.261     6.958    b4/delay_reg_n_0_[12]
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.118     7.076 r  b4/prediv[15]_i_67/O
                         net (fo=1, routed)           0.436     7.512    b4/prediv[15]_i_67_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.326     7.838 f  b4/prediv[15]_i_50/O
                         net (fo=1, routed)           0.548     8.386    b4/prediv[15]_i_50_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.510 f  b4/prediv[15]_i_29/O
                         net (fo=1, routed)           0.348     8.857    b4/prediv[15]_i_29_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.981 f  b4/prediv[15]_i_11/O
                         net (fo=1, routed)           0.452     9.433    b4/prediv[15]_i_11_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.557 r  b4/prediv[15]_i_3/O
                         net (fo=1, routed)           0.712    10.269    b4/prediv[15]_i_3_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.393 r  b4/prediv[15]_i_1__0/O
                         net (fo=15, routed)          0.637    11.030    b4/prediv[15]_i_1__0_n_0
    SLICE_X45Y91         FDSE                                         r  b4/prediv_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.514    14.937    b4/clk
    SLICE_X45Y91         FDSE                                         r  b4/prediv_reg[10]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X45Y91         FDSE (Setup_fdse_C_CE)      -0.205    14.955    b4/prediv_reg[10]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 b4/delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b4/prediv_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 1.396ns (24.113%)  route 4.393ns (75.887%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.638     5.241    b4/clk
    SLICE_X41Y92         FDRE                                         r  b4/delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  b4/delay_reg[12]/Q
                         net (fo=24, routed)          1.261     6.958    b4/delay_reg_n_0_[12]
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.118     7.076 r  b4/prediv[15]_i_67/O
                         net (fo=1, routed)           0.436     7.512    b4/prediv[15]_i_67_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.326     7.838 f  b4/prediv[15]_i_50/O
                         net (fo=1, routed)           0.548     8.386    b4/prediv[15]_i_50_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.510 f  b4/prediv[15]_i_29/O
                         net (fo=1, routed)           0.348     8.857    b4/prediv[15]_i_29_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.981 f  b4/prediv[15]_i_11/O
                         net (fo=1, routed)           0.452     9.433    b4/prediv[15]_i_11_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.557 r  b4/prediv[15]_i_3/O
                         net (fo=1, routed)           0.712    10.269    b4/prediv[15]_i_3_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.393 r  b4/prediv[15]_i_1__0/O
                         net (fo=15, routed)          0.637    11.030    b4/prediv[15]_i_1__0_n_0
    SLICE_X45Y91         FDRE                                         r  b4/prediv_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.514    14.937    b4/clk
    SLICE_X45Y91         FDRE                                         r  b4/prediv_reg[1]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X45Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.955    b4/prediv_reg[1]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  3.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 b3/delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.944%)  route 0.171ns (45.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.556     1.475    b3/clk
    SLICE_X50Y79         FDRE                                         r  b3/delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  b3/delay_reg[3]/Q
                         net (fo=7, routed)           0.171     1.811    b3/delay_reg_n_0_[3]
    SLICE_X47Y79         LUT2 (Prop_lut2_I0_O)        0.045     1.856 r  b3/prediv[9]_i_1/O
                         net (fo=1, routed)           0.000     1.856    b3/prediv[9]
    SLICE_X47Y79         FDSE                                         r  b3/prediv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.826     1.991    b3/clk
    SLICE_X47Y79         FDSE                                         r  b3/prediv_reg[9]/C
                         clock pessimism             -0.479     1.511    
    SLICE_X47Y79         FDSE (Hold_fdse_C_D)         0.092     1.603    b3/prediv_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 b5/delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b5/prediv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.229ns (56.242%)  route 0.178ns (43.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.562     1.481    b5/clk
    SLICE_X52Y88         FDRE                                         r  b5/delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.128     1.609 f  b5/delay_reg[7]/Q
                         net (fo=17, routed)          0.178     1.787    b5/delay_reg_n_0_[7]
    SLICE_X54Y89         LUT3 (Prop_lut3_I0_O)        0.101     1.888 r  b5/prediv[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.888    b5/prediv[5]_i_1__0_n_0
    SLICE_X54Y89         FDRE                                         r  b5/prediv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.832     1.997    b5/clk
    SLICE_X54Y89         FDRE                                         r  b5/prediv_reg[5]/C
                         clock pessimism             -0.499     1.497    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.131     1.628    b5/prediv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 d1/a0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/a0/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.558     1.477    d1/a0/clk
    SLICE_X51Y68         FDRE                                         r  d1/a0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  d1/a0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.117     1.736    d1/a0/cnt_reg[7]
    SLICE_X51Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  d1/a0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    d1/a0/cnt_reg[4]_i_1_n_4
    SLICE_X51Y68         FDRE                                         r  d1/a0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.826     1.991    d1/a0/clk
    SLICE_X51Y68         FDRE                                         r  d1/a0/cnt_reg[7]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.105     1.582    d1/a0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 b5/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b5/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.564     1.483    b5/clk
    SLICE_X57Y90         FDRE                                         r  b5/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  b5/cnt_reg[11]/Q
                         net (fo=2, routed)           0.118     1.742    b5/cnt_reg[11]
    SLICE_X57Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  b5/cnt_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.850    b5/cnt_reg[8]_i_1__2_n_4
    SLICE_X57Y90         FDRE                                         r  b5/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.834     1.999    b5/clk
    SLICE_X57Y90         FDRE                                         r  b5/cnt_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X57Y90         FDRE (Hold_fdre_C_D)         0.105     1.588    b5/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 b5/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b5/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.564     1.483    b5/clk
    SLICE_X57Y91         FDRE                                         r  b5/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  b5/cnt_reg[15]/Q
                         net (fo=2, routed)           0.118     1.742    b5/cnt_reg[15]
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  b5/cnt_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.850    b5/cnt_reg[12]_i_1__2_n_4
    SLICE_X57Y91         FDRE                                         r  b5/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.834     1.999    b5/clk
    SLICE_X57Y91         FDRE                                         r  b5/cnt_reg[15]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X57Y91         FDRE (Hold_fdre_C_D)         0.105     1.588    b5/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 b5/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b5/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.563     1.482    b5/clk
    SLICE_X57Y88         FDRE                                         r  b5/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  b5/cnt_reg[3]/Q
                         net (fo=2, routed)           0.118     1.741    b5/cnt_reg[3]
    SLICE_X57Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  b5/cnt_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.849    b5/cnt_reg[0]_i_2__1_n_4
    SLICE_X57Y88         FDRE                                         r  b5/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.833     1.998    b5/clk
    SLICE_X57Y88         FDRE                                         r  b5/cnt_reg[3]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X57Y88         FDRE (Hold_fdre_C_D)         0.105     1.587    b5/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 b6/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b6/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.560     1.479    b6/clk
    SLICE_X53Y84         FDRE                                         r  b6/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  b6/cnt_reg[15]/Q
                         net (fo=2, routed)           0.118     1.738    b6/cnt_reg[15]
    SLICE_X53Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  b6/cnt_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.846    b6/cnt_reg[12]_i_1__3_n_4
    SLICE_X53Y84         FDRE                                         r  b6/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.828     1.993    b6/clk
    SLICE_X53Y84         FDRE                                         r  b6/cnt_reg[15]/C
                         clock pessimism             -0.513     1.479    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.105     1.584    b6/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 d1/a0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/a0/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.557     1.476    d1/a0/clk
    SLICE_X51Y69         FDRE                                         r  d1/a0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  d1/a0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.118     1.735    d1/a0/cnt_reg[11]
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  d1/a0/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    d1/a0/cnt_reg[8]_i_1_n_4
    SLICE_X51Y69         FDRE                                         r  d1/a0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.825     1.990    d1/a0/clk
    SLICE_X51Y69         FDRE                                         r  d1/a0/cnt_reg[11]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X51Y69         FDRE (Hold_fdre_C_D)         0.105     1.581    d1/a0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 b6/beep_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b6/beep_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.561     1.480    b6/clk
    SLICE_X47Y83         FDRE                                         r  b6/beep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.621 f  b6/beep_reg/Q
                         net (fo=2, routed)           0.167     1.789    b6/beep
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  b6/beep_i_1__2/O
                         net (fo=1, routed)           0.000     1.834    b6/beep_i_1__2_n_0
    SLICE_X47Y83         FDRE                                         r  b6/beep_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.830     1.995    b6/clk
    SLICE_X47Y83         FDRE                                         r  b6/beep_reg/C
                         clock pessimism             -0.514     1.480    
    SLICE_X47Y83         FDRE (Hold_fdre_C_D)         0.091     1.571    b6/beep_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 d1/a0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/a0/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.559     1.478    d1/a0/clk
    SLICE_X51Y67         FDRE                                         r  d1/a0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  d1/a0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.739    d1/a0/cnt_reg[3]
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  d1/a0/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    d1/a0/cnt_reg[0]_i_1_n_4
    SLICE_X51Y67         FDRE                                         r  d1/a0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.827     1.992    d1/a0/clk
    SLICE_X51Y67         FDRE                                         r  d1/a0/cnt_reg[3]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X51Y67         FDRE (Hold_fdre_C_D)         0.105     1.583    d1/a0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y28  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y28  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y83  b3/beep_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y91  b5/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y91  b5/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y91  b5/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y91  b5/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y83  b6/beep_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y36  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y80  b3/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y80  b3/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y80  b3/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y36  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y36  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y36  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y78  b3/delay_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y78  b3/delay_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y41   aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y41   aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y41   aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y90  b4/delay_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y92  b4/delay_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.793ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.074ns  (logic 4.899ns (40.574%)  route 7.175ns (59.426%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.817     1.819    v2/CLK
    SLICE_X26Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     2.275 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.432     3.708    v2/h_addr[6]
    SLICE_X27Y49         LUT5 (Prop_lut5_I3_O)        0.152     3.860 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.589     4.448    v2/raddr__0_i_27_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I3_O)        0.326     4.774 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.840     5.614    v2/raddr__0_i_21_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.738 r  v2/raddr__0_i_5/O
                         net (fo=1, routed)           1.084     6.822    v1/A[5]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[5]_P[4])
                                                      3.841    10.663 r  v1/raddr__0/P[4]
                         net (fo=55, routed)          3.231    13.894    aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y24         RAMB36E1                                     r  aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.535    14.957    aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.957    
                         clock uncertainty           -0.182    14.775    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.209    aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                         -13.894    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.262ns  (logic 4.899ns (39.954%)  route 7.363ns (60.046%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.817     1.819    v2/CLK
    SLICE_X26Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     2.275 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.432     3.708    v2/h_addr[6]
    SLICE_X27Y49         LUT5 (Prop_lut5_I3_O)        0.152     3.860 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.589     4.448    v2/raddr__0_i_27_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I3_O)        0.326     4.774 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.840     5.614    v2/raddr__0_i_21_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.738 r  v2/raddr__0_i_5/O
                         net (fo=1, routed)           1.084     6.822    v1/A[5]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[5]_P[6])
                                                      3.841    10.663 r  v1/raddr__0/P[6]
                         net (fo=55, routed)          3.418    14.081    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y8          RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.769    15.192    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.192    
                         clock uncertainty           -0.182    15.009    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.443    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                         -14.081    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.082ns  (logic 4.899ns (40.547%)  route 7.183ns (59.453%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.817     1.819    v2/CLK
    SLICE_X26Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     2.275 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.432     3.708    v2/h_addr[6]
    SLICE_X27Y49         LUT5 (Prop_lut5_I3_O)        0.152     3.860 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.589     4.448    v2/raddr__0_i_27_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I3_O)        0.326     4.774 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.840     5.614    v2/raddr__0_i_21_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.738 r  v2/raddr__0_i_5/O
                         net (fo=1, routed)           1.084     6.822    v1/A[5]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[5]_P[4])
                                                      3.841    10.663 r  v1/raddr__0/P[4]
                         net (fo=55, routed)          3.239    13.902    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y15         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.626    15.048    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.048    
                         clock uncertainty           -0.182    14.866    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.300    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -13.902    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.087ns  (logic 4.899ns (40.533%)  route 7.188ns (59.467%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.063ns = ( 15.063 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.817     1.819    v2/CLK
    SLICE_X26Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     2.275 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.432     3.708    v2/h_addr[6]
    SLICE_X27Y49         LUT5 (Prop_lut5_I3_O)        0.152     3.860 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.589     4.448    v2/raddr__0_i_27_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I3_O)        0.326     4.774 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.840     5.614    v2/raddr__0_i_21_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.738 r  v2/raddr__0_i_5/O
                         net (fo=1, routed)           1.084     6.822    v1/A[5]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[5]_P[8])
                                                      3.841    10.663 r  v1/raddr__0/P[8]
                         net (fo=55, routed)          3.243    13.906    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y12         RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.641    15.063    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.063    
                         clock uncertainty           -0.182    14.881    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.315    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -13.906    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.197ns  (logic 4.899ns (40.167%)  route 7.298ns (59.833%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.817     1.819    v2/CLK
    SLICE_X26Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     2.275 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.432     3.708    v2/h_addr[6]
    SLICE_X27Y49         LUT5 (Prop_lut5_I3_O)        0.152     3.860 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.589     4.448    v2/raddr__0_i_27_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I3_O)        0.326     4.774 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.840     5.614    v2/raddr__0_i_21_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.738 r  v2/raddr__0_i_5/O
                         net (fo=1, routed)           1.084     6.822    v1/A[5]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[5]_P[4])
                                                      3.841    10.663 r  v1/raddr__0/P[4]
                         net (fo=55, routed)          3.353    14.016    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y6          RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.762    15.185    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.185    
                         clock uncertainty           -0.182    15.002    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.436    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.436    
                         arrival time                         -14.016    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.965ns  (logic 4.899ns (40.943%)  route 7.066ns (59.057%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.817     1.819    v2/CLK
    SLICE_X26Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     2.275 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.432     3.708    v2/h_addr[6]
    SLICE_X27Y49         LUT5 (Prop_lut5_I3_O)        0.152     3.860 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.589     4.448    v2/raddr__0_i_27_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I3_O)        0.326     4.774 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.840     5.614    v2/raddr__0_i_21_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.738 r  v2/raddr__0_i_5/O
                         net (fo=1, routed)           1.084     6.822    v1/A[5]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.841    10.663 r  v1/raddr__0/P[2]
                         net (fo=55, routed)          3.122    13.785    aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y24         RAMB36E1                                     r  aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.535    14.957    aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.957    
                         clock uncertainty           -0.182    14.775    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.209    aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.064ns  (logic 4.899ns (40.610%)  route 7.165ns (59.390%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 15.058 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.817     1.819    v2/CLK
    SLICE_X26Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     2.275 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.432     3.708    v2/h_addr[6]
    SLICE_X27Y49         LUT5 (Prop_lut5_I3_O)        0.152     3.860 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.589     4.448    v2/raddr__0_i_27_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I3_O)        0.326     4.774 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.840     5.614    v2/raddr__0_i_21_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.738 r  v2/raddr__0_i_5/O
                         net (fo=1, routed)           1.084     6.822    v1/A[5]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[5]_P[5])
                                                      3.841    10.663 r  v1/raddr__0/P[5]
                         net (fo=55, routed)          3.220    13.883    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y13         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.636    15.058    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.058    
                         clock uncertainty           -0.182    14.876    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.310    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -13.883    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.976ns  (logic 4.899ns (40.908%)  route 7.077ns (59.092%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.817     1.819    v2/CLK
    SLICE_X26Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     2.275 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.432     3.708    v2/h_addr[6]
    SLICE_X27Y49         LUT5 (Prop_lut5_I3_O)        0.152     3.860 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.589     4.448    v2/raddr__0_i_27_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I3_O)        0.326     4.774 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.840     5.614    v2/raddr__0_i_21_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.738 r  v2/raddr__0_i_5/O
                         net (fo=1, routed)           1.084     6.822    v1/A[5]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[5]_P[6])
                                                      3.841    10.663 r  v1/raddr__0/P[6]
                         net (fo=55, routed)          3.132    13.795    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y17         RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.551    14.973    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.973    
                         clock uncertainty           -0.182    14.791    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.225    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -13.795    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.051ns  (logic 4.899ns (40.652%)  route 7.152ns (59.348%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.817     1.819    v2/CLK
    SLICE_X26Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     2.275 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.432     3.708    v2/h_addr[6]
    SLICE_X27Y49         LUT5 (Prop_lut5_I3_O)        0.152     3.860 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.589     4.448    v2/raddr__0_i_27_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I3_O)        0.326     4.774 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.840     5.614    v2/raddr__0_i_21_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.738 r  v2/raddr__0_i_5/O
                         net (fo=1, routed)           1.084     6.822    v1/A[5]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[5]_P[8])
                                                      3.841    10.663 r  v1/raddr__0/P[8]
                         net (fo=55, routed)          3.208    13.871    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y14         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.631    15.053    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.053    
                         clock uncertainty           -0.182    14.871    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.305    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                         -13.871    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.051ns  (logic 4.899ns (40.652%)  route 7.152ns (59.348%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.817     1.819    v2/CLK
    SLICE_X26Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     2.275 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.432     3.708    v2/h_addr[6]
    SLICE_X27Y49         LUT5 (Prop_lut5_I3_O)        0.152     3.860 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.589     4.448    v2/raddr__0_i_27_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I3_O)        0.326     4.774 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.840     5.614    v2/raddr__0_i_21_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.738 r  v2/raddr__0_i_5/O
                         net (fo=1, routed)           1.084     6.822    v1/A[5]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[5]_P[1])
                                                      3.841    10.663 r  v1/raddr__0/P[1]
                         net (fo=55, routed)          3.207    13.870    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y16         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.631    15.053    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.053    
                         clock uncertainty           -0.182    14.871    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    14.305    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                         -13.870    
  -------------------------------------------------------------------
                         slack                                  0.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.795ns (30.295%)  route 1.829ns (69.705%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.571     0.573    v2/CLK
    SLICE_X28Y51         FDRE                                         r  v2/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  v2/v_cnt_reg[6]/Q
                         net (fo=20, routed)          0.522     1.235    v2/v_addr[6]
    SLICE_X14Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.280 r  v2/raddr__0_i_3/O
                         net (fo=1, routed)           0.365     1.645    v1/A[7]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      0.609     2.254 r  v1/raddr__0/P[11]
                         net (fo=60, routed)          0.943     3.197    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y23         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.873     2.038    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.038    
                         clock uncertainty            0.182     2.220    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.403    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.795ns (30.183%)  route 1.839ns (69.817%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.571     0.573    v2/CLK
    SLICE_X28Y51         FDRE                                         r  v2/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  v2/v_cnt_reg[6]/Q
                         net (fo=20, routed)          0.522     1.235    v2/v_addr[6]
    SLICE_X14Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.280 r  v2/raddr__0_i_3/O
                         net (fo=1, routed)           0.365     1.645    v1/A[7]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      0.609     2.254 r  v1/raddr__0/P[5]
                         net (fo=55, routed)          0.952     3.207    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y23         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.873     2.038    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.038    
                         clock uncertainty            0.182     2.220    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.403    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.795ns (30.066%)  route 1.849ns (69.934%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.571     0.573    v2/CLK
    SLICE_X28Y51         FDRE                                         r  v2/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  v2/v_cnt_reg[6]/Q
                         net (fo=20, routed)          0.522     1.235    v2/v_addr[6]
    SLICE_X14Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.280 r  v2/raddr__0_i_3/O
                         net (fo=1, routed)           0.365     1.645    v1/A[7]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[7]_P[7])
                                                      0.609     2.254 r  v1/raddr__0/P[7]
                         net (fo=55, routed)          0.963     3.217    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y17         RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.879     2.044    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.044    
                         clock uncertainty            0.182     2.227    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.410    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.795ns (30.121%)  route 1.844ns (69.879%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.571     0.573    v2/CLK
    SLICE_X28Y51         FDRE                                         r  v2/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  v2/v_cnt_reg[6]/Q
                         net (fo=20, routed)          0.522     1.235    v2/v_addr[6]
    SLICE_X14Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.280 r  v2/raddr__0_i_3/O
                         net (fo=1, routed)           0.365     1.645    v1/A[7]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      0.609     2.254 r  v1/raddr__0/P[3]
                         net (fo=55, routed)          0.958     3.212    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y23         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.873     2.038    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.038    
                         clock uncertainty            0.182     2.220    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.403    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 1.174ns (23.699%)  route 3.780ns (76.301%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        3.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.291ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.686     1.689    v2/CLK
    SLICE_X24Y49         FDRE                                         r  v2/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.367     2.056 r  v2/h_cnt_reg[3]/Q
                         net (fo=22, routed)          0.666     2.722    v2/h_addr[3]
    SLICE_X21Y49         LUT3 (Prop_lut3_I2_O)        0.100     2.822 r  v2/raddr__0_i_18/O
                         net (fo=1, routed)           1.463     4.285    v1/C[2]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[2]_P[4])
                                                      0.707     4.992 r  v1/raddr__0/P[4]
                         net (fo=55, routed)          1.651     6.643    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y20         RAMB18E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.689     5.291    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.291    
                         clock uncertainty            0.182     5.473    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.360     5.833    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.833    
                         arrival time                           6.643    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 1.174ns (23.699%)  route 3.780ns (76.301%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        3.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.291ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.686     1.689    v2/CLK
    SLICE_X24Y49         FDRE                                         r  v2/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.367     2.056 r  v2/h_cnt_reg[3]/Q
                         net (fo=22, routed)          0.666     2.722    v2/h_addr[3]
    SLICE_X21Y49         LUT3 (Prop_lut3_I2_O)        0.100     2.822 r  v2/raddr__0_i_18/O
                         net (fo=1, routed)           1.463     4.285    v1/C[2]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[2]_P[4])
                                                      0.707     4.992 r  v1/raddr__0/P[4]
                         net (fo=55, routed)          1.651     6.643    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y21         RAMB18E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.689     5.291    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X0Y21         RAMB18E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.291    
                         clock uncertainty            0.182     5.473    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.360     5.833    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.833    
                         arrival time                           6.643    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.795ns (29.914%)  route 1.863ns (70.086%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.571     0.573    v2/CLK
    SLICE_X28Y51         FDRE                                         r  v2/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  v2/v_cnt_reg[6]/Q
                         net (fo=20, routed)          0.522     1.235    v2/v_addr[6]
    SLICE_X14Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.280 r  v2/raddr__0_i_3/O
                         net (fo=1, routed)           0.365     1.645    v1/A[7]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[7]_P[4])
                                                      0.609     2.254 r  v1/raddr__0/P[4]
                         net (fo=55, routed)          0.976     3.230    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y16         RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.874     2.039    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.039    
                         clock uncertainty            0.182     2.222    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.405    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.795ns (29.852%)  route 1.868ns (70.148%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.571     0.573    v2/CLK
    SLICE_X28Y51         FDRE                                         r  v2/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  v2/v_cnt_reg[6]/Q
                         net (fo=20, routed)          0.522     1.235    v2/v_addr[6]
    SLICE_X14Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.280 r  v2/raddr__0_i_3/O
                         net (fo=1, routed)           0.365     1.645    v1/A[7]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      0.609     2.254 r  v1/raddr__0/P[6]
                         net (fo=55, routed)          0.981     3.236    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y22         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.877     2.042    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.042    
                         clock uncertainty            0.182     2.224    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.407    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.795ns (29.704%)  route 1.881ns (70.296%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.571     0.573    v2/CLK
    SLICE_X28Y51         FDRE                                         r  v2/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  v2/v_cnt_reg[6]/Q
                         net (fo=20, routed)          0.522     1.235    v2/v_addr[6]
    SLICE_X14Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.280 r  v2/raddr__0_i_3/O
                         net (fo=1, routed)           0.365     1.645    v1/A[7]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[7]_P[9])
                                                      0.609     2.254 r  v1/raddr__0/P[9]
                         net (fo=55, routed)          0.995     3.249    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y19         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.889     2.054    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.182     2.237    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.420    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.795ns (29.782%)  route 1.874ns (70.218%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        1.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.571     0.573    v2/CLK
    SLICE_X28Y51         FDRE                                         r  v2/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  v2/v_cnt_reg[6]/Q
                         net (fo=20, routed)          0.522     1.235    v2/v_addr[6]
    SLICE_X14Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.280 r  v2/raddr__0_i_3/O
                         net (fo=1, routed)           0.365     1.645    v1/A[7]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[7]_P[9])
                                                      0.609     2.254 r  v1/raddr__0/P[9]
                         net (fo=55, routed)          0.988     3.242    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y20         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.882     2.047    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.047    
                         clock uncertainty            0.182     2.229    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.412    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           3.242    
  -------------------------------------------------------------------
                         slack                                  0.830    





