Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun 30 00:00:52 2024
| Host         : fabrizio-laptop running 64-bit major release  (build 9200)
| Command      : report_methodology -file ImageElaborationSystem_methodology_drc_routed.rpt -pb ImageElaborationSystem_methodology_drc_routed.pb -rpx ImageElaborationSystem_methodology_drc_routed.rpx
| Design       : ImageElaborationSystem
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 16
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 16         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on a_rst_n relative to clock(s) IE_FO_CC_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on alpha[0] relative to clock(s) IE_FO_CC_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on alpha[1] relative to clock(s) IE_FO_CC_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on alpha[2] relative to clock(s) IE_FO_CC_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on fo[0] relative to clock(s) IE_FO_CC_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on fo[10] relative to clock(s) IE_FO_CC_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on fo[11] relative to clock(s) IE_FO_CC_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on fo[1] relative to clock(s) IE_FO_CC_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on fo[2] relative to clock(s) IE_FO_CC_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on fo[3] relative to clock(s) IE_FO_CC_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on fo[4] relative to clock(s) IE_FO_CC_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on fo[5] relative to clock(s) IE_FO_CC_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on fo[6] relative to clock(s) IE_FO_CC_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on fo[7] relative to clock(s) IE_FO_CC_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on fo[8] relative to clock(s) IE_FO_CC_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on fo[9] relative to clock(s) IE_FO_CC_clk
Related violations: <none>


