*AMSD Control file for AMSD+Ultrasim

include "soc_top_power_gated.scs"
include "acf.scs"

amsd {
        portmap subckt=soc_top  refformat=vhdl reffile=soc_top.vhd
        config cell=soc_top use=spice
        ce name=worklib.std_logic2e dir=input type=std_logic genericmap="vsup 0.35" cell=soc_top
        ce name=worklib.e2std_logic dir=out type=std_logic genericmap="vsup 0.35" cell=soc_top
}
