0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sim_1/imports/Downloads/simTemplate.v,1642715279,systemVerilog,,C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sim_1/new/OTTER_SIM.sv,,testALU,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sim_1/new/OTTER_SIM.sv,1646109099,systemVerilog,,,,OTTER_SIM,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sim_1/new/simCuDecoder.sv,1643753700,systemVerilog,,C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sim_1/new/testReg.sv,,simCuDecoder,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sim_1/new/testPC.sv,1642716249,systemVerilog,,C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sim_1/imports/Downloads/simTemplate.v,,testPC,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sim_1/new/testReg.sv,1643662806,systemVerilog,,C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sim_1/new/testPC.sv,,testReg,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Downloads/CSR_v1_02.sv,1645511162,systemVerilog,,C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sim_1/new/simCuDecoder.sv,,CSR,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Downloads/otter_memory.sv,1646108318,systemVerilog,,C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/new/OTTER_MCU.sv,,OTTER_mem_byte,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Downloads/spi_master.v,1646117724,verilog,,,,spi_master,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/BCD.sv,1644216896,systemVerilog,,C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/SevSegDisp.sv,,BCD,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/CLK_DIV_FS.v,1644822437,verilog,,,,clk_div,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/CathodeDriver.sv,1644216896,systemVerilog,,C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/OTTER_Wrapper.sv,,CathodeDriver,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/OTTER_Wrapper.sv,1646118299,systemVerilog,,C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Downloads/CSR_v1_02.sv,,OTTER_Wrapper,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/SevSegDisp.sv,1644216896,systemVerilog,,C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/CathodeDriver.sv,,SevSegDisp,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/debounce_one_shot.sv,1644216896,systemVerilog,,C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/BCD.sv,,debounce_one_shot,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/justf/Documents/BubbleSortFullProj/BubbleSort.srcs/sources_1/new/Mux4_1.sv,1641872002,systemVerilog,,C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/new/ProgramCounter.sv,,Mux4_1,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/justf/Downloads/Mux2_1.sv,1638416229,systemVerilog,,C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/justf/Documents/BubbleSortFullProj/BubbleSort.srcs/sources_1/new/Mux4_1.sv,,Mux2_1,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/new/FreqGen.sv,1638417010,systemVerilog,,C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sim_1/new/simCuDecoder.sv,,FreqGen,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/new/ALU.sv,1642565399,systemVerilog,,C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/new/BranchCondGen.sv,,ALU,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/new/BranchCondGen.sv,1643679685,systemVerilog,,C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/new/CU_Decoder.sv,,BranchCondGen,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/new/CU_Decoder.sv,1645516524,systemVerilog,,C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/new/ImmedGen.sv,,CU_Decoder,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/new/ControlFSM.sv,1645513870,systemVerilog,,C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/justf/Downloads/Mux2_1.sv,,ControlFSM,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/new/ImmedGen.sv,1644219318,systemVerilog,,C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/new/ControlFSM.sv,,ImmedTargetGen,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/new/OTTER_MCU.sv,1645514215,systemVerilog,,,,OTTER_MCU,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/new/ProgramCounter.sv,1645514993,systemVerilog,,C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/new/RegFile.sv,,ProgramCounter,,uvm,,,,,,
C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/new/RegFile.sv,1644531404,systemVerilog,,C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Downloads/otter_memory.sv,,RegFile,,uvm,,,,,,
