x submit to cit for PO
x first submission to Beta Layout
x update PCB and resubmit after errors found from Betalayout
(A) Follow up with Betalayout