# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ep16_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Demom/Documents/eP16/uart16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:55 on Dec 31,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Demom/Documents/eP16/uart16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity uart
# -- Compiling architecture behavioral of uart
# End time: 12:48:55 on Dec 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Demom/Documents/eP16/gpio16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:55 on Dec 31,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Demom/Documents/eP16/gpio16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity gpio
# -- Compiling architecture behavioral of gpio
# End time: 12:48:56 on Dec 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Demom/Documents/eP16/ep16_chip.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:56 on Dec 31,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Demom/Documents/eP16/ep16_chip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ep16_chip
# -- Compiling architecture behavioral of ep16_chip
# End time: 12:48:56 on Dec 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Demom/Documents/eP16/ep16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:56 on Dec 31,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Demom/Documents/eP16/ep16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ep16
# -- Compiling architecture behavioral of ep16
# End time: 12:48:56 on Dec 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Demom/Documents/eP16/ep16_ram.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:56 on Dec 31,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Demom/Documents/eP16/ep16_ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ep16_ram
# -- Compiling architecture SYN of ep16_ram
# End time: 12:48:56 on Dec 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.ep16_chip
# vsim work.ep16_chip 
# Start time: 12:49:01 on Dec 31,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ep16_chip(behavioral)
# Loading work.ep16(behavioral)
# Loading work.uart(behavioral)
# Loading altera_mf.altera_mf_components
# Loading work.ep16_ram(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.gpio(behavioral)
add wave -position end  sim:/ep16_chip/aclk
add wave -position end  sim:/ep16_chip/arst
add wave -position end  sim:/ep16_chip/uart_i
add wave -position end  sim:/ep16_chip/uart_o
add wave -position end  sim:/ep16_chip/acknowledge_o
add wave -position end  sim:/ep16_chip/ioport
add wave -position end  sim:/ep16_chip/memory_data_o
add wave -position end  sim:/ep16_chip/memory_data_i
add wave -position end  sim:/ep16_chip/memory_addr
add wave -position end  sim:/ep16_chip/uart1/clk_i
add wave -position end  sim:/ep16_chip/uart1/rst_i
add wave -position end  sim:/ep16_chip/uart1/ce_i
add wave -position end  sim:/ep16_chip/uart1/read_i
add wave -position end  sim:/ep16_chip/uart1/write_i
add wave -position end  sim:/ep16_chip/uart1/addr_i
add wave -position end  sim:/ep16_chip/uart1/data_i
add wave -position end  sim:/ep16_chip/uart1/data_o
force -freeze sim:/ep16_chip/aclk 1 0, 0 {5 ps} -r 10
force -freeze sim:/ep16_chip/arst 0 0
force -freeze sim:/ep16_chip/uart_i 1 0
run 40
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ep16_chip
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ep16_chip
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ep16_chip
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ep16_chip
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ep16_chip/cpu1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ep16_chip/cpu1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ep16_chip/cpu1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ep16_chip/cpu1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ep16_chip/cpu1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ep16_chip/cpu1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ep16_chip
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ep16_chip
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ep16_chip/cpu1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ep16_chip/cpu1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ep16_chip/cpu1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /ep16_chip/cpu1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ep16_chip/cpu1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ep16_chip
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /ep16_chip
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ep16_chip
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ep16_chip
force -freeze sim:/ep16_chip/arst 1 0
run 1000
run 1000
run 1000
run 1000
run 1000
run 1000
run 1000
run 1000
run 1000
run 1000
run 1000
run 1000
run 1000
run 1000
run 1000
run 1000
run 1000

run 1000

run 1000
run 100000
run 100000
run 100000
run 100000
run 100000
run 100000
run 100000
run 100000
run 100000
run 100000
# End time: 12:51:51 on Dec 31,2020, Elapsed time: 0:02:50
# Errors: 0, Warnings: 21
