<html>
<head>
<title>readUSBWireData.v</title>
<link rel="stylesheet" href="./../../../css/hde.css">
<meta name="Author" content="Steve, Base2Designs">
<meta name="Generator" content="Active-HDL, Version 6.3.1444, Expiration Date: September 30, 2004\n\nCopyright © ALDEC, Inc. All rights reserved.">
</head>
<body>
<pre>
<span id=t_com>//////////////////////////////////////////////////////////////////////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// readUSBWireData.v                                            ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// This file is part of the usbhostslave opencores effort.</span>
<span id=t_com>//// &lt;http://www.opencores.org/cores//&gt;                           ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// Module Description:                                          ////</span>
<span id=t_com>//// </span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// To Do:                                                       ////</span>
<span id=t_com>//// </span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// Author(s):                                                   ////</span>
<span id=t_com>//// - Steve Fielding, sfielding@base2designs.com                 ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//////////////////////////////////////////////////////////////////////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// Copyright (C) 2004 Steve Fielding and OPENCORES.ORG          ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// This source file may be used and distributed without         ////</span>
<span id=t_com>//// restriction provided that this copyright statement is not    ////</span>
<span id=t_com>//// removed from the file and that any derivative work contains  ////</span>
<span id=t_com>//// the original copyright notice and the associated disclaimer. ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// This source file is free software; you can redistribute it   ////</span>
<span id=t_com>//// and/or modify it under the terms of the GNU Lesser General   ////</span>
<span id=t_com>//// Public License as published by the Free Software Foundation; ////</span>
<span id=t_com>//// either version 2.1 of the License, or (at your option) any   ////</span>
<span id=t_com>//// later version.                                               ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// This source is distributed in the hope that it will be       ////</span>
<span id=t_com>//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////</span>
<span id=t_com>//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////</span>
<span id=t_com>//// PURPOSE. See the GNU Lesser General Public License for more  ////</span>
<span id=t_com>//// details.                                                     ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// You should have received a copy of the GNU Lesser General    ////</span>
<span id=t_com>//// Public License along with this source; if not, download it   ////</span>
<span id=t_com>//// from &lt;http://www.opencores.org/lgpl.shtml&gt;                   ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//////////////////////////////////////////////////////////////////////</span>
<span id=t_com>//</span>
<span id=t_com>// $Id: index.htm,v 1.1.1.1 2004-10-11 03:59:39 sfielding Exp $</span>
<span id=t_com>//</span>
<span id=t_com>// CVS Revision History</span>
<span id=t_com>//</span>
<span id=t_com>// $Log: not supported by cvs2svn $</span>
<span id=t_com>//</span>

<span id=t_dir>`timescale</span> <span id=t_cns>1</span><span id=t_idt>ns</span> / <span id=t_cns>1</span><span id=t_idt>ps</span>
<span id=t_dir>`include</span> <span id=t_cns>"usbSerialInterfaceEngine_h.v"</span>

<span id=t_kwd>module</span> <span id=t_idt>readUSBWireData</span> (<span id=t_idt>RxBitsIn</span>, <span id=t_idt>RxDataInTick</span>, <span id=t_idt>RxBitsOut</span>, <span id=t_idt>SIERxRdyIn</span>, <span id=t_idt>SIERxWEn</span>, <span id=t_idt>fullSpeedRate</span>, <span id=t_idt>disableWireRead</span>, <span id=t_idt>clk</span>, <span id=t_idt>rst</span>);
<span id=t_kwd>input</span>   [<span id=t_cns>1</span>:<span id=t_cns>0</span>] <span id=t_idt>RxBitsIn</span>;
<span id=t_kwd>output</span>  <span id=t_idt>RxDataInTick</span>;
<span id=t_kwd>input</span>   <span id=t_idt>SIERxRdyIn</span>;
<span id=t_kwd>input</span>   <span id=t_idt>clk</span>;
<span id=t_kwd>input</span>   <span id=t_idt>fullSpeedRate</span>;
<span id=t_kwd>input</span>   <span id=t_idt>rst</span>;
<span id=t_kwd>input</span>   <span id=t_idt>disableWireRead</span>;
<span id=t_kwd>output</span>  [<span id=t_cns>1</span>:<span id=t_cns>0</span>] <span id=t_idt>RxBitsOut</span>;
<span id=t_kwd>output</span>  <span id=t_idt>SIERxWEn</span>;

<span id=t_kwd>wire</span>   [<span id=t_cns>1</span>:<span id=t_cns>0</span>] <span id=t_idt>RxBitsIn</span>;
<span id=t_kwd>reg</span>    <span id=t_idt>RxDataInTick</span>;
<span id=t_kwd>wire</span>   <span id=t_idt>SIERxRdyIn</span>;
<span id=t_kwd>wire</span>   <span id=t_idt>clk</span>;
<span id=t_kwd>wire</span>   <span id=t_idt>fullSpeedRate</span>;
<span id=t_kwd>wire</span>   <span id=t_idt>rst</span>;
<span id=t_kwd>reg</span>    [<span id=t_cns>1</span>:<span id=t_cns>0</span>] <span id=t_idt>RxBitsOut</span>;
<span id=t_kwd>reg</span>    <span id=t_idt>SIERxWEn</span>;

<span id=t_com>// local registers</span>
<span id=t_kwd>reg</span>  [<span id=t_cns>1</span>:<span id=t_cns>0</span>]<span id=t_idt>buffer0</span>;
<span id=t_kwd>reg</span>  [<span id=t_cns>1</span>:<span id=t_cns>0</span>]<span id=t_idt>buffer1</span>;
<span id=t_kwd>reg</span>  [<span id=t_cns>1</span>:<span id=t_cns>0</span>]<span id=t_idt>buffer2</span>;
<span id=t_kwd>reg</span>  [<span id=t_cns>1</span>:<span id=t_cns>0</span>]<span id=t_idt>buffer3</span>;
<span id=t_kwd>reg</span>  [<span id=t_cns>2</span>:<span id=t_cns>0</span>]<span id=t_idt>bufferCnt</span>;
<span id=t_kwd>reg</span>  [<span id=t_cns>1</span>:<span id=t_cns>0</span>]<span id=t_idt>bufferInIndex</span>;
<span id=t_kwd>reg</span>  [<span id=t_cns>1</span>:<span id=t_cns>0</span>]<span id=t_idt>bufferOutIndex</span>;
<span id=t_kwd>reg</span> <span id=t_idt>decBufferCnt</span>;
<span id=t_kwd>reg</span>  [<span id=t_cns>4</span>:<span id=t_cns>0</span>]<span id=t_idt>i</span>;
<span id=t_kwd>reg</span> <span id=t_idt>incBufferCnt</span>;
<span id=t_kwd>reg</span>  [<span id=t_cns>1</span>:<span id=t_cns>0</span>]<span id=t_idt>oldRxBitsIn</span>;

<span id=t_com>// buffer output state machine state codes:</span>
<span id=t_dir>`define</span> <span id=t_idt>WAIT_BUFFER_NOT_EMPTY</span> <span id=t_cns>2'b00</span>
<span id=t_dir>`define</span> <span id=t_idt>WAIT_SIE_RX_READY</span> <span id=t_cns>2'b01</span>
<span id=t_dir>`define</span> <span id=t_idt>SIE_RX_WRITE</span> <span id=t_cns>2'b10</span>

<span id=t_kwd>reg</span> [<span id=t_cns>1</span>:<span id=t_cns>0</span>] <span id=t_idt>bufferOutStMachCurrState</span>;


<span id=t_kwd>always</span> @(<span id=t_kwd>posedge</span> <span id=t_idt>clk</span>) <span id=t_kwd>begin</span>
  <span id=t_kwd>if</span> (<span id=t_idt>rst</span> == <span id=t_cns>1'b1</span>)
  <span id=t_kwd>begin</span>
    <span id=t_idt>bufferCnt</span> &lt;= <span id=t_cns>3'b000</span>;
  <span id=t_kwd>end</span>
  <span id=t_kwd>else</span> <span id=t_kwd>begin</span>
    <span id=t_kwd>if</span> (<span id=t_idt>incBufferCnt</span> == <span id=t_cns>1'b1</span> &amp;&amp; <span id=t_idt>decBufferCnt</span> == <span id=t_cns>1'b0</span>)
      <span id=t_idt>bufferCnt</span> &lt;= <span id=t_idt>bufferCnt</span> + <span id=t_cns>1'b1</span>;
    <span id=t_kwd>else</span> <span id=t_kwd>if</span> (<span id=t_idt>incBufferCnt</span> == <span id=t_cns>1'b0</span> &amp;&amp; <span id=t_idt>decBufferCnt</span> == <span id=t_cns>1'b1</span>)
      <span id=t_idt>bufferCnt</span> &lt;= <span id=t_idt>bufferCnt</span> - <span id=t_cns>1'b1</span>;
  <span id=t_kwd>end</span>
<span id=t_kwd>end</span>



<span id=t_com>//Perform line rate clock recovery</span>
<span id=t_com>//Recover the wire data, and store data to buffer</span>
<span id=t_kwd>always</span> @(<span id=t_kwd>posedge</span> <span id=t_idt>clk</span>) <span id=t_kwd>begin</span>
  <span id=t_kwd>if</span> (<span id=t_idt>rst</span> == <span id=t_cns>1'b1</span>)
  <span id=t_kwd>begin</span>
    <span id=t_idt>i</span> &lt;= <span id=t_cns>5'b00000</span>;
    <span id=t_idt>incBufferCnt</span> &lt;= <span id=t_cns>1'b0</span>;
   <span id=t_idt>bufferInIndex</span> &lt;= <span id=t_cns>2'b00</span>;
   <span id=t_idt>buffer0</span> &lt;= <span id=t_cns>2'b00</span>;
   <span id=t_idt>buffer1</span> &lt;= <span id=t_cns>2'b00</span>;
   <span id=t_idt>buffer2</span> &lt;= <span id=t_cns>2'b00</span>;
   <span id=t_idt>buffer3</span> &lt;= <span id=t_cns>2'b00</span>;
    <span id=t_idt>RxDataInTick</span> &lt;= <span id=t_cns>1'b0</span>;
  <span id=t_kwd>end</span>
  <span id=t_kwd>else</span> <span id=t_kwd>begin</span>
    <span id=t_idt>incBufferCnt</span> &lt;= <span id=t_cns>1'b0</span>;         <span id=t_com>//default value</span>
    <span id=t_idt>oldRxBitsIn</span> &lt;= <span id=t_idt>RxBitsIn</span>;
    <span id=t_kwd>if</span> (<span id=t_idt>oldRxBitsIn</span> != <span id=t_idt>RxBitsIn</span>)  <span id=t_com>//if edge detected then</span>
     <span id=t_idt>i</span> &lt;= <span id=t_cns>5'b00000</span>;              <span id=t_com>//reset the counter</span>
    <span id=t_kwd>else</span>
     <span id=t_idt>i</span> &lt;= <span id=t_idt>i</span> + <span id=t_cns>1'b1</span>;
    <span id=t_kwd>if</span> ( (<span id=t_idt>fullSpeedRate</span> == <span id=t_cns>1'b1</span> &amp;&amp; <span id=t_idt>i</span>[<span id=t_cns>1</span>:<span id=t_cns>0</span>] == <span id=t_cns>2'b10</span>) || (<span id=t_idt>fullSpeedRate</span> == <span id=t_cns>1'b0</span> &amp;&amp; <span id=t_idt>i</span> == <span id=t_cns>5'b10000</span>) )
    <span id=t_kwd>begin</span>
      <span id=t_idt>RxDataInTick</span> &lt;= !<span id=t_idt>RxDataInTick</span>;
      <span id=t_kwd>if</span> (<span id=t_idt>disableWireRead</span> != <span id=t_cns>1'b1</span>)  <span id=t_com>//do not read wire data when transmitter is active</span>
      <span id=t_kwd>begin</span>
        <span id=t_idt>incBufferCnt</span> &lt;= <span id=t_cns>1'b1</span>;
       <span id=t_idt>bufferInIndex</span> &lt;= <span id=t_idt>bufferInIndex</span> + <span id=t_cns>1'b1</span>;
       <span id=t_kwd>case</span> (<span id=t_idt>bufferInIndex</span>)
         <span id=t_cns>2'b00</span> : <span id=t_idt>buffer0</span> &lt;= <span id=t_idt>RxBitsIn</span>;
         <span id=t_cns>2'b01</span> : <span id=t_idt>buffer1</span> &lt;= <span id=t_idt>RxBitsIn</span>;
         <span id=t_cns>2'b10</span> : <span id=t_idt>buffer2</span> &lt;= <span id=t_idt>RxBitsIn</span>;
         <span id=t_cns>2'b11</span> : <span id=t_idt>buffer3</span> &lt;= <span id=t_idt>RxBitsIn</span>;
       <span id=t_kwd>endcase</span>
      <span id=t_kwd>end</span>
    <span id=t_kwd>end</span>
  <span id=t_kwd>end</span>
<span id=t_kwd>end</span>

      

<span id=t_com>//read from buffer, and output to SIEReceiver</span>
<span id=t_kwd>always</span> @(<span id=t_kwd>posedge</span> <span id=t_idt>clk</span>) <span id=t_kwd>begin</span>
  <span id=t_kwd>if</span> (<span id=t_idt>rst</span> == <span id=t_cns>1'b1</span>)
  <span id=t_kwd>begin</span>
   <span id=t_idt>decBufferCnt</span> &lt;= <span id=t_cns>1'b0</span>;
   <span id=t_idt>bufferOutIndex</span> &lt;= <span id=t_cns>2'b00</span>;
   <span id=t_idt>RxBitsOut</span> &lt;= <span id=t_cns>2'b00</span>;
   <span id=t_idt>SIERxWEn</span> &lt;= <span id=t_cns>1'b0</span>;
   <span id=t_idt>bufferOutStMachCurrState</span> &lt;= `<span id=t_idt>WAIT_BUFFER_NOT_EMPTY</span>;
  <span id=t_kwd>end</span>
  <span id=t_kwd>else</span> <span id=t_kwd>begin</span>
    <span id=t_kwd>case</span> (<span id=t_idt>bufferOutStMachCurrState</span>)
     `<span id=t_idt>WAIT_BUFFER_NOT_EMPTY</span>:
     <span id=t_kwd>begin</span>
       <span id=t_kwd>if</span> (<span id=t_idt>bufferCnt</span> != <span id=t_cns>3'b000</span>)
        <span id=t_idt>bufferOutStMachCurrState</span> &lt;= `<span id=t_idt>WAIT_SIE_RX_READY</span>;
     <span id=t_kwd>end</span>
     `<span id=t_idt>WAIT_SIE_RX_READY</span>:
     <span id=t_kwd>begin</span>
       <span id=t_kwd>if</span> (<span id=t_idt>SIERxRdyIn</span> == <span id=t_cns>1'b1</span>)
       <span id=t_kwd>begin</span> 
        <span id=t_idt>SIERxWEn</span> &lt;= <span id=t_cns>1'b1</span>;
        <span id=t_idt>bufferOutStMachCurrState</span> &lt;= `<span id=t_idt>SIE_RX_WRITE</span>;
        <span id=t_idt>decBufferCnt</span> &lt;= <span id=t_cns>1'b1</span>;
        <span id=t_idt>bufferOutIndex</span> &lt;= <span id=t_idt>bufferOutIndex</span> + <span id=t_cns>1'b1</span>;
        <span id=t_kwd>case</span> (<span id=t_idt>bufferOutIndex</span>)
           <span id=t_cns>2'b00</span> :  <span id=t_idt>RxBitsOut</span> &lt;= <span id=t_idt>buffer0</span>;
          <span id=t_cns>2'b01</span> : <span id=t_idt>RxBitsOut</span> &lt;= <span id=t_idt>buffer1</span>;
          <span id=t_cns>2'b10</span> : <span id=t_idt>RxBitsOut</span> &lt;= <span id=t_idt>buffer2</span>;
          <span id=t_cns>2'b11</span> : <span id=t_idt>RxBitsOut</span> &lt;= <span id=t_idt>buffer3</span>;
        <span id=t_kwd>endcase</span>
       <span id=t_kwd>end</span>
     <span id=t_kwd>end</span>
     `<span id=t_idt>SIE_RX_WRITE</span>:
     <span id=t_kwd>begin</span>
       <span id=t_idt>SIERxWEn</span> &lt;= <span id=t_cns>1'b0</span>;
       <span id=t_idt>decBufferCnt</span> &lt;= <span id=t_cns>1'b0</span>;
       <span id=t_idt>bufferOutStMachCurrState</span> &lt;= `<span id=t_idt>WAIT_BUFFER_NOT_EMPTY</span>;
     <span id=t_kwd>end</span>
    <span id=t_kwd>endcase</span>
  <span id=t_kwd>end</span>
<span id=t_kwd>end</span>

     



<span id=t_kwd>endmodule</span>
</pre>
</body>
</html>
