##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLK_3
		4.2::Critical Path Report for Clock
		4.3::Critical Path Report for Clock_2
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for UART_1_IntClock
		4.6::Critical Path Report for timer_clock_2
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.5::Critical Path Report for (Clock:R vs. Clock:R)
		5.6::Critical Path Report for (Clock:R vs. Clock:F)
		5.7::Critical Path Report for (Clock:F vs. Clock:F)
		5.8::Critical Path Report for (Clock:F vs. Clock:R)
		5.9::Critical Path Report for (timer_clock_2:R vs. CyBUS_CLK:R)
		5.10::Critical Path Report for (timer_clock_2:R vs. timer_clock_2:R)
		5.11::Critical Path Report for (CLK_3:R vs. CyBUS_CLK:R)
		5.12::Critical Path Report for (CLK_3:R vs. CLK_3:R)
		5.13::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.14::Critical Path Report for (Clock_2:R vs. CyBUS_CLK:R)
		5.15::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: CLK_3              | Frequency: 66.11 MHz   | Target: 1.01 MHz   | 
Clock: Clock              | Frequency: 0.00 MHz    | Target: 15.37 MHz  | 
Clock: Clock(routed)      | N/A                    | Target: 15.37 MHz  | 
Clock: Clock_2            | Frequency: 61.41 MHz   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK          | Frequency: 45.41 MHz   | Target: 61.50 MHz  | 
Clock: CyILO              | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO              | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK       | N/A                    | Target: 61.50 MHz  | 
Clock: CyPLL_OUT          | N/A                    | Target: 61.50 MHz  | 
Clock: PIXEL_CLK          | N/A                    | Target: 6.83 MHz   | 
Clock: PIXEL_CLK(routed)  | N/A                    | Target: 6.15 MHz   | 
Clock: UART_1_IntClock    | Frequency: 58.22 MHz   | Target: 0.47 MHz   | 
Clock: timer_clock_2      | Frequency: 108.15 MHz  | Target: 10.25 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLK_3            CLK_3            991870           982022      N/A              N/A         N/A              N/A         N/A              N/A         
CLK_3            CyBUS_CLK        16260.2          1134        N/A              N/A         N/A              N/A         N/A              N/A         
Clock            Clock            65040.7          50445       32520.3          22291       65040.7          54672       32520.3          15711       
Clock_2          Clock_2          9.99984e+008     999976580   N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          CyBUS_CLK        16260.2          10151       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock            16260.2          10054       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_2          16260.2          -25         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        16260.2          -5761       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_1_IntClock  16260.2          4361        N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  2.14634e+006     2129166     N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock_2    CyBUS_CLK        16260.2          7725        N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock_2    timer_clock_2    97561            88314       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase   
-------------  ------------  -----------------  
LCD_0(0)_PAD   37809         Clock:R            
LCD_0(0)_PAD   36985         CyBUS_CLK:R        
LCD_1(0)_PAD   39228         Clock:R            
LCD_1(0)_PAD   38558         CyBUS_CLK:R        
LCD_2(0)_PAD   34682         Clock:R            
LCD_2(0)_PAD   33299         CyBUS_CLK:R        
LCD_3(0)_PAD   38776         Clock:R            
LCD_3(0)_PAD   38106         CyBUS_CLK:R        
LCD_4(0)_PAD   37367         CyBUS_CLK:R        
LCD_4(0)_PAD   37336         Clock:R            
LCD_5(0)_PAD   37737         Clock:R            
LCD_5(0)_PAD   36912         CyBUS_CLK:R        
LCD_6(0)_PAD   37813         CyBUS_CLK:R        
LCD_6(0)_PAD   37782         Clock:R            
LCD_7(0)_PAD   37123         Clock:R            
LCD_7(0)_PAD   36298         CyBUS_CLK:R        
LCD_WR(0)_PAD  34479         Clock:F            
LCD_WR(0)_PAD  32716         Clock(routed):R    
LCD_WR(0)_PAD  32716         Clock(routed):F    
LCD_WR(0)_PAD  28952         CyBUS_CLK:R        
Pin_1(0)_PAD   29480         Clock:R            
Pin_2(0)_PAD   22948         Clock:R            
Pin_3(0)_PAD   33268         Clock:F            
Pin_3(0)_PAD   31370         Clock(routed):R    
Pin_3(0)_PAD   31370         Clock(routed):F    
Pin_4(0)_PAD   25754         Clock_2:R          
Pin_5(0)_PAD   23095         Clock:F            
Pin_6(0)_PAD   24051         Clock:R            
Pin_7(0)_PAD   32583         Clock:F            
Pin_7(0)_PAD   30796         Clock:R            
Pin_8(0)_PAD   25814         CyBUS_CLK:R        
Tx_1(0)_PAD    34665         UART_1_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLK_3
***********************************
Clock: CLK_3
Frequency: 66.11 MHz | Target: 1.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_6/q
Path End       : Vblank_Signal/main_5
Capture Clock  : Vblank_Signal/clock_0
Path slack     : 1134p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_3:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12669
-------------------------------------   ----- 
End-of-path arrival time (ps)           12669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_6/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Net_255_6/q                          macrocell72    875    875   1134  RISE       1
\MODULE_16:g1:a0:gx:u0:gt_7\/main_1  macrocell32   6516   7391   1134  RISE       1
\MODULE_16:g1:a0:gx:u0:gt_7\/q       macrocell32   2345   9736   1134  RISE       1
Vblank_Signal/main_5                 macrocell70   2933  12669   1134  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vblank_Signal/clock_0                                       macrocell70         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock
***********************************
Clock: Clock
Frequency: 0.00 MHz | Target: 15.37 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_3681/main_0
Capture Clock  : Net_3681/clock_0
Path slack     : 54672p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:F#1 vs. Clock:F#1)       0
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             30063

Launch Clock Arrival Time                   32520
+ Clock path delay                          0
+ Data path delay                        7912
-------------------------------------   ----- 
End-of-path arrival time (ps)           40432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell52         0  32520  FALL       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell52    875  33395  54672  RISE       1
Net_3681/main_0                  macrocell54   7037  40432  54672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
Net_3681/clock_0                                           macrocell54         0  32520  FALL       1


===================================================================== 
4.3::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 61.41 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : Net_1585/main_0
Capture Clock  : Net_1585/clock_0
Path slack     : -25p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#61499 vs. Clock_2:R#2)   16260
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13828
-------------------------------------   ----- 
End-of-path arrival time (ps)           13828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
DMA/termout      drqcell1      6300   6300    -25  RISE       1
Net_1585/main_0  macrocell59   7528  13828    -25  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1585/clock_0                                           macrocell59         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 45.41 MHz | Target: 61.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_8/q
Path End       : \Pixel_ShiftReg:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \Pixel_ShiftReg:bSR:SyncCtl:CtrlReg\/clock
Path slack     : -5761p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20551
-------------------------------------   ----- 
End-of-path arrival time (ps)           20551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_436_8/q                                  macrocell101    875    875  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/main_0          macrocell41    4114   4989  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/q               macrocell41    2345   7334  -5761  RISE       1
Net_1802/main_2                              macrocell18    2926  10260  -5761  RISE       1
Net_1802/q                                   macrocell18    2345  12605  -5761  RISE       1
Net_2776/main_0                              macrocell20    2768  15373  -5761  RISE       1
Net_2776/q                                   macrocell20    2345  17718  -5761  RISE       1
\Pixel_ShiftReg:bSR:SyncCtl:CtrlReg\/clk_en  controlcell5   2833  20551  -5761  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg:bSR:SyncCtl:CtrlReg\/clock                  controlcell5        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 58.22 MHz | Target: 0.47 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2129166p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -3760
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2142581

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13415
-------------------------------------   ----- 
End-of-path arrival time (ps)           13415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell119    875    875  2129166  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell25    7881   8756  2129166  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell25    2345  11101  2129166  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell     2314  13415  2129166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for timer_clock_2
*******************************************
Clock: timer_clock_2
Frequency: 108.15 MHz | Target: 10.25 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 88314p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock_2:R#1 vs. timer_clock_2:R#2)   97561
- Setup time                                               -4210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             93351

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\/clock               controlcell6        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell6     847    847  88314  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell4   4190   5037  88314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_8/q
Path End       : \Pixel_ShiftReg:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \Pixel_ShiftReg:bSR:SyncCtl:CtrlReg\/clock
Path slack     : -5761p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20551
-------------------------------------   ----- 
End-of-path arrival time (ps)           20551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_436_8/q                                  macrocell101    875    875  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/main_0          macrocell41    4114   4989  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/q               macrocell41    2345   7334  -5761  RISE       1
Net_1802/main_2                              macrocell18    2926  10260  -5761  RISE       1
Net_1802/q                                   macrocell18    2345  12605  -5761  RISE       1
Net_2776/main_0                              macrocell20    2768  15373  -5761  RISE       1
Net_2776/q                                   macrocell20    2345  17718  -5761  RISE       1
\Pixel_ShiftReg:bSR:SyncCtl:CtrlReg\/clk_en  controlcell5   2833  20551  -5761  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg:bSR:SyncCtl:CtrlReg\/clock                  controlcell5        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_WR_REG:Sync:ctrl_reg\/control_3
Path End       : \FreqDiv_2:not_last_reset\/main_0
Capture Clock  : \FreqDiv_2:not_last_reset\/clock_0
Path slack     : 10054p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock:R#2)   16260
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3750
-------------------------------------   ---- 
End-of-path arrival time (ps)           3750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD_WR_REG:Sync:ctrl_reg\/busclk                           controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\LCD_WR_REG:Sync:ctrl_reg\/control_3  controlcell2   1435   1435  10054  RISE       1
\FreqDiv_2:not_last_reset\/main_0     macrocell55    2315   3750  10054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                         macrocell55         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 4361p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#132 vs. UART_1_IntClock:R#2)   16260
- Setup time                                               -2430
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9469
-------------------------------------   ---- 
End-of-path arrival time (ps)           9469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell          710    710   4361  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell26      4091   4801   4361  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell26      2345   7146   4361  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2323   9469   4361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell10      0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : Net_1585/main_0
Capture Clock  : Net_1585/clock_0
Path slack     : -25p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#61499 vs. Clock_2:R#2)   16260
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13828
-------------------------------------   ----- 
End-of-path arrival time (ps)           13828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
DMA/termout      drqcell1      6300   6300    -25  RISE       1
Net_1585/main_0  macrocell59   7528  13828    -25  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1585/clock_0                                           macrocell59         0      0  RISE       1


5.5::Critical Path Report for (Clock:R vs. Clock:R)
***************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_1:bSR:load_reg\/q
Path End       : \ShiftReg_1:bSR:sC8:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \ShiftReg_1:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 50445p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -4210
----------------------------------------   ----- 
End-of-path required time (ps)             60831

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10386
-------------------------------------   ----- 
End-of-path arrival time (ps)           10386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ShiftReg_1:bSR:load_reg\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_1:bSR:load_reg\/q                    macrocell58      875    875  50445  RISE       1
\ShiftReg_1:bSR:status_0\/main_1               macrocell13     2303   3178  50445  RISE       1
\ShiftReg_1:bSR:status_0\/q                    macrocell13     2345   5523  50445  RISE       1
\ShiftReg_1:bSR:sC8:BShiftRegDp:u0\/cs_addr_1  datapathcell2   4862  10386  50445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ShiftReg_1:bSR:sC8:BShiftRegDp:u0\/clock                  datapathcell2       0      0  RISE       1


5.6::Critical Path Report for (Clock:R vs. Clock:F)
***************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1133/q
Path End       : Net_3681/clk_en
Capture Clock  : Net_3681/clock_0
Path slack     : 22291p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:F#1)       0
- Setup time                               -1470
----------------------------------------   ----- 
End-of-path required time (ps)             31050

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8759
-------------------------------------   ---- 
End-of-path arrival time (ps)           8759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1133/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1133/q       macrocell56    875    875  22291  RISE       1
Net_3681/clk_en  macrocell54   7884   8759  22291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
Net_3681/clock_0                                           macrocell54         0  32520  FALL       1


5.7::Critical Path Report for (Clock:F vs. Clock:F)
***************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_3681/main_0
Capture Clock  : Net_3681/clock_0
Path slack     : 54672p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:F#1 vs. Clock:F#1)       0
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             30063

Launch Clock Arrival Time                   32520
+ Clock path delay                          0
+ Data path delay                        7912
-------------------------------------   ----- 
End-of-path arrival time (ps)           40432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell52         0  32520  FALL       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell52    875  33395  54672  RISE       1
Net_3681/main_0                  macrocell54   7037  40432  54672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
Net_3681/clock_0                                           macrocell54         0  32520  FALL       1


5.8::Critical Path Report for (Clock:F vs. Clock:R)
***************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2788/q
Path End       : \ShiftReg_1:bSR:sC8:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \ShiftReg_1:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 15711p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:F#1 vs. Clock:R#2)   65041
- Setup time                               -4210
----------------------------------------   ----- 
End-of-path required time (ps)             60831

Launch Clock Arrival Time                   32520
+ Clock path delay                          0
+ Data path delay                       12599
-------------------------------------   ----- 
End-of-path arrival time (ps)           45120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
Net_2788/clock_0                                           macrocell53         0  32520  FALL       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2788/q                                     macrocell53      875  33395  15711  RISE       1
\ShiftReg_1:bSR:status_0\/main_0               macrocell13     4517  37912  15711  RISE       1
\ShiftReg_1:bSR:status_0\/q                    macrocell13     2345  40257  15711  RISE       1
\ShiftReg_1:bSR:sC8:BShiftRegDp:u0\/cs_addr_1  datapathcell2   4862  45120  15711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ShiftReg_1:bSR:sC8:BShiftRegDp:u0\/clock                  datapathcell2       0      0  RISE       1


5.9::Critical Path Report for (timer_clock_2:R vs. CyBUS_CLK:R)
***************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : cy_srff_2/main_4
Capture Clock  : cy_srff_2/clock_0
Path slack     : 7725p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock_2:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell4   1690   1690   7725  RISE       1
cy_srff_2/main_4                                    macrocell99     4388   6078   7725  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                           macrocell99         0      0  RISE       1


5.10::Critical Path Report for (timer_clock_2:R vs. timer_clock_2:R)
********************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 88314p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock_2:R#1 vs. timer_clock_2:R#2)   97561
- Setup time                                               -4210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             93351

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\/clock               controlcell6        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell6     847    847  88314  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell4   4190   5037  88314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell4       0      0  RISE       1


5.11::Critical Path Report for (CLK_3:R vs. CyBUS_CLK:R)
********************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_6/q
Path End       : Vblank_Signal/main_5
Capture Clock  : Vblank_Signal/clock_0
Path slack     : 1134p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_3:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12669
-------------------------------------   ----- 
End-of-path arrival time (ps)           12669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_6/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Net_255_6/q                          macrocell72    875    875   1134  RISE       1
\MODULE_16:g1:a0:gx:u0:gt_7\/main_1  macrocell32   6516   7391   1134  RISE       1
\MODULE_16:g1:a0:gx:u0:gt_7\/q       macrocell32   2345   9736   1134  RISE       1
Vblank_Signal/main_5                 macrocell70   2933  12669   1134  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vblank_Signal/clock_0                                       macrocell70         0      0  RISE       1


5.12::Critical Path Report for (CLK_3:R vs. CLK_3:R)
****************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_6/q
Path End       : Net_255_7/main_2
Capture Clock  : Net_255_7/clock_0
Path slack     : 982022p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7391
-------------------------------------   ---- 
End-of-path arrival time (ps)           7391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_6/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_6/q       macrocell72    875    875  982022  RISE       1
Net_255_7/main_2  macrocell71   6516   7391  982022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_7/clock_0                                          macrocell71         0      0  RISE       1


5.13::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
************************************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2129166p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -3760
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2142581

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13415
-------------------------------------   ----- 
End-of-path arrival time (ps)           13415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell119    875    875  2129166  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell25    7881   8756  2129166  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell25    2345  11101  2129166  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell     2314  13415  2129166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1


5.14::Critical Path Report for (Clock_2:R vs. CyBUS_CLK:R)
**********************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_2
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 10151p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:out_sample\/q      macrocell61    875    875  10151  RISE       1
\PulseConvert_1:in_sample\/main_2  macrocell60   2777   3652  10151  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                          macrocell60         0      0  RISE       1


5.15::Critical Path Report for (Clock_2:R vs. Clock_2:R)
********************************************************

++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1585/q
Path End       : \PulseConvert_1:out_sample\/main_0
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 999976580p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   999983740
- Setup time                                       -2457
--------------------------------------------   --------- 
End-of-path required time (ps)                 999981283

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4703
-------------------------------------   ---- 
End-of-path arrival time (ps)           4703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1585/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
Net_1585/q                          macrocell59    875    875  999976580  RISE       1
\PulseConvert_1:out_sample\/main_0  macrocell61   3828   4703  999976580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell61         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_8/q
Path End       : \Pixel_ShiftReg:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \Pixel_ShiftReg:bSR:SyncCtl:CtrlReg\/clock
Path slack     : -5761p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20551
-------------------------------------   ----- 
End-of-path arrival time (ps)           20551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_436_8/q                                  macrocell101    875    875  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/main_0          macrocell41    4114   4989  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/q               macrocell41    2345   7334  -5761  RISE       1
Net_1802/main_2                              macrocell18    2926  10260  -5761  RISE       1
Net_1802/q                                   macrocell18    2345  12605  -5761  RISE       1
Net_2776/main_0                              macrocell20    2768  15373  -5761  RISE       1
Net_2776/q                                   macrocell20    2345  17718  -5761  RISE       1
\Pixel_ShiftReg:bSR:SyncCtl:CtrlReg\/clk_en  controlcell5   2833  20551  -5761  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg:bSR:SyncCtl:CtrlReg\/clock                  controlcell5        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_8/q
Path End       : \Pixel_ShiftReg:bSR:StsReg\/clk_en
Capture Clock  : \Pixel_ShiftReg:bSR:StsReg\/clock
Path slack     : -5761p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20551
-------------------------------------   ----- 
End-of-path arrival time (ps)           20551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Net_436_8/q                          macrocell101    875    875  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/main_0  macrocell41    4114   4989  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/q       macrocell41    2345   7334  -5761  RISE       1
Net_1802/main_2                      macrocell18    2926  10260  -5761  RISE       1
Net_1802/q                           macrocell18    2345  12605  -5761  RISE       1
Net_2776/main_0                      macrocell20    2768  15373  -5761  RISE       1
Net_2776/q                           macrocell20    2345  17718  -5761  RISE       1
\Pixel_ShiftReg:bSR:StsReg\/clk_en   statusicell2   2833  20551  -5761  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg:bSR:StsReg\/clock                           statusicell2        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_8/q
Path End       : \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:u0\/clk_en
Capture Clock  : \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -5761p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20551
-------------------------------------   ----- 
End-of-path arrival time (ps)           20551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_436_8/q                                     macrocell101     875    875  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/main_0             macrocell41     4114   4989  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/q                  macrocell41     2345   7334  -5761  RISE       1
Net_1802/main_2                                 macrocell18     2926  10260  -5761  RISE       1
Net_1802/q                                      macrocell18     2345  12605  -5761  RISE       1
Net_2776/main_0                                 macrocell20     2768  15373  -5761  RISE       1
Net_2776/q                                      macrocell20     2345  17718  -5761  RISE       1
\Pixel_ShiftReg:bSR:sC8:BShiftRegDp:u0\/clk_en  datapathcell3   2833  20551  -5761  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg:bSR:sC8:BShiftRegDp:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_8/q
Path End       : Net_3354_2/clk_en
Capture Clock  : Net_3354_2/clock_0
Path slack     : -5758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20549
-------------------------------------   ----- 
End-of-path arrival time (ps)           20549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Net_436_8/q                          macrocell101    875    875  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/main_0  macrocell41    4114   4989  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/q       macrocell41    2345   7334  -5761  RISE       1
Net_1802/main_2                      macrocell18    2926  10260  -5761  RISE       1
Net_1802/q                           macrocell18    2345  12605  -5761  RISE       1
Net_2776/main_0                      macrocell20    2768  15373  -5761  RISE       1
Net_2776/q                           macrocell20    2345  17718  -5761  RISE       1
Net_3354_2/clk_en                    macrocell110   2831  20549  -5758  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3354_2/clock_0                                          macrocell110        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_8/q
Path End       : Net_3354_1/clk_en
Capture Clock  : Net_3354_1/clock_0
Path slack     : -5758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20549
-------------------------------------   ----- 
End-of-path arrival time (ps)           20549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Net_436_8/q                          macrocell101    875    875  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/main_0  macrocell41    4114   4989  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/q       macrocell41    2345   7334  -5761  RISE       1
Net_1802/main_2                      macrocell18    2926  10260  -5761  RISE       1
Net_1802/q                           macrocell18    2345  12605  -5761  RISE       1
Net_2776/main_0                      macrocell20    2768  15373  -5761  RISE       1
Net_2776/q                           macrocell20    2345  17718  -5761  RISE       1
Net_3354_1/clk_en                    macrocell111   2831  20549  -5758  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3354_1/clock_0                                          macrocell111        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_8/q
Path End       : Net_3354_0/clk_en
Capture Clock  : Net_3354_0/clock_0
Path slack     : -5758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20549
-------------------------------------   ----- 
End-of-path arrival time (ps)           20549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Net_436_8/q                          macrocell101    875    875  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/main_0  macrocell41    4114   4989  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/q       macrocell41    2345   7334  -5761  RISE       1
Net_1802/main_2                      macrocell18    2926  10260  -5761  RISE       1
Net_1802/q                           macrocell18    2345  12605  -5761  RISE       1
Net_2776/main_0                      macrocell20    2768  15373  -5761  RISE       1
Net_2776/q                           macrocell20    2345  17718  -5761  RISE       1
Net_3354_0/clk_en                    macrocell112   2831  20549  -5758  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3354_0/clock_0                                          macrocell112        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_8/q
Path End       : Net_436_3/main_0
Capture Clock  : Net_436_3/clock_0
Path slack     : -2670p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16474
-------------------------------------   ----- 
End-of-path arrival time (ps)           16474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Net_436_8/q                          macrocell101    875    875  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/main_0  macrocell41    4114   4989  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/q       macrocell41    2345   7334  -5761  RISE       1
Net_1802/main_2                      macrocell18    2926  10260  -5761  RISE       1
Net_1802/q                           macrocell18    2345  12605  -5761  RISE       1
Net_436_3/main_0                     macrocell106   3868  16474  -2670  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_3/clock_0                                           macrocell106        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_8/q
Path End       : Net_436_7/main_0
Capture Clock  : Net_436_7/clock_0
Path slack     : -2654p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16457
-------------------------------------   ----- 
End-of-path arrival time (ps)           16457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Net_436_8/q                          macrocell101    875    875  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/main_0  macrocell41    4114   4989  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/q       macrocell41    2345   7334  -5761  RISE       1
Net_1802/main_2                      macrocell18    2926  10260  -5761  RISE       1
Net_1802/q                           macrocell18    2345  12605  -5761  RISE       1
Net_436_7/main_0                     macrocell102   3852  16457  -2654  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_7/clock_0                                           macrocell102        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_8/q
Path End       : Net_436_6/main_0
Capture Clock  : Net_436_6/clock_0
Path slack     : -2654p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16457
-------------------------------------   ----- 
End-of-path arrival time (ps)           16457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Net_436_8/q                          macrocell101    875    875  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/main_0  macrocell41    4114   4989  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/q       macrocell41    2345   7334  -5761  RISE       1
Net_1802/main_2                      macrocell18    2926  10260  -5761  RISE       1
Net_1802/q                           macrocell18    2345  12605  -5761  RISE       1
Net_436_6/main_0                     macrocell103   3852  16457  -2654  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_6/clock_0                                           macrocell103        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_8/q
Path End       : Net_436_5/main_0
Capture Clock  : Net_436_5/clock_0
Path slack     : -2654p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16457
-------------------------------------   ----- 
End-of-path arrival time (ps)           16457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Net_436_8/q                          macrocell101    875    875  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/main_0  macrocell41    4114   4989  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/q       macrocell41    2345   7334  -5761  RISE       1
Net_1802/main_2                      macrocell18    2926  10260  -5761  RISE       1
Net_1802/q                           macrocell18    2345  12605  -5761  RISE       1
Net_436_5/main_0                     macrocell104   3852  16457  -2654  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_5/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_8/q
Path End       : Net_436_4/main_0
Capture Clock  : Net_436_4/clock_0
Path slack     : -2654p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16457
-------------------------------------   ----- 
End-of-path arrival time (ps)           16457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Net_436_8/q                          macrocell101    875    875  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/main_0  macrocell41    4114   4989  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/q       macrocell41    2345   7334  -5761  RISE       1
Net_1802/main_2                      macrocell18    2926  10260  -5761  RISE       1
Net_1802/q                           macrocell18    2345  12605  -5761  RISE       1
Net_436_4/main_0                     macrocell105   3852  16457  -2654  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_4/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_7/q
Path End       : Net_477_8/main_2
Capture Clock  : Net_477_8/clock_0
Path slack     : -2226p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16029
-------------------------------------   ----- 
End-of-path arrival time (ps)           16029
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_7/clock_0                                           macrocell91         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT  slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_477_7/q                                                macrocell91    875    875  -2226  RISE       1
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell16   4792   5667  -2226  RISE       1
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell16   2345   8012  -2226  RISE       1
Net_477_8/main_2                                           macrocell90   8017  16029  -2226  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_8/clock_0                                           macrocell90         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_7/q
Path End       : Net_477_9/main_3
Capture Clock  : Net_477_9/clock_0
Path slack     : -2120p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15923
-------------------------------------   ----- 
End-of-path arrival time (ps)           15923
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_7/clock_0                                           macrocell91         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT  slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_477_7/q                                                macrocell91    875    875  -2226  RISE       1
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell16   4792   5667  -2226  RISE       1
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell16   2345   8012  -2226  RISE       1
Net_477_9/main_3                                           macrocell89   7911  15923  -2120  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_9/clock_0                                           macrocell89         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_8/q
Path End       : Net_436_2/main_0
Capture Clock  : Net_436_2/clock_0
Path slack     : -1593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15396
-------------------------------------   ----- 
End-of-path arrival time (ps)           15396
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Net_436_8/q                          macrocell101    875    875  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/main_0  macrocell41    4114   4989  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/q       macrocell41    2345   7334  -5761  RISE       1
Net_1802/main_2                      macrocell18    2926  10260  -5761  RISE       1
Net_1802/q                           macrocell18    2345  12605  -5761  RISE       1
Net_436_2/main_0                     macrocell107   2791  15396  -1593  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_2/clock_0                                           macrocell107        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_8/q
Path End       : Net_436_1/main_0
Capture Clock  : Net_436_1/clock_0
Path slack     : -1593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15396
-------------------------------------   ----- 
End-of-path arrival time (ps)           15396
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Net_436_8/q                          macrocell101    875    875  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/main_0  macrocell41    4114   4989  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/q       macrocell41    2345   7334  -5761  RISE       1
Net_1802/main_2                      macrocell18    2926  10260  -5761  RISE       1
Net_1802/q                           macrocell18    2345  12605  -5761  RISE       1
Net_436_1/main_0                     macrocell108   2791  15396  -1593  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_8/q
Path End       : Net_436_0/main_0
Capture Clock  : Net_436_0/clock_0
Path slack     : -1593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15396
-------------------------------------   ----- 
End-of-path arrival time (ps)           15396
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Net_436_8/q                          macrocell101    875    875  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/main_0  macrocell41    4114   4989  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/q       macrocell41    2345   7334  -5761  RISE       1
Net_1802/main_2                      macrocell18    2926  10260  -5761  RISE       1
Net_1802/q                           macrocell18    2345  12605  -5761  RISE       1
Net_436_0/main_0                     macrocell109   2791  15396  -1593  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_8/q
Path End       : Net_436_9/main_0
Capture Clock  : Net_436_9/clock_0
Path slack     : -1570p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15373
-------------------------------------   ----- 
End-of-path arrival time (ps)           15373
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Net_436_8/q                          macrocell101    875    875  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/main_0  macrocell41    4114   4989  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/q       macrocell41    2345   7334  -5761  RISE       1
Net_1802/main_2                      macrocell18    2926  10260  -5761  RISE       1
Net_1802/q                           macrocell18    2345  12605  -5761  RISE       1
Net_436_9/main_0                     macrocell100   2768  15373  -1570  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_9/clock_0                                           macrocell100        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_8/q
Path End       : Net_436_8/main_0
Capture Clock  : Net_436_8/clock_0
Path slack     : -1570p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15373
-------------------------------------   ----- 
End-of-path arrival time (ps)           15373
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Net_436_8/q                          macrocell101    875    875  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/main_0  macrocell41    4114   4989  -5761  RISE       1
\MODULE_19:g1:a0:gx:u0:gt_8\/q       macrocell41    2345   7334  -5761  RISE       1
Net_1802/main_2                      macrocell18    2926  10260  -5761  RISE       1
Net_1802/q                           macrocell18    2345  12605  -5761  RISE       1
Net_436_8/main_0                     macrocell101   2768  15373  -1570  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_4/q
Path End       : cy_srff_2/main_6
Capture Clock  : cy_srff_2/clock_0
Path slack     : -184p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13987
-------------------------------------   ----- 
End-of-path arrival time (ps)           13987
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_4/clock_0                                           macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Net_477_4/q                          macrocell94    875    875  -1374  RISE       1
\MODULE_18:g1:a0:gx:u0:lt_5\/main_1  macrocell39   3941   4816   -184  RISE       1
\MODULE_18:g1:a0:gx:u0:lt_5\/q       macrocell39   2345   7161   -184  RISE       1
cy_srff_2/main_6                     macrocell99   6826  13987   -184  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                           macrocell99         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : Net_1585/main_0
Capture Clock  : Net_1585/clock_0
Path slack     : -25p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#61499 vs. Clock_2:R#2)   16260
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13828
-------------------------------------   ----- 
End-of-path arrival time (ps)           13828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
DMA/termout      drqcell1      6300   6300    -25  RISE       1
Net_1585/main_0  macrocell59   7528  13828    -25  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1585/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : \PulseConvert_1:out_sample\/main_1
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : -25p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#61499 vs. Clock_2:R#2)   16260
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13828
-------------------------------------   ----- 
End-of-path arrival time (ps)           13828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
DMA/termout                         drqcell1      6300   6300    -25  RISE       1
\PulseConvert_1:out_sample\/main_1  macrocell61   7528  13828    -25  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : -17p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13820
-------------------------------------   ----- 
End-of-path arrival time (ps)           13820
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DMA/termout                        drqcell1      6300   6300    -17  RISE       1
\PulseConvert_1:in_sample\/main_0  macrocell60   7520  13820    -17  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_4/q
Path End       : cy_srff_2/main_7
Capture Clock  : cy_srff_2/clock_0
Path slack     : 385p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13419
-------------------------------------   ----- 
End-of-path arrival time (ps)           13419
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_4/clock_0                                           macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Net_477_4/q                          macrocell94    875    875  -1374  RISE       1
\MODULE_18:g1:a0:gx:u0:gt_5\/main_1  macrocell40   7295   8170    385  RISE       1
\MODULE_18:g1:a0:gx:u0:gt_5\/q       macrocell40   2345  10515    385  RISE       1
cy_srff_2/main_7                     macrocell99   2903  13419    385  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                           macrocell99         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_7/q
Path End       : cy_srff_2/main_5
Capture Clock  : cy_srff_2/clock_0
Path slack     : 419p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13384
-------------------------------------   ----- 
End-of-path arrival time (ps)           13384
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_7/clock_0                                           macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Net_477_7/q                          macrocell91    875    875  -2226  RISE       1
\MODULE_18:g1:a0:gx:u0:gt_8\/main_1  macrocell38   7865   8740    419  RISE       1
\MODULE_18:g1:a0:gx:u0:gt_8\/q       macrocell38   2345  11085    419  RISE       1
cy_srff_2/main_5                     macrocell99   2299  13384    419  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                           macrocell99         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_6/q
Path End       : Vblank_Signal/main_5
Capture Clock  : Vblank_Signal/clock_0
Path slack     : 1134p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_3:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12669
-------------------------------------   ----- 
End-of-path arrival time (ps)           12669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_6/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Net_255_6/q                          macrocell72    875    875   1134  RISE       1
\MODULE_16:g1:a0:gx:u0:gt_7\/main_1  macrocell32   6516   7391   1134  RISE       1
\MODULE_16:g1:a0:gx:u0:gt_7\/q       macrocell32   2345   9736   1134  RISE       1
Vblank_Signal/main_5                 macrocell70   2933  12669   1134  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vblank_Signal/clock_0                                       macrocell70         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_5/q
Path End       : Vblank_Signal/main_6
Capture Clock  : Vblank_Signal/clock_0
Path slack     : 2577p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_3:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11226
-------------------------------------   ----- 
End-of-path arrival time (ps)           11226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_5/clock_0                                          macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Net_255_5/q                          macrocell73    875    875   2577  RISE       1
\MODULE_16:g1:a0:gx:u0:lt_5\/main_0  macrocell33   5108   5983   2577  RISE       1
\MODULE_16:g1:a0:gx:u0:lt_5\/q       macrocell33   2345   8328   2577  RISE       1
Vblank_Signal/main_6                 macrocell70   2897  11226   2577  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vblank_Signal/clock_0                                       macrocell70         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_5/q
Path End       : Vblank_Signal/main_7
Capture Clock  : Vblank_Signal/clock_0
Path slack     : 2591p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_3:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11212
-------------------------------------   ----- 
End-of-path arrival time (ps)           11212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_5/clock_0                                          macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Net_255_5/q                          macrocell73    875    875   2577  RISE       1
\MODULE_16:g1:a0:gx:u0:gt_5\/main_0  macrocell34   5108   5983   2591  RISE       1
\MODULE_16:g1:a0:gx:u0:gt_5\/q       macrocell34   2345   8328   2591  RISE       1
Vblank_Signal/main_7                 macrocell70   2884  11212   2591  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vblank_Signal/clock_0                                       macrocell70         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_2/q
Path End       : Net_436_9/main_3
Capture Clock  : Net_436_9/clock_0
Path slack     : 3520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10283
-------------------------------------   ----- 
End-of-path arrival time (ps)           10283
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_2/clock_0                                           macrocell107        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_436_2/q                                                macrocell107    875    875  -3331  RISE       1
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\/main_5  macrocell19    4142   5017   3520  RISE       1
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell19    2345   7362   3520  RISE       1
Net_436_9/main_3                                           macrocell100   2921  10283   3520  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_9/clock_0                                           macrocell100        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_2/q
Path End       : Net_436_8/main_2
Capture Clock  : Net_436_8/clock_0
Path slack     : 3520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10283
-------------------------------------   ----- 
End-of-path arrival time (ps)           10283
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_2/clock_0                                           macrocell107        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_436_2/q                                                macrocell107    875    875  -3331  RISE       1
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\/main_5  macrocell19    4142   5017   3520  RISE       1
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell19    2345   7362   3520  RISE       1
Net_436_8/main_2                                           macrocell101   2921  10283   3520  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_1/q
Path End       : Vblank_Signal/main_8
Capture Clock  : Vblank_Signal/clock_0
Path slack     : 4285p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_3:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9518
-------------------------------------   ---- 
End-of-path arrival time (ps)           9518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_1/clock_0                                          macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Net_255_1/q                          macrocell77    875    875   4285  RISE       1
\MODULE_16:g1:a0:gx:u0:gt_2\/main_1  macrocell35   3383   4258   4285  RISE       1
\MODULE_16:g1:a0:gx:u0:gt_2\/q       macrocell35   2345   6603   4285  RISE       1
Vblank_Signal/main_8                 macrocell70   2915   9518   4285  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vblank_Signal/clock_0                                       macrocell70         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 4361p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#132 vs. UART_1_IntClock:R#2)   16260
- Setup time                                               -2430
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9469
-------------------------------------   ---- 
End-of-path arrival time (ps)           9469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell          710    710   4361  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell26      4091   4801   4361  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell26      2345   7146   4361  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2323   9469   4361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell10      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_2/q
Path End       : cy_srff_2/main_2
Capture Clock  : cy_srff_2/clock_0
Path slack     : 5360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8443
-------------------------------------   ---- 
End-of-path arrival time (ps)           8443
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_2/clock_0                                           macrocell96         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_2/q       macrocell96    875    875  -1552  RISE       1
cy_srff_2/main_2  macrocell99   7568   8443   5360  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                           macrocell99         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 5865p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#132 vs. UART_1_IntClock:R#2)   16260
- Setup time                                               -2457
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7939
-------------------------------------   ---- 
End-of-path arrival time (ps)           7939
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell        710    710   4361  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell128   7229   7939   5865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell128        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 5878p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#132 vs. UART_1_IntClock:R#2)   16260
- Setup time                                               -2457
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7925
-------------------------------------   ---- 
End-of-path arrival time (ps)           7925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell        710    710   4361  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell120   7215   7925   5878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell120        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 5878p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#132 vs. UART_1_IntClock:R#2)   16260
- Setup time                                               -2457
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7925
-------------------------------------   ---- 
End-of-path arrival time (ps)           7925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                  synccell        710    710   4361  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell123   7215   7925   5878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell123        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 6942p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#132 vs. UART_1_IntClock:R#2)   16260
- Setup time                                               -2457
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6861
-------------------------------------   ---- 
End-of-path arrival time (ps)           6861
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell        710    710   4361  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell126   6151   6861   6942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell126        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 6942p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#132 vs. UART_1_IntClock:R#2)   16260
- Setup time                                               -2457
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6861
-------------------------------------   ---- 
End-of-path arrival time (ps)           6861
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell        710    710   4361  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell127   6151   6861   6942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell127        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixel_ShiftReg:bSR:StsReg\/interrupt
Path End       : Net_3330/main_1
Capture Clock  : Net_3330/clock_0
Path slack     : 7516p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg:bSR:StsReg\/clock                           statusicell2        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Pixel_ShiftReg:bSR:StsReg\/interrupt  statusicell2   1785   1785   7516  RISE       1
Net_3330/main_1                        macrocell113   4502   6287   7516  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3330/clock_0                                            macrocell113        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_7/q
Path End       : Net_477_7/main_1
Capture Clock  : Net_477_7/clock_0
Path slack     : 7579p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6224
-------------------------------------   ---- 
End-of-path arrival time (ps)           6224
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_7/clock_0                                           macrocell91         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_7/q       macrocell91    875    875  -2226  RISE       1
Net_477_7/main_1  macrocell91   5349   6224   7579  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_7/clock_0                                           macrocell91         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : cy_srff_2/main_4
Capture Clock  : cy_srff_2/clock_0
Path slack     : 7725p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock_2:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell4   1690   1690   7725  RISE       1
cy_srff_2/main_4                                    macrocell99     4388   6078   7725  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                           macrocell99         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vblank_Signal/q
Path End       : Vblank_Signal/main_0
Capture Clock  : Vblank_Signal/clock_0
Path slack     : 7908p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vblank_Signal/clock_0                                       macrocell70         0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Vblank_Signal/q       macrocell70    875    875   7908  RISE       1
Vblank_Signal/main_0  macrocell70   5020   5895   7908  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vblank_Signal/clock_0                                       macrocell70         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_2/q
Path End       : Net_436_7/main_6
Capture Clock  : Net_436_7/clock_0
Path slack     : 8223p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5580
-------------------------------------   ---- 
End-of-path arrival time (ps)           5580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_2/clock_0                                           macrocell107        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_2/q       macrocell107    875    875  -3331  RISE       1
Net_436_7/main_6  macrocell102   4705   5580   8223  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_7/clock_0                                           macrocell102        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_2/q
Path End       : Net_436_6/main_5
Capture Clock  : Net_436_6/clock_0
Path slack     : 8223p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5580
-------------------------------------   ---- 
End-of-path arrival time (ps)           5580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_2/clock_0                                           macrocell107        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_2/q       macrocell107    875    875  -3331  RISE       1
Net_436_6/main_5  macrocell103   4705   5580   8223  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_6/clock_0                                           macrocell103        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_2/q
Path End       : Net_436_5/main_4
Capture Clock  : Net_436_5/clock_0
Path slack     : 8223p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5580
-------------------------------------   ---- 
End-of-path arrival time (ps)           5580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_2/clock_0                                           macrocell107        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_2/q       macrocell107    875    875  -3331  RISE       1
Net_436_5/main_4  macrocell104   4705   5580   8223  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_5/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_2/q
Path End       : Net_436_4/main_3
Capture Clock  : Net_436_4/clock_0
Path slack     : 8223p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5580
-------------------------------------   ---- 
End-of-path arrival time (ps)           5580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_2/clock_0                                           macrocell107        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_2/q       macrocell107    875    875  -3331  RISE       1
Net_436_4/main_3  macrocell105   4705   5580   8223  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_4/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_7/q
Path End       : Net_436_7/main_1
Capture Clock  : Net_436_7/clock_0
Path slack     : 8730p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5073
-------------------------------------   ---- 
End-of-path arrival time (ps)           5073
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_7/clock_0                                           macrocell102        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_7/q       macrocell102    875    875  -5291  RISE       1
Net_436_7/main_1  macrocell102   4198   5073   8730  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_7/clock_0                                           macrocell102        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_3/q
Path End       : Net_436_7/main_5
Capture Clock  : Net_436_7/clock_0
Path slack     : 8754p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_3/clock_0                                           macrocell106        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_3/q       macrocell106    875    875  -5269  RISE       1
Net_436_7/main_5  macrocell102   4174   5049   8754  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_7/clock_0                                           macrocell102        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_3/q
Path End       : Net_436_6/main_4
Capture Clock  : Net_436_6/clock_0
Path slack     : 8754p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_3/clock_0                                           macrocell106        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_3/q       macrocell106    875    875  -5269  RISE       1
Net_436_6/main_4  macrocell103   4174   5049   8754  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_6/clock_0                                           macrocell103        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_3/q
Path End       : Net_436_5/main_3
Capture Clock  : Net_436_5/clock_0
Path slack     : 8754p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_3/clock_0                                           macrocell106        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_3/q       macrocell106    875    875  -5269  RISE       1
Net_436_5/main_3  macrocell104   4174   5049   8754  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_5/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_3/q
Path End       : Net_436_4/main_2
Capture Clock  : Net_436_4/clock_0
Path slack     : 8754p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_3/clock_0                                           macrocell106        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_3/q       macrocell106    875    875  -5269  RISE       1
Net_436_4/main_2  macrocell105   4174   5049   8754  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_4/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_8/q
Path End       : Net_436_9/main_2
Capture Clock  : Net_436_9/clock_0
Path slack     : 8755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_8/q       macrocell101    875    875  -5761  RISE       1
Net_436_9/main_2  macrocell100   4173   5048   8755  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_9/clock_0                                           macrocell100        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_8/q
Path End       : Net_436_8/main_1
Capture Clock  : Net_436_8/clock_0
Path slack     : 8755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_8/q       macrocell101    875    875  -5761  RISE       1
Net_436_8/main_1  macrocell101   4173   5048   8755  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_4/q
Path End       : Net_436_7/main_4
Capture Clock  : Net_436_7/clock_0
Path slack     : 8759p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_4/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_4/q       macrocell105    875    875  -5253  RISE       1
Net_436_7/main_4  macrocell102   4169   5044   8759  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_7/clock_0                                           macrocell102        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_4/q
Path End       : Net_436_6/main_3
Capture Clock  : Net_436_6/clock_0
Path slack     : 8759p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_4/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_4/q       macrocell105    875    875  -5253  RISE       1
Net_436_6/main_3  macrocell103   4169   5044   8759  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_6/clock_0                                           macrocell103        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_4/q
Path End       : Net_436_5/main_2
Capture Clock  : Net_436_5/clock_0
Path slack     : 8759p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_4/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_4/q       macrocell105    875    875  -5253  RISE       1
Net_436_5/main_2  macrocell104   4169   5044   8759  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_5/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_4/q
Path End       : Net_436_4/main_1
Capture Clock  : Net_436_4/clock_0
Path slack     : 8759p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_4/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_4/q       macrocell105    875    875  -5253  RISE       1
Net_436_4/main_1  macrocell105   4169   5044   8759  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_4/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_6/q
Path End       : Net_477_7/main_2
Capture Clock  : Net_477_7/clock_0
Path slack     : 8784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_6/clock_0                                           macrocell92         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_6/q       macrocell92    875    875  -1556  RISE       1
Net_477_7/main_2  macrocell91   4144   5019   8784  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_7/clock_0                                           macrocell91         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3330/q
Path End       : \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:u0\/f1_load
Capture Clock  : \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 8786p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2000
------------------------------------------------   ----- 
End-of-path required time (ps)                     14260

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3330/clock_0                                            macrocell113        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_3330/q                                       macrocell113     875    875   8786  RISE       1
\Pixel_ShiftReg:bSR:sC8:BShiftRegDp:u0\/f1_load  datapathcell3   4599   5474   8786  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg:bSR:sC8:BShiftRegDp:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_2/q
Path End       : Net_436_3/main_2
Capture Clock  : Net_436_3/clock_0
Path slack     : 8786p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_2/clock_0                                           macrocell107        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_2/q       macrocell107    875    875  -3331  RISE       1
Net_436_3/main_2  macrocell106   4142   5017   8786  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_3/clock_0                                           macrocell106        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_6/q
Path End       : Net_477_6/main_1
Capture Clock  : Net_477_6/clock_0
Path slack     : 8806p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_6/clock_0                                           macrocell92         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_6/q       macrocell92    875    875  -1556  RISE       1
Net_477_6/main_1  macrocell92   4123   4998   8806  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_6/clock_0                                           macrocell92         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_2/q
Path End       : Net_477_6/main_5
Capture Clock  : Net_477_6/clock_0
Path slack     : 8809p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_2/clock_0                                           macrocell96         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_2/q       macrocell96    875    875  -1552  RISE       1
Net_477_6/main_5  macrocell92   4119   4994   8809  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_6/clock_0                                           macrocell92         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_2/q
Path End       : Net_477_4/main_3
Capture Clock  : Net_477_4/clock_0
Path slack     : 8809p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_2/clock_0                                           macrocell96         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_2/q       macrocell96    875    875  -1552  RISE       1
Net_477_4/main_3  macrocell94   4119   4994   8809  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_4/clock_0                                           macrocell94         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_2/q
Path End       : Net_477_2/main_1
Capture Clock  : Net_477_2/clock_0
Path slack     : 8809p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_2/clock_0                                           macrocell96         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_2/q       macrocell96    875    875  -1552  RISE       1
Net_477_2/main_1  macrocell96   4119   4994   8809  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_2/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3330/q
Path End       : \Pixel_ShiftReg:bSR:StsReg\/status_1
Capture Clock  : \Pixel_ShiftReg:bSR:StsReg\/clock
Path slack     : 8825p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     15910

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7085
-------------------------------------   ---- 
End-of-path arrival time (ps)           7085
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3330/clock_0                                            macrocell113        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_3330/q                            macrocell113    875    875   8786  RISE       1
\Pixel_ShiftReg:bSR:StsReg\/status_1  statusicell2   6210   7085   8825  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg:bSR:StsReg\/clock                           statusicell2        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixel_ShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 8912p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -4210
------------------------------------------------   ----- 
End-of-path required time (ps)                     12050

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3138
-------------------------------------   ---- 
End-of-path arrival time (ps)           3138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg:bSR:SyncCtl:CtrlReg\/clock                  controlcell5        0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pixel_ShiftReg:bSR:SyncCtl:CtrlReg\/control_0     controlcell5     847    847   8912  RISE       1
\Pixel_ShiftReg:bSR:sC8:BShiftRegDp:u0\/cs_addr_2  datapathcell3   2291   3138   8912  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg:bSR:sC8:BShiftRegDp:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_8/q
Path End       : Net_477_9/main_2
Capture Clock  : Net_477_9/clock_0
Path slack     : 8961p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_8/clock_0                                           macrocell90         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_8/q       macrocell90    875    875   5989  RISE       1
Net_477_9/main_2  macrocell89   3968   4843   8961  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_9/clock_0                                           macrocell89         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_9/q
Path End       : cy_srff_2/main_0
Capture Clock  : cy_srff_2/clock_0
Path slack     : 8979p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_9/clock_0                                           macrocell89         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_9/q       macrocell89    875    875   8979  RISE       1
cy_srff_2/main_0  macrocell99   3950   4825   8979  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                           macrocell99         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_4/q
Path End       : Net_477_7/main_4
Capture Clock  : Net_477_7/clock_0
Path slack     : 8987p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_4/clock_0                                           macrocell94         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_4/q       macrocell94    875    875  -1374  RISE       1
Net_477_7/main_4  macrocell91   3941   4816   8987  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_7/clock_0                                           macrocell91         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_4/q
Path End       : Net_477_5/main_2
Capture Clock  : Net_477_5/clock_0
Path slack     : 8987p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_4/clock_0                                           macrocell94         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_4/q       macrocell94    875    875  -1374  RISE       1
Net_477_5/main_2  macrocell93   3941   4816   8987  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_5/clock_0                                           macrocell93         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_4/q
Path End       : Net_477_6/main_3
Capture Clock  : Net_477_6/clock_0
Path slack     : 8987p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_4/clock_0                                           macrocell94         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_4/q       macrocell94    875    875  -1374  RISE       1
Net_477_6/main_3  macrocell92   3941   4816   8987  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_6/clock_0                                           macrocell92         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_4/q
Path End       : Net_477_4/main_1
Capture Clock  : Net_477_4/clock_0
Path slack     : 8987p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_4/clock_0                                           macrocell94         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_4/q       macrocell94    875    875  -1374  RISE       1
Net_477_4/main_1  macrocell94   3941   4816   8987  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_4/clock_0                                           macrocell94         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 9002p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#132 vs. UART_1_IntClock:R#2)   16260
- Setup time                                               -2457
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4801
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out               synccell        710    710   4361  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell129   4091   4801   9002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell129        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_2/q
Path End       : cy_srff_2/main_3
Capture Clock  : cy_srff_2/clock_0
Path slack     : 9148p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                           macrocell99         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_2/q       macrocell99    875    875   9148  RISE       1
cy_srff_2/main_3  macrocell99   3780   4655   9148  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                           macrocell99         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_5/q
Path End       : Net_477_6/main_2
Capture Clock  : Net_477_6/clock_0
Path slack     : 9159p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_5/clock_0                                           macrocell93         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_5/q       macrocell93    875    875  -1203  RISE       1
Net_477_6/main_2  macrocell92   3769   4644   9159  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_6/clock_0                                           macrocell92         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_5/q
Path End       : Net_477_7/main_3
Capture Clock  : Net_477_7/clock_0
Path slack     : 9177p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_5/clock_0                                           macrocell93         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_5/q       macrocell93    875    875  -1203  RISE       1
Net_477_7/main_3  macrocell91   3752   4627   9177  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_7/clock_0                                           macrocell91         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_5/q
Path End       : Net_477_5/main_1
Capture Clock  : Net_477_5/clock_0
Path slack     : 9177p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_5/clock_0                                           macrocell93         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_5/q       macrocell93    875    875  -1203  RISE       1
Net_477_5/main_1  macrocell93   3752   4627   9177  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_5/clock_0                                           macrocell93         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_2/q
Path End       : Net_477_3/main_2
Capture Clock  : Net_477_3/clock_0
Path slack     : 9189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_2/clock_0                                           macrocell96         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_2/q       macrocell96    875    875  -1552  RISE       1
Net_477_3/main_2  macrocell95   3739   4614   9189  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_3/clock_0                                           macrocell95         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_2/q
Path End       : Net_477_7/main_6
Capture Clock  : Net_477_7/clock_0
Path slack     : 9195p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_2/clock_0                                           macrocell96         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_2/q       macrocell96    875    875  -1552  RISE       1
Net_477_7/main_6  macrocell91   3733   4608   9195  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_7/clock_0                                           macrocell91         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_2/q
Path End       : Net_477_5/main_4
Capture Clock  : Net_477_5/clock_0
Path slack     : 9195p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_2/clock_0                                           macrocell96         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_2/q       macrocell96    875    875  -1552  RISE       1
Net_477_5/main_4  macrocell93   3733   4608   9195  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_5/clock_0                                           macrocell93         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : Net_436_9/main_4
Capture Clock  : Net_436_9/clock_0
Path slack     : 9205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4598
-------------------------------------   ---- 
End-of-path arrival time (ps)           4598
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell        710    710   5014  RISE       1
Net_436_9/main_4              macrocell100   3888   4598   9205  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_9/clock_0                                           macrocell100        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : Net_436_8/main_3
Capture Clock  : Net_436_8/clock_0
Path slack     : 9205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4598
-------------------------------------   ---- 
End-of-path arrival time (ps)           4598
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell        710    710   5014  RISE       1
Net_436_8/main_3              macrocell101   3888   4598   9205  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : Net_436_2/main_4
Capture Clock  : Net_436_2/clock_0
Path slack     : 9218p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell        710    710   5014  RISE       1
Net_436_2/main_4              macrocell107   3875   4585   9218  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_2/clock_0                                           macrocell107        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : Net_436_1/main_3
Capture Clock  : Net_436_1/clock_0
Path slack     : 9218p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell        710    710   5014  RISE       1
Net_436_1/main_3              macrocell108   3875   4585   9218  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : Net_436_0/main_2
Capture Clock  : Net_436_0/clock_0
Path slack     : 9218p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell        710    710   5014  RISE       1
Net_436_0/main_2              macrocell109   3875   4585   9218  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_3/q
Path End       : Net_436_3/main_1
Capture Clock  : Net_436_3/clock_0
Path slack     : 9308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_3/clock_0                                           macrocell106        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_3/q       macrocell106    875    875  -5269  RISE       1
Net_436_3/main_1  macrocell106   3620   4495   9308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_3/clock_0                                           macrocell106        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_1/q
Path End       : Net_436_3/main_3
Capture Clock  : Net_436_3/clock_0
Path slack     : 9545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_1/q       macrocell108    875    875  -3332  RISE       1
Net_436_3/main_3  macrocell106   3383   4258   9545  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_3/clock_0                                           macrocell106        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_0/q
Path End       : Net_436_3/main_4
Capture Clock  : Net_436_3/clock_0
Path slack     : 9547p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_0/q       macrocell109    875    875  -3331  RISE       1
Net_436_3/main_4  macrocell106   3381   4256   9547  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_3/clock_0                                           macrocell106        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_1/q
Path End       : Net_436_7/main_7
Capture Clock  : Net_436_7/clock_0
Path slack     : 9561p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_1/q       macrocell108    875    875  -3332  RISE       1
Net_436_7/main_7  macrocell102   3367   4242   9561  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_7/clock_0                                           macrocell102        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_1/q
Path End       : Net_436_6/main_6
Capture Clock  : Net_436_6/clock_0
Path slack     : 9561p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_1/q       macrocell108    875    875  -3332  RISE       1
Net_436_6/main_6  macrocell103   3367   4242   9561  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_6/clock_0                                           macrocell103        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_1/q
Path End       : Net_436_5/main_5
Capture Clock  : Net_436_5/clock_0
Path slack     : 9561p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_1/q       macrocell108    875    875  -3332  RISE       1
Net_436_5/main_5  macrocell104   3367   4242   9561  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_5/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_1/q
Path End       : Net_436_4/main_4
Capture Clock  : Net_436_4/clock_0
Path slack     : 9561p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_1/q       macrocell108    875    875  -3332  RISE       1
Net_436_4/main_4  macrocell105   3367   4242   9561  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_4/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_0/q
Path End       : Net_436_7/main_8
Capture Clock  : Net_436_7/clock_0
Path slack     : 9567p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_0/q       macrocell109    875    875  -3331  RISE       1
Net_436_7/main_8  macrocell102   3361   4236   9567  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_7/clock_0                                           macrocell102        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_0/q
Path End       : Net_436_6/main_7
Capture Clock  : Net_436_6/clock_0
Path slack     : 9567p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_0/q       macrocell109    875    875  -3331  RISE       1
Net_436_6/main_7  macrocell103   3361   4236   9567  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_6/clock_0                                           macrocell103        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_0/q
Path End       : Net_436_5/main_6
Capture Clock  : Net_436_5/clock_0
Path slack     : 9567p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_0/q       macrocell109    875    875  -3331  RISE       1
Net_436_5/main_6  macrocell104   3361   4236   9567  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_5/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_0/q
Path End       : Net_436_4/main_5
Capture Clock  : Net_436_4/clock_0
Path slack     : 9567p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_0/q       macrocell109    875    875  -3331  RISE       1
Net_436_4/main_5  macrocell105   3361   4236   9567  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_4/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3354_1/q
Path End       : Net_3330/main_3
Capture Clock  : Net_3330/clock_0
Path slack     : 9703p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4100
-------------------------------------   ---- 
End-of-path arrival time (ps)           4100
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3354_1/clock_0                                          macrocell111        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_3354_1/q     macrocell111    875    875   9703  RISE       1
Net_3330/main_3  macrocell113   3225   4100   9703  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3330/clock_0                                            macrocell113        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3354_0/q
Path End       : Net_3330/main_4
Capture Clock  : Net_3330/clock_0
Path slack     : 9709p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3354_0/clock_0                                          macrocell112        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_3354_0/q     macrocell112    875    875   9709  RISE       1
Net_3330/main_4  macrocell113   3219   4094   9709  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3330/clock_0                                            macrocell113        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_3/q
Path End       : Net_477_3/main_1
Capture Clock  : Net_477_3/clock_0
Path slack     : 9824p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3979
-------------------------------------   ---- 
End-of-path arrival time (ps)           3979
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_3/clock_0                                           macrocell95         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_3/q       macrocell95    875    875   -534  RISE       1
Net_477_3/main_1  macrocell95   3104   3979   9824  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_3/clock_0                                           macrocell95         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_3/q
Path End       : Net_477_6/main_4
Capture Clock  : Net_477_6/clock_0
Path slack     : 9828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3976
-------------------------------------   ---- 
End-of-path arrival time (ps)           3976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_3/clock_0                                           macrocell95         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_3/q       macrocell95    875    875   -534  RISE       1
Net_477_6/main_4  macrocell92   3101   3976   9828  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_6/clock_0                                           macrocell92         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_3/q
Path End       : Net_477_4/main_2
Capture Clock  : Net_477_4/clock_0
Path slack     : 9828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3976
-------------------------------------   ---- 
End-of-path arrival time (ps)           3976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_3/clock_0                                           macrocell95         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_3/q       macrocell95    875    875   -534  RISE       1
Net_477_4/main_2  macrocell94   3101   3976   9828  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_4/clock_0                                           macrocell94         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_1/q
Path End       : Net_477_3/main_3
Capture Clock  : Net_477_3/clock_0
Path slack     : 9852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3952
-------------------------------------   ---- 
End-of-path arrival time (ps)           3952
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_1/clock_0                                           macrocell97         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_1/q       macrocell97    875    875   -510  RISE       1
Net_477_3/main_3  macrocell95   3077   3952   9852  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_3/clock_0                                           macrocell95         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_1/q
Path End       : Net_477_1/main_1
Capture Clock  : Net_477_1/clock_0
Path slack     : 9852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3952
-------------------------------------   ---- 
End-of-path arrival time (ps)           3952
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_1/clock_0                                           macrocell97         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_1/q       macrocell97    875    875   -510  RISE       1
Net_477_1/main_1  macrocell97   3077   3952   9852  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_1/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_1/q
Path End       : Net_477_6/main_6
Capture Clock  : Net_477_6/clock_0
Path slack     : 9852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_1/clock_0                                           macrocell97         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_1/q       macrocell97    875    875   -510  RISE       1
Net_477_6/main_6  macrocell92   3076   3951   9852  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_6/clock_0                                           macrocell92         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_1/q
Path End       : Net_477_4/main_4
Capture Clock  : Net_477_4/clock_0
Path slack     : 9852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_1/clock_0                                           macrocell97         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_1/q       macrocell97    875    875   -510  RISE       1
Net_477_4/main_4  macrocell94   3076   3951   9852  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_4/clock_0                                           macrocell94         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_1/q
Path End       : Net_477_2/main_2
Capture Clock  : Net_477_2/clock_0
Path slack     : 9852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_1/clock_0                                           macrocell97         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_1/q       macrocell97    875    875   -510  RISE       1
Net_477_2/main_2  macrocell96   3076   3951   9852  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_2/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_3/q
Path End       : Net_477_7/main_5
Capture Clock  : Net_477_7/clock_0
Path slack     : 9957p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_3/clock_0                                           macrocell95         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_3/q       macrocell95    875    875   -534  RISE       1
Net_477_7/main_5  macrocell91   2972   3847   9957  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_7/clock_0                                           macrocell91         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_3/q
Path End       : Net_477_5/main_3
Capture Clock  : Net_477_5/clock_0
Path slack     : 9957p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_3/clock_0                                           macrocell95         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_3/q       macrocell95    875    875   -534  RISE       1
Net_477_5/main_3  macrocell93   2972   3847   9957  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_5/clock_0                                           macrocell93         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_1/q
Path End       : Net_477_7/main_7
Capture Clock  : Net_477_7/clock_0
Path slack     : 9966p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_1/clock_0                                           macrocell97         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_1/q       macrocell97    875    875   -510  RISE       1
Net_477_7/main_7  macrocell91   2962   3837   9966  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_7/clock_0                                           macrocell91         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_1/q
Path End       : Net_477_5/main_5
Capture Clock  : Net_477_5/clock_0
Path slack     : 9966p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_1/clock_0                                           macrocell97         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_1/q       macrocell97    875    875   -510  RISE       1
Net_477_5/main_5  macrocell93   2962   3837   9966  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_5/clock_0                                           macrocell93         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3354_2/q
Path End       : Net_3330/main_2
Capture Clock  : Net_3330/clock_0
Path slack     : 9992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3811
-------------------------------------   ---- 
End-of-path arrival time (ps)           3811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3354_2/clock_0                                          macrocell110        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_3354_2/q     macrocell110    875    875   9992  RISE       1
Net_3330/main_2  macrocell113   2936   3811   9992  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3330/clock_0                                            macrocell113        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_0/q
Path End       : Net_477_7/main_8
Capture Clock  : Net_477_7/clock_0
Path slack     : 10005p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_0/clock_0                                           macrocell98         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_0/q       macrocell98    875    875   -355  RISE       1
Net_477_7/main_8  macrocell91   2923   3798  10005  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_7/clock_0                                           macrocell91         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_0/q
Path End       : Net_477_5/main_6
Capture Clock  : Net_477_5/clock_0
Path slack     : 10005p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_0/clock_0                                           macrocell98         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_0/q       macrocell98    875    875   -355  RISE       1
Net_477_5/main_6  macrocell93   2923   3798  10005  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_5/clock_0                                           macrocell93         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_0/q
Path End       : Net_477_0/main_1
Capture Clock  : Net_477_0/clock_0
Path slack     : 10005p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_0/clock_0                                           macrocell98         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_0/q       macrocell98    875    875   -355  RISE       1
Net_477_0/main_1  macrocell98   2923   3798  10005  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_0/clock_0                                           macrocell98         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_0/q
Path End       : Net_477_6/main_7
Capture Clock  : Net_477_6/clock_0
Path slack     : 10007p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_0/clock_0                                           macrocell98         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_0/q       macrocell98    875    875   -355  RISE       1
Net_477_6/main_7  macrocell92   2921   3796  10007  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_6/clock_0                                           macrocell92         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_0/q
Path End       : Net_477_4/main_5
Capture Clock  : Net_477_4/clock_0
Path slack     : 10007p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_0/clock_0                                           macrocell98         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_0/q       macrocell98    875    875   -355  RISE       1
Net_477_4/main_5  macrocell94   2921   3796  10007  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_4/clock_0                                           macrocell94         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_0/q
Path End       : Net_477_2/main_3
Capture Clock  : Net_477_2/clock_0
Path slack     : 10007p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_0/clock_0                                           macrocell98         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_0/q       macrocell98    875    875   -355  RISE       1
Net_477_2/main_3  macrocell96   2921   3796  10007  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_2/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_0/q
Path End       : Net_477_3/main_4
Capture Clock  : Net_477_3/clock_0
Path slack     : 10008p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_0/clock_0                                           macrocell98         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_0/q       macrocell98    875    875   -355  RISE       1
Net_477_3/main_4  macrocell95   2920   3795  10008  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_3/clock_0                                           macrocell95         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_0/q
Path End       : Net_477_1/main_2
Capture Clock  : Net_477_1/clock_0
Path slack     : 10008p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_0/clock_0                                           macrocell98         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_0/q       macrocell98    875    875   -355  RISE       1
Net_477_1/main_2  macrocell97   2920   3795  10008  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_1/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_WR_REG:Sync:ctrl_reg\/control_3
Path End       : \FreqDiv_2:not_last_reset\/main_0
Capture Clock  : \FreqDiv_2:not_last_reset\/clock_0
Path slack     : 10054p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock:R#2)   16260
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3750
-------------------------------------   ---- 
End-of-path arrival time (ps)           3750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD_WR_REG:Sync:ctrl_reg\/busclk                           controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\LCD_WR_REG:Sync:ctrl_reg\/control_3  controlcell2   1435   1435  10054  RISE       1
\FreqDiv_2:not_last_reset\/main_0     macrocell55    2315   3750  10054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                         macrocell55         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_WR_REG:Sync:ctrl_reg\/control_3
Path End       : Net_1133/main_0
Capture Clock  : Net_1133/clock_0
Path slack     : 10054p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock:R#2)   16260
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3750
-------------------------------------   ---- 
End-of-path arrival time (ps)           3750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD_WR_REG:Sync:ctrl_reg\/busclk                           controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\LCD_WR_REG:Sync:ctrl_reg\/control_3  controlcell2   1435   1435  10054  RISE       1
Net_1133/main_0                       macrocell56    2315   3750  10054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1133/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_WR_REG:Sync:ctrl_reg\/control_3
Path End       : \FreqDiv_2:count_0\/main_0
Capture Clock  : \FreqDiv_2:count_0\/clock_0
Path slack     : 10054p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock:R#2)   16260
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3750
-------------------------------------   ---- 
End-of-path arrival time (ps)           3750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD_WR_REG:Sync:ctrl_reg\/busclk                           controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\LCD_WR_REG:Sync:ctrl_reg\/control_3  controlcell2   1435   1435  10054  RISE       1
\FreqDiv_2:count_0\/main_0            macrocell57    2315   3750  10054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_0\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_6/q
Path End       : Net_436_7/main_2
Capture Clock  : Net_436_7/clock_0
Path slack     : 10138p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_6/clock_0                                           macrocell103        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_6/q       macrocell103    875    875  -4456  RISE       1
Net_436_7/main_2  macrocell102   2790   3665  10138  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_7/clock_0                                           macrocell102        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_6/q
Path End       : Net_436_6/main_1
Capture Clock  : Net_436_6/clock_0
Path slack     : 10138p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_6/clock_0                                           macrocell103        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_6/q       macrocell103    875    875  -4456  RISE       1
Net_436_6/main_1  macrocell103   2790   3665  10138  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_6/clock_0                                           macrocell103        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_2
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 10151p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:out_sample\/q      macrocell61    875    875  10151  RISE       1
\PulseConvert_1:in_sample\/main_2  macrocell60   2777   3652  10151  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : Net_436_7/main_9
Capture Clock  : Net_436_7/clock_0
Path slack     : 10276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           3528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell        710    710   5014  RISE       1
Net_436_7/main_9              macrocell102   2818   3528  10276  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_7/clock_0                                           macrocell102        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : Net_436_6/main_8
Capture Clock  : Net_436_6/clock_0
Path slack     : 10276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           3528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell        710    710   5014  RISE       1
Net_436_6/main_8              macrocell103   2818   3528  10276  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_6/clock_0                                           macrocell103        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : Net_436_5/main_7
Capture Clock  : Net_436_5/clock_0
Path slack     : 10276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           3528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell        710    710   5014  RISE       1
Net_436_5/main_7              macrocell104   2818   3528  10276  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_5/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : Net_436_4/main_6
Capture Clock  : Net_436_4/clock_0
Path slack     : 10276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           3528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell        710    710   5014  RISE       1
Net_436_4/main_6              macrocell105   2818   3528  10276  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_4/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : Net_436_3/main_5
Capture Clock  : Net_436_3/clock_0
Path slack     : 10307p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell        710    710   5014  RISE       1
Net_436_3/main_5              macrocell106   2786   3496  10307  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_3/clock_0                                           macrocell106        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_5/q
Path End       : Net_436_7/main_3
Capture Clock  : Net_436_7/clock_0
Path slack     : 10322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_5/clock_0                                           macrocell104        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_5/q       macrocell104    875    875  -4261  RISE       1
Net_436_7/main_3  macrocell102   2607   3482  10322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_7/clock_0                                           macrocell102        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_5/q
Path End       : Net_436_6/main_2
Capture Clock  : Net_436_6/clock_0
Path slack     : 10322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_5/clock_0                                           macrocell104        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_5/q       macrocell104    875    875  -4261  RISE       1
Net_436_6/main_2  macrocell103   2607   3482  10322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_6/clock_0                                           macrocell103        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_5/q
Path End       : Net_436_5/main_1
Capture Clock  : Net_436_5/clock_0
Path slack     : 10322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_5/clock_0                                           macrocell104        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_5/q       macrocell104    875    875  -4261  RISE       1
Net_436_5/main_1  macrocell104   2607   3482  10322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_5/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : Net_1585/main_1
Capture Clock  : Net_1585/clock_0
Path slack     : 10335p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#61499 vs. Clock_2:R#2)   16260
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3468
-------------------------------------   ---- 
End-of-path arrival time (ps)           3468
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                          macrocell60         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q  macrocell60    875    875  10335  RISE       1
Net_1585/main_1               macrocell59   2593   3468  10335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1585/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_2
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 10335p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#61499 vs. Clock_2:R#2)   16260
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3468
-------------------------------------   ---- 
End-of-path arrival time (ps)           3468
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                          macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q        macrocell60    875    875  10335  RISE       1
\PulseConvert_1:out_sample\/main_2  macrocell61   2593   3468  10335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_1
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 10335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3468
-------------------------------------   ---- 
End-of-path arrival time (ps)           3468
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                          macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q       macrocell60    875    875  10335  RISE       1
\PulseConvert_1:in_sample\/main_1  macrocell60   2593   3468  10335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : Net_436_9/clk_en
Capture Clock  : Net_436_9/clock_0
Path slack     : 10417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out  synccell        710    710   5196  RISE       1
Net_436_9/clk_en              macrocell100   3663   4373  10417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_9/clock_0                                           macrocell100        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : Net_436_8/clk_en
Capture Clock  : Net_436_8/clock_0
Path slack     : 10417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out  synccell        710    710   5196  RISE       1
Net_436_8/clk_en              macrocell101   3663   4373  10417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_8/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : Net_436_2/clk_en
Capture Clock  : Net_436_2/clock_0
Path slack     : 10417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out  synccell        710    710   5196  RISE       1
Net_436_2/clk_en              macrocell107   3663   4373  10417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_2/clock_0                                           macrocell107        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : Net_436_1/clk_en
Capture Clock  : Net_436_1/clock_0
Path slack     : 10417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out  synccell        710    710   5196  RISE       1
Net_436_1/clk_en              macrocell108   3663   4373  10417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : Net_436_0/clk_en
Capture Clock  : Net_436_0/clock_0
Path slack     : 10417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out  synccell        710    710   5196  RISE       1
Net_436_0/clk_en              macrocell109   3663   4373  10417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_9/q
Path End       : Net_477_9/main_1
Capture Clock  : Net_477_9/clock_0
Path slack     : 10620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3183
-------------------------------------   ---- 
End-of-path arrival time (ps)           3183
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_9/clock_0                                           macrocell89         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_9/q       macrocell89    875    875   8979  RISE       1
Net_477_9/main_1  macrocell89   2308   3183  10620  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_9/clock_0                                           macrocell89         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_1/q
Path End       : Net_436_2/main_2
Capture Clock  : Net_436_2/clock_0
Path slack     : 10623p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3180
-------------------------------------   ---- 
End-of-path arrival time (ps)           3180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_1/q       macrocell108    875    875  -3332  RISE       1
Net_436_2/main_2  macrocell107   2305   3180  10623  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_2/clock_0                                           macrocell107        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_1/q
Path End       : Net_436_1/main_1
Capture Clock  : Net_436_1/clock_0
Path slack     : 10623p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3180
-------------------------------------   ---- 
End-of-path arrival time (ps)           3180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_1/q       macrocell108    875    875  -3332  RISE       1
Net_436_1/main_1  macrocell108   2305   3180  10623  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_2/q
Path End       : Net_436_2/main_1
Capture Clock  : Net_436_2/clock_0
Path slack     : 10624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3179
-------------------------------------   ---- 
End-of-path arrival time (ps)           3179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_2/clock_0                                           macrocell107        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_2/q       macrocell107    875    875  -3331  RISE       1
Net_436_2/main_1  macrocell107   2304   3179  10624  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_2/clock_0                                           macrocell107        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_0/q
Path End       : Net_436_2/main_3
Capture Clock  : Net_436_2/clock_0
Path slack     : 10624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3179
-------------------------------------   ---- 
End-of-path arrival time (ps)           3179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_0/q       macrocell109    875    875  -3331  RISE       1
Net_436_2/main_3  macrocell107   2304   3179  10624  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_2/clock_0                                           macrocell107        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_0/q
Path End       : Net_436_1/main_2
Capture Clock  : Net_436_1/clock_0
Path slack     : 10624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3179
-------------------------------------   ---- 
End-of-path arrival time (ps)           3179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_0/q       macrocell109    875    875  -3331  RISE       1
Net_436_1/main_2  macrocell108   2304   3179  10624  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_0/q
Path End       : Net_436_0/main_1
Capture Clock  : Net_436_0/clock_0
Path slack     : 10624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3179
-------------------------------------   ---- 
End-of-path arrival time (ps)           3179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_0/q       macrocell109    875    875  -3331  RISE       1
Net_436_0/main_1  macrocell109   2304   3179  10624  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3354_1/q
Path End       : Net_3354_2/main_0
Capture Clock  : Net_3354_2/clock_0
Path slack     : 10629p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3354_1/clock_0                                          macrocell111        0      0  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_3354_1/q       macrocell111    875    875   9703  RISE       1
Net_3354_2/main_0  macrocell110   2299   3174  10629  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3354_2/clock_0                                          macrocell110        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_8/q
Path End       : Net_477_8/main_1
Capture Clock  : Net_477_8/clock_0
Path slack     : 10634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_8/clock_0                                           macrocell90         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_8/q       macrocell90    875    875   5989  RISE       1
Net_477_8/main_1  macrocell90   2295   3170  10634  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_8/clock_0                                           macrocell90         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_477_8/q
Path End       : cy_srff_2/main_1
Capture Clock  : cy_srff_2/clock_0
Path slack     : 10634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_477_8/clock_0                                           macrocell90         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_477_8/q       macrocell90    875    875   5989  RISE       1
cy_srff_2/main_1  macrocell99   2295   3170  10634  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                           macrocell99         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3330/q
Path End       : Net_3330/main_0
Capture Clock  : Net_3330/clock_0
Path slack     : 10635p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3168
-------------------------------------   ---- 
End-of-path arrival time (ps)           3168
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3330/clock_0                                            macrocell113        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_3330/q       macrocell113    875    875   8786  RISE       1
Net_3330/main_0  macrocell113   2293   3168  10635  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3330/clock_0                                            macrocell113        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3354_0/q
Path End       : Net_3354_2/main_1
Capture Clock  : Net_3354_2/clock_0
Path slack     : 10637p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3167
-------------------------------------   ---- 
End-of-path arrival time (ps)           3167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3354_0/clock_0                                          macrocell112        0      0  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_3354_0/q       macrocell112    875    875   9709  RISE       1
Net_3354_2/main_1  macrocell110   2292   3167  10637  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3354_2/clock_0                                          macrocell110        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3354_0/q
Path End       : Net_3354_1/main_0
Capture Clock  : Net_3354_1/clock_0
Path slack     : 10637p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3167
-------------------------------------   ---- 
End-of-path arrival time (ps)           3167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3354_0/clock_0                                          macrocell112        0      0  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_3354_0/q       macrocell112    875    875   9709  RISE       1
Net_3354_1/main_0  macrocell111   2292   3167  10637  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3354_1/clock_0                                          macrocell111        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_436_9/q
Path End       : Net_436_9/main_1
Capture Clock  : Net_436_9/clock_0
Path slack     : 10642p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3161
-------------------------------------   ---- 
End-of-path arrival time (ps)           3161
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_9/clock_0                                           macrocell100        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_436_9/q       macrocell100    875    875   1338  RISE       1
Net_436_9/main_1  macrocell100   2286   3161  10642  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_9/clock_0                                           macrocell100        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : Net_436_7/clk_en
Capture Clock  : Net_436_7/clock_0
Path slack     : 11464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3326
-------------------------------------   ---- 
End-of-path arrival time (ps)           3326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out  synccell        710    710   5196  RISE       1
Net_436_7/clk_en              macrocell102   2616   3326  11464  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_7/clock_0                                           macrocell102        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : Net_436_6/clk_en
Capture Clock  : Net_436_6/clock_0
Path slack     : 11464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3326
-------------------------------------   ---- 
End-of-path arrival time (ps)           3326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out  synccell        710    710   5196  RISE       1
Net_436_6/clk_en              macrocell103   2616   3326  11464  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_6/clock_0                                           macrocell103        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : Net_436_5/clk_en
Capture Clock  : Net_436_5/clock_0
Path slack     : 11464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3326
-------------------------------------   ---- 
End-of-path arrival time (ps)           3326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out  synccell        710    710   5196  RISE       1
Net_436_5/clk_en              macrocell104   2616   3326  11464  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_5/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : Net_436_4/clk_en
Capture Clock  : Net_436_4/clock_0
Path slack     : 11464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3326
-------------------------------------   ---- 
End-of-path arrival time (ps)           3326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out  synccell        710    710   5196  RISE       1
Net_436_4/clk_en              macrocell105   2616   3326  11464  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_4/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : Net_436_3/clk_en
Capture Clock  : Net_436_3/clock_0
Path slack     : 11464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3326
-------------------------------------   ---- 
End-of-path arrival time (ps)           3326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out  synccell        710    710   5196  RISE       1
Net_436_3/clk_en              macrocell106   2616   3326  11464  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_436_3/clock_0                                           macrocell106        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : \Sync_1:genblk1[0]:INST\/clk_en
Capture Clock  : \Sync_1:genblk1[0]:INST\/clock
Path slack     : 11466p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16260
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     14790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3324
-------------------------------------   ---- 
End-of-path arrival time (ps)           3324
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out     synccell       710    710   5196  RISE       1
\Sync_1:genblk1[0]:INST\/clk_en  synccell      2614   3324  11466  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2788/q
Path End       : \ShiftReg_1:bSR:sC8:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \ShiftReg_1:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 15711p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:F#1 vs. Clock:R#2)   65041
- Setup time                               -4210
----------------------------------------   ----- 
End-of-path required time (ps)             60831

Launch Clock Arrival Time                   32520
+ Clock path delay                          0
+ Data path delay                       12599
-------------------------------------   ----- 
End-of-path arrival time (ps)           45120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
Net_2788/clock_0                                           macrocell53         0  32520  FALL       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2788/q                                     macrocell53      875  33395  15711  RISE       1
\ShiftReg_1:bSR:status_0\/main_0               macrocell13     4517  37912  15711  RISE       1
\ShiftReg_1:bSR:status_0\/q                    macrocell13     2345  40257  15711  RISE       1
\ShiftReg_1:bSR:sC8:BShiftRegDp:u0\/cs_addr_1  datapathcell2   4862  45120  15711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ShiftReg_1:bSR:sC8:BShiftRegDp:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3681/q
Path End       : \ShiftReg_1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ShiftReg_1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 17283p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:F#1 vs. Clock:R#2)   65041
- Setup time                               -1470
----------------------------------------   ----- 
End-of-path required time (ps)             63571

Launch Clock Arrival Time                   32520
+ Clock path delay                          0
+ Data path delay                       13767
-------------------------------------   ----- 
End-of-path arrival time (ps)           46288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
Net_3681/clock_0                                           macrocell54         0  32520  FALL       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
Net_3681/q                               macrocell54     875  33395  17283  RISE       1
Net_2013/main_0                          macrocell12    6884  40280  17283  RISE       1
Net_2013/q                               macrocell12    2345  42625  17283  RISE       1
\ShiftReg_1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell4   3663  46288  17283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ShiftReg_1:bSR:SyncCtl:CtrlReg\/clock                     controlcell4        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3681/q
Path End       : \ShiftReg_1:bSR:StsReg\/clk_en
Capture Clock  : \ShiftReg_1:bSR:StsReg\/clock
Path slack     : 17283p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:F#1 vs. Clock:R#2)   65041
- Setup time                               -1470
----------------------------------------   ----- 
End-of-path required time (ps)             63571

Launch Clock Arrival Time                   32520
+ Clock path delay                          0
+ Data path delay                       13767
-------------------------------------   ----- 
End-of-path arrival time (ps)           46288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
Net_3681/clock_0                                           macrocell54         0  32520  FALL       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
Net_3681/q                      macrocell54     875  33395  17283  RISE       1
Net_2013/main_0                 macrocell12    6884  40280  17283  RISE       1
Net_2013/q                      macrocell12    2345  42625  17283  RISE       1
\ShiftReg_1:bSR:StsReg\/clk_en  statusicell1   3663  46288  17283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ShiftReg_1:bSR:StsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3681/q
Path End       : \ShiftReg_1:bSR:sC8:BShiftRegDp:u0\/clk_en
Capture Clock  : \ShiftReg_1:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 17283p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:F#1 vs. Clock:R#2)   65041
- Setup time                               -1470
----------------------------------------   ----- 
End-of-path required time (ps)             63571

Launch Clock Arrival Time                   32520
+ Clock path delay                          0
+ Data path delay                       13767
-------------------------------------   ----- 
End-of-path arrival time (ps)           46288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
Net_3681/clock_0                                           macrocell54         0  32520  FALL       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_3681/q                                  macrocell54      875  33395  17283  RISE       1
Net_2013/main_0                             macrocell12     6884  40280  17283  RISE       1
Net_2013/q                                  macrocell12     2345  42625  17283  RISE       1
\ShiftReg_1:bSR:sC8:BShiftRegDp:u0\/clk_en  datapathcell2   3663  46288  17283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ShiftReg_1:bSR:sC8:BShiftRegDp:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3681/q
Path End       : \ShiftReg_1:bSR:load_reg\/clk_en
Capture Clock  : \ShiftReg_1:bSR:load_reg\/clock_0
Path slack     : 17997p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:F#1 vs. Clock:R#2)   65041
- Setup time                               -1470
----------------------------------------   ----- 
End-of-path required time (ps)             63571

Launch Clock Arrival Time                   32520
+ Clock path delay                          0
+ Data path delay                       13053
-------------------------------------   ----- 
End-of-path arrival time (ps)           45574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
Net_3681/clock_0                                           macrocell54         0  32520  FALL       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Net_3681/q                        macrocell54    875  33395  17283  RISE       1
Net_2013/main_0                   macrocell12   6884  40280  17283  RISE       1
Net_2013/q                        macrocell12   2345  42625  17283  RISE       1
\ShiftReg_1:bSR:load_reg\/clk_en  macrocell58   2949  45574  17997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ShiftReg_1:bSR:load_reg\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2788/q
Path End       : \ShiftReg_1:bSR:StsReg\/status_0
Capture Clock  : \ShiftReg_1:bSR:StsReg\/clock
Path slack     : 18097p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:F#1 vs. Clock:R#2)   65041
- Setup time                                -350
----------------------------------------   ----- 
End-of-path required time (ps)             64691

Launch Clock Arrival Time                   32520
+ Clock path delay                          0
+ Data path delay                       14073
-------------------------------------   ----- 
End-of-path arrival time (ps)           46594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
Net_2788/clock_0                                           macrocell53         0  32520  FALL       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Net_2788/q                        macrocell53     875  33395  15711  RISE       1
\ShiftReg_1:bSR:status_0\/main_0  macrocell13    4517  37912  15711  RISE       1
\ShiftReg_1:bSR:status_0\/q       macrocell13    2345  40257  15711  RISE       1
\ShiftReg_1:bSR:StsReg\/status_0  statusicell1   6337  46594  18097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ShiftReg_1:bSR:StsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1133/q
Path End       : Net_3681/clk_en
Capture Clock  : Net_3681/clock_0
Path slack     : 22291p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:F#1)       0
- Setup time                               -1470
----------------------------------------   ----- 
End-of-path required time (ps)             31050

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8759
-------------------------------------   ---- 
End-of-path arrival time (ps)           8759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1133/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1133/q       macrocell56    875    875  22291  RISE       1
Net_3681/clk_en  macrocell54   7884   8759  22291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
Net_3681/clock_0                                           macrocell54         0  32520  FALL       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_924/q
Path End       : \PWM_1:PWMUDB:trig_last\/main_0
Capture Clock  : \PWM_1:PWMUDB:trig_last\/clock_0
Path slack     : 23851p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:F#1)       0
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             30063

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6213
-------------------------------------   ---- 
End-of-path arrival time (ps)           6213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_924/clock_0                                            macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_924/q                        macrocell46    875    875  23851  RISE       1
\PWM_1:PWMUDB:trig_last\/main_0  macrocell51   5338   6213  23851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:trig_last\/clock_0                           macrocell51         0  32520  FALL       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_924/q
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 23851p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:F#1)       0
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             30063

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6213
-------------------------------------   ---- 
End-of-path arrival time (ps)           6213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_924/clock_0                                            macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_924/q                             macrocell46    875    875  23851  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0  macrocell52   5338   6213  23851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell52         0  32520  FALL       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2788/q
Path End       : \ShiftReg_1:bSR:load_reg\/main_0
Capture Clock  : \ShiftReg_1:bSR:load_reg\/clock_0
Path slack     : 24672p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:F#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                   32520
+ Clock path delay                          0
+ Data path delay                        5392
-------------------------------------   ----- 
End-of-path arrival time (ps)           37912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
Net_2788/clock_0                                           macrocell53         0  32520  FALL       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Net_2788/q                        macrocell53    875  33395  15711  RISE       1
\ShiftReg_1:bSR:load_reg\/main_0  macrocell58   4517  37912  24672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ShiftReg_1:bSR:load_reg\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1133/q
Path End       : \PWM_1:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM_1:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 25114p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:F#1)       0
- Setup time                               -1470
----------------------------------------   ----- 
End-of-path required time (ps)             31050

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1133/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1133/q                             macrocell56     875    875  22291  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clk_en  controlcell3   5061   5936  25114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell3        0  32520  FALL       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1133/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 25114p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:F#1)       0
- Setup time                               -1470
----------------------------------------   ----- 
End-of-path required time (ps)             31050

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1133/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
Net_1133/q                          macrocell56      875    875  22291  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clk_en  datapathcell1   5061   5936  25114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0  32520  FALL       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1133/q
Path End       : \PWM_1:PWMUDB:trig_last\/clk_en
Capture Clock  : \PWM_1:PWMUDB:trig_last\/clock_0
Path slack     : 25114p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:F#1)       0
- Setup time                               -1470
----------------------------------------   ----- 
End-of-path required time (ps)             31050

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1133/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_1133/q                       macrocell56    875    875  22291  RISE       1
\PWM_1:PWMUDB:trig_last\/clk_en  macrocell51   5061   5936  25114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:trig_last\/clock_0                           macrocell51         0  32520  FALL       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1133/q
Path End       : \PWM_1:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 25114p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:F#1)       0
- Setup time                               -1470
----------------------------------------   ----- 
End-of-path required time (ps)             31050

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1133/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1133/q                            macrocell56    875    875  22291  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clk_en  macrocell52   5061   5936  25114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell52         0  32520  FALL       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1133/q
Path End       : Net_2788/clk_en
Capture Clock  : Net_2788/clock_0
Path slack     : 25114p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:F#1)       0
- Setup time                               -1470
----------------------------------------   ----- 
End-of-path required time (ps)             31050

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1133/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1133/q       macrocell56    875    875  22291  RISE       1
Net_2788/clk_en  macrocell53   5061   5936  25114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
Net_2788/clock_0                                           macrocell53         0  32520  FALL       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_3681/main_0
Capture Clock  : Net_3681/clock_0
Path slack     : 54672p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:F#1 vs. Clock:F#1)       0
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             30063

Launch Clock Arrival Time                   32520
+ Clock path delay                          0
+ Data path delay                        7912
-------------------------------------   ----- 
End-of-path arrival time (ps)           40432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell52         0  32520  FALL       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell52    875  33395  54672  RISE       1
Net_3681/main_0                  macrocell54   7037  40432  54672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
Net_3681/clock_0                                           macrocell54         0  32520  FALL       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : Net_3681/main_1
Capture Clock  : Net_3681/clock_0
Path slack     : 54758p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:F#1 vs. Clock:F#1)       0
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             30063

Launch Clock Arrival Time                   32520
+ Clock path delay                          0
+ Data path delay                        7825
-------------------------------------   ----- 
End-of-path arrival time (ps)           40346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0  32520  FALL       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell1   1700  34220  54758  RISE       1
Net_3681/main_1                       macrocell54     6125  40346  54758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
Net_3681/clock_0                                           macrocell54         0  32520  FALL       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 55650p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:F#1 vs. Clock:F#1)       0
- Setup time                               -4240
----------------------------------------   ----- 
End-of-path required time (ps)             28280

Launch Clock Arrival Time                   32520
+ Clock path delay                          0
+ Data path delay                        5151
-------------------------------------   ----- 
End-of-path arrival time (ps)           37671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell52         0  32520  FALL       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell52      875  33395  54672  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   4276  37671  55650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0  32520  FALL       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 56402p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:F#1 vs. Clock:F#1)       0
- Setup time                               -4240
----------------------------------------   ----- 
End-of-path required time (ps)             28280

Launch Clock Arrival Time                   32520
+ Clock path delay                          0
+ Data path delay                        4399
-------------------------------------   ----- 
End-of-path arrival time (ps)           36919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0  32520  FALL       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   1600  34120  56402  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2799  36919  56402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0  32520  FALL       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1133/q
Path End       : Net_924/clk_en
Capture Clock  : Net_924/clock_0
Path slack     : 56742p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -1470
----------------------------------------   ----- 
End-of-path required time (ps)             63571

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6828
-------------------------------------   ---- 
End-of-path arrival time (ps)           6828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1133/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1133/q      macrocell56    875    875  51590  RISE       1
Net_924/clk_en  macrocell46   5953   6828  56742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_924/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1133/q
Path End       : \FreqDiv_1:count_3\/clk_en
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 56742p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -1470
----------------------------------------   ----- 
End-of-path required time (ps)             63571

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6828
-------------------------------------   ---- 
End-of-path arrival time (ps)           6828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1133/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
Net_1133/q                  macrocell56    875    875  51590  RISE       1
\FreqDiv_1:count_3\/clk_en  macrocell47   5953   6828  56742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell47         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1133/q
Path End       : \FreqDiv_1:count_2\/clk_en
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 56742p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -1470
----------------------------------------   ----- 
End-of-path required time (ps)             63571

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6828
-------------------------------------   ---- 
End-of-path arrival time (ps)           6828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1133/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
Net_1133/q                  macrocell56    875    875  51590  RISE       1
\FreqDiv_1:count_2\/clk_en  macrocell48   5953   6828  56742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell48         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1133/q
Path End       : \FreqDiv_1:count_1\/clk_en
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 56742p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -1470
----------------------------------------   ----- 
End-of-path required time (ps)             63571

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6828
-------------------------------------   ---- 
End-of-path arrival time (ps)           6828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1133/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
Net_1133/q                  macrocell56    875    875  51590  RISE       1
\FreqDiv_1:count_1\/clk_en  macrocell49   5953   6828  56742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell49         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1133/q
Path End       : \FreqDiv_1:count_0\/clk_en
Capture Clock  : \FreqDiv_1:count_0\/clock_0
Path slack     : 56742p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -1470
----------------------------------------   ----- 
End-of-path required time (ps)             63571

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6828
-------------------------------------   ---- 
End-of-path arrival time (ps)           6828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1133/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
Net_1133/q                  macrocell56    875    875  51590  RISE       1
\FreqDiv_1:count_0\/clk_en  macrocell50   5953   6828  56742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell50         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1133/q
Path End       : \FreqDiv_1:not_last_reset\/clk_en
Capture Clock  : \FreqDiv_1:not_last_reset\/clock_0
Path slack     : 57635p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -1470
----------------------------------------   ----- 
End-of-path required time (ps)             63571

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1133/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_1133/q                         macrocell56    875    875  51590  RISE       1
\FreqDiv_1:not_last_reset\/clk_en  macrocell45   5061   5936  57635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_1:bSR:sC8:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ShiftReg_1:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 57727p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -4210
----------------------------------------   ----- 
End-of-path required time (ps)             60831

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3104
-------------------------------------   ---- 
End-of-path arrival time (ps)           3104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ShiftReg_1:bSR:SyncCtl:CtrlReg\/clock                     controlcell4        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_1:bSR:SyncCtl:CtrlReg\/control_0     controlcell4     847    847  57727  RISE       1
\ShiftReg_1:bSR:sC8:BShiftRegDp:u0\/cs_addr_2  datapathcell2   2257   3104  57727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ShiftReg_1:bSR:sC8:BShiftRegDp:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_924/q
Path End       : Net_924/main_1
Capture Clock  : Net_924/clock_0
Path slack     : 58000p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_924/clock_0                                            macrocell46         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_924/q       macrocell46    875    875  58000  RISE       1
Net_924/main_1  macrocell46   3709   4584  58000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_924/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_3
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 58113p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:F#1 vs. Clock:F#1)       0
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             30063

Launch Clock Arrival Time                   32520
+ Clock path delay                          0
+ Data path delay                        4470
-------------------------------------   ----- 
End-of-path arrival time (ps)           36991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell52         0  32520  FALL       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q       macrocell52    875  33395  54672  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_3  macrocell52   3595  36991  58113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell52         0  32520  FALL       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_2788/main_0
Capture Clock  : Net_2788/clock_0
Path slack     : 58113p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:F#1 vs. Clock:F#1)       0
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             30063

Launch Clock Arrival Time                   32520
+ Clock path delay                          0
+ Data path delay                        4470
-------------------------------------   ----- 
End-of-path arrival time (ps)           36991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell52         0  32520  FALL       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell52    875  33395  54672  RISE       1
Net_2788/main_0                  macrocell53   3595  36991  58113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
Net_2788/clock_0                                           macrocell53         0  32520  FALL       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_4
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 58198p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:F#1 vs. Clock:F#1)       0
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             30063

Launch Clock Arrival Time                   32520
+ Clock path delay                          0
+ Data path delay                        4386
-------------------------------------   ----- 
End-of-path arrival time (ps)           36906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0  32520  FALL       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb   datapathcell1   1600  34120  56402  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_4  macrocell52     2786  36906  58198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell52         0  32520  FALL       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1133/q
Path End       : Net_1133/main_2
Capture Clock  : Net_1133/clock_0
Path slack     : 58441p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1133/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1133/q       macrocell56    875    875  51590  RISE       1
Net_1133/main_2  macrocell56   3268   4143  58441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1133/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_2788/main_2
Capture Clock  : Net_2788/clock_0
Path slack     : 58518p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:F#1 vs. Clock:F#1)       0
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             30063

Launch Clock Arrival Time                   32520
+ Clock path delay                          0
+ Data path delay                        4066
-------------------------------------   ----- 
End-of-path arrival time (ps)           36586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0  32520  FALL       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   1760  34280  58518  RISE       1
Net_2788/main_2                       macrocell53     2306  36586  58518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
Net_2788/clock_0                                           macrocell53         0  32520  FALL       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : Net_924/main_0
Capture Clock  : Net_924/clock_0
Path slack     : 58645p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell45    875    875  58645  RISE       1
Net_924/main_0                macrocell46   3063   3938  58645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_924/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_3\/main_0
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 58645p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell45    875    875  58645  RISE       1
\FreqDiv_1:count_3\/main_0    macrocell47   3063   3938  58645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell47         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_2\/main_0
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 58645p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell45    875    875  58645  RISE       1
\FreqDiv_1:count_2\/main_0    macrocell48   3063   3938  58645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell48         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_1\/main_0
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 58645p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell45    875    875  58645  RISE       1
\FreqDiv_1:count_1\/main_0    macrocell49   3063   3938  58645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell49         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_0\/main_0
Capture Clock  : \FreqDiv_1:count_0\/clock_0
Path slack     : 58653p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3930
-------------------------------------   ---- 
End-of-path arrival time (ps)           3930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell45    875    875  58645  RISE       1
\FreqDiv_1:count_0\/main_0    macrocell50   3055   3930  58653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell50         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_2788/main_1
Capture Clock  : Net_2788/clock_0
Path slack     : 58662p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:F#1 vs. Clock:F#1)       0
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             30063

Launch Clock Arrival Time                   32520
+ Clock path delay                          0
+ Data path delay                        3922
-------------------------------------   ----- 
End-of-path arrival time (ps)           36442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0  32520  FALL       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell1   1610  34130  58662  RISE       1
Net_2788/main_1                       macrocell53     2312  36442  58662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
Net_2788/clock_0                                           macrocell53         0  32520  FALL       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_1
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 59397p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:F#1 vs. Clock:F#1)       0
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             30063

Launch Clock Arrival Time                   32520
+ Clock path delay                          0
+ Data path delay                        3187
-------------------------------------   ----- 
End-of-path arrival time (ps)           35707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell3        0  32520  FALL       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3    847  33367  59397  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_1      macrocell52    2340  35707  59397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell52         0  32520  FALL       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:trig_last\/q
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_2
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 59409p

Capture Clock Arrival Time                 32520
+ Clock path delay                             0
+ Cycle adjust (Clock:F#1 vs. Clock:F#1)       0
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             30063

Launch Clock Arrival Time                   32520
+ Clock path delay                          0
+ Data path delay                        3175
-------------------------------------   ----- 
End-of-path arrival time (ps)           35695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:trig_last\/clock_0                           macrocell51         0  32520  FALL       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:trig_last\/q            macrocell51    875  33395  59409  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_2  macrocell52   2300  35695  59409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0  32520  FALL       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell52         0  32520  FALL       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : Net_1133/main_3
Capture Clock  : Net_1133/clock_0
Path slack     : 59413p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3171
-------------------------------------   ---- 
End-of-path arrival time (ps)           3171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_0\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_0\/q  macrocell57    875    875  59413  RISE       1
Net_1133/main_3        macrocell56   2296   3171  59413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1133/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:not_last_reset\/main_1
Capture Clock  : \FreqDiv_2:not_last_reset\/clock_0
Path slack     : 59415p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3169
-------------------------------------   ---- 
End-of-path arrival time (ps)           3169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q       macrocell55    875    875  59415  RISE       1
\FreqDiv_2:not_last_reset\/main_1  macrocell55   2294   3169  59415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                         macrocell55         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : Net_1133/main_1
Capture Clock  : Net_1133/clock_0
Path slack     : 59415p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3169
-------------------------------------   ---- 
End-of-path arrival time (ps)           3169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell55    875    875  59415  RISE       1
Net_1133/main_1               macrocell56   2294   3169  59415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1133/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_0\/main_1
Capture Clock  : \FreqDiv_2:count_0\/clock_0
Path slack     : 59415p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3169
-------------------------------------   ---- 
End-of-path arrival time (ps)           3169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell55    875    875  59415  RISE       1
\FreqDiv_2:count_0\/main_1    macrocell57   2294   3169  59415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_2:count_0\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : Net_924/main_3
Capture Clock  : Net_924/clock_0
Path slack     : 59453p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3131
-------------------------------------   ---- 
End-of-path arrival time (ps)           3131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell48         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q  macrocell48    875    875  59453  RISE       1
Net_924/main_3         macrocell46   2256   3131  59453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_924/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_3\/main_2
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 59453p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3131
-------------------------------------   ---- 
End-of-path arrival time (ps)           3131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell48         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell48    875    875  59453  RISE       1
\FreqDiv_1:count_3\/main_2  macrocell47   2256   3131  59453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell47         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_1\/main_2
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 59453p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3131
-------------------------------------   ---- 
End-of-path arrival time (ps)           3131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell48         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell48    875    875  59453  RISE       1
\FreqDiv_1:count_1\/main_2  macrocell49   2256   3131  59453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell49         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : Net_924/main_2
Capture Clock  : Net_924/clock_0
Path slack     : 59464p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3119
-------------------------------------   ---- 
End-of-path arrival time (ps)           3119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell47         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q  macrocell47    875    875  59464  RISE       1
Net_924/main_2         macrocell46   2244   3119  59464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_924/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_3\/main_1
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 59464p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3119
-------------------------------------   ---- 
End-of-path arrival time (ps)           3119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell47         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell47    875    875  59464  RISE       1
\FreqDiv_1:count_3\/main_1  macrocell47   2244   3119  59464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell47         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_1\/main_1
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 59464p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3119
-------------------------------------   ---- 
End-of-path arrival time (ps)           3119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell47         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell47    875    875  59464  RISE       1
\FreqDiv_1:count_1\/main_1  macrocell49   2244   3119  59464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell49         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : Net_924/main_5
Capture Clock  : Net_924/clock_0
Path slack     : 59466p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3117
-------------------------------------   ---- 
End-of-path arrival time (ps)           3117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell50         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q  macrocell50    875    875  59466  RISE       1
Net_924/main_5         macrocell46   2242   3117  59466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_924/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_3\/main_4
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 59466p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3117
-------------------------------------   ---- 
End-of-path arrival time (ps)           3117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell50         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q       macrocell50    875    875  59466  RISE       1
\FreqDiv_1:count_3\/main_4  macrocell47   2242   3117  59466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell47         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_2\/main_2
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 59466p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3117
-------------------------------------   ---- 
End-of-path arrival time (ps)           3117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell50         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q       macrocell50    875    875  59466  RISE       1
\FreqDiv_1:count_2\/main_2  macrocell48   2242   3117  59466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell48         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_1\/main_4
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 59466p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3117
-------------------------------------   ---- 
End-of-path arrival time (ps)           3117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell50         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q       macrocell50    875    875  59466  RISE       1
\FreqDiv_1:count_1\/main_4  macrocell49   2242   3117  59466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell49         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : Net_924/main_4
Capture Clock  : Net_924/clock_0
Path slack     : 59469p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3115
-------------------------------------   ---- 
End-of-path arrival time (ps)           3115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell49         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q  macrocell49    875    875  59469  RISE       1
Net_924/main_4         macrocell46   2240   3115  59469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_924/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_3\/main_3
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 59469p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3115
-------------------------------------   ---- 
End-of-path arrival time (ps)           3115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell49         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell49    875    875  59469  RISE       1
\FreqDiv_1:count_3\/main_3  macrocell47   2240   3115  59469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell47         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_2\/main_1
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 59469p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3115
-------------------------------------   ---- 
End-of-path arrival time (ps)           3115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell49         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell49    875    875  59469  RISE       1
\FreqDiv_1:count_2\/main_1  macrocell48   2240   3115  59469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell48         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_1\/main_3
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 59469p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   65041
- Setup time                               -2457
----------------------------------------   ----- 
End-of-path required time (ps)             62584

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3115
-------------------------------------   ---- 
End-of-path arrival time (ps)           3115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell49         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell49    875    875  59469  RISE       1
\FreqDiv_1:count_1\/main_3  macrocell49   2240   3115  59469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell49         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 88314p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock_2:R#1 vs. timer_clock_2:R#2)   97561
- Setup time                                               -4210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             93351

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\/clock               controlcell6        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell6     847    847  88314  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell4   4190   5037  88314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell4       0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 88318p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock_2:R#1 vs. timer_clock_2:R#2)   97561
- Setup time                                               -4210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             93351

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\/clock               controlcell6        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell6     847    847  88314  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell5   4186   5033  88318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1\/clock           datapathcell5       0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 89400p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock_2:R#1 vs. timer_clock_2:R#2)   97561
- Setup time                                               -4210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             93351

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\/clock               controlcell6        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell6     847    847  88314  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell7   3104   3951  89400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell7       0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 89404p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock_2:R#1 vs. timer_clock_2:R#2)   97561
- Setup time                                               -4210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             93351

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\/clock               controlcell6        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell6     847    847  88314  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell6   3100   3947  89404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2\/clock           datapathcell6       0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u3\/sor
Path End       : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2\/sil
Capture Clock  : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 93581p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock_2:R#1 vs. timer_clock_2:R#2)   97561
- Setup time                                               -2240
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             95321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1740
-------------------------------------   ---- 
End-of-path arrival time (ps)           1740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u3\/sor  datapathcell7   1740   1740  93581  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2\/sil  datapathcell6      0   1740  93581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2\/clock           datapathcell6       0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1\/sor
Path End       : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/sil
Capture Clock  : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 94961p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock_2:R#1 vs. timer_clock_2:R#2)   97561
- Setup time                                               -2240
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             95321

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1\/sor  datapathcell5    360    360  94961  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/sil  datapathcell4      0    360  94961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell4       0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2\/sor
Path End       : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1\/sil
Capture Clock  : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 94961p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock_2:R#1 vs. timer_clock_2:R#2)   97561
- Setup time                                               -2240
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             95321

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2\/sor  datapathcell6    360    360  94961  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1\/sil  datapathcell5      0    360  94961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1\/clock           datapathcell5       0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_6/q
Path End       : Net_255_7/main_2
Capture Clock  : Net_255_7/clock_0
Path slack     : 982022p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7391
-------------------------------------   ---- 
End-of-path arrival time (ps)           7391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_6/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_6/q       macrocell72    875    875  982022  RISE       1
Net_255_7/main_2  macrocell71   6516   7391  982022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_7/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_6/q
Path End       : Net_255_6/main_1
Capture Clock  : Net_255_6/clock_0
Path slack     : 982950p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_6/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_6/q       macrocell72    875    875  982022  RISE       1
Net_255_6/main_1  macrocell72   5588   6463  982950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_6/clock_0                                          macrocell72         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_5/q
Path End       : Net_255_6/main_2
Capture Clock  : Net_255_6/clock_0
Path slack     : 983247p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6166
-------------------------------------   ---- 
End-of-path arrival time (ps)           6166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_5/clock_0                                          macrocell73         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_5/q       macrocell73    875    875  983247  RISE       1
Net_255_6/main_2  macrocell72   5291   6166  983247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_6/clock_0                                          macrocell72         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_5/q
Path End       : Net_255_5/main_1
Capture Clock  : Net_255_5/clock_0
Path slack     : 983247p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6166
-------------------------------------   ---- 
End-of-path arrival time (ps)           6166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_5/clock_0                                          macrocell73         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_5/q       macrocell73    875    875  983247  RISE       1
Net_255_5/main_1  macrocell73   5291   6166  983247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_5/clock_0                                          macrocell73         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_5/q
Path End       : Net_255_7/main_3
Capture Clock  : Net_255_7/clock_0
Path slack     : 984134p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5279
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_5/clock_0                                          macrocell73         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_5/q       macrocell73    875    875  983247  RISE       1
Net_255_7/main_3  macrocell71   4404   5279  984134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_7/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_4/q
Path End       : Net_255_6/main_3
Capture Clock  : Net_255_6/clock_0
Path slack     : 985010p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_4/clock_0                                          macrocell74         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_4/q       macrocell74    875    875  985010  RISE       1
Net_255_6/main_3  macrocell72   3528   4403  985010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_6/clock_0                                          macrocell72         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_4/q
Path End       : Net_255_5/main_2
Capture Clock  : Net_255_5/clock_0
Path slack     : 985010p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_4/clock_0                                          macrocell74         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_4/q       macrocell74    875    875  985010  RISE       1
Net_255_5/main_2  macrocell73   3528   4403  985010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_5/clock_0                                          macrocell73         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_0/q
Path End       : Net_255_6/main_7
Capture Clock  : Net_255_6/clock_0
Path slack     : 985052p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_0/clock_0                                          macrocell78         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_0/q       macrocell78    875    875  985052  RISE       1
Net_255_6/main_7  macrocell72   3486   4361  985052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_6/clock_0                                          macrocell72         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_0/q
Path End       : Net_255_5/main_6
Capture Clock  : Net_255_5/clock_0
Path slack     : 985052p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_0/clock_0                                          macrocell78         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_0/q       macrocell78    875    875  985052  RISE       1
Net_255_5/main_6  macrocell73   3486   4361  985052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_5/clock_0                                          macrocell73         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_0/q
Path End       : Net_255_3/main_4
Capture Clock  : Net_255_3/clock_0
Path slack     : 985052p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_0/clock_0                                          macrocell78         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_0/q       macrocell78    875    875  985052  RISE       1
Net_255_3/main_4  macrocell75   3486   4361  985052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_3/clock_0                                          macrocell75         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_0/q
Path End       : Net_255_1/main_2
Capture Clock  : Net_255_1/clock_0
Path slack     : 985052p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_0/clock_0                                          macrocell78         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_0/q       macrocell78    875    875  985052  RISE       1
Net_255_1/main_2  macrocell77   3486   4361  985052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_1/clock_0                                          macrocell77         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_2/q
Path End       : Net_255_6/main_5
Capture Clock  : Net_255_6/clock_0
Path slack     : 985053p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_2/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_2/q       macrocell76    875    875  985053  RISE       1
Net_255_6/main_5  macrocell72   3484   4359  985053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_6/clock_0                                          macrocell72         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_2/q
Path End       : Net_255_5/main_4
Capture Clock  : Net_255_5/clock_0
Path slack     : 985053p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_2/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_2/q       macrocell76    875    875  985053  RISE       1
Net_255_5/main_4  macrocell73   3484   4359  985053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_5/clock_0                                          macrocell73         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_2/q
Path End       : Net_255_3/main_2
Capture Clock  : Net_255_3/clock_0
Path slack     : 985053p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_2/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_2/q       macrocell76    875    875  985053  RISE       1
Net_255_3/main_2  macrocell75   3484   4359  985053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_3/clock_0                                          macrocell75         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_1/q
Path End       : Net_255_7/main_7
Capture Clock  : Net_255_7/clock_0
Path slack     : 985144p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_1/clock_0                                          macrocell77         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_1/q       macrocell77    875    875  985144  RISE       1
Net_255_7/main_7  macrocell71   3394   4269  985144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_7/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_1/q
Path End       : Net_255_4/main_4
Capture Clock  : Net_255_4/clock_0
Path slack     : 985144p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_1/clock_0                                          macrocell77         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_1/q       macrocell77    875    875  985144  RISE       1
Net_255_4/main_4  macrocell74   3394   4269  985144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_4/clock_0                                          macrocell74         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_1/q
Path End       : Net_255_2/main_2
Capture Clock  : Net_255_2/clock_0
Path slack     : 985154p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_1/clock_0                                          macrocell77         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_1/q       macrocell77    875    875  985144  RISE       1
Net_255_2/main_2  macrocell76   3383   4258  985154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_2/clock_0                                          macrocell76         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_3/q
Path End       : Net_255_7/main_5
Capture Clock  : Net_255_7/clock_0
Path slack     : 985314p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4099
-------------------------------------   ---- 
End-of-path arrival time (ps)           4099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_3/clock_0                                          macrocell75         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_3/q       macrocell75    875    875  985314  RISE       1
Net_255_7/main_5  macrocell71   3224   4099  985314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_7/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_3/q
Path End       : Net_255_4/main_2
Capture Clock  : Net_255_4/clock_0
Path slack     : 985314p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4099
-------------------------------------   ---- 
End-of-path arrival time (ps)           4099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_3/clock_0                                          macrocell75         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_3/q       macrocell75    875    875  985314  RISE       1
Net_255_4/main_2  macrocell74   3224   4099  985314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_4/clock_0                                          macrocell74         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_4/q
Path End       : Net_255_7/main_4
Capture Clock  : Net_255_7/clock_0
Path slack     : 985905p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_4/clock_0                                          macrocell74         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_4/q       macrocell74    875    875  985010  RISE       1
Net_255_7/main_4  macrocell71   2633   3508  985905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_7/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_4/q
Path End       : Net_255_4/main_1
Capture Clock  : Net_255_4/clock_0
Path slack     : 985905p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_4/clock_0                                          macrocell74         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_4/q       macrocell74    875    875  985010  RISE       1
Net_255_4/main_1  macrocell74   2633   3508  985905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_4/clock_0                                          macrocell74         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_2/q
Path End       : Net_255_2/main_1
Capture Clock  : Net_255_2/clock_0
Path slack     : 985950p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3463
-------------------------------------   ---- 
End-of-path arrival time (ps)           3463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_2/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_2/q       macrocell76    875    875  985053  RISE       1
Net_255_2/main_1  macrocell76   2588   3463  985950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_2/clock_0                                          macrocell76         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_2/q
Path End       : Net_255_7/main_6
Capture Clock  : Net_255_7/clock_0
Path slack     : 985952p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_2/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_2/q       macrocell76    875    875  985053  RISE       1
Net_255_7/main_6  macrocell71   2586   3461  985952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_7/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_2/q
Path End       : Net_255_4/main_3
Capture Clock  : Net_255_4/clock_0
Path slack     : 985952p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_2/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_2/q       macrocell76    875    875  985053  RISE       1
Net_255_4/main_3  macrocell74   2586   3461  985952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_4/clock_0                                          macrocell74         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_0/q
Path End       : Net_255_2/main_3
Capture Clock  : Net_255_2/clock_0
Path slack     : 985954p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3459
-------------------------------------   ---- 
End-of-path arrival time (ps)           3459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_0/clock_0                                          macrocell78         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_0/q       macrocell78    875    875  985052  RISE       1
Net_255_2/main_3  macrocell76   2584   3459  985954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_2/clock_0                                          macrocell76         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_0/q
Path End       : Net_255_0/main_1
Capture Clock  : Net_255_0/clock_0
Path slack     : 985954p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3459
-------------------------------------   ---- 
End-of-path arrival time (ps)           3459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_0/clock_0                                          macrocell78         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_0/q       macrocell78    875    875  985052  RISE       1
Net_255_0/main_1  macrocell78   2584   3459  985954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_0/clock_0                                          macrocell78         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_0/q
Path End       : Net_255_7/main_8
Capture Clock  : Net_255_7/clock_0
Path slack     : 985957p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3456
-------------------------------------   ---- 
End-of-path arrival time (ps)           3456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_0/clock_0                                          macrocell78         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_0/q       macrocell78    875    875  985052  RISE       1
Net_255_7/main_8  macrocell71   2581   3456  985957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_7/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_0/q
Path End       : Net_255_4/main_5
Capture Clock  : Net_255_4/clock_0
Path slack     : 985957p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3456
-------------------------------------   ---- 
End-of-path arrival time (ps)           3456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_0/clock_0                                          macrocell78         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_0/q       macrocell78    875    875  985052  RISE       1
Net_255_4/main_5  macrocell74   2581   3456  985957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_4/clock_0                                          macrocell74         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_3/q
Path End       : Net_255_6/main_4
Capture Clock  : Net_255_6/clock_0
Path slack     : 986240p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3173
-------------------------------------   ---- 
End-of-path arrival time (ps)           3173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_3/clock_0                                          macrocell75         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_3/q       macrocell75    875    875  985314  RISE       1
Net_255_6/main_4  macrocell72   2298   3173  986240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_6/clock_0                                          macrocell72         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_3/q
Path End       : Net_255_5/main_3
Capture Clock  : Net_255_5/clock_0
Path slack     : 986240p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3173
-------------------------------------   ---- 
End-of-path arrival time (ps)           3173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_3/clock_0                                          macrocell75         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_3/q       macrocell75    875    875  985314  RISE       1
Net_255_5/main_3  macrocell73   2298   3173  986240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_5/clock_0                                          macrocell73         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_3/q
Path End       : Net_255_3/main_1
Capture Clock  : Net_255_3/clock_0
Path slack     : 986240p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3173
-------------------------------------   ---- 
End-of-path arrival time (ps)           3173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_3/clock_0                                          macrocell75         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_3/q       macrocell75    875    875  985314  RISE       1
Net_255_3/main_1  macrocell75   2298   3173  986240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_3/clock_0                                          macrocell75         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_1/q
Path End       : Net_255_6/main_6
Capture Clock  : Net_255_6/clock_0
Path slack     : 986243p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_1/clock_0                                          macrocell77         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_1/q       macrocell77    875    875  985144  RISE       1
Net_255_6/main_6  macrocell72   2295   3170  986243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_6/clock_0                                          macrocell72         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_1/q
Path End       : Net_255_5/main_5
Capture Clock  : Net_255_5/clock_0
Path slack     : 986243p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_1/clock_0                                          macrocell77         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_1/q       macrocell77    875    875  985144  RISE       1
Net_255_5/main_5  macrocell73   2295   3170  986243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_5/clock_0                                          macrocell73         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_1/q
Path End       : Net_255_3/main_3
Capture Clock  : Net_255_3/clock_0
Path slack     : 986243p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_1/clock_0                                          macrocell77         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_1/q       macrocell77    875    875  985144  RISE       1
Net_255_3/main_3  macrocell75   2295   3170  986243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_3/clock_0                                          macrocell75         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_1/q
Path End       : Net_255_1/main_1
Capture Clock  : Net_255_1/clock_0
Path slack     : 986243p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_1/clock_0                                          macrocell77         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_1/q       macrocell77    875    875  985144  RISE       1
Net_255_1/main_1  macrocell77   2295   3170  986243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_1/clock_0                                          macrocell77         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_255_7/q
Path End       : Net_255_7/main_1
Capture Clock  : Net_255_7/clock_0
Path slack     : 986245p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (CLK_3:R#1 vs. CLK_3:R#2)   991870
- Setup time                                -2457
----------------------------------------   ------ 
End-of-path required time (ps)             989413

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3168
-------------------------------------   ---- 
End-of-path arrival time (ps)           3168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_7/clock_0                                          macrocell71         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_255_7/q       macrocell71    875    875  986245  RISE       1
Net_255_7/main_1  macrocell71   2293   3168  986245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_255_7/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2129166p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -3760
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2142581

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13415
-------------------------------------   ----- 
End-of-path arrival time (ps)           13415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell119    875    875  2129166  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell25    7881   8756  2129166  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell25    2345  11101  2129166  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell     2314  13415  2129166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2130614p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2145991

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15377
-------------------------------------   ----- 
End-of-path arrival time (ps)           15377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell121        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q      macrocell121    875    875  2130614  RISE       1
\UART_1:BUART:rx_status_4\/main_0  macrocell27    7816   8691  2130614  RISE       1
\UART_1:BUART:rx_status_4\/q       macrocell27    2345  11036  2130614  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4  statusicell5   4341  15377  2130614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell5        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2131109p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12776
-------------------------------------   ----- 
End-of-path arrival time (ps)           12776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   2510   2510  2131109  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell116   10266  12776  2131109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell116        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2132021p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -4330
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2142011

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9991
-------------------------------------   ---- 
End-of-path arrival time (ps)           9991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell115     875    875  2132021  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell22     4511   5386  2132021  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell22     2345   7731  2132021  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2260   9991  2132021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2132607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2142131

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9524
-------------------------------------   ---- 
End-of-path arrival time (ps)           9524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell116        0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell116     875    875  2132607  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   8649   9524  2132607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2132608p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2145991

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13383
-------------------------------------   ----- 
End-of-path arrival time (ps)           13383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell116        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q        macrocell116    875    875  2132607  RISE       1
\UART_1:BUART:tx_status_0\/main_1  macrocell23    7909   8784  2132608  RISE       1
\UART_1:BUART:tx_status_0\/q       macrocell23    2345  11129  2132608  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0  statusicell4   2254  13383  2132608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell4        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2133001p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2142131

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9130
-------------------------------------   ---- 
End-of-path arrival time (ps)           9130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell115     875    875  2132021  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   8255   9130  2133001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2133484p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2142131

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8647
-------------------------------------   ---- 
End-of-path arrival time (ps)           8647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell124        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell124      875    875  2133484  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   7772   8647  2133484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell10      0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2134198p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2142131

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7933
-------------------------------------   ---- 
End-of-path arrival time (ps)           7933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell120        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell120      875    875  2132803  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   7058   7933  2134198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell10      0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2134274p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2142131

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7858
-------------------------------------   ---- 
End-of-path arrival time (ps)           7858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    130    130  2133110  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   7728   7858  2134274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2134561p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9323
-------------------------------------   ---- 
End-of-path arrival time (ps)           9323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell119    875    875  2129166  RISE       1
\UART_1:BUART:rx_state_0\/main_0    macrocell120   8448   9323  2134561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell120        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2134561p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9323
-------------------------------------   ---- 
End-of-path arrival time (ps)           9323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell119    875    875  2129166  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell122   8448   9323  2134561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell122        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2134561p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9323
-------------------------------------   ---- 
End-of-path arrival time (ps)           9323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell119    875    875  2129166  RISE       1
\UART_1:BUART:rx_state_2\/main_0    macrocell123   8448   9323  2134561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell123        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2134575p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9310
-------------------------------------   ---- 
End-of-path arrival time (ps)           9310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   3060   3060  2134575  RISE       1
\UART_1:BUART:txn\/main_3                macrocell114    6250   9310  2134575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell114        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2135128p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8756
-------------------------------------   ---- 
End-of-path arrival time (ps)           8756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell119    875    875  2129166  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell121   7881   8756  2135128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell121        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2135128p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8756
-------------------------------------   ---- 
End-of-path arrival time (ps)           8756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell119    875    875  2129166  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell125   7881   8756  2135128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2135128p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8756
-------------------------------------   ---- 
End-of-path arrival time (ps)           8756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell119    875    875  2129166  RISE       1
\UART_1:BUART:rx_status_3\/main_0   macrocell128   7881   8756  2135128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell128        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2136530p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7355
-------------------------------------   ---- 
End-of-path arrival time (ps)           7355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell124        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell124    875    875  2133484  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell121   6480   7355  2136530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell121        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2136530p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7355
-------------------------------------   ---- 
End-of-path arrival time (ps)           7355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell124        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell124    875    875  2133484  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell128   6480   7355  2136530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell128        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2136548p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell124        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell124    875    875  2133484  RISE       1
\UART_1:BUART:rx_state_0\/main_2   macrocell120   6461   7336  2136548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell120        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2136548p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell124        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell124    875    875  2133484  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell122   6461   7336  2136548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell122        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2136548p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell124        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell124    875    875  2133484  RISE       1
\UART_1:BUART:rx_state_2\/main_2   macrocell123   6461   7336  2136548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell123        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2136558p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7327
-------------------------------------   ---- 
End-of-path arrival time (ps)           7327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell116        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell116    875    875  2132607  RISE       1
\UART_1:BUART:txn\/main_2    macrocell114   6452   7327  2136558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell114        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2136558p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7327
-------------------------------------   ---- 
End-of-path arrival time (ps)           7327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell116        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell116    875    875  2132607  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell118   6452   7327  2136558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell118        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2136652p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7232
-------------------------------------   ---- 
End-of-path arrival time (ps)           7232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell129        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell129    875    875  2136652  RISE       1
\UART_1:BUART:rx_state_2\/main_8  macrocell123   6357   7232  2136652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell123        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2137104p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2144151

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7048
-------------------------------------   ---- 
End-of-path arrival time (ps)           7048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell121        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell121      875    875  2130614  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   6173   7048  2137104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell10      0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2137151p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6733
-------------------------------------   ---- 
End-of-path arrival time (ps)           6733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell126        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell126    875    875  2131454  RISE       1
\UART_1:BUART:rx_state_0\/main_8  macrocell120   5858   6733  2137151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell120        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2137195p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell115    875    875  2132021  RISE       1
\UART_1:BUART:txn\/main_1    macrocell114   5815   6690  2137195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell114        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2137195p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell115    875    875  2132021  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell118   5815   6690  2137195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell118        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2137481p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2142131

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell119      875    875  2129166  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10   3776   4651  2137481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell10      0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2137715p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell126        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell126    875    875  2131454  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell128   5294   6169  2137715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell128        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2138182p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2145991

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7810
-------------------------------------   ---- 
End-of-path arrival time (ps)           7810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell128        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell128    875    875  2138182  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell5   6935   7810  2138182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell5        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2138498p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5386
-------------------------------------   ---- 
End-of-path arrival time (ps)           5386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell115    875    875  2132021  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell115   4511   5386  2138498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2138498p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5386
-------------------------------------   ---- 
End-of-path arrival time (ps)           5386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell115    875    875  2132021  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell117   4511   5386  2138498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2138614p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell116        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell116    875    875  2132607  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell116   4395   5270  2138614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell116        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2138638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell117        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell117    875    875  2133064  RISE       1
\UART_1:BUART:txn\/main_4    macrocell114   4371   5246  2138638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell114        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2138638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell117        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell117    875    875  2133064  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell118   4371   5246  2138638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell118        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2138661p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    130    130  2133110  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell118    5093   5223  2138661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell118        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2138665p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell127        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell127    875    875  2130923  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell128   4345   5220  2138665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell128        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2138685p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5200
-------------------------------------   ---- 
End-of-path arrival time (ps)           5200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell127        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q      macrocell127    875    875  2130923  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell120   4325   5200  2138685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell120        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2138719p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell115    875    875  2132021  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell116   4290   5165  2138719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell116        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2138765p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell120        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell120    875    875  2132803  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell121   4245   5120  2138765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell121        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2138765p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell120        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell120    875    875  2132803  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell125   4245   5120  2138765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2138765p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell120        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell120    875    875  2132803  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell128   4245   5120  2138765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell128        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2138926p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4958
-------------------------------------   ---- 
End-of-path arrival time (ps)           4958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell127        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell127    875    875  2130923  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell126   4083   4958  2138926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell126        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2138926p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4958
-------------------------------------   ---- 
End-of-path arrival time (ps)           4958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell127        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell127    875    875  2130923  RISE       1
\UART_1:BUART:pollcount_0\/main_2  macrocell127   4083   4958  2138926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell127        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2139205p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell114        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell114    875    875  2139205  RISE       1
\UART_1:BUART:txn\/main_0  macrocell114   3804   4679  2139205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell114        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2139387p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell116        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell116    875    875  2132607  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell115   3623   4498  2139387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2139387p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell116        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell116    875    875  2132607  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell117   3623   4498  2139387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2139443p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell120        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell120    875    875  2132803  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell120   3566   4441  2139443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell120        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2139443p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell120        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell120    875    875  2132803  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell122   3566   4441  2139443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell122        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2139443p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell120        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell120    875    875  2132803  RISE       1
\UART_1:BUART:rx_state_2\/main_1  macrocell123   3566   4441  2139443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell123        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2139539p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell117        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell117    875    875  2133064  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell116   3471   4346  2139539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell116        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2139542p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell117        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell117    875    875  2133064  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell115   3468   4343  2139542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2139542p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell117        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell117    875    875  2133064  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell117   3468   4343  2139542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2139550p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell126        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell126    875    875  2131454  RISE       1
\UART_1:BUART:pollcount_1\/main_2  macrocell126   3459   4334  2139550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell126        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2139587p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4297
-------------------------------------   ---- 
End-of-path arrival time (ps)           4297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    130    130  2133110  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell115    4167   4297  2139587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2139587p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4297
-------------------------------------   ---- 
End-of-path arrival time (ps)           4297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    130    130  2133110  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell117    4167   4297  2139587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2139590p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4294
-------------------------------------   ---- 
End-of-path arrival time (ps)           4294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell     1360   1360  2139590  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell124   2934   4294  2139590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell124        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2139594p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1360   1360  2139594  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell124   2931   4291  2139594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell124        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2139594p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1360   1360  2139594  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell126   2931   4291  2139594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell126        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2139594p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1360   1360  2139594  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell127   2931   4291  2139594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell127        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2139599p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4286
-------------------------------------   ---- 
End-of-path arrival time (ps)           4286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1360   1360  2139599  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell124   2926   4286  2139599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell124        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2139599p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4286
-------------------------------------   ---- 
End-of-path arrival time (ps)           4286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1360   1360  2139599  RISE       1
\UART_1:BUART:pollcount_1\/main_0        macrocell126   2926   4286  2139599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell126        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2139599p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4286
-------------------------------------   ---- 
End-of-path arrival time (ps)           4286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1360   1360  2139599  RISE       1
\UART_1:BUART:pollcount_0\/main_0        macrocell127   2926   4286  2139599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell127        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2139638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell118        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell118    875    875  2139638  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell115   3372   4247  2139638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2139638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell118        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell118    875    875  2139638  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell117   3372   4247  2139638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2139649p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell118        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell118    875    875  2139638  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell116   3361   4236  2139649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell116        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2139725p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1360   1360  2139725  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell120   2799   4159  2139725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell120        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2139725p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1360   1360  2139725  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell122   2799   4159  2139725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell122        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2139725p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1360   1360  2139725  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell123   2799   4159  2139725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell123        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2139729p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1360   1360  2139729  RISE       1
\UART_1:BUART:rx_state_0\/main_5         macrocell120   2795   4155  2139729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell120        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2139729p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1360   1360  2139729  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell122   2795   4155  2139729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell122        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2139729p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1360   1360  2139729  RISE       1
\UART_1:BUART:rx_state_2\/main_5         macrocell123   2795   4155  2139729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell123        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2139730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1360   1360  2139725  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell121   2795   4155  2139730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell121        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2139732p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1360   1360  2139729  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell121   2792   4152  2139732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell121        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2139894p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3991
-------------------------------------   ---- 
End-of-path arrival time (ps)           3991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1360   1360  2139894  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell120   2631   3991  2139894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell120        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2139894p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3991
-------------------------------------   ---- 
End-of-path arrival time (ps)           3991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1360   1360  2139894  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell122   2631   3991  2139894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell122        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2139894p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3991
-------------------------------------   ---- 
End-of-path arrival time (ps)           3991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1360   1360  2139894  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell123   2631   3991  2139894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell123        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2139905p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3979
-------------------------------------   ---- 
End-of-path arrival time (ps)           3979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1360   1360  2139894  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell121   2619   3979  2139905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell121        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2140214p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3670
-------------------------------------   ---- 
End-of-path arrival time (ps)           3670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell122        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell122    875    875  2134267  RISE       1
\UART_1:BUART:rx_state_0\/main_3  macrocell120   2795   3670  2140214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell120        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2140214p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3670
-------------------------------------   ---- 
End-of-path arrival time (ps)           3670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell122        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell122    875    875  2134267  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell122   2795   3670  2140214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell122        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2140214p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3670
-------------------------------------   ---- 
End-of-path arrival time (ps)           3670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell122        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell122    875    875  2134267  RISE       1
\UART_1:BUART:rx_state_2\/main_3  macrocell123   2795   3670  2140214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell123        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2140221p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3663
-------------------------------------   ---- 
End-of-path arrival time (ps)           3663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell123        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell123    875    875  2134278  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell120   2788   3663  2140221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell120        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2140221p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3663
-------------------------------------   ---- 
End-of-path arrival time (ps)           3663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell123        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell123    875    875  2134278  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell122   2788   3663  2140221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell122        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2140221p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3663
-------------------------------------   ---- 
End-of-path arrival time (ps)           3663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell123        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell123    875    875  2134278  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell123   2788   3663  2140221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell123        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2140229p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3656
-------------------------------------   ---- 
End-of-path arrival time (ps)           3656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell122        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell122    875    875  2134267  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell121   2781   3656  2140229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell121        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2140229p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3656
-------------------------------------   ---- 
End-of-path arrival time (ps)           3656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell122        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell122    875    875  2134267  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell125   2781   3656  2140229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2140229p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3656
-------------------------------------   ---- 
End-of-path arrival time (ps)           3656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell122        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell122    875    875  2134267  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell128   2781   3656  2140229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell128        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2140240p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3645
-------------------------------------   ---- 
End-of-path arrival time (ps)           3645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell123        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell123    875    875  2134278  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell121   2770   3645  2140240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell121        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2140240p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3645
-------------------------------------   ---- 
End-of-path arrival time (ps)           3645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell123        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell123    875    875  2134278  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell125   2770   3645  2140240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2140240p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3645
-------------------------------------   ---- 
End-of-path arrival time (ps)           3645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell123        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell123    875    875  2134278  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell128   2770   3645  2140240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell128        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2140269p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3615
-------------------------------------   ---- 
End-of-path arrival time (ps)           3615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    130    130  2133110  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell116    3485   3615  2140269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell116        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2140631p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3254
-------------------------------------   ---- 
End-of-path arrival time (ps)           3254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    130    130  2140631  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell114    3124   3254  2140631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell114        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2140701p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3183
-------------------------------------   ---- 
End-of-path arrival time (ps)           3183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell118        0      0  RISE       1

Data path
pin name                    model name    delay     AT    slack  edge  Fanout
--------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell118    875    875  2139638  RISE       1
\UART_1:BUART:txn\/main_6   macrocell114   2308   3183  2140701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell114        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2141503p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2381
-------------------------------------   ---- 
End-of-path arrival time (ps)           2381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    130    130  2140631  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell115    2251   2381  2141503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2141503p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2146341
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2143884

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2381
-------------------------------------   ---- 
End-of-path arrival time (ps)           2381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    130    130  2140631  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell117    2251   2381  2141503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1585/q
Path End       : \PulseConvert_1:out_sample\/main_0
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 999976580p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   999983740
- Setup time                                       -2457
--------------------------------------------   --------- 
End-of-path required time (ps)                 999981283

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4703
-------------------------------------   ---- 
End-of-path arrival time (ps)           4703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1585/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
Net_1585/q                          macrocell59    875    875  999976580  RISE       1
\PulseConvert_1:out_sample\/main_0  macrocell61   3828   4703  999976580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : Net_1585/main_2
Capture Clock  : Net_1585/clock_0
Path slack     : 999977643p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   999983740
- Setup time                                       -2457
--------------------------------------------   --------- 
End-of-path required time (ps)                 999981283

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3640
-------------------------------------   ---- 
End-of-path arrival time (ps)           3640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT      slack  edge  Fanout
-----------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_1:out_sample\/q  macrocell61    875    875  999977643  RISE       1
Net_1585/main_2                macrocell59   2765   3640  999977643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1585/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_3
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 999977643p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   999983740
- Setup time                                       -2457
--------------------------------------------   --------- 
End-of-path required time (ps)                 999981283

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3640
-------------------------------------   ---- 
End-of-path arrival time (ps)           3640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_1:out_sample\/q       macrocell61    875    875  999977643  RISE       1
\PulseConvert_1:out_sample\/main_3  macrocell61   2765   3640  999977643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell61         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

