{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686342057520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686342057521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  9 17:20:57 2023 " "Processing started: Fri Jun  9 17:20:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686342057521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686342057521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste -c teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686342057521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686342057750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686342057750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/manub/Desktop/FPGA/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686342064013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686342064013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686342064016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686342064016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/manub/Desktop/FPGA/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686342064017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686342064017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificacao.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificacao " "Found entity 1: decodificacao" {  } { { "decodificacao.v" "" { Text "C:/Users/manub/Desktop/FPGA/decodificacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686342064019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686342064019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lerinstrucao.v 1 1 " "Found 1 design units, including 1 entities, in source file lerinstrucao.v" { { "Info" "ISGN_ENTITY_NAME" "1 lerinstrucao " "Found entity 1: lerinstrucao" {  } { { "lerinstrucao.v" "" { Text "C:/Users/manub/Desktop/FPGA/lerinstrucao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686342064020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686342064020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.v" "" { Text "C:/Users/manub/Desktop/FPGA/memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686342064022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686342064022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradores " "Found entity 1: registradores" {  } { { "registradores.v" "" { Text "C:/Users/manub/Desktop/FPGA/registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686342064023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686342064023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinaisdecontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file sinaisdecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinaisdecontrole " "Found entity 1: sinaisdecontrole" {  } { { "sinaisdecontrole.v" "" { Text "C:/Users/manub/Desktop/FPGA/sinaisdecontrole.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686342064025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686342064025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somapc.v 1 1 " "Found 1 design units, including 1 entities, in source file somapc.v" { { "Info" "ISGN_ENTITY_NAME" "1 somapc " "Found entity 1: somapc" {  } { { "somapc.v" "" { Text "C:/Users/manub/Desktop/FPGA/somapc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686342064026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686342064026 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686342064051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somapc somapc:somapc " "Elaborating entity \"somapc\" for hierarchy \"somapc:somapc\"" {  } { { "main.v" "somapc" { Text "C:/Users/manub/Desktop/FPGA/main.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686342064086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lerinstrucao lerinstrucao:lerinstrucao " "Elaborating entity \"lerinstrucao\" for hierarchy \"lerinstrucao:lerinstrucao\"" {  } { { "main.v" "lerinstrucao" { Text "C:/Users/manub/Desktop/FPGA/main.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686342064088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificacao decodificacao:decodificacao " "Elaborating entity \"decodificacao\" for hierarchy \"decodificacao:decodificacao\"" {  } { { "main.v" "decodificacao" { Text "C:/Users/manub/Desktop/FPGA/main.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686342064090 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 decodificacao.v(60) " "Verilog HDL assignment warning at decodificacao.v(60): truncated value with size 32 to match size of target (12)" {  } { { "decodificacao.v" "" { Text "C:/Users/manub/Desktop/FPGA/decodificacao.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686342064091 "|main|decodificacao:decodificacao"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "opcode decodificacao.v(5) " "Output port \"opcode\" at decodificacao.v(5) has no driver" {  } { { "decodificacao.v" "" { Text "C:/Users/manub/Desktop/FPGA/decodificacao.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686342064092 "|main|decodificacao:decodificacao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinaisdecontrole sinaisdecontrole:sinaisdecontrole " "Elaborating entity \"sinaisdecontrole\" for hierarchy \"sinaisdecontrole:sinaisdecontrole\"" {  } { { "main.v" "sinaisdecontrole" { Text "C:/Users/manub/Desktop/FPGA/main.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686342064092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradores registradores:registradores " "Elaborating entity \"registradores\" for hierarchy \"registradores:registradores\"" {  } { { "main.v" "registradores" { Text "C:/Users/manub/Desktop/FPGA/main.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686342064093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "main.v" "alu" { Text "C:/Users/manub/Desktop/FPGA/main.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686342064110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:memoria " "Elaborating entity \"memoria\" for hierarchy \"memoria:memoria\"" {  } { { "main.v" "memoria" { Text "C:/Users/manub/Desktop/FPGA/main.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686342064112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display " "Elaborating entity \"display\" for hierarchy \"display:display\"" {  } { { "main.v" "display" { Text "C:/Users/manub/Desktop/FPGA/main.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686342064125 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686342067199 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[0\] GND " "Pin \"display1\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/main.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686342068506 "|main|display1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[1\] GND " "Pin \"display1\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/main.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686342068506 "|main|display1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[2\] GND " "Pin \"display1\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/main.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686342068506 "|main|display1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[3\] GND " "Pin \"display1\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/main.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686342068506 "|main|display1[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686342068506 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686342068639 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686342072676 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686342072970 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686342072970 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3490 " "Implemented 3490 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686342073203 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686342073203 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3474 " "Implemented 3474 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686342073203 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686342073203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686342073225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  9 17:21:13 2023 " "Processing ended: Fri Jun  9 17:21:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686342073225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686342073225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686342073225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686342073225 ""}
