// Seed: 1873996784
module module_0;
  logic id_1;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri1  id_1,
    input  wire  id_2,
    input  uwire id_3,
    input  tri0  id_4
);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_11 = 32'd53,
    parameter id_7  = 32'd86
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  module_0 modCall_1 ();
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire _id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire _id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply1 [id_7 : id_11] id_19 = -1;
  assign id_6 = id_8;
endmodule
