$date
	Sun Oct 23 03:04:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#288956
b11 !
1"
#288958
b11 &
b11 %
1$
#288959
0"
#288962
b1010 &
b1010 %
#288966
b101 &
b101 %
#288970
b10000 &
b10000 %
#288974
b1000 &
b1000 %
#288978
b100 &
b100 %
#288982
b10 &
b10 %
#288986
b1 &
b1 %
1#
#288990
b0 &
0#
b0 %
0$
#1333822
b1000 &
b1000 %
1$
b1000 !
1"
#1333823
0"
#1333826
b100 &
b100 %
#1333830
b10 &
b10 %
#1333834
b1 &
b1 %
1#
#1333838
b0 &
0#
b0 %
0$
#2331751
b11010 !
1"
#2331754
b11010 &
b11010 %
1$
#2331755
0"
#2331758
b1101 &
b1101 %
#2331762
b101000 &
b101000 %
#2331766
b10100 &
b10100 %
#2331770
b1010 &
b1010 %
#2331774
b101 &
b101 %
#2331778
b10000 &
b10000 %
#2331782
b1000 &
b1000 %
#2331786
b100 &
b100 %
#2331790
b10 &
b10 %
#2331794
b1 &
b1 %
1#
#2331798
b0 &
0#
b0 %
0$
#4500012
