Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 22 20:48:14 2024
| Host         : Robi running 64-bit major release  (build 9200)
| Command      : report_drc -file test_env_drc_opted.rpt -pb test_env_drc_opted.pb -rpx test_env_drc_opted.rpx
| Design       : test_env
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+--------+----------+------------------------------------------------+------------+
| Rule   | Severity | Description                                    | Violations |
+--------+----------+------------------------------------------------+------------+
| PLIO-3 | Warning  | Placement Constraints Check for IO constraints | 2          |
+--------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PLIO-3#1 Warning
Placement Constraints Check for IO constraints  
Partially locked IO Bus is found. Following components of the IO Bus btn[4:0] are not locked:  btn[3]
Related violations: <none>

PLIO-3#2 Warning
Placement Constraints Check for IO constraints  
Partially locked IO Bus is found. Following components of the IO Bus sw[15:0] are not locked:  sw[1] sw[0]
Related violations: <none>


