\hypertarget{struct_f_l_a_s_h___type_def}{}\section{F\+L\+A\+S\+H\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_l_a_s_h___type_def}\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}


F\+L\+A\+SH Registers.  




{\ttfamily \#include $<$stm32f401xc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}{A\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}{K\+E\+YR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}{O\+P\+T\+K\+E\+YR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_l_a_s_h___type_def_acfef9b6d7da4271943edc04d7dfdf595}{O\+P\+T\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_l_a_s_h___type_def_a1dddf235f246a1d4e7e5084cd51e2dd0}{O\+P\+T\+C\+R1}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+L\+A\+SH Registers. 

Definition at line 270 of file stm32f401xc.\+h.



\subsection{Field Documentation}
\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}!A\+CR@{A\+CR}}
\index{A\+CR@{A\+CR}!F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+CR}{ACR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+CR}\hypertarget{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}{}\label{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}
F\+L\+A\+SH access control register, Address offset\+: 0x00 

Definition at line 272 of file stm32f401xc.\+h.

\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}\hypertarget{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{}\label{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
F\+L\+A\+SH control register, Address offset\+: 0x10 

Definition at line 276 of file stm32f401xc.\+h.

\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}!K\+E\+YR@{K\+E\+YR}}
\index{K\+E\+YR@{K\+E\+YR}!F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{K\+E\+YR}{KEYR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t K\+E\+YR}\hypertarget{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}{}\label{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}
F\+L\+A\+SH key register, Address offset\+: 0x04 

Definition at line 273 of file stm32f401xc.\+h.

\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}!O\+P\+T\+CR@{O\+P\+T\+CR}}
\index{O\+P\+T\+CR@{O\+P\+T\+CR}!F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{O\+P\+T\+CR}{OPTCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t O\+P\+T\+CR}\hypertarget{struct_f_l_a_s_h___type_def_acfef9b6d7da4271943edc04d7dfdf595}{}\label{struct_f_l_a_s_h___type_def_acfef9b6d7da4271943edc04d7dfdf595}
F\+L\+A\+SH option control register , Address offset\+: 0x14 

Definition at line 277 of file stm32f401xc.\+h.

\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}!O\+P\+T\+C\+R1@{O\+P\+T\+C\+R1}}
\index{O\+P\+T\+C\+R1@{O\+P\+T\+C\+R1}!F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{O\+P\+T\+C\+R1}{OPTCR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t O\+P\+T\+C\+R1}\hypertarget{struct_f_l_a_s_h___type_def_a1dddf235f246a1d4e7e5084cd51e2dd0}{}\label{struct_f_l_a_s_h___type_def_a1dddf235f246a1d4e7e5084cd51e2dd0}
F\+L\+A\+SH option control register 1, Address offset\+: 0x18 

Definition at line 278 of file stm32f401xc.\+h.

\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}!O\+P\+T\+K\+E\+YR@{O\+P\+T\+K\+E\+YR}}
\index{O\+P\+T\+K\+E\+YR@{O\+P\+T\+K\+E\+YR}!F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{O\+P\+T\+K\+E\+YR}{OPTKEYR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t O\+P\+T\+K\+E\+YR}\hypertarget{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}{}\label{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}
F\+L\+A\+SH option key register, Address offset\+: 0x08 

Definition at line 274 of file stm32f401xc.\+h.

\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}\hypertarget{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{}\label{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}
F\+L\+A\+SH status register, Address offset\+: 0x0C 

Definition at line 275 of file stm32f401xc.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f401xc_8h}{stm32f401xc.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f401xe_8h}{stm32f401xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410cx_8h}{stm32f410cx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410rx_8h}{stm32f410rx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410tx_8h}{stm32f410tx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f411xe_8h}{stm32f411xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
