Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Sep 10 11:46:58 2025
| Host         : DESKTOP-EFRMAI2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          92          
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -25.260     -992.206                     93                  608        0.151        0.000                      0                  608        3.000        0.000                       0                   299  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
sys_clock                   {0.000 5.000}      10.000          100.000         
  clk_out1_top_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_top_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_top_clk_wiz_0_0      -25.260     -992.206                     93                  608        0.151        0.000                      0                  608        4.500        0.000                       0                   295  
  clkfbout_top_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                    clk_out1_top_clk_wiz_0_0                            
(none)                    clkfbout_top_clk_wiz_0_0                            
(none)                                              clk_out1_top_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_clk_wiz_0_0
  To Clock:  clk_out1_top_clk_wiz_0_0

Setup :           93  Failing Endpoints,  Worst Slack      -25.260ns,  Total Violation     -992.206ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -25.260ns  (required time - arrival time)
  Source:                 top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/LED_Toggle_0/U0/led_pwm_duty_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        35.227ns  (logic 20.576ns (58.409%)  route 14.651ns (41.591%))
  Logic Levels:           39  (CARRY4=24 DSP48E1=4 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.558    -0.954    top_i/UART_CONTROLLER_0/U0/clk
    SLICE_X55Y20         FDRE                                         r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/Q
                         net (fo=1, routed)           0.378    -0.120    top_i/LED_Toggle_0/U0/RX_data[6]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[14])
                                                      3.841     3.721 r  top_i/LED_Toggle_0/U0/HexToDec1/P[14]
                         net (fo=34, routed)          1.059     4.780    top_i/LED_Toggle_0/U0/HexToDec1_n_91
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016     6.796 r  top_i/LED_Toggle_0/U0/HexToDec/PCOUT[47]
                         net (fo=1, routed)           0.056     6.851    top_i/LED_Toggle_0/U0/HexToDec_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.369 r  top_i/LED_Toggle_0/U0/HexToDec__0/P[0]
                         net (fo=1, routed)           1.221     9.590    top_i/LED_Toggle_0/U0/HexToDec__0_n_105
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.124     9.714 r  top_i/LED_Toggle_0/U0/multiplier_stored[3]_i_5/O
                         net (fo=1, routed)           0.000     9.714    top_i/LED_Toggle_0/U0/multiplier_stored[3]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.246 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.246    top_i/LED_Toggle_0/U0/multiplier_stored_reg[3]_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.360 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.369    top_i/LED_Toggle_0/U0/multiplier_stored_reg[7]_i_1_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.717 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[11]_i_1/O[1]
                         net (fo=6, routed)           1.322    12.039    top_i/LED_Toggle_0/U0/multiplier_stored_reg[11]_i_1_n_6
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_B[9]_P[0])
                                                      3.835    15.874 f  top_i/LED_Toggle_0/U0/led_pwm_duty3/P[0]
                         net (fo=25, routed)          1.029    16.903    top_i/LED_Toggle_0/U0/led_pwm_duty31_in[0]
    SLICE_X13Y17         LUT1 (Prop_lut1_I0_O)        0.124    17.027 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry_i_1/O
                         net (fo=2, routed)           0.200    17.227    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry_i_1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.822 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.822    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry_i_8_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.939 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.939    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__0_i_9_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.254 f  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__1_i_10/O[3]
                         net (fo=14, routed)          0.974    19.228    top_i/LED_Toggle_0/U0/led_pwm_duty3__1[12]
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.307    19.535 f  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__2_i_12/O
                         net (fo=17, routed)          0.952    20.487    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__2_i_12_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I3_O)        0.124    20.611 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_i_1/O
                         net (fo=1, routed)           0.619    21.230    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_i_1_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.615 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.615    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.949 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__3/O[1]
                         net (fo=4, routed)           0.867    22.816    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__3_n_6
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.303    23.119 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_11/O
                         net (fo=3, routed)           0.449    23.568    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_11_n_0
    SLICE_X8Y22          LUT5 (Prop_lut5_I4_O)        0.124    23.692 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_3/O
                         net (fo=1, routed)           0.762    24.454    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_3_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.974 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.974    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.091 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__4/CO[3]
                         net (fo=1, routed)           0.009    25.100    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.415 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__5/O[3]
                         net (fo=12, routed)          0.776    26.190    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__5_n_4
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.307    26.497 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_i_3/O
                         net (fo=1, routed)           0.635    27.133    top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_i_3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    27.680 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0/O[2]
                         net (fo=3, routed)           0.657    28.337    top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_n_5
    SLICE_X8Y22          LUT4 (Prop_lut4_I0_O)        0.301    28.638 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_i_3/O
                         net (fo=1, routed)           0.951    29.588    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_i_3_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.095 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.095    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.209    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__2_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.323 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.323    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__3_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.437 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.437    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__4_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.551 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__5/CO[3]
                         net (fo=3, routed)           0.756    31.307    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__5_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.124    31.431 r  top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_3/O
                         net (fo=48, routed)          0.517    31.948    top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_3_n_0
    SLICE_X5Y28          LUT3 (Prop_lut3_I1_O)        0.124    32.072 r  top_i/LED_Toggle_0/U0/led_pwm_duty[4]_i_7/O
                         net (fo=1, routed)           0.000    32.072    top_i/LED_Toggle_0/U0/led_pwm_duty[4]_i_7_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.604 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.604    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]_i_2_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.718 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.718    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]_i_2_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.832 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.832    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[12]_i_2_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.946 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.946    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]_i_2_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.060 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.060    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[20]_i_2_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.174 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.174    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[24]_i_2_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.445 f  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[31]_i_6/CO[0]
                         net (fo=1, routed)           0.455    33.901    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[31]_i_6_n_3
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.373    34.274 r  top_i/LED_Toggle_0/U0/led_pwm_duty[31]_i_2/O
                         net (fo=1, routed)           0.000    34.274    top_i/LED_Toggle_0/U0/led_pwm_duty[31]_i_2_n_0
    SLICE_X2Y32          FDRE                                         r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.511     8.516    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X2Y32          FDRE                                         r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[31]/C
                         clock pessimism              0.492     9.007    
                         clock uncertainty           -0.074     8.933    
    SLICE_X2Y32          FDRE (Setup_fdre_C_D)        0.081     9.014    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[31]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                         -34.274    
  -------------------------------------------------------------------
                         slack                                -25.260    

Slack (VIOLATED) :        -25.103ns  (required time - arrival time)
  Source:                 top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/LED_Toggle_0/U0/led_pwm_duty_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        35.067ns  (logic 20.359ns (58.057%)  route 14.708ns (41.943%))
  Logic Levels:           38  (CARRY4=23 DSP48E1=4 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.558    -0.954    top_i/UART_CONTROLLER_0/U0/clk
    SLICE_X55Y20         FDRE                                         r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/Q
                         net (fo=1, routed)           0.378    -0.120    top_i/LED_Toggle_0/U0/RX_data[6]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[14])
                                                      3.841     3.721 r  top_i/LED_Toggle_0/U0/HexToDec1/P[14]
                         net (fo=34, routed)          1.059     4.780    top_i/LED_Toggle_0/U0/HexToDec1_n_91
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016     6.796 r  top_i/LED_Toggle_0/U0/HexToDec/PCOUT[47]
                         net (fo=1, routed)           0.056     6.851    top_i/LED_Toggle_0/U0/HexToDec_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.369 r  top_i/LED_Toggle_0/U0/HexToDec__0/P[0]
                         net (fo=1, routed)           1.221     9.590    top_i/LED_Toggle_0/U0/HexToDec__0_n_105
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.124     9.714 r  top_i/LED_Toggle_0/U0/multiplier_stored[3]_i_5/O
                         net (fo=1, routed)           0.000     9.714    top_i/LED_Toggle_0/U0/multiplier_stored[3]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.246 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.246    top_i/LED_Toggle_0/U0/multiplier_stored_reg[3]_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.360 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.369    top_i/LED_Toggle_0/U0/multiplier_stored_reg[7]_i_1_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.717 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[11]_i_1/O[1]
                         net (fo=6, routed)           1.322    12.039    top_i/LED_Toggle_0/U0/multiplier_stored_reg[11]_i_1_n_6
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_B[9]_P[0])
                                                      3.835    15.874 f  top_i/LED_Toggle_0/U0/led_pwm_duty3/P[0]
                         net (fo=25, routed)          1.029    16.903    top_i/LED_Toggle_0/U0/led_pwm_duty31_in[0]
    SLICE_X13Y17         LUT1 (Prop_lut1_I0_O)        0.124    17.027 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry_i_1/O
                         net (fo=2, routed)           0.200    17.227    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry_i_1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.822 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.822    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry_i_8_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.939 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.939    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__0_i_9_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.254 f  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__1_i_10/O[3]
                         net (fo=14, routed)          0.974    19.228    top_i/LED_Toggle_0/U0/led_pwm_duty3__1[12]
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.307    19.535 f  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__2_i_12/O
                         net (fo=17, routed)          0.952    20.487    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__2_i_12_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I3_O)        0.124    20.611 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_i_1/O
                         net (fo=1, routed)           0.619    21.230    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_i_1_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.615 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.615    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.949 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__3/O[1]
                         net (fo=4, routed)           0.867    22.816    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__3_n_6
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.303    23.119 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_11/O
                         net (fo=3, routed)           0.449    23.568    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_11_n_0
    SLICE_X8Y22          LUT5 (Prop_lut5_I4_O)        0.124    23.692 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_3/O
                         net (fo=1, routed)           0.762    24.454    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_3_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.974 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.974    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.091 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__4/CO[3]
                         net (fo=1, routed)           0.009    25.100    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.415 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__5/O[3]
                         net (fo=12, routed)          0.776    26.190    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__5_n_4
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.307    26.497 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_i_3/O
                         net (fo=1, routed)           0.635    27.133    top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_i_3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    27.680 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0/O[2]
                         net (fo=3, routed)           0.657    28.337    top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_n_5
    SLICE_X8Y22          LUT4 (Prop_lut4_I0_O)        0.301    28.638 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_i_3/O
                         net (fo=1, routed)           0.951    29.588    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_i_3_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.095 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.095    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.209    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__2_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.323 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.323    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__3_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.437 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.437    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__4_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.551 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__5/CO[3]
                         net (fo=3, routed)           0.756    31.307    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__5_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.124    31.431 r  top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_3/O
                         net (fo=48, routed)          0.517    31.948    top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_3_n_0
    SLICE_X5Y28          LUT3 (Prop_lut3_I1_O)        0.124    32.072 r  top_i/LED_Toggle_0/U0/led_pwm_duty[4]_i_7/O
                         net (fo=1, routed)           0.000    32.072    top_i/LED_Toggle_0/U0/led_pwm_duty[4]_i_7_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.604 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.604    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]_i_2_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.718 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.718    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]_i_2_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.832 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.832    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[12]_i_2_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.946 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.946    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]_i_2_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.060 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.060    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[20]_i_2_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.299 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.512    33.811    top_i/LED_Toggle_0/U0/led_pwm_duty1[23]
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.302    34.113 r  top_i/LED_Toggle_0/U0/led_pwm_duty[23]_i_1/O
                         net (fo=1, routed)           0.000    34.113    top_i/LED_Toggle_0/U0/led_pwm_duty[23]_i_1_n_0
    SLICE_X6Y32          FDRE                                         r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.509     8.514    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X6Y32          FDRE                                         r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[23]/C
                         clock pessimism              0.492     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X6Y32          FDRE (Setup_fdre_C_D)        0.079     9.010    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[23]
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                         -34.113    
  -------------------------------------------------------------------
                         slack                                -25.103    

Slack (VIOLATED) :        -25.017ns  (required time - arrival time)
  Source:                 top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/LED_Toggle_0/U0/led_pwm_duty_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        34.934ns  (logic 20.339ns (58.222%)  route 14.595ns (41.778%))
  Logic Levels:           38  (CARRY4=23 DSP48E1=4 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.558    -0.954    top_i/UART_CONTROLLER_0/U0/clk
    SLICE_X55Y20         FDRE                                         r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/Q
                         net (fo=1, routed)           0.378    -0.120    top_i/LED_Toggle_0/U0/RX_data[6]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[14])
                                                      3.841     3.721 r  top_i/LED_Toggle_0/U0/HexToDec1/P[14]
                         net (fo=34, routed)          1.059     4.780    top_i/LED_Toggle_0/U0/HexToDec1_n_91
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016     6.796 r  top_i/LED_Toggle_0/U0/HexToDec/PCOUT[47]
                         net (fo=1, routed)           0.056     6.851    top_i/LED_Toggle_0/U0/HexToDec_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.369 r  top_i/LED_Toggle_0/U0/HexToDec__0/P[0]
                         net (fo=1, routed)           1.221     9.590    top_i/LED_Toggle_0/U0/HexToDec__0_n_105
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.124     9.714 r  top_i/LED_Toggle_0/U0/multiplier_stored[3]_i_5/O
                         net (fo=1, routed)           0.000     9.714    top_i/LED_Toggle_0/U0/multiplier_stored[3]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.246 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.246    top_i/LED_Toggle_0/U0/multiplier_stored_reg[3]_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.360 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.369    top_i/LED_Toggle_0/U0/multiplier_stored_reg[7]_i_1_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.717 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[11]_i_1/O[1]
                         net (fo=6, routed)           1.322    12.039    top_i/LED_Toggle_0/U0/multiplier_stored_reg[11]_i_1_n_6
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_B[9]_P[0])
                                                      3.835    15.874 f  top_i/LED_Toggle_0/U0/led_pwm_duty3/P[0]
                         net (fo=25, routed)          1.029    16.903    top_i/LED_Toggle_0/U0/led_pwm_duty31_in[0]
    SLICE_X13Y17         LUT1 (Prop_lut1_I0_O)        0.124    17.027 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry_i_1/O
                         net (fo=2, routed)           0.200    17.227    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry_i_1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.822 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.822    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry_i_8_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.939 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.939    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__0_i_9_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.254 f  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__1_i_10/O[3]
                         net (fo=14, routed)          0.974    19.228    top_i/LED_Toggle_0/U0/led_pwm_duty3__1[12]
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.307    19.535 f  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__2_i_12/O
                         net (fo=17, routed)          0.952    20.487    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__2_i_12_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I3_O)        0.124    20.611 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_i_1/O
                         net (fo=1, routed)           0.619    21.230    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_i_1_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.615 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.615    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.949 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__3/O[1]
                         net (fo=4, routed)           0.867    22.816    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__3_n_6
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.303    23.119 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_11/O
                         net (fo=3, routed)           0.449    23.568    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_11_n_0
    SLICE_X8Y22          LUT5 (Prop_lut5_I4_O)        0.124    23.692 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_3/O
                         net (fo=1, routed)           0.762    24.454    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_3_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.974 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.974    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.091 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__4/CO[3]
                         net (fo=1, routed)           0.009    25.100    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.415 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__5/O[3]
                         net (fo=12, routed)          0.776    26.190    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__5_n_4
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.307    26.497 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_i_3/O
                         net (fo=1, routed)           0.635    27.133    top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_i_3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    27.680 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0/O[2]
                         net (fo=3, routed)           0.657    28.337    top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_n_5
    SLICE_X8Y22          LUT4 (Prop_lut4_I0_O)        0.301    28.638 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_i_3/O
                         net (fo=1, routed)           0.951    29.588    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_i_3_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.095 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.095    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.209    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__2_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.323 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.323    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__3_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.437 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.437    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__4_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.551 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__5/CO[3]
                         net (fo=3, routed)           0.756    31.307    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__5_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.124    31.431 r  top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_3/O
                         net (fo=48, routed)          0.517    31.948    top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_3_n_0
    SLICE_X5Y28          LUT3 (Prop_lut3_I1_O)        0.124    32.072 r  top_i/LED_Toggle_0/U0/led_pwm_duty[4]_i_7/O
                         net (fo=1, routed)           0.000    32.072    top_i/LED_Toggle_0/U0/led_pwm_duty[4]_i_7_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.604 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.604    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]_i_2_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.718 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.718    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]_i_2_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.832 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.832    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[12]_i_2_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.946 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.946    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]_i_2_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.060 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.060    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[20]_i_2_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.282 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.399    33.681    top_i/LED_Toggle_0/U0/led_pwm_duty1[21]
    SLICE_X7Y33          LUT5 (Prop_lut5_I0_O)        0.299    33.980 r  top_i/LED_Toggle_0/U0/led_pwm_duty[21]_i_1/O
                         net (fo=1, routed)           0.000    33.980    top_i/LED_Toggle_0/U0/led_pwm_duty[21]_i_1_n_0
    SLICE_X7Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.510     8.515    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X7Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[21]/C
                         clock pessimism              0.492     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X7Y33          FDRE (Setup_fdre_C_D)        0.031     8.963    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[21]
  -------------------------------------------------------------------
                         required time                          8.963    
                         arrival time                         -33.980    
  -------------------------------------------------------------------
                         slack                                -25.017    

Slack (VIOLATED) :        -25.003ns  (required time - arrival time)
  Source:                 top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/LED_Toggle_0/U0/led_pwm_duty_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        34.919ns  (logic 20.437ns (58.526%)  route 14.482ns (41.474%))
  Logic Levels:           38  (CARRY4=23 DSP48E1=4 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.558    -0.954    top_i/UART_CONTROLLER_0/U0/clk
    SLICE_X55Y20         FDRE                                         r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/Q
                         net (fo=1, routed)           0.378    -0.120    top_i/LED_Toggle_0/U0/RX_data[6]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[14])
                                                      3.841     3.721 r  top_i/LED_Toggle_0/U0/HexToDec1/P[14]
                         net (fo=34, routed)          1.059     4.780    top_i/LED_Toggle_0/U0/HexToDec1_n_91
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016     6.796 r  top_i/LED_Toggle_0/U0/HexToDec/PCOUT[47]
                         net (fo=1, routed)           0.056     6.851    top_i/LED_Toggle_0/U0/HexToDec_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.369 r  top_i/LED_Toggle_0/U0/HexToDec__0/P[0]
                         net (fo=1, routed)           1.221     9.590    top_i/LED_Toggle_0/U0/HexToDec__0_n_105
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.124     9.714 r  top_i/LED_Toggle_0/U0/multiplier_stored[3]_i_5/O
                         net (fo=1, routed)           0.000     9.714    top_i/LED_Toggle_0/U0/multiplier_stored[3]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.246 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.246    top_i/LED_Toggle_0/U0/multiplier_stored_reg[3]_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.360 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.369    top_i/LED_Toggle_0/U0/multiplier_stored_reg[7]_i_1_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.717 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[11]_i_1/O[1]
                         net (fo=6, routed)           1.322    12.039    top_i/LED_Toggle_0/U0/multiplier_stored_reg[11]_i_1_n_6
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_B[9]_P[0])
                                                      3.835    15.874 f  top_i/LED_Toggle_0/U0/led_pwm_duty3/P[0]
                         net (fo=25, routed)          1.029    16.903    top_i/LED_Toggle_0/U0/led_pwm_duty31_in[0]
    SLICE_X13Y17         LUT1 (Prop_lut1_I0_O)        0.124    17.027 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry_i_1/O
                         net (fo=2, routed)           0.200    17.227    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry_i_1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.822 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.822    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry_i_8_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.939 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.939    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__0_i_9_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.254 f  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__1_i_10/O[3]
                         net (fo=14, routed)          0.974    19.228    top_i/LED_Toggle_0/U0/led_pwm_duty3__1[12]
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.307    19.535 f  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__2_i_12/O
                         net (fo=17, routed)          0.952    20.487    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__2_i_12_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I3_O)        0.124    20.611 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_i_1/O
                         net (fo=1, routed)           0.619    21.230    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_i_1_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.615 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.615    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.949 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__3/O[1]
                         net (fo=4, routed)           0.867    22.816    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__3_n_6
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.303    23.119 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_11/O
                         net (fo=3, routed)           0.449    23.568    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_11_n_0
    SLICE_X8Y22          LUT5 (Prop_lut5_I4_O)        0.124    23.692 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_3/O
                         net (fo=1, routed)           0.762    24.454    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_3_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.974 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.974    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.091 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__4/CO[3]
                         net (fo=1, routed)           0.009    25.100    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.415 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__5/O[3]
                         net (fo=12, routed)          0.776    26.190    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__5_n_4
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.307    26.497 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_i_3/O
                         net (fo=1, routed)           0.635    27.133    top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_i_3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    27.680 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0/O[2]
                         net (fo=3, routed)           0.657    28.337    top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_n_5
    SLICE_X8Y22          LUT4 (Prop_lut4_I0_O)        0.301    28.638 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_i_3/O
                         net (fo=1, routed)           0.951    29.588    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_i_3_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.095 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.095    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.209    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__2_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.323 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.323    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__3_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.437 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.437    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__4_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.551 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__5/CO[3]
                         net (fo=3, routed)           0.756    31.307    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__5_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.124    31.431 r  top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_3/O
                         net (fo=48, routed)          0.517    31.948    top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_3_n_0
    SLICE_X5Y28          LUT3 (Prop_lut3_I1_O)        0.124    32.072 r  top_i/LED_Toggle_0/U0/led_pwm_duty[4]_i_7/O
                         net (fo=1, routed)           0.000    32.072    top_i/LED_Toggle_0/U0/led_pwm_duty[4]_i_7_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.604 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.604    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]_i_2_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.718 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.718    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]_i_2_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.832 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.832    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[12]_i_2_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.946 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.946    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]_i_2_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.060 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.060    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[20]_i_2_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.373 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.287    33.660    top_i/LED_Toggle_0/U0/led_pwm_duty1[24]
    SLICE_X7Y33          LUT5 (Prop_lut5_I0_O)        0.306    33.966 r  top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_1/O
                         net (fo=1, routed)           0.000    33.966    top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_1_n_0
    SLICE_X7Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.510     8.515    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X7Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[24]/C
                         clock pessimism              0.492     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X7Y33          FDRE (Setup_fdre_C_D)        0.031     8.963    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[24]
  -------------------------------------------------------------------
                         required time                          8.963    
                         arrival time                         -33.966    
  -------------------------------------------------------------------
                         slack                                -25.003    

Slack (VIOLATED) :        -24.990ns  (required time - arrival time)
  Source:                 top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/LED_Toggle_0/U0/led_pwm_duty_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        34.953ns  (logic 20.455ns (58.522%)  route 14.498ns (41.478%))
  Logic Levels:           38  (CARRY4=23 DSP48E1=4 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.558    -0.954    top_i/UART_CONTROLLER_0/U0/clk
    SLICE_X55Y20         FDRE                                         r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/Q
                         net (fo=1, routed)           0.378    -0.120    top_i/LED_Toggle_0/U0/RX_data[6]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[14])
                                                      3.841     3.721 r  top_i/LED_Toggle_0/U0/HexToDec1/P[14]
                         net (fo=34, routed)          1.059     4.780    top_i/LED_Toggle_0/U0/HexToDec1_n_91
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016     6.796 r  top_i/LED_Toggle_0/U0/HexToDec/PCOUT[47]
                         net (fo=1, routed)           0.056     6.851    top_i/LED_Toggle_0/U0/HexToDec_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.369 r  top_i/LED_Toggle_0/U0/HexToDec__0/P[0]
                         net (fo=1, routed)           1.221     9.590    top_i/LED_Toggle_0/U0/HexToDec__0_n_105
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.124     9.714 r  top_i/LED_Toggle_0/U0/multiplier_stored[3]_i_5/O
                         net (fo=1, routed)           0.000     9.714    top_i/LED_Toggle_0/U0/multiplier_stored[3]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.246 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.246    top_i/LED_Toggle_0/U0/multiplier_stored_reg[3]_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.360 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.369    top_i/LED_Toggle_0/U0/multiplier_stored_reg[7]_i_1_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.717 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[11]_i_1/O[1]
                         net (fo=6, routed)           1.322    12.039    top_i/LED_Toggle_0/U0/multiplier_stored_reg[11]_i_1_n_6
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_B[9]_P[0])
                                                      3.835    15.874 f  top_i/LED_Toggle_0/U0/led_pwm_duty3/P[0]
                         net (fo=25, routed)          1.029    16.903    top_i/LED_Toggle_0/U0/led_pwm_duty31_in[0]
    SLICE_X13Y17         LUT1 (Prop_lut1_I0_O)        0.124    17.027 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry_i_1/O
                         net (fo=2, routed)           0.200    17.227    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry_i_1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.822 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.822    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry_i_8_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.939 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.939    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__0_i_9_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.254 f  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__1_i_10/O[3]
                         net (fo=14, routed)          0.974    19.228    top_i/LED_Toggle_0/U0/led_pwm_duty3__1[12]
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.307    19.535 f  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__2_i_12/O
                         net (fo=17, routed)          0.952    20.487    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__2_i_12_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I3_O)        0.124    20.611 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_i_1/O
                         net (fo=1, routed)           0.619    21.230    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_i_1_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.615 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.615    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.949 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__3/O[1]
                         net (fo=4, routed)           0.867    22.816    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__3_n_6
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.303    23.119 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_11/O
                         net (fo=3, routed)           0.449    23.568    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_11_n_0
    SLICE_X8Y22          LUT5 (Prop_lut5_I4_O)        0.124    23.692 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_3/O
                         net (fo=1, routed)           0.762    24.454    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_3_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.974 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.974    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.091 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__4/CO[3]
                         net (fo=1, routed)           0.009    25.100    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.415 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__5/O[3]
                         net (fo=12, routed)          0.776    26.190    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__5_n_4
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.307    26.497 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_i_3/O
                         net (fo=1, routed)           0.635    27.133    top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_i_3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    27.680 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0/O[2]
                         net (fo=3, routed)           0.657    28.337    top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_n_5
    SLICE_X8Y22          LUT4 (Prop_lut4_I0_O)        0.301    28.638 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_i_3/O
                         net (fo=1, routed)           0.951    29.588    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_i_3_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.095 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.095    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.209    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__2_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.323 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.323    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__3_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.437 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.437    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__4_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.551 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__5/CO[3]
                         net (fo=3, routed)           0.756    31.307    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__5_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.124    31.431 r  top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_3/O
                         net (fo=48, routed)          0.517    31.948    top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_3_n_0
    SLICE_X5Y28          LUT3 (Prop_lut3_I1_O)        0.124    32.072 r  top_i/LED_Toggle_0/U0/led_pwm_duty[4]_i_7/O
                         net (fo=1, routed)           0.000    32.072    top_i/LED_Toggle_0/U0/led_pwm_duty[4]_i_7_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.604 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.604    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]_i_2_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.718 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.718    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]_i_2_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.832 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.832    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[12]_i_2_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.946 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.946    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]_i_2_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.060 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.060    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[20]_i_2_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.394 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.302    33.696    top_i/LED_Toggle_0/U0/led_pwm_duty1[22]
    SLICE_X6Y33          LUT5 (Prop_lut5_I0_O)        0.303    33.999 r  top_i/LED_Toggle_0/U0/led_pwm_duty[22]_i_1/O
                         net (fo=1, routed)           0.000    33.999    top_i/LED_Toggle_0/U0/led_pwm_duty[22]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.510     8.515    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X6Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[22]/C
                         clock pessimism              0.492     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X6Y33          FDRE (Setup_fdre_C_D)        0.077     9.009    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[22]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                         -33.999    
  -------------------------------------------------------------------
                         slack                                -24.990    

Slack (VIOLATED) :        -24.931ns  (required time - arrival time)
  Source:                 top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        34.894ns  (logic 20.209ns (57.916%)  route 14.685ns (42.084%))
  Logic Levels:           36  (CARRY4=21 DSP48E1=4 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.558    -0.954    top_i/UART_CONTROLLER_0/U0/clk
    SLICE_X55Y20         FDRE                                         r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/Q
                         net (fo=1, routed)           0.378    -0.120    top_i/LED_Toggle_0/U0/RX_data[6]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[14])
                                                      3.841     3.721 r  top_i/LED_Toggle_0/U0/HexToDec1/P[14]
                         net (fo=34, routed)          1.059     4.780    top_i/LED_Toggle_0/U0/HexToDec1_n_91
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016     6.796 r  top_i/LED_Toggle_0/U0/HexToDec/PCOUT[47]
                         net (fo=1, routed)           0.056     6.851    top_i/LED_Toggle_0/U0/HexToDec_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.369 r  top_i/LED_Toggle_0/U0/HexToDec__0/P[0]
                         net (fo=1, routed)           1.221     9.590    top_i/LED_Toggle_0/U0/HexToDec__0_n_105
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.124     9.714 r  top_i/LED_Toggle_0/U0/multiplier_stored[3]_i_5/O
                         net (fo=1, routed)           0.000     9.714    top_i/LED_Toggle_0/U0/multiplier_stored[3]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.246 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.246    top_i/LED_Toggle_0/U0/multiplier_stored_reg[3]_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.360 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.369    top_i/LED_Toggle_0/U0/multiplier_stored_reg[7]_i_1_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.717 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[11]_i_1/O[1]
                         net (fo=6, routed)           1.322    12.039    top_i/LED_Toggle_0/U0/multiplier_stored_reg[11]_i_1_n_6
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_B[9]_P[0])
                                                      3.835    15.874 f  top_i/LED_Toggle_0/U0/led_pwm_duty3/P[0]
                         net (fo=25, routed)          1.029    16.903    top_i/LED_Toggle_0/U0/led_pwm_duty31_in[0]
    SLICE_X13Y17         LUT1 (Prop_lut1_I0_O)        0.124    17.027 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry_i_1/O
                         net (fo=2, routed)           0.200    17.227    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry_i_1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.822 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.822    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry_i_8_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.939 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.939    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__0_i_9_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.254 f  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__1_i_10/O[3]
                         net (fo=14, routed)          0.974    19.228    top_i/LED_Toggle_0/U0/led_pwm_duty3__1[12]
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.307    19.535 f  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__2_i_12/O
                         net (fo=17, routed)          0.952    20.487    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__2_i_12_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I3_O)        0.124    20.611 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_i_1/O
                         net (fo=1, routed)           0.619    21.230    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_i_1_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.615 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.615    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.949 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__3/O[1]
                         net (fo=4, routed)           0.867    22.816    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__3_n_6
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.303    23.119 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_11/O
                         net (fo=3, routed)           0.449    23.568    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_11_n_0
    SLICE_X8Y22          LUT5 (Prop_lut5_I4_O)        0.124    23.692 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_3/O
                         net (fo=1, routed)           0.762    24.454    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_3_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.974 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.974    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.091 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__4/CO[3]
                         net (fo=1, routed)           0.009    25.100    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.415 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__5/O[3]
                         net (fo=12, routed)          0.776    26.190    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__5_n_4
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.307    26.497 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_i_3/O
                         net (fo=1, routed)           0.635    27.133    top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_i_3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    27.680 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0/O[2]
                         net (fo=3, routed)           0.657    28.337    top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_n_5
    SLICE_X8Y22          LUT4 (Prop_lut4_I0_O)        0.301    28.638 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_i_3/O
                         net (fo=1, routed)           0.951    29.588    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_i_3_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.095 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.095    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.209    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__2_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.323 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.323    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__3_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.437 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.437    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__4_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.551 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__5/CO[3]
                         net (fo=3, routed)           0.756    31.307    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__5_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.124    31.431 r  top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_3/O
                         net (fo=48, routed)          0.517    31.948    top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_3_n_0
    SLICE_X5Y28          LUT3 (Prop_lut3_I1_O)        0.124    32.072 r  top_i/LED_Toggle_0/U0/led_pwm_duty[4]_i_7/O
                         net (fo=1, routed)           0.000    32.072    top_i/LED_Toggle_0/U0/led_pwm_duty[4]_i_7_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.604 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.604    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]_i_2_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.718 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.718    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]_i_2_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.832 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.832    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[12]_i_2_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.145 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.489    33.634    top_i/LED_Toggle_0/U0/led_pwm_duty1[16]
    SLICE_X6Y30          LUT5 (Prop_lut5_I0_O)        0.306    33.940 r  top_i/LED_Toggle_0/U0/led_pwm_duty[16]_i_1/O
                         net (fo=1, routed)           0.000    33.940    top_i/LED_Toggle_0/U0/led_pwm_duty[16]_i_1_n_0
    SLICE_X6Y30          FDRE                                         r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.506     8.511    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X6Y30          FDRE                                         r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]/C
                         clock pessimism              0.492     9.002    
                         clock uncertainty           -0.074     8.928    
    SLICE_X6Y30          FDRE (Setup_fdre_C_D)        0.081     9.009    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                         -33.940    
  -------------------------------------------------------------------
                         slack                                -24.931    

Slack (VIOLATED) :        -24.917ns  (required time - arrival time)
  Source:                 top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/LED_Toggle_0/U0/led_pwm_duty_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        34.879ns  (logic 20.225ns (57.987%)  route 14.654ns (42.013%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=4 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.558    -0.954    top_i/UART_CONTROLLER_0/U0/clk
    SLICE_X55Y20         FDRE                                         r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/Q
                         net (fo=1, routed)           0.378    -0.120    top_i/LED_Toggle_0/U0/RX_data[6]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[14])
                                                      3.841     3.721 r  top_i/LED_Toggle_0/U0/HexToDec1/P[14]
                         net (fo=34, routed)          1.059     4.780    top_i/LED_Toggle_0/U0/HexToDec1_n_91
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016     6.796 r  top_i/LED_Toggle_0/U0/HexToDec/PCOUT[47]
                         net (fo=1, routed)           0.056     6.851    top_i/LED_Toggle_0/U0/HexToDec_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.369 r  top_i/LED_Toggle_0/U0/HexToDec__0/P[0]
                         net (fo=1, routed)           1.221     9.590    top_i/LED_Toggle_0/U0/HexToDec__0_n_105
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.124     9.714 r  top_i/LED_Toggle_0/U0/multiplier_stored[3]_i_5/O
                         net (fo=1, routed)           0.000     9.714    top_i/LED_Toggle_0/U0/multiplier_stored[3]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.246 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.246    top_i/LED_Toggle_0/U0/multiplier_stored_reg[3]_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.360 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.369    top_i/LED_Toggle_0/U0/multiplier_stored_reg[7]_i_1_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.717 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[11]_i_1/O[1]
                         net (fo=6, routed)           1.322    12.039    top_i/LED_Toggle_0/U0/multiplier_stored_reg[11]_i_1_n_6
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_B[9]_P[0])
                                                      3.835    15.874 f  top_i/LED_Toggle_0/U0/led_pwm_duty3/P[0]
                         net (fo=25, routed)          1.029    16.903    top_i/LED_Toggle_0/U0/led_pwm_duty31_in[0]
    SLICE_X13Y17         LUT1 (Prop_lut1_I0_O)        0.124    17.027 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry_i_1/O
                         net (fo=2, routed)           0.200    17.227    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry_i_1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.822 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.822    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry_i_8_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.939 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.939    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__0_i_9_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.254 f  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__1_i_10/O[3]
                         net (fo=14, routed)          0.974    19.228    top_i/LED_Toggle_0/U0/led_pwm_duty3__1[12]
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.307    19.535 f  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__2_i_12/O
                         net (fo=17, routed)          0.952    20.487    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__2_i_12_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I3_O)        0.124    20.611 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_i_1/O
                         net (fo=1, routed)           0.619    21.230    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_i_1_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.615 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.615    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.949 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__3/O[1]
                         net (fo=4, routed)           0.867    22.816    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__3_n_6
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.303    23.119 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_11/O
                         net (fo=3, routed)           0.449    23.568    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_11_n_0
    SLICE_X8Y22          LUT5 (Prop_lut5_I4_O)        0.124    23.692 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_3/O
                         net (fo=1, routed)           0.762    24.454    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_3_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.974 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.974    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.091 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__4/CO[3]
                         net (fo=1, routed)           0.009    25.100    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.415 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__5/O[3]
                         net (fo=12, routed)          0.776    26.190    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__5_n_4
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.307    26.497 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_i_3/O
                         net (fo=1, routed)           0.635    27.133    top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_i_3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    27.680 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0/O[2]
                         net (fo=3, routed)           0.657    28.337    top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_n_5
    SLICE_X8Y22          LUT4 (Prop_lut4_I0_O)        0.301    28.638 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_i_3/O
                         net (fo=1, routed)           0.951    29.588    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_i_3_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.095 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.095    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.209    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__2_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.323 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.323    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__3_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.437 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.437    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__4_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.551 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__5/CO[3]
                         net (fo=3, routed)           0.756    31.307    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__5_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.124    31.431 r  top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_3/O
                         net (fo=48, routed)          0.517    31.948    top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_3_n_0
    SLICE_X5Y28          LUT3 (Prop_lut3_I1_O)        0.124    32.072 r  top_i/LED_Toggle_0/U0/led_pwm_duty[4]_i_7/O
                         net (fo=1, routed)           0.000    32.072    top_i/LED_Toggle_0/U0/led_pwm_duty[4]_i_7_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.604 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.604    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]_i_2_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.718 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.718    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]_i_2_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.832 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.832    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[12]_i_2_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.946 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.946    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]_i_2_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.168 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.458    33.626    top_i/LED_Toggle_0/U0/led_pwm_duty1[17]
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.299    33.925 r  top_i/LED_Toggle_0/U0/led_pwm_duty[17]_i_1/O
                         net (fo=1, routed)           0.000    33.925    top_i/LED_Toggle_0/U0/led_pwm_duty[17]_i_1_n_0
    SLICE_X6Y32          FDRE                                         r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.509     8.514    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X6Y32          FDRE                                         r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[17]/C
                         clock pessimism              0.492     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X6Y32          FDRE (Setup_fdre_C_D)        0.077     9.008    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[17]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                         -33.925    
  -------------------------------------------------------------------
                         slack                                -24.917    

Slack (VIOLATED) :        -24.890ns  (required time - arrival time)
  Source:                 top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/LED_Toggle_0/U0/led_pwm_duty_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        34.805ns  (logic 20.323ns (58.390%)  route 14.482ns (41.610%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=4 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.558    -0.954    top_i/UART_CONTROLLER_0/U0/clk
    SLICE_X55Y20         FDRE                                         r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/Q
                         net (fo=1, routed)           0.378    -0.120    top_i/LED_Toggle_0/U0/RX_data[6]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[14])
                                                      3.841     3.721 r  top_i/LED_Toggle_0/U0/HexToDec1/P[14]
                         net (fo=34, routed)          1.059     4.780    top_i/LED_Toggle_0/U0/HexToDec1_n_91
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016     6.796 r  top_i/LED_Toggle_0/U0/HexToDec/PCOUT[47]
                         net (fo=1, routed)           0.056     6.851    top_i/LED_Toggle_0/U0/HexToDec_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.369 r  top_i/LED_Toggle_0/U0/HexToDec__0/P[0]
                         net (fo=1, routed)           1.221     9.590    top_i/LED_Toggle_0/U0/HexToDec__0_n_105
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.124     9.714 r  top_i/LED_Toggle_0/U0/multiplier_stored[3]_i_5/O
                         net (fo=1, routed)           0.000     9.714    top_i/LED_Toggle_0/U0/multiplier_stored[3]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.246 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.246    top_i/LED_Toggle_0/U0/multiplier_stored_reg[3]_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.360 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.369    top_i/LED_Toggle_0/U0/multiplier_stored_reg[7]_i_1_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.717 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[11]_i_1/O[1]
                         net (fo=6, routed)           1.322    12.039    top_i/LED_Toggle_0/U0/multiplier_stored_reg[11]_i_1_n_6
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_B[9]_P[0])
                                                      3.835    15.874 f  top_i/LED_Toggle_0/U0/led_pwm_duty3/P[0]
                         net (fo=25, routed)          1.029    16.903    top_i/LED_Toggle_0/U0/led_pwm_duty31_in[0]
    SLICE_X13Y17         LUT1 (Prop_lut1_I0_O)        0.124    17.027 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry_i_1/O
                         net (fo=2, routed)           0.200    17.227    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry_i_1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.822 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.822    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry_i_8_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.939 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.939    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__0_i_9_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.254 f  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__1_i_10/O[3]
                         net (fo=14, routed)          0.974    19.228    top_i/LED_Toggle_0/U0/led_pwm_duty3__1[12]
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.307    19.535 f  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__2_i_12/O
                         net (fo=17, routed)          0.952    20.487    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__2_i_12_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I3_O)        0.124    20.611 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_i_1/O
                         net (fo=1, routed)           0.619    21.230    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_i_1_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.615 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.615    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.949 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__3/O[1]
                         net (fo=4, routed)           0.867    22.816    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__3_n_6
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.303    23.119 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_11/O
                         net (fo=3, routed)           0.449    23.568    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_11_n_0
    SLICE_X8Y22          LUT5 (Prop_lut5_I4_O)        0.124    23.692 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_3/O
                         net (fo=1, routed)           0.762    24.454    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_3_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.974 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.974    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.091 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__4/CO[3]
                         net (fo=1, routed)           0.009    25.100    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.415 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__5/O[3]
                         net (fo=12, routed)          0.776    26.190    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__5_n_4
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.307    26.497 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_i_3/O
                         net (fo=1, routed)           0.635    27.133    top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_i_3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    27.680 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0/O[2]
                         net (fo=3, routed)           0.657    28.337    top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_n_5
    SLICE_X8Y22          LUT4 (Prop_lut4_I0_O)        0.301    28.638 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_i_3/O
                         net (fo=1, routed)           0.951    29.588    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_i_3_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.095 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.095    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.209    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__2_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.323 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.323    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__3_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.437 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.437    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__4_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.551 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__5/CO[3]
                         net (fo=3, routed)           0.756    31.307    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__5_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.124    31.431 r  top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_3/O
                         net (fo=48, routed)          0.517    31.948    top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_3_n_0
    SLICE_X5Y28          LUT3 (Prop_lut3_I1_O)        0.124    32.072 r  top_i/LED_Toggle_0/U0/led_pwm_duty[4]_i_7/O
                         net (fo=1, routed)           0.000    32.072    top_i/LED_Toggle_0/U0/led_pwm_duty[4]_i_7_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.604 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.604    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]_i_2_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.718 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.718    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]_i_2_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.832 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.832    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[12]_i_2_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.946 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.946    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]_i_2_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.259 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.287    33.546    top_i/LED_Toggle_0/U0/led_pwm_duty1[20]
    SLICE_X7Y32          LUT5 (Prop_lut5_I0_O)        0.306    33.852 r  top_i/LED_Toggle_0/U0/led_pwm_duty[20]_i_1/O
                         net (fo=1, routed)           0.000    33.852    top_i/LED_Toggle_0/U0/led_pwm_duty[20]_i_1_n_0
    SLICE_X7Y32          FDRE                                         r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.509     8.514    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X7Y32          FDRE                                         r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[20]/C
                         clock pessimism              0.492     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X7Y32          FDRE (Setup_fdre_C_D)        0.031     8.962    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[20]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                         -33.852    
  -------------------------------------------------------------------
                         slack                                -24.890    

Slack (VIOLATED) :        -24.870ns  (required time - arrival time)
  Source:                 top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/LED_Toggle_0/U0/led_pwm_duty_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        34.836ns  (logic 20.341ns (58.391%)  route 14.495ns (41.609%))
  Logic Levels:           37  (CARRY4=22 DSP48E1=4 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.558    -0.954    top_i/UART_CONTROLLER_0/U0/clk
    SLICE_X55Y20         FDRE                                         r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/Q
                         net (fo=1, routed)           0.378    -0.120    top_i/LED_Toggle_0/U0/RX_data[6]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[14])
                                                      3.841     3.721 r  top_i/LED_Toggle_0/U0/HexToDec1/P[14]
                         net (fo=34, routed)          1.059     4.780    top_i/LED_Toggle_0/U0/HexToDec1_n_91
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016     6.796 r  top_i/LED_Toggle_0/U0/HexToDec/PCOUT[47]
                         net (fo=1, routed)           0.056     6.851    top_i/LED_Toggle_0/U0/HexToDec_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.369 r  top_i/LED_Toggle_0/U0/HexToDec__0/P[0]
                         net (fo=1, routed)           1.221     9.590    top_i/LED_Toggle_0/U0/HexToDec__0_n_105
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.124     9.714 r  top_i/LED_Toggle_0/U0/multiplier_stored[3]_i_5/O
                         net (fo=1, routed)           0.000     9.714    top_i/LED_Toggle_0/U0/multiplier_stored[3]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.246 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.246    top_i/LED_Toggle_0/U0/multiplier_stored_reg[3]_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.360 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.369    top_i/LED_Toggle_0/U0/multiplier_stored_reg[7]_i_1_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.717 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[11]_i_1/O[1]
                         net (fo=6, routed)           1.322    12.039    top_i/LED_Toggle_0/U0/multiplier_stored_reg[11]_i_1_n_6
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_B[9]_P[0])
                                                      3.835    15.874 f  top_i/LED_Toggle_0/U0/led_pwm_duty3/P[0]
                         net (fo=25, routed)          1.029    16.903    top_i/LED_Toggle_0/U0/led_pwm_duty31_in[0]
    SLICE_X13Y17         LUT1 (Prop_lut1_I0_O)        0.124    17.027 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry_i_1/O
                         net (fo=2, routed)           0.200    17.227    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry_i_1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.822 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.822    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry_i_8_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.939 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.939    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__0_i_9_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.254 f  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__1_i_10/O[3]
                         net (fo=14, routed)          0.974    19.228    top_i/LED_Toggle_0/U0/led_pwm_duty3__1[12]
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.307    19.535 f  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__2_i_12/O
                         net (fo=17, routed)          0.952    20.487    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__2_i_12_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I3_O)        0.124    20.611 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_i_1/O
                         net (fo=1, routed)           0.619    21.230    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_i_1_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.615 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.615    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.949 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__3/O[1]
                         net (fo=4, routed)           0.867    22.816    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__3_n_6
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.303    23.119 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_11/O
                         net (fo=3, routed)           0.449    23.568    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_11_n_0
    SLICE_X8Y22          LUT5 (Prop_lut5_I4_O)        0.124    23.692 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_3/O
                         net (fo=1, routed)           0.762    24.454    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_3_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.974 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.974    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.091 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__4/CO[3]
                         net (fo=1, routed)           0.009    25.100    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.415 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__5/O[3]
                         net (fo=12, routed)          0.776    26.190    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__5_n_4
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.307    26.497 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_i_3/O
                         net (fo=1, routed)           0.635    27.133    top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_i_3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    27.680 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0/O[2]
                         net (fo=3, routed)           0.657    28.337    top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_n_5
    SLICE_X8Y22          LUT4 (Prop_lut4_I0_O)        0.301    28.638 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_i_3/O
                         net (fo=1, routed)           0.951    29.588    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_i_3_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.095 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.095    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.209    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__2_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.323 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.323    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__3_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.437 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.437    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__4_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.551 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__5/CO[3]
                         net (fo=3, routed)           0.756    31.307    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__5_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.124    31.431 r  top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_3/O
                         net (fo=48, routed)          0.517    31.948    top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_3_n_0
    SLICE_X5Y28          LUT3 (Prop_lut3_I1_O)        0.124    32.072 r  top_i/LED_Toggle_0/U0/led_pwm_duty[4]_i_7/O
                         net (fo=1, routed)           0.000    32.072    top_i/LED_Toggle_0/U0/led_pwm_duty[4]_i_7_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.604 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.604    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]_i_2_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.718 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.718    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]_i_2_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.832 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.832    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[12]_i_2_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.946 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.946    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[16]_i_2_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.280 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.299    33.579    top_i/LED_Toggle_0/U0/led_pwm_duty1[18]
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.303    33.882 r  top_i/LED_Toggle_0/U0/led_pwm_duty[18]_i_1/O
                         net (fo=1, routed)           0.000    33.882    top_i/LED_Toggle_0/U0/led_pwm_duty[18]_i_1_n_0
    SLICE_X6Y32          FDRE                                         r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.509     8.514    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X6Y32          FDRE                                         r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[18]/C
                         clock pessimism              0.492     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X6Y32          FDRE (Setup_fdre_C_D)        0.081     9.012    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[18]
  -------------------------------------------------------------------
                         required time                          9.012    
                         arrival time                         -33.882    
  -------------------------------------------------------------------
                         slack                                -24.870    

Slack (VIOLATED) :        -24.839ns  (required time - arrival time)
  Source:                 top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/LED_Toggle_0/U0/led_pwm_duty_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        34.753ns  (logic 20.113ns (57.874%)  route 14.640ns (42.126%))
  Logic Levels:           35  (CARRY4=20 DSP48E1=4 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.558    -0.954    top_i/UART_CONTROLLER_0/U0/clk
    SLICE_X55Y20         FDRE                                         r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[6]/Q
                         net (fo=1, routed)           0.378    -0.120    top_i/LED_Toggle_0/U0/RX_data[6]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[14])
                                                      3.841     3.721 r  top_i/LED_Toggle_0/U0/HexToDec1/P[14]
                         net (fo=34, routed)          1.059     4.780    top_i/LED_Toggle_0/U0/HexToDec1_n_91
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016     6.796 r  top_i/LED_Toggle_0/U0/HexToDec/PCOUT[47]
                         net (fo=1, routed)           0.056     6.851    top_i/LED_Toggle_0/U0/HexToDec_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.369 r  top_i/LED_Toggle_0/U0/HexToDec__0/P[0]
                         net (fo=1, routed)           1.221     9.590    top_i/LED_Toggle_0/U0/HexToDec__0_n_105
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.124     9.714 r  top_i/LED_Toggle_0/U0/multiplier_stored[3]_i_5/O
                         net (fo=1, routed)           0.000     9.714    top_i/LED_Toggle_0/U0/multiplier_stored[3]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.246 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.246    top_i/LED_Toggle_0/U0/multiplier_stored_reg[3]_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.360 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.369    top_i/LED_Toggle_0/U0/multiplier_stored_reg[7]_i_1_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.717 r  top_i/LED_Toggle_0/U0/multiplier_stored_reg[11]_i_1/O[1]
                         net (fo=6, routed)           1.322    12.039    top_i/LED_Toggle_0/U0/multiplier_stored_reg[11]_i_1_n_6
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_B[9]_P[0])
                                                      3.835    15.874 f  top_i/LED_Toggle_0/U0/led_pwm_duty3/P[0]
                         net (fo=25, routed)          1.029    16.903    top_i/LED_Toggle_0/U0/led_pwm_duty31_in[0]
    SLICE_X13Y17         LUT1 (Prop_lut1_I0_O)        0.124    17.027 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry_i_1/O
                         net (fo=2, routed)           0.200    17.227    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry_i_1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.822 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.822    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry_i_8_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.939 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.939    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__0_i_9_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.254 f  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__1_i_10/O[3]
                         net (fo=14, routed)          0.974    19.228    top_i/LED_Toggle_0/U0/led_pwm_duty3__1[12]
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.307    19.535 f  top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__2_i_12/O
                         net (fo=17, routed)          0.952    20.487    top_i/LED_Toggle_0/U0/led_pwm_duty1__1_carry__2_i_12_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I3_O)        0.124    20.611 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_i_1/O
                         net (fo=1, routed)           0.619    21.230    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_i_1_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.615 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.615    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__2_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.949 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__3/O[1]
                         net (fo=4, routed)           0.867    22.816    top_i/LED_Toggle_0/U0/led_pwm_duty1__101_carry__3_n_6
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.303    23.119 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_11/O
                         net (fo=3, routed)           0.449    23.568    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_11_n_0
    SLICE_X8Y22          LUT5 (Prop_lut5_I4_O)        0.124    23.692 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_3/O
                         net (fo=1, routed)           0.762    24.454    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_i_3_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.974 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.974    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.091 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__4/CO[3]
                         net (fo=1, routed)           0.009    25.100    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.415 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__5/O[3]
                         net (fo=12, routed)          0.776    26.190    top_i/LED_Toggle_0/U0/led_pwm_duty1__402_carry__5_n_4
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.307    26.497 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_i_3/O
                         net (fo=1, routed)           0.635    27.133    top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_i_3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    27.680 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0/O[2]
                         net (fo=3, routed)           0.657    28.337    top_i/LED_Toggle_0/U0/led_pwm_duty1__516_carry__0_n_5
    SLICE_X8Y22          LUT4 (Prop_lut4_I0_O)        0.301    28.638 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_i_3/O
                         net (fo=1, routed)           0.951    29.588    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_i_3_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.095 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.095    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.209    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__2_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.323 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.323    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__3_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.437 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.437    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__4_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.551 r  top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__5/CO[3]
                         net (fo=3, routed)           0.756    31.307    top_i/LED_Toggle_0/U0/led_pwm_duty1__591_carry__5_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.124    31.431 r  top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_3/O
                         net (fo=48, routed)          0.517    31.948    top_i/LED_Toggle_0/U0/led_pwm_duty[24]_i_3_n_0
    SLICE_X5Y28          LUT3 (Prop_lut3_I1_O)        0.124    32.072 r  top_i/LED_Toggle_0/U0/led_pwm_duty[4]_i_7/O
                         net (fo=1, routed)           0.000    32.072    top_i/LED_Toggle_0/U0/led_pwm_duty[4]_i_7_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.604 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.604    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[4]_i_2_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.718 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.718    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[8]_i_2_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.052 r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.444    33.497    top_i/LED_Toggle_0/U0/led_pwm_duty1[10]
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.303    33.800 r  top_i/LED_Toggle_0/U0/led_pwm_duty[10]_i_1/O
                         net (fo=1, routed)           0.000    33.800    top_i/LED_Toggle_0/U0/led_pwm_duty[10]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.508     8.513    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X3Y30          FDRE                                         r  top_i/LED_Toggle_0/U0/led_pwm_duty_reg[10]/C
                         clock pessimism              0.492     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X3Y30          FDRE (Setup_fdre_C_D)        0.031     8.961    top_i/LED_Toggle_0/U0/led_pwm_duty_reg[10]
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                         -33.800    
  -------------------------------------------------------------------
                         slack                                -24.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 top_i/UART_CONTROLLER_0/U0/data_buildup_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.945%)  route 0.070ns (33.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.583    -0.598    top_i/UART_CONTROLLER_0/U0/clk
    SLICE_X1Y23          FDRE                                         r  top_i/UART_CONTROLLER_0/U0/data_buildup_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  top_i/UART_CONTROLLER_0/U0/data_buildup_reg[21]/Q
                         net (fo=2, routed)           0.070    -0.388    top_i/UART_CONTROLLER_0/U0/in18[25]
    SLICE_X0Y23          FDRE                                         r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.851    -0.839    top_i/UART_CONTROLLER_0/U0/clk
    SLICE_X0Y23          FDRE                                         r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[21]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.047    -0.538    top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[21]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 top_i/ASCII_LUT_0/U0/S_TX_BYTE_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/UART_TX_0/U0/full_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.426%)  route 0.118ns (45.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.591    -0.590    top_i/ASCII_LUT_0/U0/clk
    SLICE_X0Y35          FDRE                                         r  top_i/ASCII_LUT_0/U0/S_TX_BYTE_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  top_i/ASCII_LUT_0/U0/S_TX_BYTE_OUT_reg[1]/Q
                         net (fo=1, routed)           0.118    -0.331    top_i/UART_TX_0/U0/tx_byte[1]
    SLICE_X4Y35          FDRE                                         r  top_i/UART_TX_0/U0/full_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.859    -0.831    top_i/UART_TX_0/U0/clk
    SLICE_X4Y35          FDRE                                         r  top_i/UART_TX_0/U0/full_frame_reg[2]/C
                         clock pessimism              0.274    -0.556    
    SLICE_X4Y35          FDRE (Hold_fdre_C_D)         0.066    -0.490    top_i/UART_TX_0/U0/full_frame_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 top_i/ASCII_LUT_0/U0/S_TX_BYTE_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/UART_TX_0/U0/full_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.591    -0.590    top_i/ASCII_LUT_0/U0/clk
    SLICE_X0Y35          FDRE                                         r  top_i/ASCII_LUT_0/U0/S_TX_BYTE_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  top_i/ASCII_LUT_0/U0/S_TX_BYTE_OUT_reg[0]/Q
                         net (fo=1, routed)           0.126    -0.324    top_i/UART_TX_0/U0/tx_byte[0]
    SLICE_X4Y35          FDRE                                         r  top_i/UART_TX_0/U0/full_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.859    -0.831    top_i/UART_TX_0/U0/clk
    SLICE_X4Y35          FDRE                                         r  top_i/UART_TX_0/U0/full_frame_reg[1]/C
                         clock pessimism              0.274    -0.556    
    SLICE_X4Y35          FDRE (Hold_fdre_C_D)         0.070    -0.486    top_i/UART_TX_0/U0/full_frame_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 top_i/ASCII_LUT_0/U0/S_RX_BYTE_OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/UART_CONTROLLER_0/U0/data_buildup_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.585    -0.596    top_i/ASCII_LUT_0/U0/clk
    SLICE_X3Y21          FDRE                                         r  top_i/ASCII_LUT_0/U0/S_RX_BYTE_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  top_i/ASCII_LUT_0/U0/S_RX_BYTE_OUT_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.339    top_i/UART_CONTROLLER_0/U0/RX_BYTE[3]
    SLICE_X3Y22          FDRE                                         r  top_i/UART_CONTROLLER_0/U0/data_buildup_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.853    -0.837    top_i/UART_CONTROLLER_0/U0/clk
    SLICE_X3Y22          FDRE                                         r  top_i/UART_CONTROLLER_0/U0/data_buildup_reg[3]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.070    -0.513    top_i/UART_CONTROLLER_0/U0/data_buildup_reg[3]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 top_i/LED_Toggle_0/U0/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/UART_CONTROLLER_0/U0/TX_DATA_HOLD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.585    -0.596    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X1Y27          FDRE                                         r  top_i/LED_Toggle_0/U0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  top_i/LED_Toggle_0/U0/data_out_reg[2]/Q
                         net (fo=1, routed)           0.122    -0.333    top_i/UART_CONTROLLER_0/U0/TX_DATA_FULL[2]
    SLICE_X0Y29          FDRE                                         r  top_i/UART_CONTROLLER_0/U0/TX_DATA_HOLD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.855    -0.835    top_i/UART_CONTROLLER_0/U0/clk
    SLICE_X0Y29          FDRE                                         r  top_i/UART_CONTROLLER_0/U0/TX_DATA_HOLD_reg[2]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.070    -0.511    top_i/UART_CONTROLLER_0/U0/TX_DATA_HOLD_reg[2]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 top_i/Pulse_Edges_0/U0/source_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/Pulse_Edges_0/U0/edge_rising_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.591    -0.590    top_i/Pulse_Edges_0/U0/clk
    SLICE_X2Y35          FDRE                                         r  top_i/Pulse_Edges_0/U0/source_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.148    -0.442 f  top_i/Pulse_Edges_0/U0/source_prev_reg/Q
                         net (fo=1, routed)           0.059    -0.383    top_i/Pulse_Edges_0/U0/source_prev
    SLICE_X2Y35          LUT2 (Prop_lut2_I1_O)        0.098    -0.285 r  top_i/Pulse_Edges_0/U0/edge_rising_i_1/O
                         net (fo=1, routed)           0.000    -0.285    top_i/Pulse_Edges_0/U0/edge_rising0
    SLICE_X2Y35          FDRE                                         r  top_i/Pulse_Edges_0/U0/edge_rising_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.861    -0.829    top_i/Pulse_Edges_0/U0/clk
    SLICE_X2Y35          FDRE                                         r  top_i/Pulse_Edges_0/U0/edge_rising_reg/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.120    -0.470    top_i/Pulse_Edges_0/U0/edge_rising_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 top_i/UART_RX_0/U0/s_rx_byte_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ASCII_LUT_0/U0/RX_BYTE_OUT_READY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.621%)  route 0.132ns (48.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.587    -0.594    top_i/UART_RX_0/U0/clk
    SLICE_X1Y19          FDRE                                         r  top_i/UART_RX_0/U0/s_rx_byte_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  top_i/UART_RX_0/U0/s_rx_byte_ready_reg/Q
                         net (fo=3, routed)           0.132    -0.321    top_i/ASCII_LUT_0/U0/RX_BYTE_READY
    SLICE_X1Y20          FDRE                                         r  top_i/ASCII_LUT_0/U0/RX_BYTE_OUT_READY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.855    -0.835    top_i/ASCII_LUT_0/U0/clk
    SLICE_X1Y20          FDRE                                         r  top_i/ASCII_LUT_0/U0/RX_BYTE_OUT_READY_reg/C
                         clock pessimism              0.253    -0.581    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.070    -0.511    top_i/ASCII_LUT_0/U0/RX_BYTE_OUT_READY_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 top_i/UART_CONTROLLER_0/U0/data_buildup_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.529%)  route 0.116ns (41.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.582    -0.599    top_i/UART_CONTROLLER_0/U0/clk
    SLICE_X2Y24          FDRE                                         r  top_i/UART_CONTROLLER_0/U0/data_buildup_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  top_i/UART_CONTROLLER_0/U0/data_buildup_reg[24]/Q
                         net (fo=2, routed)           0.116    -0.319    top_i/UART_CONTROLLER_0/U0/in18[28]
    SLICE_X0Y23          FDRE                                         r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.851    -0.839    top_i/UART_CONTROLLER_0/U0/clk
    SLICE_X0Y23          FDRE                                         r  top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[24]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.075    -0.510    top_i/UART_CONTROLLER_0/U0/RX_DATA_FULL_reg[24]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 top_i/ASCII_LUT_0/U0/S_TX_BYTE_OUT_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/UART_TX_0/U0/full_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.746%)  route 0.161ns (53.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.591    -0.590    top_i/ASCII_LUT_0/U0/clk
    SLICE_X0Y35          FDSE                                         r  top_i/ASCII_LUT_0/U0/S_TX_BYTE_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDSE (Prop_fdse_C_Q)         0.141    -0.449 r  top_i/ASCII_LUT_0/U0/S_TX_BYTE_OUT_reg[2]/Q
                         net (fo=1, routed)           0.161    -0.289    top_i/UART_TX_0/U0/tx_byte[2]
    SLICE_X5Y35          FDRE                                         r  top_i/UART_TX_0/U0/full_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.859    -0.831    top_i/UART_TX_0/U0/clk
    SLICE_X5Y35          FDRE                                         r  top_i/UART_TX_0/U0/full_frame_reg[3]/C
                         clock pessimism              0.274    -0.556    
    SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.070    -0.486    top_i/UART_TX_0/U0/full_frame_reg[3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 top_i/ASCII_LUT_0/U0/TX_BYTE_OUT_READY_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/UART_TX_0/U0/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.591    -0.590    top_i/ASCII_LUT_0/U0/clk
    SLICE_X6Y38          FDRE                                         r  top_i/ASCII_LUT_0/U0/TX_BYTE_OUT_READY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.148    -0.442 r  top_i/ASCII_LUT_0/U0/TX_BYTE_OUT_READY_reg/Q
                         net (fo=2, routed)           0.074    -0.369    top_i/UART_TX_0/U0/tx_byte_ready
    SLICE_X6Y38          LUT5 (Prop_lut5_I4_O)        0.098    -0.271 r  top_i/UART_TX_0/U0/state_i_1/O
                         net (fo=1, routed)           0.000    -0.271    top_i/UART_TX_0/U0/state_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  top_i/UART_TX_0/U0/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.862    -0.828    top_i/UART_TX_0/U0/clk
    SLICE_X6Y38          FDRE                                         r  top_i/UART_TX_0/U0/state_reg/C
                         clock pessimism              0.237    -0.590    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.120    -0.470    top_i/UART_TX_0/U0/state_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    top_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y11      top_i/LED_Toggle_0/U0/counter_max_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y21      top_i/ASCII_LUT_0/U0/ASCII_TYPE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y21      top_i/ASCII_LUT_0/U0/ASCII_TYPE_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y20      top_i/ASCII_LUT_0/U0/ASCII_TYPE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y20      top_i/ASCII_LUT_0/U0/RX_BYTE_OUT_READY_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y21      top_i/ASCII_LUT_0/U0/S_RX_BYTE_OUT_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y21      top_i/ASCII_LUT_0/U0/S_RX_BYTE_OUT_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y21      top_i/ASCII_LUT_0/U0/S_RX_BYTE_OUT_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y21      top_i/ASCII_LUT_0/U0/ASCII_TYPE_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y21      top_i/ASCII_LUT_0/U0/ASCII_TYPE_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21      top_i/ASCII_LUT_0/U0/ASCII_TYPE_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21      top_i/ASCII_LUT_0/U0/ASCII_TYPE_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y20      top_i/ASCII_LUT_0/U0/ASCII_TYPE_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y20      top_i/ASCII_LUT_0/U0/ASCII_TYPE_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y20      top_i/ASCII_LUT_0/U0/RX_BYTE_OUT_READY_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y20      top_i/ASCII_LUT_0/U0/RX_BYTE_OUT_READY_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21      top_i/ASCII_LUT_0/U0/S_RX_BYTE_OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21      top_i/ASCII_LUT_0/U0/S_RX_BYTE_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y21      top_i/ASCII_LUT_0/U0/ASCII_TYPE_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y21      top_i/ASCII_LUT_0/U0/ASCII_TYPE_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21      top_i/ASCII_LUT_0/U0/ASCII_TYPE_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21      top_i/ASCII_LUT_0/U0/ASCII_TYPE_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y20      top_i/ASCII_LUT_0/U0/ASCII_TYPE_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y20      top_i/ASCII_LUT_0/U0/ASCII_TYPE_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y20      top_i/ASCII_LUT_0/U0/RX_BYTE_OUT_READY_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y20      top_i/ASCII_LUT_0/U0/RX_BYTE_OUT_READY_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21      top_i/ASCII_LUT_0/U0/S_RX_BYTE_OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21      top_i/ASCII_LUT_0/U0/S_RX_BYTE_OUT_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_top_clk_wiz_0_0
  To Clock:  clkfbout_top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    top_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_top_clk_wiz_0_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/UART_TX_0/U0/uart_tx_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.141ns  (logic 4.036ns (49.573%)  route 4.105ns (50.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.632    -0.880    top_i/UART_TX_0/U0/clk
    SLICE_X6Y38          FDRE                                         r  top_i/UART_TX_0/U0/uart_tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.362 r  top_i/UART_TX_0/U0/uart_tx_out_reg/Q
                         net (fo=2, routed)           4.105     3.744    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     7.261 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     7.261    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/LED_Toggle_0/U0/LED_ON_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.866ns  (logic 4.024ns (51.162%)  route 3.841ns (48.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.561    -0.951    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X8Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/LED_ON_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  top_i/LED_Toggle_0/U0/LED_ON_reg/Q
                         net (fo=9, routed)           3.841     3.409    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     6.915 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.915    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/LED_Toggle_0/U0/LED_ON_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.720ns  (logic 4.019ns (52.055%)  route 3.701ns (47.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.561    -0.951    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X8Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/LED_ON_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  top_i/LED_Toggle_0/U0/LED_ON_reg/Q
                         net (fo=9, routed)           3.701     3.269    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.769 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.769    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/LED_Toggle_0/U0/LED_ON_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.571ns  (logic 4.023ns (53.135%)  route 3.548ns (46.865%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.561    -0.951    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X8Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/LED_ON_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  top_i/LED_Toggle_0/U0/LED_ON_reg/Q
                         net (fo=9, routed)           3.548     3.116    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.620 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.620    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/LED_Toggle_0/U0/LED_ON_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 4.032ns (54.269%)  route 3.398ns (45.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.561    -0.951    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X8Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/LED_ON_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  top_i/LED_Toggle_0/U0/LED_ON_reg/Q
                         net (fo=9, routed)           3.398     2.966    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     6.480 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.480    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/LED_Toggle_0/U0/LED_ON_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.861ns  (logic 4.027ns (58.684%)  route 2.835ns (41.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.561    -0.951    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X8Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/LED_ON_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  top_i/LED_Toggle_0/U0/LED_ON_reg/Q
                         net (fo=9, routed)           2.835     2.402    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     5.911 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.911    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/LED_Toggle_0/U0/LED_ON_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.722ns  (logic 4.027ns (59.909%)  route 2.695ns (40.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.561    -0.951    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X8Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/LED_ON_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  top_i/LED_Toggle_0/U0/LED_ON_reg/Q
                         net (fo=9, routed)           2.695     2.262    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     5.771 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.771    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/LED_Toggle_0/U0/LED_ON_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.554ns  (logic 4.019ns (61.321%)  route 2.535ns (38.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.561    -0.951    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X8Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/LED_ON_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  top_i/LED_Toggle_0/U0/LED_ON_reg/Q
                         net (fo=9, routed)           2.535     2.102    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.603 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.603    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/LED_Toggle_0/U0/LED_ON_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.233ns  (logic 4.048ns (64.935%)  route 2.186ns (35.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.561    -0.951    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X8Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/LED_ON_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  top_i/LED_Toggle_0/U0/LED_ON_reg/Q
                         net (fo=9, routed)           2.186     1.753    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     5.283 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.283    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/LED_Toggle_0/U0/LED_ON_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.395ns (69.718%)  route 0.606ns (30.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.561    -0.620    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X8Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/LED_ON_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  top_i/LED_Toggle_0/U0/LED_ON_reg/Q
                         net (fo=9, routed)           0.606     0.149    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.380 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.380    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/LED_Toggle_0/U0/LED_ON_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.366ns (64.104%)  route 0.765ns (35.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.561    -0.620    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X8Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/LED_ON_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  top_i/LED_Toggle_0/U0/LED_ON_reg/Q
                         net (fo=9, routed)           0.765     0.309    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.511 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.511    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/LED_Toggle_0/U0/LED_ON_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.374ns (62.123%)  route 0.838ns (37.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.561    -0.620    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X8Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/LED_ON_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  top_i/LED_Toggle_0/U0/LED_ON_reg/Q
                         net (fo=9, routed)           0.838     0.381    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.592 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.592    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/LED_Toggle_0/U0/LED_ON_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.374ns (60.661%)  route 0.891ns (39.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.561    -0.620    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X8Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/LED_ON_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  top_i/LED_Toggle_0/U0/LED_ON_reg/Q
                         net (fo=9, routed)           0.891     0.434    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.644 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.644    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/LED_Toggle_0/U0/LED_ON_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 1.380ns (54.926%)  route 1.132ns (45.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.561    -0.620    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X8Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/LED_ON_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  top_i/LED_Toggle_0/U0/LED_ON_reg/Q
                         net (fo=9, routed)           1.132     0.676    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.891 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.891    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/LED_Toggle_0/U0/LED_ON_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.370ns (53.409%)  route 1.195ns (46.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.561    -0.620    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X8Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/LED_ON_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  top_i/LED_Toggle_0/U0/LED_ON_reg/Q
                         net (fo=9, routed)           1.195     0.739    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.945 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.945    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/LED_Toggle_0/U0/LED_ON_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.630ns  (logic 1.366ns (51.930%)  route 1.264ns (48.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.561    -0.620    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X8Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/LED_ON_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  top_i/LED_Toggle_0/U0/LED_ON_reg/Q
                         net (fo=9, routed)           1.264     0.808    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.010 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.010    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/LED_Toggle_0/U0/LED_ON_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.689ns  (logic 1.371ns (51.003%)  route 1.317ns (48.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.561    -0.620    top_i/LED_Toggle_0/U0/clock_100
    SLICE_X8Y33          FDRE                                         r  top_i/LED_Toggle_0/U0/LED_ON_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  top_i/LED_Toggle_0/U0/LED_ON_reg/Q
                         net (fo=9, routed)           1.317     0.861    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.068 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.068    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/UART_TX_0/U0/uart_tx_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.777ns  (logic 1.383ns (49.793%)  route 1.394ns (50.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.591    -0.590    top_i/UART_TX_0/U0/clk
    SLICE_X6Y38          FDRE                                         r  top_i/UART_TX_0/U0/uart_tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  top_i/UART_TX_0/U0/uart_tx_out_reg/Q
                         net (fo=2, routed)           1.394     0.968    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     2.187 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     2.187    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_top_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_top_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_top_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    top_i/clk_wiz_0/inst/clkfbout_top_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  top_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    top_i/clk_wiz_0/inst/clkfbout_buf_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_top_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    top_i/clk_wiz_0/inst/clkfbout_top_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  top_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    top_i/clk_wiz_0/inst/clkfbout_buf_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_top_clk_wiz_0_0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            top_i/UART_RX_0/U0/rx_byte_full_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.605ns  (logic 1.580ns (28.193%)  route 4.025ns (71.807%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          4.025     5.481    top_i/UART_RX_0/U0/rx_serial
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.605 r  top_i/UART_RX_0/U0/rx_byte_full[3]_i_1/O
                         net (fo=1, routed)           0.000     5.605    top_i/UART_RX_0/U0/rx_byte_full[3]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.508    -1.487    top_i/UART_RX_0/U0/clk
    SLICE_X2Y19          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[3]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            top_i/UART_RX_0/U0/rx_byte_full_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.599ns  (logic 1.580ns (28.222%)  route 4.019ns (71.778%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          4.019     5.475    top_i/UART_RX_0/U0/rx_serial
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124     5.599 r  top_i/UART_RX_0/U0/rx_byte_full[0]_i_1/O
                         net (fo=1, routed)           0.000     5.599    top_i/UART_RX_0/U0/rx_byte_full[0]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.508    -1.487    top_i/UART_RX_0/U0/clk
    SLICE_X2Y20          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[0]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            top_i/UART_RX_0/U0/s_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.595ns  (logic 1.580ns (28.243%)  route 4.015ns (71.757%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=10, routed)          4.015     5.471    top_i/UART_RX_0/U0/rx_serial
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.124     5.595 r  top_i/UART_RX_0/U0/s_busy_i_1/O
                         net (fo=1, routed)           0.000     5.595    top_i/UART_RX_0/U0/s_busy_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  top_i/UART_RX_0/U0/s_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.508    -1.487    top_i/UART_RX_0/U0/clk
    SLICE_X2Y19          FDRE                                         r  top_i/UART_RX_0/U0/s_busy_reg/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            top_i/UART_RX_0/U0/rx_byte_full_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.592ns  (logic 1.580ns (28.259%)  route 4.012ns (71.741%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          4.012     5.468    top_i/UART_RX_0/U0/rx_serial
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.592 r  top_i/UART_RX_0/U0/rx_byte_full[4]_i_1/O
                         net (fo=1, routed)           0.000     5.592    top_i/UART_RX_0/U0/rx_byte_full[4]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.508    -1.487    top_i/UART_RX_0/U0/clk
    SLICE_X3Y19          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[4]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            top_i/UART_RX_0/U0/rx_byte_full_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.590ns  (logic 1.580ns (28.269%)  route 4.010ns (71.731%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          4.010     5.466    top_i/UART_RX_0/U0/rx_serial
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.590 r  top_i/UART_RX_0/U0/rx_byte_full[1]_i_1/O
                         net (fo=1, routed)           0.000     5.590    top_i/UART_RX_0/U0/rx_byte_full[1]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.508    -1.487    top_i/UART_RX_0/U0/clk
    SLICE_X3Y19          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[1]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            top_i/UART_RX_0/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.553ns  (logic 1.580ns (28.454%)  route 3.973ns (71.546%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=10, routed)          3.973     5.429    top_i/UART_RX_0/U0/rx_serial
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.553 r  top_i/UART_RX_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.553    top_i/UART_RX_0/U0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  top_i/UART_RX_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.508    -1.487    top_i/UART_RX_0/U0/clk
    SLICE_X0Y19          FDRE                                         r  top_i/UART_RX_0/U0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            top_i/UART_RX_0/U0/rx_byte_full_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.425ns  (logic 1.580ns (29.129%)  route 3.845ns (70.871%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          3.845     5.301    top_i/UART_RX_0/U0/rx_serial
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.425 r  top_i/UART_RX_0/U0/rx_byte_full[7]_i_1/O
                         net (fo=1, routed)           0.000     5.425    top_i/UART_RX_0/U0/rx_byte_full[7]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.508    -1.487    top_i/UART_RX_0/U0/clk
    SLICE_X3Y19          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[7]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            top_i/UART_RX_0/U0/rx_byte_full_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.418ns  (logic 1.580ns (29.167%)  route 3.838ns (70.833%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          3.838     5.294    top_i/UART_RX_0/U0/rx_serial
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124     5.418 r  top_i/UART_RX_0/U0/rx_byte_full[6]_i_1/O
                         net (fo=1, routed)           0.000     5.418    top_i/UART_RX_0/U0/rx_byte_full[6]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.508    -1.487    top_i/UART_RX_0/U0/clk
    SLICE_X2Y20          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[6]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            top_i/UART_RX_0/U0/rx_byte_full_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.266ns  (logic 1.580ns (30.009%)  route 3.686ns (69.991%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          3.686     5.142    top_i/UART_RX_0/U0/rx_serial
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124     5.266 r  top_i/UART_RX_0/U0/rx_byte_full[5]_i_1/O
                         net (fo=1, routed)           0.000     5.266    top_i/UART_RX_0/U0/rx_byte_full[5]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.508    -1.487    top_i/UART_RX_0/U0/clk
    SLICE_X2Y20          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[5]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            top_i/UART_RX_0/U0/rx_byte_full_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.032ns  (logic 1.580ns (31.402%)  route 3.452ns (68.598%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          3.452     4.908    top_i/UART_RX_0/U0/rx_serial
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124     5.032 r  top_i/UART_RX_0/U0/rx_byte_full[2]_i_1/O
                         net (fo=1, routed)           0.000     5.032    top_i/UART_RX_0/U0/rx_byte_full[2]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         1.508    -1.487    top_i/UART_RX_0/U0/clk
    SLICE_X2Y20          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            top_i/UART_RX_0/U0/rx_byte_full_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.269ns (15.847%)  route 1.430ns (84.153%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          1.430     1.654    top_i/UART_RX_0/U0/rx_serial
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.045     1.699 r  top_i/UART_RX_0/U0/rx_byte_full[2]_i_1/O
                         net (fo=1, routed)           0.000     1.699    top_i/UART_RX_0/U0/rx_byte_full[2]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.855    -0.835    top_i/UART_RX_0/U0/clk
    SLICE_X2Y20          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[2]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            top_i/UART_RX_0/U0/rx_byte_full_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.790ns  (logic 0.269ns (15.045%)  route 1.521ns (84.955%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          1.521     1.745    top_i/UART_RX_0/U0/rx_serial
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.045     1.790 r  top_i/UART_RX_0/U0/rx_byte_full[5]_i_1/O
                         net (fo=1, routed)           0.000     1.790    top_i/UART_RX_0/U0/rx_byte_full[5]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.855    -0.835    top_i/UART_RX_0/U0/clk
    SLICE_X2Y20          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[5]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            top_i/UART_RX_0/U0/rx_byte_full_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.818ns  (logic 0.269ns (14.814%)  route 1.549ns (85.187%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          1.549     1.773    top_i/UART_RX_0/U0/rx_serial
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.045     1.818 r  top_i/UART_RX_0/U0/rx_byte_full[6]_i_1/O
                         net (fo=1, routed)           0.000     1.818    top_i/UART_RX_0/U0/rx_byte_full[6]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.855    -0.835    top_i/UART_RX_0/U0/clk
    SLICE_X2Y20          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[6]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            top_i/UART_RX_0/U0/rx_byte_full_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.876ns  (logic 0.269ns (14.354%)  route 1.607ns (85.646%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          1.607     1.831    top_i/UART_RX_0/U0/rx_serial
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.045     1.876 r  top_i/UART_RX_0/U0/rx_byte_full[7]_i_1/O
                         net (fo=1, routed)           0.000     1.876    top_i/UART_RX_0/U0/rx_byte_full[7]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.856    -0.834    top_i/UART_RX_0/U0/clk
    SLICE_X3Y19          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[7]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            top_i/UART_RX_0/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.882ns  (logic 0.269ns (14.312%)  route 1.612ns (85.688%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  RsRx_IBUF_inst/O
                         net (fo=10, routed)          1.612     1.837    top_i/UART_RX_0/U0/rx_serial
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.045     1.882 r  top_i/UART_RX_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    top_i/UART_RX_0/U0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  top_i/UART_RX_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.856    -0.834    top_i/UART_RX_0/U0/clk
    SLICE_X0Y19          FDRE                                         r  top_i/UART_RX_0/U0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            top_i/UART_RX_0/U0/rx_byte_full_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.269ns (14.089%)  route 1.642ns (85.911%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          1.642     1.866    top_i/UART_RX_0/U0/rx_serial
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.045     1.911 r  top_i/UART_RX_0/U0/rx_byte_full[0]_i_1/O
                         net (fo=1, routed)           0.000     1.911    top_i/UART_RX_0/U0/rx_byte_full[0]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.855    -0.835    top_i/UART_RX_0/U0/clk
    SLICE_X2Y20          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[0]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            top_i/UART_RX_0/U0/rx_byte_full_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.937ns  (logic 0.269ns (13.902%)  route 1.668ns (86.098%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          1.668     1.892    top_i/UART_RX_0/U0/rx_serial
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.045     1.937 r  top_i/UART_RX_0/U0/rx_byte_full[4]_i_1/O
                         net (fo=1, routed)           0.000     1.937    top_i/UART_RX_0/U0/rx_byte_full[4]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.856    -0.834    top_i/UART_RX_0/U0/clk
    SLICE_X3Y19          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[4]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            top_i/UART_RX_0/U0/rx_byte_full_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.269ns (13.895%)  route 1.669ns (86.105%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          1.669     1.893    top_i/UART_RX_0/U0/rx_serial
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.045     1.938 r  top_i/UART_RX_0/U0/rx_byte_full[1]_i_1/O
                         net (fo=1, routed)           0.000     1.938    top_i/UART_RX_0/U0/rx_byte_full[1]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.856    -0.834    top_i/UART_RX_0/U0/clk
    SLICE_X3Y19          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[1]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            top_i/UART_RX_0/U0/s_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.941ns  (logic 0.269ns (13.873%)  route 1.672ns (86.127%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  RsRx_IBUF_inst/O
                         net (fo=10, routed)          1.672     1.896    top_i/UART_RX_0/U0/rx_serial
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.045     1.941 r  top_i/UART_RX_0/U0/s_busy_i_1/O
                         net (fo=1, routed)           0.000     1.941    top_i/UART_RX_0/U0/s_busy_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  top_i/UART_RX_0/U0/s_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.856    -0.834    top_i/UART_RX_0/U0/clk
    SLICE_X2Y19          FDRE                                         r  top_i/UART_RX_0/U0/s_busy_reg/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            top_i/UART_RX_0/U0/rx_byte_full_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.946ns  (logic 0.269ns (13.838%)  route 1.677ns (86.162%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          1.677     1.901    top_i/UART_RX_0/U0/rx_serial
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.045     1.946 r  top_i/UART_RX_0/U0/rx_byte_full[3]_i_1/O
                         net (fo=1, routed)           0.000     1.946    top_i/UART_RX_0/U0/rx_byte_full[3]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=293, routed)         0.856    -0.834    top_i/UART_RX_0/U0/clk
    SLICE_X2Y19          FDRE                                         r  top_i/UART_RX_0/U0/rx_byte_full_reg[3]/C





