vhdl xil_defaultlib  \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/c117/hdl/ip/conv1_ap_fadd_3_full_dsp_32.vhd" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/c117/hdl/ip/conv1_ap_fcmp_0_no_dsp_32.vhd" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/c117/hdl/ip/conv1_ap_fmul_2_max_dsp_32.vhd" \
"../../../bd/design_1/ip/design_1_conv1_0_1/sim/design_1_conv1_0_1.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_1/sim/bd_68b9_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_2_1/bd_0/ip/ip_1/sim/bd_6849_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_3_1/bd_0/ip/ip_1/sim/bd_a818_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_timer_0_0/sim/design_1_axi_timer_0_0.vhd" \

nosort
