irq_set_chip_and_handler	,	F_13
reset_to_enb	,	V_16
irq_set_chained_handler	,	F_12
virq	,	V_9
dev_config	,	V_8
status_reg	,	V_23
status_reg_mask	,	V_24
irq_set_chip_data	,	F_15
shirq_irq_unmask	,	F_7
dev_count	,	V_25
u32	,	T_1
irq_desc	,	V_17
lock	,	V_14
id	,	V_6
val	,	V_5
shirq_irq_mask	,	F_1
spin_unlock_irqrestore	,	F_6
enb_reg	,	V_12
spin_lock_irqsave	,	F_3
generic_handle_irq	,	F_10
irq_data	,	V_1
reset_to_clear	,	V_29
desc	,	V_18
status_mask	,	V_26
flags	,	V_10
irq_get_handler_data	,	F_9
handle_simple_irq	,	V_34
clear_mask	,	V_28
spear_shirq_register	,	F_11
irq_data_get_irq_chip_data	,	F_2
spear_shirq	,	V_3
IRQF_VALID	,	V_35
mask	,	V_20
chip	,	V_21
readl	,	F_4
d	,	V_2
writel	,	F_5
shirq_handler	,	F_8
clear_reg	,	V_27
irq	,	V_7
i	,	V_19
irq_ack	,	V_22
irq_unmask	,	V_30
regs	,	V_11
EFAULT	,	V_31
set_irq_flags	,	F_14
EINVAL	,	V_32
shirq_chip	,	V_33
shirq	,	V_4
irq_set_handler_data	,	F_16
enb_mask	,	V_13
base	,	V_15
