{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 10:10:57 2019 " "Info: Processing started: Thu Oct 17 10:10:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off johnson_8bit -c johnson_8bit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off johnson_8bit -c johnson_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnson_8bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file johnson_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 johnson_8bit " "Info: Found entity 1: johnson_8bit" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnson_8bit_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file johnson_8bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 johnson_8bit_tb " "Info: Found entity 1: johnson_8bit_tb" {  } { { "johnson_8bit_tb.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit_tb.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "johnson_8bit " "Info: Elaborating entity \"johnson_8bit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "johnson_8bit.v(63) " "Warning (10270): Verilog HDL Case Statement warning at johnson_8bit.v(63): incomplete case statement has no default case item" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 johnson_8bit.v(61) " "Warning (10240): Verilog HDL Always Construct warning at johnson_8bit.v(61): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "johnson_8bit.v(85) " "Warning (10270): Verilog HDL Case Statement warning at johnson_8bit.v(85): incomplete case statement has no default case item" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 85 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 johnson_8bit.v(83) " "Warning (10240): Verilog HDL Always Construct warning at johnson_8bit.v(83): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] johnson_8bit.v(83) " "Info (10041): Inferred latch for \"HEX1\[0\]\" at johnson_8bit.v(83)" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] johnson_8bit.v(83) " "Info (10041): Inferred latch for \"HEX1\[1\]\" at johnson_8bit.v(83)" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] johnson_8bit.v(83) " "Info (10041): Inferred latch for \"HEX1\[2\]\" at johnson_8bit.v(83)" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] johnson_8bit.v(83) " "Info (10041): Inferred latch for \"HEX1\[3\]\" at johnson_8bit.v(83)" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] johnson_8bit.v(83) " "Info (10041): Inferred latch for \"HEX1\[4\]\" at johnson_8bit.v(83)" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] johnson_8bit.v(83) " "Info (10041): Inferred latch for \"HEX1\[5\]\" at johnson_8bit.v(83)" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] johnson_8bit.v(83) " "Info (10041): Inferred latch for \"HEX1\[6\]\" at johnson_8bit.v(83)" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] johnson_8bit.v(61) " "Info (10041): Inferred latch for \"HEX0\[0\]\" at johnson_8bit.v(61)" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] johnson_8bit.v(61) " "Info (10041): Inferred latch for \"HEX0\[1\]\" at johnson_8bit.v(61)" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] johnson_8bit.v(61) " "Info (10041): Inferred latch for \"HEX0\[2\]\" at johnson_8bit.v(61)" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] johnson_8bit.v(61) " "Info (10041): Inferred latch for \"HEX0\[3\]\" at johnson_8bit.v(61)" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] johnson_8bit.v(61) " "Info (10041): Inferred latch for \"HEX0\[4\]\" at johnson_8bit.v(61)" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] johnson_8bit.v(61) " "Info (10041): Inferred latch for \"HEX0\[5\]\" at johnson_8bit.v(61)" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] johnson_8bit.v(61) " "Info (10041): Inferred latch for \"HEX0\[6\]\" at johnson_8bit.v(61)" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX0\[0\]\$latch " "Warning: Latch HEX0\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Add3~synth " "Warning: Ports D and ENA on the latch are fed by the same signal Add3~synth" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 61 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX0\[1\]\$latch " "Warning: Latch HEX0\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Add3~synth " "Warning: Ports D and ENA on the latch are fed by the same signal Add3~synth" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 61 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX0\[2\]\$latch " "Warning: Latch HEX0\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Add3~synth " "Warning: Ports D and ENA on the latch are fed by the same signal Add3~synth" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 61 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX0\[3\]\$latch " "Warning: Latch HEX0\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Add3~synth " "Warning: Ports D and ENA on the latch are fed by the same signal Add3~synth" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 61 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX0\[4\]\$latch " "Warning: Latch HEX0\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Add3~synth " "Warning: Ports D and ENA on the latch are fed by the same signal Add3~synth" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 61 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX0\[5\]\$latch " "Warning: Latch HEX0\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Add3~synth " "Warning: Ports D and ENA on the latch are fed by the same signal Add3~synth" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 61 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX0\[6\]\$latch " "Warning: Latch HEX0\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Add3~synth " "Warning: Ports D and ENA on the latch are fed by the same signal Add3~synth" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 61 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1\[0\]\$latch " "Warning: Latch HEX1\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Add3~synth " "Warning: Ports D and ENA on the latch are fed by the same signal Add3~synth" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 83 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1\[1\]\$latch " "Warning: Latch HEX1\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Add3~synth " "Warning: Ports D and ENA on the latch are fed by the same signal Add3~synth" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 83 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1\[2\]\$latch " "Warning: Latch HEX1\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Add3~synth " "Warning: Ports D and ENA on the latch are fed by the same signal Add3~synth" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 83 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1\[3\]\$latch " "Warning: Latch HEX1\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Add3~synth " "Warning: Ports D and ENA on the latch are fed by the same signal Add3~synth" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 83 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1\[4\]\$latch " "Warning: Latch HEX1\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Add3~synth " "Warning: Ports D and ENA on the latch are fed by the same signal Add3~synth" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 83 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1\[5\]\$latch " "Warning: Latch HEX1\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Add3~synth " "Warning: Ports D and ENA on the latch are fed by the same signal Add3~synth" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 83 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1\[6\]\$latch " "Warning: Latch HEX1\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Add3~synth " "Warning: Ports D and ENA on the latch are fed by the same signal Add3~synth" {  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "johnson_8bit.v" "" { Text "C:/de2/johnson_8bit/johnson_8bit.v" 83 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Info: Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Info: Implemented 90 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4480 " "Info: Peak virtual memory: 4480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 10:10:59 2019 " "Info: Processing ended: Thu Oct 17 10:10:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
