// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "10/27/2019 18:16:39"

// 
// Device: Altera 5CEFA7F31I7 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module fsm2 (
	clk,
	reset,
	x1,
	stateout);
input 	clk;
input 	reset;
input 	x1;
output 	stateout;

// Design Ports Information
// stateout	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \x1~input_o ;
wire \next_state~1_combout ;
wire \reset~input_o ;
wire \state.state4~q ;
wire \state.state1~0_combout ;
wire \state.state1~q ;
wire \next_state.state3~0_combout ;
wire \state.state3~q ;


// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \stateout~output (
	.i(!\state.state3~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stateout),
	.obar());
// synopsys translate_off
defparam \stateout~output .bus_hold = "false";
defparam \stateout~output .open_drain_output = "false";
defparam \stateout~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \x1~input (
	.i(x1),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1~input_o ));
// synopsys translate_off
defparam \x1~input .bus_hold = "false";
defparam \x1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \next_state~1 (
// Equation(s):
// \next_state~1_combout  = ( \state.state1~q  & ( !\state.state4~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state.state4~q ),
	.datae(gnd),
	.dataf(!\state.state1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_state~1 .extended_lut = "off";
defparam \next_state~1 .lut_mask = 64'h00000000FF00FF00;
defparam \next_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X4_Y2_N25
dffeas \state.state4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\next_state~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.state4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.state4 .is_wysiwyg = "true";
defparam \state.state4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N27
cyclonev_lcell_comb \state.state1~0 (
// Equation(s):
// \state.state1~0_combout  = ( !\state.state4~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.state4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state.state1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state.state1~0 .extended_lut = "off";
defparam \state.state1~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \state.state1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N28
dffeas \state.state1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state.state1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.state1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.state1 .is_wysiwyg = "true";
defparam \state.state1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \next_state.state3~0 (
// Equation(s):
// \next_state.state3~0_combout  = ( !\state.state1~q  & ( !\x1~input_o  ) )

	.dataa(gnd),
	.datab(!\x1~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.state1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_state.state3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_state.state3~0 .extended_lut = "off";
defparam \next_state.state3~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \next_state.state3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N55
dffeas \state.state3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\next_state.state3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.state3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.state3 .is_wysiwyg = "true";
defparam \state.state3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
