library ieee;
use ieee.std_logic_1164.all;

entity test is
  port(a: in std_logic_vector(15 downto 0);
    b: in std_logic_vector(15 downto 0);
    c: out std_logic_vector(15 downto 0));
  end test;
  
  architecture arch of test is
    begin
    c <= a and b;
  end arch;
