

================================================================
== Vitis HLS Report for 'softmax_10_Pipeline_VITIS_LOOP_100_1'
================================================================
* Date:           Sat Apr 12 12:18:34 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.875 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max   | min | max |                      Type                     |
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |        3|       66|  30.000 ns|  0.660 us|    2|   65|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_100_1  |        1|       64|         1|          1|          1|  1 ~ 64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_ln102 = alloca i32 1"   --->   Operation 4 'alloca' 'phi_ln102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1"   --->   Operation 5 'alloca' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%int_part_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %int_part"   --->   Operation 7 'read' 'int_part_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln95_1_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %trunc_ln95_1"   --->   Operation 8 'read' 'trunc_ln95_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln0 = store i23 %trunc_ln95_1_read, i23 %empty"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %i_8"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln0 = store i25 0, i25 %phi_ln102"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_8_load = load i7 %i_8" [../activations.h:100->../activations.h:132]   --->   Operation 13 'load' 'i_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.89ns)   --->   "%icmp_ln100 = icmp_eq  i7 %i_8_load, i7 %int_part_read" [../activations.h:100->../activations.h:132]   --->   Operation 14 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 64, i64 63"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.89ns)   --->   "%add_ln100 = add i7 %i_8_load, i7 1" [../activations.h:100->../activations.h:132]   --->   Operation 16 'add' 'add_ln100' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %for.body.i.split, void %_Z14fast_exp_fixed8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.loopexit88.exitStub" [../activations.h:100->../activations.h:132]   --->   Operation 17 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_load = load i23 %empty" [../activations.h:100->../activations.h:132]   --->   Operation 18 'load' 'p_load' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln100 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../activations.h:100->../activations.h:132]   --->   Operation 19 'specpipeline' 'specpipeline_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_84" [../activations.h:100->../activations.h:132]   --->   Operation 20 'specloopname' 'specloopname_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %p_load, i2 0" [../activations.h:102->../activations.h:132]   --->   Operation 21 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln100 = shl i23 %p_load, i23 2" [../activations.h:100->../activations.h:132]   --->   Operation 22 'shl' 'shl_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%store_ln100 = store i23 %shl_ln100, i23 %empty" [../activations.h:100->../activations.h:132]   --->   Operation 23 'store' 'store_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.48>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln100 = store i7 %add_ln100, i7 %i_8" [../activations.h:100->../activations.h:132]   --->   Operation 24 'store' 'store_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.48>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln102 = store i25 %shl_ln3, i25 %phi_ln102" [../activations.h:102->../activations.h:132]   --->   Operation 25 'store' 'store_ln102' <Predicate = (!icmp_ln100)> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.body.i" [../activations.h:100->../activations.h:132]   --->   Operation 26 'br' 'br_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%phi_ln102_load = load i25 %phi_ln102"   --->   Operation 27 'load' 'phi_ln102_load' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %phi_ln102_out, i25 %phi_ln102_load"   --->   Operation 28 'write' 'write_ln0' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln100)> <Delay = 0.48>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln95_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ int_part]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phi_ln102_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln102             (alloca           ) [ 01]
i_8                   (alloca           ) [ 01]
empty                 (alloca           ) [ 01]
int_part_read         (read             ) [ 00]
trunc_ln95_1_read     (read             ) [ 00]
store_ln0             (store            ) [ 00]
store_ln0             (store            ) [ 00]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
i_8_load              (load             ) [ 00]
icmp_ln100            (icmp             ) [ 01]
speclooptripcount_ln0 (speclooptripcount) [ 00]
add_ln100             (add              ) [ 00]
br_ln100              (br               ) [ 00]
p_load                (load             ) [ 00]
specpipeline_ln100    (specpipeline     ) [ 00]
specloopname_ln100    (specloopname     ) [ 00]
shl_ln3               (bitconcatenate   ) [ 00]
shl_ln100             (shl              ) [ 00]
store_ln100           (store            ) [ 00]
store_ln100           (store            ) [ 00]
store_ln102           (store            ) [ 00]
br_ln100              (br               ) [ 00]
phi_ln102_load        (load             ) [ 00]
write_ln0             (write            ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln95_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln95_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="int_part">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_part"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="phi_ln102_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_ln102_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i23"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i23.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i25P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="phi_ln102_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln102/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="i_8_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="empty_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="int_part_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="7" slack="0"/>
<pin id="60" dir="0" index="1" bw="7" slack="0"/>
<pin id="61" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="int_part_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="trunc_ln95_1_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="23" slack="0"/>
<pin id="66" dir="0" index="1" bw="23" slack="0"/>
<pin id="67" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln95_1_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln0_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="25" slack="0"/>
<pin id="73" dir="0" index="2" bw="25" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln0_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="23" slack="0"/>
<pin id="79" dir="0" index="1" bw="23" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="7" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln0_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="25" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_8_load_load_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="7" slack="0"/>
<pin id="94" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8_load/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="icmp_ln100_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="7" slack="0"/>
<pin id="97" dir="0" index="1" bw="7" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="add_ln100_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="p_load_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="23" slack="0"/>
<pin id="109" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="shl_ln3_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="25" slack="0"/>
<pin id="112" dir="0" index="1" bw="23" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="shl_ln100_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="23" slack="0"/>
<pin id="120" dir="0" index="1" bw="3" slack="0"/>
<pin id="121" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln100/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln100_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="23" slack="0"/>
<pin id="126" dir="0" index="1" bw="23" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln100_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="0" index="1" bw="7" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln102_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="25" slack="0"/>
<pin id="136" dir="0" index="1" bw="25" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="phi_ln102_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="25" slack="0"/>
<pin id="141" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln102_load/1 "/>
</bind>
</comp>

<comp id="143" class="1005" name="phi_ln102_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="25" slack="0"/>
<pin id="145" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln102 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_8_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="157" class="1005" name="empty_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="23" slack="0"/>
<pin id="159" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="44" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="64" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="99"><net_src comp="92" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="58" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="92" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="107" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="40" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="107" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="118" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="101" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="110" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="139" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="146"><net_src comp="46" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="149"><net_src comp="143" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="153"><net_src comp="50" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="156"><net_src comp="150" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="160"><net_src comp="54" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="163"><net_src comp="157" pin="1"/><net_sink comp="124" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: phi_ln102_out | {1 }
 - Input state : 
	Port: softmax<10>_Pipeline_VITIS_LOOP_100_1 : trunc_ln95_1 | {1 }
	Port: softmax<10>_Pipeline_VITIS_LOOP_100_1 : int_part | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_8_load : 1
		icmp_ln100 : 2
		add_ln100 : 2
		br_ln100 : 3
		p_load : 1
		shl_ln3 : 2
		shl_ln100 : 2
		store_ln100 : 2
		store_ln100 : 3
		store_ln102 : 3
		phi_ln102_load : 1
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln100_fu_95       |    0    |    14   |
|----------|------------------------------|---------|---------|
|    add   |       add_ln100_fu_101       |    0    |    14   |
|----------|------------------------------|---------|---------|
|   read   |   int_part_read_read_fu_58   |    0    |    0    |
|          | trunc_ln95_1_read_read_fu_64 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |     write_ln0_write_fu_70    |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|        shl_ln3_fu_110        |    0    |    0    |
|----------|------------------------------|---------|---------|
|    shl   |       shl_ln100_fu_118       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    28   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  empty_reg_157  |   23   |
|   i_8_reg_150   |    7   |
|phi_ln102_reg_143|   25   |
+-----------------+--------+
|      Total      |   55   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   55   |    -   |
+-----------+--------+--------+
|   Total   |   55   |   28   |
+-----------+--------+--------+
