{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518463312026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518463312050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 17:21:51 2018 " "Processing started: Mon Feb 12 17:21:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518463312050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463312050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spw_babasu -c spw_babasu " "Command: quartus_map --read_settings_files=on --write_settings_files=off spw_babasu -c spw_babasu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463312051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518463320549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518463320549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_rtl/spw_babasu.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_rtl/spw_babasu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPW_BABASU_TOP " "Found entity 1: SPW_BABASU_TOP" {  } { { "top_rtl/spw_babasu.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/top_rtl/spw_babasu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/spw_babasu.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/spw_babasu.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu " "Found entity 1: spw_babasu" {  } { { "spw_babasu/synthesis/spw_babasu.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "spw_babasu/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "spw_babasu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_mm_interconnect_0 " "Found entity 1: spw_babasu_mm_interconnect_0" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: spw_babasu_mm_interconnect_0_avalon_st_adapter" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: spw_babasu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_mm_interconnect_0_rsp_mux " "Found entity 1: spw_babasu_mm_interconnect_0_rsp_mux" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337501 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_mm_interconnect_0_rsp_demux " "Found entity 1: spw_babasu_mm_interconnect_0_rsp_demux" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_mm_interconnect_0_cmd_mux " "Found entity 1: spw_babasu_mm_interconnect_0_cmd_mux" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_mm_interconnect_0_cmd_demux " "Found entity 1: spw_babasu_mm_interconnect_0_cmd_demux" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337511 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337511 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337511 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337511 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518463337517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "spw_babasu/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "spw_babasu/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518463337521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "spw_babasu/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "spw_babasu/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "spw_babasu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "spw_babasu/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337529 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "spw_babasu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel spw_babasu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at spw_babasu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518463337533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel spw_babasu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at spw_babasu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518463337533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_mm_interconnect_0_router_002_default_decode " "Found entity 1: spw_babasu_mm_interconnect_0_router_002_default_decode" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337534 ""} { "Info" "ISGN_ENTITY_NAME" "2 spw_babasu_mm_interconnect_0_router_002 " "Found entity 2: spw_babasu_mm_interconnect_0_router_002" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel spw_babasu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at spw_babasu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518463337534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel spw_babasu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at spw_babasu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518463337535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_mm_interconnect_0_router_default_decode " "Found entity 1: spw_babasu_mm_interconnect_0_router_default_decode" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337535 ""} { "Info" "ISGN_ENTITY_NAME" "2 spw_babasu_mm_interconnect_0_router " "Found entity 2: spw_babasu_mm_interconnect_0_router" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_pll_0 " "Found entity 1: spw_babasu_pll_0" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_pll_0.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_hps_0 " "Found entity 1: spw_babasu_hps_0" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_hps_0.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_hps_0_hps_io " "Found entity 1: spw_babasu_hps_0_hps_io" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "spw_babasu/synthesis/submodules/hps_sdram.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "spw_babasu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "spw_babasu/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "spw_babasu/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "spw_babasu/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_hps_0_hps_io_border " "Found entity 1: spw_babasu_hps_0_hps_io_border" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io_border.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_hps_0_fpga_interfaces " "Found entity 1: spw_babasu_hps_0_fpga_interfaces" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_hps_0_fpga_interfaces.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_TX_CLK_DIV.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_TX_CLK_DIV.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_TX_CLK_DIV " "Found entity 1: spw_babasu_TX_CLK_DIV" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_TX_CLK_DIV.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_TX_CLK_DIV.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_TIME_OUT.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_TIME_OUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_TIME_OUT " "Found entity 1: spw_babasu_TIME_OUT" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_TIME_OUT.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_TIME_OUT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_TIME_IN.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_TIME_IN.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_TIME_IN " "Found entity 1: spw_babasu_TIME_IN" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_TIME_IN.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_TIME_IN.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_RX_EMPTY.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_RX_EMPTY.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_RX_EMPTY " "Found entity 1: spw_babasu_RX_EMPTY" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_RX_EMPTY.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_RX_EMPTY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_FLAGS.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_FLAGS.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_FLAGS " "Found entity 1: spw_babasu_FLAGS" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_FLAGS.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_FLAGS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_DATA_O.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_DATA_O.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_DATA_O " "Found entity 1: spw_babasu_DATA_O" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_DATA_O.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_DATA_O.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_DATA_I.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_DATA_I.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_DATA_I " "Found entity 1: spw_babasu_DATA_I" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_DATA_I.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_DATA_I.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_CURRENTSTATE.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_CURRENTSTATE.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_CURRENTSTATE " "Found entity 1: spw_babasu_CURRENTSTATE" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_CURRENTSTATE.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_CURRENTSTATE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_AUTOSTART.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_AUTOSTART.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_AUTOSTART " "Found entity 1: spw_babasu_AUTOSTART" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_AUTOSTART.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_AUTOSTART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/TX_FIFO.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/TX_FIFO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpwTCR_TX_FIFO " "Found entity 1: SpwTCR_TX_FIFO" {  } { { "../rtl/RTL_VA/TX_FIFO.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/TX_FIFO.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/TX_CLOCK.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/TX_CLOCK.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpwTCR_TX_CLOCK " "Found entity 1: SpwTCR_TX_CLOCK" {  } { { "../rtl/RTL_VA/TX_CLOCK.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/TX_CLOCK.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/TX.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/TX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpwTCR_TX " "Found entity 1: SpwTCR_TX" {  } { { "../rtl/RTL_VA/TX.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/TX.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/SPW_TOP.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/SPW_TOP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPW_TOP " "Found entity 1: SPW_TOP" {  } { { "../rtl/RTL_VA/SPW_TOP.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/SPW_TOP.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RXTX_credit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RXTX_credit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpwTCR_RXTX_credit " "Found entity 1: SpwTCR_RXTX_credit" {  } { { "../rtl/RTL_VA/RXTX_credit.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RXTX_credit.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "disconnect DISCONNECT RX_TIMEOUT.sv(35) " "Verilog HDL Declaration information at RX_TIMEOUT.sv(35): object \"disconnect\" differs only in case from object \"DISCONNECT\" in the same scope" {  } { { "../rtl/RTL_VA/RX_TIMEOUT.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_TIMEOUT.sv" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518463337789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_TIMEOUT.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_TIMEOUT.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpwTCR_RX_TIMEOUT " "Found entity 1: SpwTCR_RX_TIMEOUT" {  } { { "../rtl/RTL_VA/RX_TIMEOUT.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_TIMEOUT.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpwTCR_RX_sync " "Found entity 1: SpwTCR_RX_sync" {  } { { "../rtl/RTL_VA/RX_sync.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_sync.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpwTCR_RX_receiver " "Found entity 1: SpwTCR_RX_receiver" {  } { { "../rtl/RTL_VA/RX_receiver.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_receiver.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_FIFO.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_FIFO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpwTCR_RX_FIFO " "Found entity 1: SpwTCR_RX_FIFO" {  } { { "../rtl/RTL_VA/RX_FIFO.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_FIFO.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_CLOCK_RECOVER.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_CLOCK_RECOVER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpwTCR_RX_CLOCK_RECOVER " "Found entity 1: SpwTCR_RX_CLOCK_RECOVER" {  } { { "../rtl/RTL_VA/RX_CLOCK_RECOVER.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_CLOCK_RECOVER.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpwTCR_RX " "Found entity 1: SpwTCR_RX" {  } { { "../rtl/RTL_VA/RX.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/FSM_TIMER.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/FSM_TIMER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpwTCR_FSM_TIMER " "Found entity 1: SpwTCR_FSM_TIMER" {  } { { "../rtl/RTL_VA/FSM_TIMER.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/FSM_TIMER.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/FSM.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/FSM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpwTCR_FSM " "Found entity 1: SpwTCR_FSM" {  } { { "../rtl/RTL_VA/FSM.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/FSM.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/FIFO.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/FIFO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "../rtl/RTL_VA/FIFO.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/FIFO.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463337802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/defines.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/defines.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463337803 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463337804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPW_BABASU_TOP " "Elaborating entity \"SPW_BABASU_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518463338030 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED spw_babasu.sv(17) " "Output port \"LED\" at spw_babasu.sv(17) has no driver" {  } { { "top_rtl/spw_babasu.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/top_rtl/spw_babasu.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1518463338031 "|SPW_BABASU_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu spw_babasu:u0 " "Elaborating entity \"spw_babasu\" for hierarchy \"spw_babasu:u0\"" {  } { { "top_rtl/spw_babasu.sv" "u0" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/top_rtl/spw_babasu.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_AUTOSTART spw_babasu:u0\|spw_babasu_AUTOSTART:autostart " "Elaborating entity \"spw_babasu_AUTOSTART\" for hierarchy \"spw_babasu:u0\|spw_babasu_AUTOSTART:autostart\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "autostart" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_CURRENTSTATE spw_babasu:u0\|spw_babasu_CURRENTSTATE:currentstate " "Elaborating entity \"spw_babasu_CURRENTSTATE\" for hierarchy \"spw_babasu:u0\|spw_babasu_CURRENTSTATE:currentstate\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "currentstate" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_DATA_I spw_babasu:u0\|spw_babasu_DATA_I:data_i " "Elaborating entity \"spw_babasu_DATA_I\" for hierarchy \"spw_babasu:u0\|spw_babasu_DATA_I:data_i\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "data_i" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_DATA_O spw_babasu:u0\|spw_babasu_DATA_O:data_o " "Elaborating entity \"spw_babasu_DATA_O\" for hierarchy \"spw_babasu:u0\|spw_babasu_DATA_O:data_o\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "data_o" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_FLAGS spw_babasu:u0\|spw_babasu_FLAGS:flags " "Elaborating entity \"spw_babasu_FLAGS\" for hierarchy \"spw_babasu:u0\|spw_babasu_FLAGS:flags\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "flags" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_RX_EMPTY spw_babasu:u0\|spw_babasu_RX_EMPTY:rx_empty " "Elaborating entity \"spw_babasu_RX_EMPTY\" for hierarchy \"spw_babasu:u0\|spw_babasu_RX_EMPTY:rx_empty\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "rx_empty" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_TIME_IN spw_babasu:u0\|spw_babasu_TIME_IN:time_in " "Elaborating entity \"spw_babasu_TIME_IN\" for hierarchy \"spw_babasu:u0\|spw_babasu_TIME_IN:time_in\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "time_in" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_TIME_OUT spw_babasu:u0\|spw_babasu_TIME_OUT:time_out " "Elaborating entity \"spw_babasu_TIME_OUT\" for hierarchy \"spw_babasu:u0\|spw_babasu_TIME_OUT:time_out\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "time_out" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_TX_CLK_DIV spw_babasu:u0\|spw_babasu_TX_CLK_DIV:tx_clk_div " "Elaborating entity \"spw_babasu_TX_CLK_DIV\" for hierarchy \"spw_babasu:u0\|spw_babasu_TX_CLK_DIV:tx_clk_div\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "tx_clk_div" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_hps_0 spw_babasu:u0\|spw_babasu_hps_0:hps_0 " "Elaborating entity \"spw_babasu_hps_0\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "hps_0" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_hps_0_fpga_interfaces spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"spw_babasu_hps_0_fpga_interfaces\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_hps_0.v" "fpga_interfaces" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_hps_0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_hps_0_hps_io spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io " "Elaborating entity \"spw_babasu_hps_0_hps_io\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_hps_0.v" "hps_io" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_hps_0.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_hps_0_hps_io_border spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border " "Elaborating entity \"spw_babasu_hps_0_hps_io_border\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io.v" "border" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338389 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518463338391 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1518463338391 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338393 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463338497 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338499 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1518463338625 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518463338625 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1518463338625 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1518463338625 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338627 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518463338631 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518463338631 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338633 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1518463338687 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463338923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463339343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463339344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339346 ""}  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518463339346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463339450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463339450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/felipe/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463339451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463339457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463339465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463339471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463339613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463339618 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518463339748 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518463339748 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518463339748 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518463339748 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518463339748 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518463339748 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463339751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463339754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_pll_0 spw_babasu:u0\|spw_babasu_pll_0:pll_0 " "Elaborating entity \"spw_babasu_pll_0\" for hierarchy \"spw_babasu:u0\|spw_babasu_pll_0:pll_0\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "pll_0" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463339760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll spw_babasu:u0\|spw_babasu_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"spw_babasu:u0\|spw_babasu_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_pll_0.v" "altera_pll_i" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463339794 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1518463339844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spw_babasu:u0\|spw_babasu_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"spw_babasu:u0\|spw_babasu_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_pll_0.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463339844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spw_babasu:u0\|spw_babasu_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"spw_babasu:u0\|spw_babasu_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 200.000000 MHz " "Parameter \"output_clock_frequency0\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463339845 ""}  } { { "spw_babasu/synthesis/submodules/spw_babasu_pll_0.v" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518463339845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0 spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"spw_babasu_mm_interconnect_0\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "mm_interconnect_0" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463339849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:link_start_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:link_start_s1_translator\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "link_start_s1_translator" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 1562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463340215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 2714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463340305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463340359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:link_start_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:link_start_s1_agent\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "link_start_s1_agent" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 2798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463340363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:link_start_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:link_start_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463340437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:link_start_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:link_start_s1_agent_rsp_fifo\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "link_start_s1_agent_rsp_fifo" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463340492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:link_start_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:link_start_s1_agent_rdata_fifo\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "link_start_s1_agent_rdata_fifo" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463340564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0_router spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_router:router " "Elaborating entity \"spw_babasu_mm_interconnect_0_router\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_router:router\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "router" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 5552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463340694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0_router_default_decode spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_router:router\|spw_babasu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"spw_babasu_mm_interconnect_0_router_default_decode\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_router:router\|spw_babasu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463340698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0_router_002 spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"spw_babasu_mm_interconnect_0_router_002\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_router_002:router_002\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "router_002" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 5584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463340706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0_router_002_default_decode spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_router_002:router_002\|spw_babasu_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"spw_babasu_mm_interconnect_0_router_002_default_decode\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_router_002:router_002\|spw_babasu_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463340709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "hps_0_h2f_axi_master_wr_limiter" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 5890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463340753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "link_start_s1_burst_adapter" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 5990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463340809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463340813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463340819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463340821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463340824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463340826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463340828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0_cmd_demux spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"spw_babasu_mm_interconnect_0_cmd_demux\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "cmd_demux" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 6903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0_cmd_mux spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"spw_babasu_mm_interconnect_0_cmd_mux\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "cmd_mux" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 7039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0_rsp_demux spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"spw_babasu_mm_interconnect_0_rsp_demux\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "rsp_demux" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 7430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0_rsp_mux spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"spw_babasu_mm_interconnect_0_rsp_mux\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "rsp_mux" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 7911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0_avalon_st_adapter spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"spw_babasu_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 8053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|spw_babasu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"spw_babasu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|spw_babasu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller spw_babasu:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"spw_babasu:u0\|altera_reset_controller:rst_controller\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "rst_controller" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer spw_babasu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"spw_babasu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "spw_babasu/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer spw_babasu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"spw_babasu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "spw_babasu/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/spw_babasu/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPW_TOP SPW_TOP:spw_babasu_TRC " "Elaborating entity \"SPW_TOP\" for hierarchy \"SPW_TOP:spw_babasu_TRC\"" {  } { { "top_rtl/spw_babasu.sv" "spw_babasu_TRC" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/top_rtl/spw_babasu.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpwTCR_FSM SPW_TOP:spw_babasu_TRC\|SpwTCR_FSM:FSM " "Elaborating entity \"SpwTCR_FSM\" for hierarchy \"SPW_TOP:spw_babasu_TRC\|SpwTCR_FSM:FSM\"" {  } { { "../rtl/RTL_VA/SPW_TOP.sv" "FSM" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/SPW_TOP.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpwTCR_FSM_TIMER SPW_TOP:spw_babasu_TRC\|SpwTCR_FSM_TIMER:FSM_TIMER " "Elaborating entity \"SpwTCR_FSM_TIMER\" for hierarchy \"SPW_TOP:spw_babasu_TRC\|SpwTCR_FSM_TIMER:FSM_TIMER\"" {  } { { "../rtl/RTL_VA/SPW_TOP.sv" "FSM_TIMER" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/SPW_TOP.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpwTCR_RX_CLOCK_RECOVER SPW_TOP:spw_babasu_TRC\|SpwTCR_RX_CLOCK_RECOVER:RX_CLOCK_RECOVER " "Elaborating entity \"SpwTCR_RX_CLOCK_RECOVER\" for hierarchy \"SPW_TOP:spw_babasu_TRC\|SpwTCR_RX_CLOCK_RECOVER:RX_CLOCK_RECOVER\"" {  } { { "../rtl/RTL_VA/SPW_TOP.sv" "RX_CLOCK_RECOVER" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/SPW_TOP.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpwTCR_RX_FIFO SPW_TOP:spw_babasu_TRC\|SpwTCR_RX_FIFO:RX_FIFO " "Elaborating entity \"SpwTCR_RX_FIFO\" for hierarchy \"SPW_TOP:spw_babasu_TRC\|SpwTCR_RX_FIFO:RX_FIFO\"" {  } { { "../rtl/RTL_VA/SPW_TOP.sv" "RX_FIFO" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/SPW_TOP.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO SPW_TOP:spw_babasu_TRC\|SpwTCR_RX_FIFO:RX_FIFO\|FIFO:FIFO_inst " "Elaborating entity \"FIFO\" for hierarchy \"SPW_TOP:spw_babasu_TRC\|SpwTCR_RX_FIFO:RX_FIFO\|FIFO:FIFO_inst\"" {  } { { "../rtl/RTL_VA/RX_FIFO.sv" "FIFO_inst" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_FIFO.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpwTCR_RX SPW_TOP:spw_babasu_TRC\|SpwTCR_RX:RX " "Elaborating entity \"SpwTCR_RX\" for hierarchy \"SPW_TOP:spw_babasu_TRC\|SpwTCR_RX:RX\"" {  } { { "../rtl/RTL_VA/SPW_TOP.sv" "RX" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/SPW_TOP.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpwTCR_RX_sync SPW_TOP:spw_babasu_TRC\|SpwTCR_RX:RX\|SpwTCR_RX_sync:RX_sync " "Elaborating entity \"SpwTCR_RX_sync\" for hierarchy \"SPW_TOP:spw_babasu_TRC\|SpwTCR_RX:RX\|SpwTCR_RX_sync:RX_sync\"" {  } { { "../rtl/RTL_VA/RX.sv" "RX_sync" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpwTCR_RX_receiver SPW_TOP:spw_babasu_TRC\|SpwTCR_RX:RX\|SpwTCR_RX_receiver:RX_receiver " "Elaborating entity \"SpwTCR_RX_receiver\" for hierarchy \"SPW_TOP:spw_babasu_TRC\|SpwTCR_RX:RX\|SpwTCR_RX_receiver:RX_receiver\"" {  } { { "../rtl/RTL_VA/RX.sv" "RX_receiver" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341735 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RX_receiver.sv(160) " "Verilog HDL Case Statement information at RX_receiver.sv(160): all case item expressions in this case statement are onehot" {  } { { "../rtl/RTL_VA/RX_receiver.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_receiver.sv" 160 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1518463341797 "|SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RX_receiver.sv(293) " "Verilog HDL Case Statement information at RX_receiver.sv(293): all case item expressions in this case statement are onehot" {  } { { "../rtl/RTL_VA/RX_receiver.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_receiver.sv" 293 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1518463341797 "|SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RX_receiver.sv(431) " "Verilog HDL Case Statement information at RX_receiver.sv(431): all case item expressions in this case statement are onehot" {  } { { "../rtl/RTL_VA/RX_receiver.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_receiver.sv" 431 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1518463341797 "|SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RX_receiver.sv(524) " "Verilog HDL Case Statement information at RX_receiver.sv(524): all case item expressions in this case statement are onehot" {  } { { "../rtl/RTL_VA/RX_receiver.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_receiver.sv" 524 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1518463341797 "|SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RX_receiver.sv(585) " "Verilog HDL Case Statement information at RX_receiver.sv(585): all case item expressions in this case statement are onehot" {  } { { "../rtl/RTL_VA/RX_receiver.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_receiver.sv" 585 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1518463341797 "|SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpwTCR_RXTX_credit SPW_TOP:spw_babasu_TRC\|SpwTCR_RX:RX\|SpwTCR_RXTX_credit:RX_credit " "Elaborating entity \"SpwTCR_RXTX_credit\" for hierarchy \"SPW_TOP:spw_babasu_TRC\|SpwTCR_RX:RX\|SpwTCR_RXTX_credit:RX_credit\"" {  } { { "../rtl/RTL_VA/RX.sv" "RX_credit" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpwTCR_RX_TIMEOUT SPW_TOP:spw_babasu_TRC\|SpwTCR_RX:RX\|SpwTCR_RX_TIMEOUT:RX_TIMEOUT " "Elaborating entity \"SpwTCR_RX_TIMEOUT\" for hierarchy \"SPW_TOP:spw_babasu_TRC\|SpwTCR_RX:RX\|SpwTCR_RX_TIMEOUT:RX_TIMEOUT\"" {  } { { "../rtl/RTL_VA/RX.sv" "RX_TIMEOUT" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341804 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RX_TIMEOUT.sv(104) " "Verilog HDL Case Statement information at RX_TIMEOUT.sv(104): all case item expressions in this case statement are onehot" {  } { { "../rtl/RTL_VA/RX_TIMEOUT.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/RX_TIMEOUT.sv" 104 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1518463341805 "|SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_TIMEOUT:RX_TIMEOUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpwTCR_TX_FIFO SPW_TOP:spw_babasu_TRC\|SpwTCR_TX_FIFO:TX_FIFO " "Elaborating entity \"SpwTCR_TX_FIFO\" for hierarchy \"SPW_TOP:spw_babasu_TRC\|SpwTCR_TX_FIFO:TX_FIFO\"" {  } { { "../rtl/RTL_VA/SPW_TOP.sv" "TX_FIFO" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/SPW_TOP.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO SPW_TOP:spw_babasu_TRC\|SpwTCR_TX_FIFO:TX_FIFO\|FIFO:FIFO_inst " "Elaborating entity \"FIFO\" for hierarchy \"SPW_TOP:spw_babasu_TRC\|SpwTCR_TX_FIFO:TX_FIFO\|FIFO:FIFO_inst\"" {  } { { "../rtl/RTL_VA/TX_FIFO.sv" "FIFO_inst" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/TX_FIFO.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpwTCR_TX_CLOCK SPW_TOP:spw_babasu_TRC\|SpwTCR_TX_CLOCK:TX_CLOCK " "Elaborating entity \"SpwTCR_TX_CLOCK\" for hierarchy \"SPW_TOP:spw_babasu_TRC\|SpwTCR_TX_CLOCK:TX_CLOCK\"" {  } { { "../rtl/RTL_VA/SPW_TOP.sv" "TX_CLOCK" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/SPW_TOP.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpwTCR_TX SPW_TOP:spw_babasu_TRC\|SpwTCR_TX:TX " "Elaborating entity \"SpwTCR_TX\" for hierarchy \"SPW_TOP:spw_babasu_TRC\|SpwTCR_TX:TX\"" {  } { { "../rtl/RTL_VA/SPW_TOP.sv" "TX" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/SPW_TOP.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463341818 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "TX.sv(240) " "Verilog HDL Case Statement information at TX.sv(240): all case item expressions in this case statement are onehot" {  } { { "../rtl/RTL_VA/TX.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/TX.sv" 240 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1518463341881 "|SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "TX.sv(273) " "Verilog HDL Case Statement information at TX.sv(273): all case item expressions in this case statement are onehot" {  } { { "../rtl/RTL_VA/TX.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/TX.sv" 273 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1518463341881 "|SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "TX.sv(306) " "Verilog HDL Case Statement information at TX.sv(306): all case item expressions in this case statement are onehot" {  } { { "../rtl/RTL_VA/TX.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/TX.sv" 306 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1518463341881 "|SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "TX.sv(333) " "Verilog HDL Case Statement information at TX.sv(333): all case item expressions in this case statement are onehot" {  } { { "../rtl/RTL_VA/TX.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/TX.sv" 333 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1518463341881 "|SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "TX.sv(359) " "Verilog HDL Case Statement information at TX.sv(359): all case item expressions in this case statement are onehot" {  } { { "../rtl/RTL_VA/TX.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/TX.sv" 359 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1518463341881 "|SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "TX.sv(458) " "Verilog HDL Case Statement information at TX.sv(458): all case item expressions in this case statement are onehot" {  } { { "../rtl/RTL_VA/TX.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/TX.sv" 458 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1518463341881 "|SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "TX.sv(702) " "Verilog HDL Case Statement information at TX.sv(702): all case item expressions in this case statement are onehot" {  } { { "../rtl/RTL_VA/TX.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/rtl/RTL_VA/TX.sv" 702 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1518463341881 "|SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "SPW_TOP:spw_babasu_TRC\|SpwTCR_TX_FIFO:TX_FIFO\|FIFO:FIFO_inst\|MEM_rtl_0 " "Inferred RAM node \"SPW_TOP:spw_babasu_TRC\|SpwTCR_TX_FIFO:TX_FIFO\|FIFO:FIFO_inst\|MEM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1518463350838 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "SPW_TOP:spw_babasu_TRC\|SpwTCR_TX_FIFO:TX_FIFO\|FIFO:FIFO_inst\|MEM_rtl_1 " "Inferred RAM node \"SPW_TOP:spw_babasu_TRC\|SpwTCR_TX_FIFO:TX_FIFO\|FIFO:FIFO_inst\|MEM_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1518463350840 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "SPW_TOP:spw_babasu_TRC\|SpwTCR_RX_FIFO:RX_FIFO\|FIFO:FIFO_inst\|MEM_rtl_0 " "Inferred RAM node \"SPW_TOP:spw_babasu_TRC\|SpwTCR_RX_FIFO:RX_FIFO\|FIFO:FIFO_inst\|MEM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1518463350840 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "SPW_TOP:spw_babasu_TRC\|SpwTCR_RX_FIFO:RX_FIFO\|FIFO:FIFO_inst\|MEM_rtl_1 " "Inferred RAM node \"SPW_TOP:spw_babasu_TRC\|SpwTCR_RX_FIFO:RX_FIFO\|FIFO:FIFO_inst\|MEM_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1518463350841 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SPW_TOP:spw_babasu_TRC\|SpwTCR_TX_FIFO:TX_FIFO\|FIFO:FIFO_inst\|MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SPW_TOP:spw_babasu_TRC\|SpwTCR_TX_FIFO:TX_FIFO\|FIFO:FIFO_inst\|MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SPW_TOP:spw_babasu_TRC\|SpwTCR_TX_FIFO:TX_FIFO\|FIFO:FIFO_inst\|MEM_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"SPW_TOP:spw_babasu_TRC\|SpwTCR_TX_FIFO:TX_FIFO\|FIFO:FIFO_inst\|MEM_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SPW_TOP:spw_babasu_TRC\|SpwTCR_RX_FIFO:RX_FIFO\|FIFO:FIFO_inst\|MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SPW_TOP:spw_babasu_TRC\|SpwTCR_RX_FIFO:RX_FIFO\|FIFO:FIFO_inst\|MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SPW_TOP:spw_babasu_TRC\|SpwTCR_RX_FIFO:RX_FIFO\|FIFO:FIFO_inst\|MEM_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"SPW_TOP:spw_babasu_TRC\|SpwTCR_RX_FIFO:RX_FIFO\|FIFO:FIFO_inst\|MEM_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518463355035 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1518463355035 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1518463355035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SPW_TOP:spw_babasu_TRC\|SpwTCR_TX_FIFO:TX_FIFO\|FIFO:FIFO_inst\|altsyncram:MEM_rtl_0 " "Elaborated megafunction instantiation \"SPW_TOP:spw_babasu_TRC\|SpwTCR_TX_FIFO:TX_FIFO\|FIFO:FIFO_inst\|altsyncram:MEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463355599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SPW_TOP:spw_babasu_TRC\|SpwTCR_TX_FIFO:TX_FIFO\|FIFO:FIFO_inst\|altsyncram:MEM_rtl_0 " "Instantiated megafunction \"SPW_TOP:spw_babasu_TRC\|SpwTCR_TX_FIFO:TX_FIFO\|FIFO:FIFO_inst\|altsyncram:MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463355600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463355600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463355600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463355600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463355600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463355600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463355600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463355600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463355600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463355600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463355600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463355600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463355600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463355600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518463355600 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518463355600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m3n1 " "Found entity 1: altsyncram_m3n1" {  } { { "db/altsyncram_m3n1.tdf" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/db/altsyncram_m3n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518463355699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463355699 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "31 " "31 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1518463356995 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "top_rtl/spw_babasu.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/top_rtl/spw_babasu.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518463361759 "|SPW_BABASU_TOP|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "top_rtl/spw_babasu.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/top_rtl/spw_babasu.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518463361759 "|SPW_BABASU_TOP|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "top_rtl/spw_babasu.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/top_rtl/spw_babasu.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518463361759 "|SPW_BABASU_TOP|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "top_rtl/spw_babasu.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/top_rtl/spw_babasu.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518463361759 "|SPW_BABASU_TOP|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "top_rtl/spw_babasu.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/top_rtl/spw_babasu.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518463361759 "|SPW_BABASU_TOP|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "top_rtl/spw_babasu.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/top_rtl/spw_babasu.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518463361759 "|SPW_BABASU_TOP|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "top_rtl/spw_babasu.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/top_rtl/spw_babasu.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518463361759 "|SPW_BABASU_TOP|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "top_rtl/spw_babasu.sv" "" { Text "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/top_rtl/spw_babasu.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518463361759 "|SPW_BABASU_TOP|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1518463361759 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463362186 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1024 " "1024 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518463367256 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "spw_babasu_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"spw_babasu_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518463367612 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/output_files/spw_babasu.map.smsg " "Generated suppressed messages file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/spw_babasu/output_files/spw_babasu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518463368522 ""}
