
*** Running vivado
    with args -log CAJA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CAJA.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CAJA.tcl -notrace
Command: synth_design -top CAJA -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11400 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 348.770 ; gain = 101.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CAJA' [C:/Users/maxst/labo2/labo2.srcs/sources_1/new/CAJA.vhd:45]
INFO: [Synth 8-3491] module 'Laboratory2' declared at 'C:/Users/maxst/labo2/labo2.srcs/sources_1/new/Laboratory2.vhd:34' bound to instance 'uut' of component 'Laboratory2' [C:/Users/maxst/labo2/labo2.srcs/sources_1/new/CAJA.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Laboratory2' [C:/Users/maxst/labo2/labo2.srcs/sources_1/new/Laboratory2.vhd:42]
INFO: [Synth 8-3491] module 'XOR_GATE2to1' declared at 'C:/Users/maxst/labo2/labo2.srcs/sources_1/new/XOR_GATE2to1.vhd:34' bound to instance 'uut' of component 'XOR_GATE2to1' [C:/Users/maxst/labo2/labo2.srcs/sources_1/new/Laboratory2.vhd:68]
INFO: [Synth 8-638] synthesizing module 'XOR_GATE2to1' [C:/Users/maxst/labo2/labo2.srcs/sources_1/new/XOR_GATE2to1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'XOR_GATE2to1' (1#1) [C:/Users/maxst/labo2/labo2.srcs/sources_1/new/XOR_GATE2to1.vhd:40]
INFO: [Synth 8-3491] module 'XOR_GATE2to1' declared at 'C:/Users/maxst/labo2/labo2.srcs/sources_1/new/XOR_GATE2to1.vhd:34' bound to instance 'uut1' of component 'XOR_GATE2to1' [C:/Users/maxst/labo2/labo2.srcs/sources_1/new/Laboratory2.vhd:69]
INFO: [Synth 8-637] synthesizing blackbox instance 'uut2' of component 'AND_GATE2to1' [C:/Users/maxst/labo2/labo2.srcs/sources_1/new/Laboratory2.vhd:70]
INFO: [Synth 8-637] synthesizing blackbox instance 'uut3' of component 'AND_GATE2to1' [C:/Users/maxst/labo2/labo2.srcs/sources_1/new/Laboratory2.vhd:71]
INFO: [Synth 8-637] synthesizing blackbox instance 'uut4' of component 'OR_GATE2to1' [C:/Users/maxst/labo2/labo2.srcs/sources_1/new/Laboratory2.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Laboratory2' (2#1) [C:/Users/maxst/labo2/labo2.srcs/sources_1/new/Laboratory2.vhd:42]
INFO: [Synth 8-3491] module 'Laboratory22' declared at 'C:/Users/maxst/labo2/labo2.srcs/sources_1/new/Laboratory22.vhd:34' bound to instance 'uut1' of component 'Laboratory22' [C:/Users/maxst/labo2/labo2.srcs/sources_1/new/CAJA.vhd:68]
INFO: [Synth 8-638] synthesizing module 'Laboratory22' [C:/Users/maxst/labo2/labo2.srcs/sources_1/new/Laboratory22.vhd:42]
INFO: [Synth 8-3491] module 'XOR_GATE2to1' declared at 'C:/Users/maxst/labo2/labo2.srcs/sources_1/new/XOR_GATE2to1.vhd:34' bound to instance 'uut' of component 'XOR_GATE2to1' [C:/Users/maxst/labo2/labo2.srcs/sources_1/new/Laboratory22.vhd:69]
INFO: [Synth 8-3491] module 'XOR_GATE2to1' declared at 'C:/Users/maxst/labo2/labo2.srcs/sources_1/new/XOR_GATE2to1.vhd:34' bound to instance 'uut1' of component 'XOR_GATE2to1' [C:/Users/maxst/labo2/labo2.srcs/sources_1/new/Laboratory22.vhd:70]
INFO: [Synth 8-637] synthesizing blackbox instance 'uut2' of component 'AND_GATE2to1' [C:/Users/maxst/labo2/labo2.srcs/sources_1/new/Laboratory22.vhd:71]
INFO: [Synth 8-637] synthesizing blackbox instance 'uut3' of component 'AND_GATE2to1' [C:/Users/maxst/labo2/labo2.srcs/sources_1/new/Laboratory22.vhd:72]
INFO: [Synth 8-637] synthesizing blackbox instance 'uut4' of component 'OR_GATE2to1' [C:/Users/maxst/labo2/labo2.srcs/sources_1/new/Laboratory22.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Laboratory22' (3#1) [C:/Users/maxst/labo2/labo2.srcs/sources_1/new/Laboratory22.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'CAJA' (4#1) [C:/Users/maxst/labo2/labo2.srcs/sources_1/new/CAJA.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 404.223 ; gain = 157.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 404.223 ; gain = 157.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 404.223 ; gain = 157.184
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/maxst/labo2/labo2.srcs/constrs_1/new/const2.xdc]
Finished Parsing XDC File [C:/Users/maxst/labo2/labo2.srcs/constrs_1/new/const2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/maxst/labo2/labo2.srcs/constrs_1/new/const2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CAJA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CAJA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 728.316 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 728.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 728.316 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 728.316 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 728.316 ; gain = 481.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 728.316 ; gain = 481.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 728.316 ; gain = 481.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 728.316 ; gain = 481.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module XOR_GATE2to1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 728.316 ; gain = 481.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 747.434 ; gain = 500.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 747.434 ; gain = 500.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 757.023 ; gain = 509.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 757.023 ; gain = 509.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 757.023 ; gain = 509.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 757.023 ; gain = 509.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 757.023 ; gain = 509.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 757.023 ; gain = 509.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 757.023 ; gain = 509.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |AND_GATE2to1  |         4|
|2     |OR_GATE2to1   |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |AND_GATE2to1_bbox_4 |     1|
|2     |AND_GATE2to1_bbox_5 |     1|
|3     |AND_GATE2to1_bbox_7 |     1|
|4     |AND_GATE2to1_bbox_8 |     1|
|5     |OR_GATE2to1_bbox_6  |     1|
|6     |OR_GATE2to1_bbox_9  |     1|
|7     |LUT2                |     2|
|8     |LUT3                |     2|
|9     |IBUF                |     5|
|10    |OBUF                |     3|
+------+--------------------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    18|
|2     |  uut    |Laboratory2  |     5|
|3     |  uut1   |Laboratory22 |     4|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 757.023 ; gain = 509.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 757.023 ; gain = 185.891
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 757.023 ; gain = 509.984
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 770.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 770.855 ; gain = 524.121
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 770.855 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/maxst/labo2/labo2.runs/synth_1/CAJA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CAJA_utilization_synth.rpt -pb CAJA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 23 08:28:16 2022...
