
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33 (git sha1 2584903a060)


-- Running command `read_verilog cpu.v; synth -top cpu' --

1. Executing Verilog-2005 frontend: cpu.v
Parsing Verilog input from `cpu.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu.v:99)
Generating RTLIL representation for module `\cpu'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\mux1_8to1'.
Generating RTLIL representation for module `\mux8_8to1'.
Successfully finished Verilog frontend.

2. Executing SYNTH pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \ALU
Used module:         \mux8_8to1
Used module:         \mux1_8to1

2.1.2. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \ALU
Used module:         \mux8_8to1
Used module:         \mux1_8to1
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$cpu.v:143$43 in module cpu.
Marked 3 switch rules as full_case in process $proc$cpu.v:119$25 in module cpu.
Marked 1 switch rules as full_case in process $proc$cpu.v:110$19 in module cpu.
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 13 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\cpu.$proc$cpu.v:0$44'.
  Set init value: \program_counter = 16'0000000000000000
  Set init value: \reg_a = 8'00000000
  Set init value: \reg_b = 8'00000000
  Set init value: \reg_x = 8'00000000
  Set init value: \zero_latch = 1'0
  Set init value: \minus_latch = 1'0
  Set init value: \carry_latch = 1'0

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~11 debug messages>

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\cpu.$proc$cpu.v:0$44'.
Creating decoders for process `\cpu.$proc$cpu.v:143$43'.
     1/7: $2\carry_latch[0:0]
     2/7: $2\minus_latch[0:0]
     3/7: $2\zero_latch[0:0]
     4/7: $1\reg_x[7:0]
     5/7: $1\reg_b[7:0]
     6/7: $2\reg_a[7:0]
     7/7: $1\program_counter[15:0]
Creating decoders for process `\cpu.$proc$cpu.v:119$25'.
     1/15: $3$memwr$\RAM$cpu.v:134$1_EN[7:0]$41
     2/15: $3$memwr$\RAM$cpu.v:134$1_DATA[7:0]$40
     3/15: $3$memwr$\RAM$cpu.v:134$1_ADDR[7:0]$39
     4/15: $2$memwr$\RAM$cpu.v:134$1_EN[7:0]$38
     5/15: $2$memwr$\RAM$cpu.v:134$1_DATA[7:0]$37
     6/15: $2$memwr$\RAM$cpu.v:134$1_ADDR[7:0]$36
     7/15: $1$memwr$\RAM$cpu.v:134$1_EN[7:0]$31
     8/15: $1$memwr$\RAM$cpu.v:134$1_DATA[7:0]$30
     9/15: $1$memwr$\RAM$cpu.v:134$1_ADDR[7:0]$29
    10/15: $0\carry_latch[0:0]
    11/15: $0\minus_latch[0:0]
    12/15: $0\zero_latch[0:0]
    13/15: $0\reg_x[7:0]
    14/15: $0\reg_b[7:0]
    15/15: $1\reg_a[7:0]
Creating decoders for process `\cpu.$proc$cpu.v:110$19'.
     1/2: $0\program_counter[15:0]
     2/2: $0\reg_a[7:0]

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\cpu.\program_counter' from process `\cpu.$proc$cpu.v:143$43': $auto$proc_dlatch.cc:427:proc_dlatch$241
Latch inferred for signal `\cpu.\reg_a' from process `\cpu.$proc$cpu.v:143$43': $auto$proc_dlatch.cc:427:proc_dlatch$244
Latch inferred for signal `\cpu.\reg_b' from process `\cpu.$proc$cpu.v:143$43': $auto$proc_dlatch.cc:427:proc_dlatch$247
Latch inferred for signal `\cpu.\reg_x' from process `\cpu.$proc$cpu.v:143$43': $auto$proc_dlatch.cc:427:proc_dlatch$250
Latch inferred for signal `\cpu.\zero_latch' from process `\cpu.$proc$cpu.v:143$43': $auto$proc_dlatch.cc:427:proc_dlatch$253
Latch inferred for signal `\cpu.\minus_latch' from process `\cpu.$proc$cpu.v:143$43': $auto$proc_dlatch.cc:427:proc_dlatch$256
Latch inferred for signal `\cpu.\carry_latch' from process `\cpu.$proc$cpu.v:143$43': $auto$proc_dlatch.cc:427:proc_dlatch$259

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\cpu.\reg_a' using process `\cpu.$proc$cpu.v:119$25'.
  created $dff cell `$procdff$260' with positive edge clock.
Creating register for signal `\cpu.\reg_b' using process `\cpu.$proc$cpu.v:119$25'.
  created $dff cell `$procdff$261' with positive edge clock.
Creating register for signal `\cpu.\reg_x' using process `\cpu.$proc$cpu.v:119$25'.
  created $dff cell `$procdff$262' with positive edge clock.
Creating register for signal `\cpu.\zero_latch' using process `\cpu.$proc$cpu.v:119$25'.
  created $dff cell `$procdff$263' with positive edge clock.
Creating register for signal `\cpu.\minus_latch' using process `\cpu.$proc$cpu.v:119$25'.
  created $dff cell `$procdff$264' with positive edge clock.
Creating register for signal `\cpu.\carry_latch' using process `\cpu.$proc$cpu.v:119$25'.
  created $dff cell `$procdff$265' with positive edge clock.
Creating register for signal `\cpu.$memwr$\RAM$cpu.v:134$1_ADDR' using process `\cpu.$proc$cpu.v:119$25'.
  created $dff cell `$procdff$266' with positive edge clock.
Creating register for signal `\cpu.$memwr$\RAM$cpu.v:134$1_DATA' using process `\cpu.$proc$cpu.v:119$25'.
  created $dff cell `$procdff$267' with positive edge clock.
Creating register for signal `\cpu.$memwr$\RAM$cpu.v:134$1_EN' using process `\cpu.$proc$cpu.v:119$25'.
  created $dff cell `$procdff$268' with positive edge clock.
Creating register for signal `\cpu.\program_counter' using process `\cpu.$proc$cpu.v:110$19'.
  created $dff cell `$procdff$269' with negative edge clock.
Creating register for signal `\cpu.\reg_a' using process `\cpu.$proc$cpu.v:110$19'.
  created $dff cell `$procdff$270' with negative edge clock.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `cpu.$proc$cpu.v:0$44'.
Found and cleaned up 1 empty switch in `\cpu.$proc$cpu.v:143$43'.
Removing empty process `cpu.$proc$cpu.v:143$43'.
Found and cleaned up 8 empty switches in `\cpu.$proc$cpu.v:119$25'.
Removing empty process `cpu.$proc$cpu.v:119$25'.
Found and cleaned up 2 empty switches in `\cpu.$proc$cpu.v:110$19'.
Removing empty process `cpu.$proc$cpu.v:110$19'.
Cleaned up 11 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux8_8to1.
<suppressed ~1 debug messages>
Optimizing module mux1_8to1.
<suppressed ~1 debug messages>
Optimizing module ALU.
Optimizing module cpu.
<suppressed ~20 debug messages>

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux8_8to1.
Optimizing module mux1_8to1.
Optimizing module ALU.
Optimizing module cpu.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux8_8to1..
Finding unused cells or wires in module \mux1_8to1..
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..
Removed 4 unused cells and 112 unused wires.
<suppressed ~8 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module ALU...
Checking module cpu...
Warning: multiple conflicting drivers for cpu.\carry_latch:
    port Q[0] of cell $auto$proc_dlatch.cc:427:proc_dlatch$259 ($dlatch)
    port Q[0] of cell $procdff$265 ($dff)
Warning: multiple conflicting drivers for cpu.\minus_latch:
    port Q[0] of cell $auto$proc_dlatch.cc:427:proc_dlatch$256 ($dlatch)
    port Q[0] of cell $procdff$264 ($dff)
Warning: multiple conflicting drivers for cpu.\zero_latch:
    port Q[0] of cell $auto$proc_dlatch.cc:427:proc_dlatch$253 ($dlatch)
    port Q[0] of cell $procdff$263 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_x [7]:
    port Q[7] of cell $auto$proc_dlatch.cc:427:proc_dlatch$250 ($dlatch)
    port Q[7] of cell $procdff$262 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_x [6]:
    port Q[6] of cell $auto$proc_dlatch.cc:427:proc_dlatch$250 ($dlatch)
    port Q[6] of cell $procdff$262 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_x [5]:
    port Q[5] of cell $auto$proc_dlatch.cc:427:proc_dlatch$250 ($dlatch)
    port Q[5] of cell $procdff$262 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_x [4]:
    port Q[4] of cell $auto$proc_dlatch.cc:427:proc_dlatch$250 ($dlatch)
    port Q[4] of cell $procdff$262 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_x [3]:
    port Q[3] of cell $auto$proc_dlatch.cc:427:proc_dlatch$250 ($dlatch)
    port Q[3] of cell $procdff$262 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_x [2]:
    port Q[2] of cell $auto$proc_dlatch.cc:427:proc_dlatch$250 ($dlatch)
    port Q[2] of cell $procdff$262 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_x [1]:
    port Q[1] of cell $auto$proc_dlatch.cc:427:proc_dlatch$250 ($dlatch)
    port Q[1] of cell $procdff$262 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_x [0]:
    port Q[0] of cell $auto$proc_dlatch.cc:427:proc_dlatch$250 ($dlatch)
    port Q[0] of cell $procdff$262 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_b [7]:
    port Q[7] of cell $auto$proc_dlatch.cc:427:proc_dlatch$247 ($dlatch)
    port Q[7] of cell $procdff$261 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_b [6]:
    port Q[6] of cell $auto$proc_dlatch.cc:427:proc_dlatch$247 ($dlatch)
    port Q[6] of cell $procdff$261 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_b [5]:
    port Q[5] of cell $auto$proc_dlatch.cc:427:proc_dlatch$247 ($dlatch)
    port Q[5] of cell $procdff$261 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_b [4]:
    port Q[4] of cell $auto$proc_dlatch.cc:427:proc_dlatch$247 ($dlatch)
    port Q[4] of cell $procdff$261 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_b [3]:
    port Q[3] of cell $auto$proc_dlatch.cc:427:proc_dlatch$247 ($dlatch)
    port Q[3] of cell $procdff$261 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_b [2]:
    port Q[2] of cell $auto$proc_dlatch.cc:427:proc_dlatch$247 ($dlatch)
    port Q[2] of cell $procdff$261 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_b [1]:
    port Q[1] of cell $auto$proc_dlatch.cc:427:proc_dlatch$247 ($dlatch)
    port Q[1] of cell $procdff$261 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_b [0]:
    port Q[0] of cell $auto$proc_dlatch.cc:427:proc_dlatch$247 ($dlatch)
    port Q[0] of cell $procdff$261 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_a [7]:
    port Q[7] of cell $auto$proc_dlatch.cc:427:proc_dlatch$244 ($dlatch)
    port Q[7] of cell $procdff$260 ($dff)
    port Q[7] of cell $procdff$270 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_a [6]:
    port Q[6] of cell $auto$proc_dlatch.cc:427:proc_dlatch$244 ($dlatch)
    port Q[6] of cell $procdff$260 ($dff)
    port Q[6] of cell $procdff$270 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_a [5]:
    port Q[5] of cell $auto$proc_dlatch.cc:427:proc_dlatch$244 ($dlatch)
    port Q[5] of cell $procdff$260 ($dff)
    port Q[5] of cell $procdff$270 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_a [4]:
    port Q[4] of cell $auto$proc_dlatch.cc:427:proc_dlatch$244 ($dlatch)
    port Q[4] of cell $procdff$260 ($dff)
    port Q[4] of cell $procdff$270 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_a [3]:
    port Q[3] of cell $auto$proc_dlatch.cc:427:proc_dlatch$244 ($dlatch)
    port Q[3] of cell $procdff$260 ($dff)
    port Q[3] of cell $procdff$270 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_a [2]:
    port Q[2] of cell $auto$proc_dlatch.cc:427:proc_dlatch$244 ($dlatch)
    port Q[2] of cell $procdff$260 ($dff)
    port Q[2] of cell $procdff$270 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_a [1]:
    port Q[1] of cell $auto$proc_dlatch.cc:427:proc_dlatch$244 ($dlatch)
    port Q[1] of cell $procdff$260 ($dff)
    port Q[1] of cell $procdff$270 ($dff)
Warning: multiple conflicting drivers for cpu.\reg_a [0]:
    port Q[0] of cell $auto$proc_dlatch.cc:427:proc_dlatch$244 ($dlatch)
    port Q[0] of cell $procdff$260 ($dff)
    port Q[0] of cell $procdff$270 ($dff)
Warning: multiple conflicting drivers for cpu.\program_counter [15]:
    port Q[15] of cell $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch)
    port Q[15] of cell $procdff$269 ($dff)
Warning: multiple conflicting drivers for cpu.\program_counter [14]:
    port Q[14] of cell $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch)
    port Q[14] of cell $procdff$269 ($dff)
Warning: multiple conflicting drivers for cpu.\program_counter [13]:
    port Q[13] of cell $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch)
    port Q[13] of cell $procdff$269 ($dff)
Warning: multiple conflicting drivers for cpu.\program_counter [12]:
    port Q[12] of cell $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch)
    port Q[12] of cell $procdff$269 ($dff)
Warning: multiple conflicting drivers for cpu.\program_counter [11]:
    port Q[11] of cell $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch)
    port Q[11] of cell $procdff$269 ($dff)
Warning: multiple conflicting drivers for cpu.\program_counter [10]:
    port Q[10] of cell $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch)
    port Q[10] of cell $procdff$269 ($dff)
Warning: multiple conflicting drivers for cpu.\program_counter [9]:
    port Q[9] of cell $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch)
    port Q[9] of cell $procdff$269 ($dff)
Warning: multiple conflicting drivers for cpu.\program_counter [8]:
    port Q[8] of cell $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch)
    port Q[8] of cell $procdff$269 ($dff)
Warning: multiple conflicting drivers for cpu.\program_counter [7]:
    port Q[7] of cell $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch)
    port Q[7] of cell $procdff$269 ($dff)
Warning: multiple conflicting drivers for cpu.\program_counter [6]:
    port Q[6] of cell $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch)
    port Q[6] of cell $procdff$269 ($dff)
Warning: multiple conflicting drivers for cpu.\program_counter [5]:
    port Q[5] of cell $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch)
    port Q[5] of cell $procdff$269 ($dff)
Warning: multiple conflicting drivers for cpu.\program_counter [4]:
    port Q[4] of cell $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch)
    port Q[4] of cell $procdff$269 ($dff)
Warning: multiple conflicting drivers for cpu.\program_counter [3]:
    port Q[3] of cell $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch)
    port Q[3] of cell $procdff$269 ($dff)
Warning: multiple conflicting drivers for cpu.\program_counter [2]:
    port Q[2] of cell $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch)
    port Q[2] of cell $procdff$269 ($dff)
Warning: multiple conflicting drivers for cpu.\program_counter [1]:
    port Q[1] of cell $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch)
    port Q[1] of cell $procdff$269 ($dff)
Warning: multiple conflicting drivers for cpu.\program_counter [0]:
    port Q[0] of cell $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch)
    port Q[0] of cell $procdff$269 ($dff)
Checking module mux1_8to1...
Checking module mux8_8to1...
Found and reported 43 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module cpu.
Optimizing module mux1_8to1.
Optimizing module mux8_8to1.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
<suppressed ~42 debug messages>
Finding identical cells in module `\mux1_8to1'.
Finding identical cells in module `\mux8_8to1'.
Removed a total of 14 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$112.
    dead port 1/2 on $mux $procmux$115.
    dead port 2/2 on $mux $procmux$123.
    dead port 1/2 on $mux $procmux$126.
    dead port 2/2 on $mux $procmux$134.
    dead port 1/2 on $mux $procmux$137.
    dead port 1/2 on $mux $procmux$145.
    dead port 1/2 on $mux $procmux$153.
    dead port 1/2 on $mux $procmux$161.
Running muxtree optimizer on module \mux1_8to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mux8_8to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 9 multiplexer ports.
<suppressed ~21 debug messages>

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \cpu.
    Consolidated identical input bits for $mux cell $procmux$110:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$110_Y
      New ports: A=1'0, B=1'1, Y=$procmux$110_Y [0]
      New connections: $procmux$110_Y [7:1] = { $procmux$110_Y [0] $procmux$110_Y [0] $procmux$110_Y [0] $procmux$110_Y [0] $procmux$110_Y [0] $procmux$110_Y [0] $procmux$110_Y [0] }
    New ctrl vector for $pmux cell $procmux$213: { $procmux$217_CMP $procmux$214_CMP }
  Optimizing cells in module \cpu.
    Consolidated identical input bits for $mux cell $procmux$142:
      Old ports: A=8'00000000, B=$3$memwr$\RAM$cpu.v:134$1_EN[7:0]$41, Y=$procmux$142_Y
      New ports: A=1'0, B=$procmux$110_Y [0], Y=$procmux$142_Y [0]
      New connections: $procmux$142_Y [7:1] = { $procmux$142_Y [0] $procmux$142_Y [0] $procmux$142_Y [0] $procmux$142_Y [0] $procmux$142_Y [0] $procmux$142_Y [0] $procmux$142_Y [0] }
  Optimizing cells in module \cpu.
    Consolidated identical input bits for $mux cell $procmux$164:
      Old ports: A=$2$memwr$\RAM$cpu.v:134$1_EN[7:0]$38, B=8'00000000, Y=$0$memwr$\RAM$cpu.v:134$1_EN[7:0]$28
      New ports: A=$procmux$142_Y [0], B=1'0, Y=$0$memwr$\RAM$cpu.v:134$1_EN[7:0]$28 [0]
      New connections: $0$memwr$\RAM$cpu.v:134$1_EN[7:0]$28 [7:1] = { $0$memwr$\RAM$cpu.v:134$1_EN[7:0]$28 [0] $0$memwr$\RAM$cpu.v:134$1_EN[7:0]$28 [0] $0$memwr$\RAM$cpu.v:134$1_EN[7:0]$28 [0] $0$memwr$\RAM$cpu.v:134$1_EN[7:0]$28 [0] $0$memwr$\RAM$cpu.v:134$1_EN[7:0]$28 [0] $0$memwr$\RAM$cpu.v:134$1_EN[7:0]$28 [0] $0$memwr$\RAM$cpu.v:134$1_EN[7:0]$28 [0] }
  Optimizing cells in module \cpu.
  Optimizing cells in module \mux1_8to1.
  Optimizing cells in module \mux8_8to1.
Performed a total of 11 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
<suppressed ~12 debug messages>
Finding identical cells in module `\mux1_8to1'.
Finding identical cells in module `\mux8_8to1'.
Removed a total of 4 cells.

2.6.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$253 ($dlatch) from module cpu.
Setting constant 0-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch) from module cpu.
Setting constant 0-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch) from module cpu.
Setting constant 0-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch) from module cpu.
Setting constant 0-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch) from module cpu.
Setting constant 0-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch) from module cpu.
Setting constant 0-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch) from module cpu.
Setting constant 0-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch) from module cpu.
Setting constant 0-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch) from module cpu.
Setting constant 0-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch) from module cpu.
Setting constant 0-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch) from module cpu.
Setting constant 0-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch) from module cpu.
Setting constant 0-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch) from module cpu.
Setting constant 0-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch) from module cpu.
Setting constant 0-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch) from module cpu.
Setting constant 0-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch) from module cpu.
Setting constant 0-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$241 ($dlatch) from module cpu.
Setting constant 0-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$244 ($dlatch) from module cpu.
Setting constant 0-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$244 ($dlatch) from module cpu.
Setting constant 0-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$244 ($dlatch) from module cpu.
Setting constant 0-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$244 ($dlatch) from module cpu.
Setting constant 0-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$244 ($dlatch) from module cpu.
Setting constant 0-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$244 ($dlatch) from module cpu.
Setting constant 0-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$244 ($dlatch) from module cpu.
Setting constant 0-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$244 ($dlatch) from module cpu.

2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..
Warning: Driver-driver conflict for \reg_a [7] between cell $procdff$270.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_a [7] between cell $procdff$260.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_b [7] between cell $procdff$261.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_a [6] between cell $procdff$270.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_a [6] between cell $procdff$260.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_b [6] between cell $procdff$261.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_a [5] between cell $procdff$270.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_a [5] between cell $procdff$260.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_b [5] between cell $procdff$261.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_a [4] between cell $procdff$270.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_a [4] between cell $procdff$260.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_b [4] between cell $procdff$261.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_a [3] between cell $procdff$270.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_a [3] between cell $procdff$260.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_b [3] between cell $procdff$261.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_a [2] between cell $procdff$270.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_a [2] between cell $procdff$260.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_b [2] between cell $procdff$261.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_a [1] between cell $procdff$270.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_a [1] between cell $procdff$260.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_b [1] between cell $procdff$261.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_a [0] between cell $procdff$270.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_a [0] between cell $procdff$260.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \reg_b [0] between cell $procdff$261.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \program_counter [15] between cell $procdff$269.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \program_counter [14] between cell $procdff$269.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \program_counter [13] between cell $procdff$269.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \program_counter [12] between cell $procdff$269.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \program_counter [11] between cell $procdff$269.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \program_counter [10] between cell $procdff$269.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \program_counter [9] between cell $procdff$269.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \program_counter [8] between cell $procdff$269.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \program_counter [7] between cell $procdff$269.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \program_counter [6] between cell $procdff$269.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \program_counter [5] between cell $procdff$269.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \program_counter [4] between cell $procdff$269.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \program_counter [3] between cell $procdff$269.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \program_counter [2] between cell $procdff$269.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \program_counter [1] between cell $procdff$269.Q and constant 1'0 in cpu: Resolved using constant.
Warning: Driver-driver conflict for \program_counter [0] between cell $procdff$269.Q and constant 1'0 in cpu: Resolved using constant.
Finding unused cells or wires in module \mux1_8to1..
Finding unused cells or wires in module \mux8_8to1..
Removed 47 unused cells and 68 unused wires.
<suppressed ~54 debug messages>

2.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module cpu.
Optimizing module mux1_8to1.
Optimizing module mux8_8to1.

2.6.9. Rerunning OPT passes. (Maybe there is more to do..)

2.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mux1_8to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mux8_8to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

2.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \cpu.
  Optimizing cells in module \mux1_8to1.
  Optimizing cells in module \mux8_8to1.
Performed a total of 0 changes.

2.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\mux1_8to1'.
Finding identical cells in module `\mux8_8to1'.
Removed a total of 0 cells.

2.6.13. Executing OPT_DFF pass (perform DFF optimizations).

2.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \mux1_8to1..
Finding unused cells or wires in module \mux8_8to1..

2.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module cpu.
Optimizing module mux1_8to1.
Optimizing module mux8_8to1.

2.6.16. Finished OPT passes. (There is nothing left to do.)

2.7. Executing FSM pass (extract and optimize FSM).

2.7.1. Executing FSM_DETECT pass (finding FSMs in design).

2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \mux1_8to1..
Finding unused cells or wires in module \mux8_8to1..

2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.8. Executing OPT pass (performing simple optimizations).

2.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module cpu.
Optimizing module mux1_8to1.
Optimizing module mux8_8to1.

2.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\mux1_8to1'.
Finding identical cells in module `\mux8_8to1'.
Removed a total of 0 cells.

2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mux1_8to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mux8_8to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \cpu.
  Optimizing cells in module \mux1_8to1.
  Optimizing cells in module \mux8_8to1.
Performed a total of 0 changes.

2.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\mux1_8to1'.
Finding identical cells in module `\mux8_8to1'.
Removed a total of 0 cells.

2.8.6. Executing OPT_DFF pass (perform DFF optimizations).

2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \mux1_8to1..
Finding unused cells or wires in module \mux8_8to1..

2.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module cpu.
Optimizing module mux1_8to1.
Optimizing module mux8_8to1.

2.8.9. Finished OPT passes. (There is nothing left to do.)

2.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell ALU.$add$cpu.v:181$47 ($add).
Removed top 23 bits (of 32) from port Y of cell ALU.$add$cpu.v:181$47 ($add).
Removed top 31 bits (of 32) from port B of cell ALU.$sub$cpu.v:182$48 ($sub).
Removed top 23 bits (of 32) from port Y of cell ALU.$sub$cpu.v:182$48 ($sub).
Removed top 23 bits (of 32) from wire ALU.$add$cpu.v:181$47_Y.
Removed top 23 bits (of 32) from wire ALU.$sub$cpu.v:182$48_Y.
Removed top 5 bits (of 8) from wire ALU.op_and_res.
Removed top 1 bits (of 4) from port B of cell cpu.$eq$cpu.v:97$2 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu.$eq$cpu.v:100$10 ($eq).
Removed top 2 bits (of 3) from port B of cell mux1_8to1.$eq$cpu.v:243$54 ($eq).
Removed top 1 bits (of 3) from port B of cell mux1_8to1.$eq$cpu.v:244$55 ($eq).
Removed top 1 bits (of 3) from port B of cell mux1_8to1.$eq$cpu.v:245$56 ($eq).
Removed top 2 bits (of 3) from port B of cell mux8_8to1.$eq$cpu.v:265$70 ($eq).
Removed top 1 bits (of 3) from port B of cell mux8_8to1.$eq$cpu.v:266$71 ($eq).
Removed top 1 bits (of 3) from port B of cell mux8_8to1.$eq$cpu.v:267$72 ($eq).

2.10. Executing PEEPOPT pass (run peephole optimizers).

2.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \mux1_8to1..
Finding unused cells or wires in module \mux8_8to1..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

2.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ALU:
  creating $macc model for $add$cpu.v:179$45 ($add).
  creating $macc model for $add$cpu.v:181$47 ($add).
  creating $macc model for $sub$cpu.v:180$46 ($sub).
  creating $macc model for $sub$cpu.v:182$48 ($sub).
  creating $alu model for $macc $sub$cpu.v:182$48.
  creating $alu model for $macc $sub$cpu.v:180$46.
  creating $alu model for $macc $add$cpu.v:181$47.
  creating $alu model for $macc $add$cpu.v:179$45.
  creating $alu cell for $add$cpu.v:179$45: $auto$alumacc.cc:485:replace_alu$275
  creating $alu cell for $add$cpu.v:181$47: $auto$alumacc.cc:485:replace_alu$278
  creating $alu cell for $sub$cpu.v:180$46: $auto$alumacc.cc:485:replace_alu$281
  creating $alu cell for $sub$cpu.v:182$48: $auto$alumacc.cc:485:replace_alu$284
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module cpu:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module mux1_8to1:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module mux8_8to1:
  created 0 $alu and 0 $macc cells.

2.13. Executing SHARE pass (SAT-based resource sharing).

2.14. Executing OPT pass (performing simple optimizations).

2.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module cpu.
Optimizing module mux1_8to1.
Optimizing module mux8_8to1.

2.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\mux1_8to1'.
Finding identical cells in module `\mux8_8to1'.
Removed a total of 0 cells.

2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mux1_8to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mux8_8to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \cpu.
  Optimizing cells in module \mux1_8to1.
  Optimizing cells in module \mux8_8to1.
Performed a total of 0 changes.

2.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\mux1_8to1'.
Finding identical cells in module `\mux8_8to1'.
Removed a total of 0 cells.

2.14.6. Executing OPT_DFF pass (perform DFF optimizations).

2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \mux1_8to1..
Finding unused cells or wires in module \mux8_8to1..

2.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module cpu.
Optimizing module mux1_8to1.
Optimizing module mux8_8to1.

2.14.9. Finished OPT passes. (There is nothing left to do.)

2.15. Executing MEMORY pass.

2.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \mux1_8to1..
Finding unused cells or wires in module \mux8_8to1..

2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \mux1_8to1..
Finding unused cells or wires in module \mux8_8to1..

2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \mux1_8to1..
Finding unused cells or wires in module \mux8_8to1..

2.17. Executing OPT pass (performing simple optimizations).

2.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module cpu.
<suppressed ~3 debug messages>
Optimizing module mux1_8to1.
<suppressed ~1 debug messages>
Optimizing module mux8_8to1.

2.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\mux1_8to1'.
Finding identical cells in module `\mux8_8to1'.
Removed a total of 0 cells.

2.17.3. Executing OPT_DFF pass (perform DFF optimizations).

2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \mux1_8to1..
Finding unused cells or wires in module \mux8_8to1..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.17.5. Finished fast OPT passes.

2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.19. Executing OPT pass (performing simple optimizations).

2.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module cpu.
Optimizing module mux1_8to1.
Optimizing module mux8_8to1.

2.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\mux1_8to1'.
Finding identical cells in module `\mux8_8to1'.
Removed a total of 0 cells.

2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mux1_8to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mux8_8to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \cpu.
  Optimizing cells in module \mux1_8to1.
  Optimizing cells in module \mux8_8to1.
Performed a total of 0 changes.

2.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\mux1_8to1'.
Finding identical cells in module `\mux8_8to1'.
Removed a total of 0 cells.

2.19.6. Executing OPT_SHARE pass.

2.19.7. Executing OPT_DFF pass (perform DFF optimizations).

2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \mux1_8to1..
Finding unused cells or wires in module \mux8_8to1..

2.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module cpu.
Optimizing module mux1_8to1.
Optimizing module mux8_8to1.

2.19.10. Finished OPT passes. (There is nothing left to do.)

2.20. Executing TECHMAP pass (map to technology primitives).

2.20.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$4ccbe221165818e15f326ddee3d1183c7924e12f\_90_alu for cells of type $alu.
Using template $paramod$a2af9b43308e3114c3b5dd3f4dc3329b2387395d\_90_alu for cells of type $alu.
Using template $paramod$19189243523493d505a4933d1bad417c570ea8a6\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~440 debug messages>

2.21. Executing OPT pass (performing simple optimizations).

2.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
<suppressed ~130 debug messages>
Optimizing module cpu.
<suppressed ~8 debug messages>
Optimizing module mux1_8to1.
<suppressed ~28 debug messages>
Optimizing module mux8_8to1.
<suppressed ~85 debug messages>

2.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
<suppressed ~123 debug messages>
Finding identical cells in module `\cpu'.
<suppressed ~9 debug messages>
Finding identical cells in module `\mux1_8to1'.
<suppressed ~39 debug messages>
Finding identical cells in module `\mux8_8to1'.
<suppressed ~39 debug messages>
Removed a total of 70 cells.

2.21.3. Executing OPT_DFF pass (perform DFF optimizations).

2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \mux1_8to1..
Finding unused cells or wires in module \mux8_8to1..
Removed 15 unused cells and 211 unused wires.
<suppressed ~19 debug messages>

2.21.5. Finished fast OPT passes.

2.22. Executing ABC pass (technology mapping using ABC).

2.22.1. Extracting gate netlist of module `\ALU' to `<abc-temp-dir>/input.blif'..
Extracted 177 gates and 193 wires to a netlist network with 16 inputs and 65 outputs.

2.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.22.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:       15
ABC RESULTS:               AND cells:       11
ABC RESULTS:              XNOR cells:       11
ABC RESULTS:             ORNOT cells:       14
ABC RESULTS:               XOR cells:       26
ABC RESULTS:               NOR cells:       14
ABC RESULTS:              NAND cells:        3
ABC RESULTS:                OR cells:       19
ABC RESULTS:            ANDNOT cells:       52
ABC RESULTS:        internal signals:      112
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       65
Removing temp directory.

2.22.2. Extracting gate netlist of module `\cpu' to `<abc-temp-dir>/input.blif'..
Extracted 15 gates and 24 wires to a netlist network with 8 inputs and 6 outputs.

2.22.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.22.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        6
Removing temp directory.

2.22.3. Extracting gate netlist of module `\mux1_8to1' to `<abc-temp-dir>/input.blif'..
Extracted 24 gates and 35 wires to a netlist network with 11 inputs and 1 outputs.

2.22.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.22.3.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               MUX cells:        7
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        1
Removing temp directory.

2.22.4. Extracting gate netlist of module `\mux8_8to1' to `<abc-temp-dir>/input.blif'..
Extracted 79 gates and 147 wires to a netlist network with 67 inputs and 8 outputs.

2.22.4.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.22.4.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:       15
ABC RESULTS:               MUX cells:       56
ABC RESULTS:        internal signals:       72
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:        8
Removing temp directory.

2.23. Executing OPT pass (performing simple optimizations).

2.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module cpu.
Optimizing module mux1_8to1.
Optimizing module mux8_8to1.

2.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
<suppressed ~12 debug messages>
Finding identical cells in module `\cpu'.
Finding identical cells in module `\mux1_8to1'.
Finding identical cells in module `\mux8_8to1'.
Removed a total of 4 cells.

2.23.3. Executing OPT_DFF pass (perform DFF optimizations).

2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \mux1_8to1..
Finding unused cells or wires in module \mux8_8to1..
Removed 0 unused cells and 307 unused wires.
<suppressed ~4 debug messages>

2.23.5. Finished fast OPT passes.

2.24. Executing HIERARCHY pass (managing design hierarchy).

2.24.1. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \ALU
Used module:         \mux1_8to1
Used module:         \mux8_8to1

2.24.2. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \ALU
Used module:         \mux1_8to1
Used module:         \mux8_8to1
Removed 0 unused modules.

2.25. Printing statistics.

=== ALU ===

   Number of wires:                115
   Number of wire bits:            197
   Number of public wires:          18
   Number of public wire bits:      92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                164
     $_ANDNOT_                      52
     $_AND_                         11
     $_NAND_                         3
     $_NOR_                         11
     $_NOT_                         15
     $_ORNOT_                       14
     $_OR_                          19
     $_XNOR_                        10
     $_XOR_                         26
     mux1_8to1                       2
     mux8_8to1                       1

=== cpu ===

   Number of wires:                 26
   Number of wire bits:            109
   Number of public wires:          22
   Number of public wire bits:     105
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_ANDNOT_                       7
     $_AND_                          1
     $_NAND_                         1
     $_NOR_                          1
     ALU                             1

=== mux1_8to1 ===

   Number of wires:                 30
   Number of wire bits:             32
   Number of public wires:          10
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $_ANDNOT_                       8
     $_MUX_                          7
     $_NAND_                         1
     $_NOT_                          1
     $_ORNOT_                        2
     $_OR_                           2

=== mux8_8to1 ===

   Number of wires:                 79
   Number of wire bits:            144
   Number of public wires:          10
   Number of public wire bits:      75
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $_ANDNOT_                      15
     $_MUX_                         56
     $_NAND_                         1
     $_NOT_                          1
     $_ORNOT_                        2
     $_OR_                           2

=== design hierarchy ===

   cpu                               1
     ALU                             1
       mux1_8to1                     2
       mux8_8to1                     1

   Number of wires:                280
   Number of wire bits:            514
   Number of public wires:          70
   Number of public wire bits:     296
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                290
     $_ANDNOT_                      90
     $_AND_                         12
     $_MUX_                         70
     $_NAND_                         7
     $_NOR_                         12
     $_NOT_                         18
     $_ORNOT_                       20
     $_OR_                          25
     $_XNOR_                        10
     $_XOR_                         26

2.26. Executing CHECK pass (checking for obvious problems).
Checking module ALU...
Checking module cpu...
Checking module mux1_8to1...
Checking module mux8_8to1...
Found and reported 0 problems.

Warnings: 84 unique messages, 84 total
End of script. Logfile hash: 632037089b, CPU: user 0.98s system 0.02s, MEM: 14.62 MB peak
Yosys 0.33 (git sha1 2584903a060)
Time spent: 45% 1x abc (0 sec), 14% 16x opt_expr (0 sec), ...
