// Copyright 2001-2023 Intel Corporation
// SPDX-License-Identifier: MIT




`timescale 1ps/1ps

// DESCRIPTION
// 3 input XOR gate.  Latency 1.
// Generated by one of Gregg's toys.   Share And Enjoy.

// HN edited:  Modified for internal use
module alt_e2550_xor3t1_hn  (
    input clk,
    input [2:0] din,
    output dout
);

   
wire dout_w;
alt_e2550_xor3t0_hn c0 (
    .din(din),
    .dout(dout_w)
);
//defparam c0 .SIM_EMULATE = SIM_EMULATE;

   
reg dout_r = 1'b0;
always @(posedge clk) dout_r <= din[0] ^ din[1] ^ din[2];
assign dout = dout_r;

endmodule

