


ARM Macro Assembler    Page 1 


    1 00000000         ;/******************************************************
                       ***********************/
    2 00000000         ;/* LPC2400.S: Startup file for Philips LPC2400 device s
                       eries                 */
    3 00000000         ;/******************************************************
                       ***********************/
    4 00000000         ;/* <<< Use Configuration Wizard in Context Menu >>>    
                                             */
    5 00000000         ;/******************************************************
                       ***********************/
    6 00000000         ;/* This file is part of the uVision/ARM development too
                       ls.                   */
    7 00000000         ;/* Copyright (c) 2007-2008 Keil - An ARM Company. All r
                       ights reserved.       */
    8 00000000         ;/* This software may only be used under the terms of a 
                       valid, current,       */
    9 00000000         ;/* end user licence from KEIL for a compatible version 
                       of KEIL software      */
   10 00000000         ;/* development tools. Nothing else gives you the right 
                       to use this software. */
   11 00000000         ;/******************************************************
                       ***********************/
   12 00000000         
   13 00000000         ;/*
   14 00000000         ; *  The LPC2400.S code is executed after CPU Reset. Thi
                       s file may be 
   15 00000000         ; *  translated with the following SET symbols. In uVisi
                       on these SET 
   16 00000000         ; *  symbols are entered under Options - ASM - Define.
   17 00000000         ; *
   18 00000000         ; *  NO_CLOCK_SETUP: when set the startup code will not 
                       initialize Clock 
   19 00000000         ; *  (used mostly when clock is already initialized from
                        script .ini 
   20 00000000         ; *  file).
   21 00000000         ; *
   22 00000000         ; *  NO_EMC_SETUP: when set the startup code will not in
                       itialize 
   23 00000000         ; *  External Bus Controller.
   24 00000000         ; *
   25 00000000         ; *  RAM_INTVEC: when set the startup code copies except
                       ion vectors 
   26 00000000         ; *  from on-chip Flash to on-chip RAM.
   27 00000000         ; *
   28 00000000         ; *  REMAP: when set the startup code initializes the re
                       gister MEMMAP 
   29 00000000         ; *  which overwrites the settings of the CPU configurat
                       ion pins. The 
   30 00000000         ; *  startup and interrupt vectors are remapped from:
   31 00000000         ; *     0x00000000  default setting (not remapped)
   32 00000000         ; *     0x40000000  when RAM_MODE is used
   33 00000000         ; *     0x80000000  when EXTMEM_MODE is used
   34 00000000         ; *
   35 00000000         ; *  EXTMEM_MODE: when set the device is configured for 
                       code execution
   36 00000000         ; *  from external memory starting at address 0x80000000
                       .
   37 00000000         ; *
   38 00000000         ; *  RAM_MODE: when set the device is configured for cod



ARM Macro Assembler    Page 2 


                       e execution
   39 00000000         ; *  from on-chip RAM starting at address 0x40000000. 
   40 00000000         ; */
   41 00000000         
   42 00000000         
   43 00000000         ; Standard definitions of Mode bits and Interrupt (I & F
                       ) flags in PSRs
   44 00000000         
   45 00000000 00000010 
                       Mode_USR
                               EQU              0x10
   46 00000000 00000011 
                       Mode_FIQ
                               EQU              0x11
   47 00000000 00000012 
                       Mode_IRQ
                               EQU              0x12
   48 00000000 00000013 
                       Mode_SVC
                               EQU              0x13
   49 00000000 00000017 
                       Mode_ABT
                               EQU              0x17
   50 00000000 0000001B 
                       Mode_UND
                               EQU              0x1B
   51 00000000 0000001F 
                       Mode_SYS
                               EQU              0x1F
   52 00000000         
   53 00000000 00000080 
                       I_Bit   EQU              0x80        ; when I bit is set
                                                            , IRQ is disabled
   54 00000000 00000040 
                       F_Bit   EQU              0x40        ; when F bit is set
                                                            , FIQ is disabled
   55 00000000         
   56 00000000         
   57 00000000         ;----------------------- Memory Definitions ------------
                       ------------------------
   58 00000000         
   59 00000000         ; Internal Memory Base Addresses
   60 00000000 00000000 
                       FLASH_BASE
                               EQU              0x00000000
   61 00000000 40000000 
                       RAM_BASE
                               EQU              0x40000000
   62 00000000 80000000 
                       EXTMEM_BASE
                               EQU              0x80000000
   63 00000000         
   64 00000000         ; External Memory Base Addresses
   65 00000000 80000000 
                       STA_MEM0_BASE
                               EQU              0x80000000
   66 00000000 81000000 
                       STA_MEM1_BASE
                               EQU              0x81000000



ARM Macro Assembler    Page 3 


   67 00000000 82000000 
                       STA_MEM2_BASE
                               EQU              0x82000000
   68 00000000 83000000 
                       STA_MEM3_BASE
                               EQU              0x83000000
   69 00000000 A0000000 
                       DYN_MEM0_BASE
                               EQU              0xA0000000
   70 00000000 B0000000 
                       DYN_MEM1_BASE
                               EQU              0xB0000000
   71 00000000 C0000000 
                       DYN_MEM2_BASE
                               EQU              0xC0000000
   72 00000000 D0000000 
                       DYN_MEM3_BASE
                               EQU              0xD0000000
   73 00000000         
   74 00000000         
   75 00000000         ;----------------------- Stack and Heap Definitions ----
                       ------------------------
   76 00000000         
   77 00000000         ;// <h> Stack Configuration (Stack Sizes in Bytes)
   78 00000000         ;//   <o0> Undefined Mode      <0x0-0xFFFFFFFF:8>
   79 00000000         ;//   <o1> Supervisor Mode     <0x0-0xFFFFFFFF:8>
   80 00000000         ;//   <o2> Abort Mode          <0x0-0xFFFFFFFF:8>
   81 00000000         ;//   <o3> Fast Interrupt Mode <0x0-0xFFFFFFFF:8>
   82 00000000         ;//   <o4> Interrupt Mode      <0x0-0xFFFFFFFF:8>
   83 00000000         ;//   <o5> User/System Mode    <0x0-0xFFFFFFFF:8>
   84 00000000         ;// </h>
   85 00000000         
   86 00000000 00000000 
                       UND_Stack_Size
                               EQU              0x00000000
   87 00000000 00000008 
                       SVC_Stack_Size
                               EQU              0x00000008
   88 00000000 00000000 
                       ABT_Stack_Size
                               EQU              0x00000000
   89 00000000 00000000 
                       FIQ_Stack_Size
                               EQU              0x00000000
   90 00000000 00000100 
                       IRQ_Stack_Size
                               EQU              0x00000100
   91 00000000 00000400 
                       USR_Stack_Size
                               EQU              0x00000400
   92 00000000         
   94 00000000 00000108 
                       ISR_Stack_Size
                               EQU              (UND_Stack_Size + SVC_Stack_Siz
e + ABT_Stack_Size +                           FIQ_Stack_Size + IRQ_Stack_Size
)
   95 00000000         
   96 00000000                 AREA             STACK, NOINIT, READWRITE, ALIGN
=3



ARM Macro Assembler    Page 4 


   97 00000000         
   98 00000000         Stack_Mem
                               SPACE            USR_Stack_Size
   99 00000400         __initial_sp
                               SPACE            ISR_Stack_Size
  100 00000508         
  101 00000508         Stack_Top
  102 00000508         
  103 00000508         
  104 00000508         ;// <h> Heap Configuration
  105 00000508         ;//   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF>
  106 00000508         ;// </h>
  107 00000508         
  108 00000508 00000000 
                       Heap_Size
                               EQU              0x00000000
  109 00000508         
  110 00000508                 AREA             HEAP, NOINIT, READWRITE, ALIGN=
3
  111 00000000         __heap_base
  112 00000000         Heap_Mem
                               SPACE            Heap_Size
  113 00000000         __heap_limit
  114 00000000         
  115 00000000         
  116 00000000         ;----------------------- Clock Definitions -------------
                       ------------------------
  117 00000000         
  118 00000000         ; System Control Block (SCB) Module Definitions
  119 00000000 E01FC000 
                       SCB_BASE
                               EQU              0xE01FC000  ; SCB Base Address
  120 00000000 00000080 
                       PLLCON_OFS
                               EQU              0x80        ; PLL Control Offse
                                                            t
  121 00000000 00000084 
                       PLLCFG_OFS
                               EQU              0x84        ; PLL Configuration
                                                             Offset
  122 00000000 00000088 
                       PLLSTAT_OFS
                               EQU              0x88        ; PLL Status Offset
                                                            
  123 00000000 0000008C 
                       PLLFEED_OFS
                               EQU              0x8C        ; PLL Feed Offset
  124 00000000 00000104 
                       CCLKCFG_OFS
                               EQU              0x104       ; CPU Clock Divider
                                                             Reg Offset
  125 00000000 00000108 
                       USBCLKCFG_OFS
                               EQU              0x108       ; USB Clock Divider
                                                             Reg Offset
  126 00000000 0000010C 
                       CLKSRCSEL_OFS
                               EQU              0x10C       ; Clock Source Sel 
                                                            Reg Offset



ARM Macro Assembler    Page 5 


  127 00000000 000001A0 
                       SCS_OFS EQU              0x1A0       ; Sys Control and S
                                                            tatus Reg Offset
  128 00000000 000001A8 
                       PCLKSEL0_OFS
                               EQU              0x1A8       ; Periph Clock Sel 
                                                            Reg 0 Offset
  129 00000000 000001AC 
                       PCLKSEL1_OFS
                               EQU              0x1AC       ; Periph Clock Sel 
                                                            Reg 0 Offset
  130 00000000         
  131 00000000 000000C0 
                       PCON_OFS
                               EQU              0x0C0       ; Power Mode Contro
                                                            l Reg Offset
  132 00000000 000000C4 
                       PCONP_OFS
                               EQU              0x0C4       ; Power Control for
                                                             Periphs Reg Offset
                                                            
  133 00000000         
  134 00000000         ; Constants
  135 00000000 00000010 
                       OSCRANGE
                               EQU              (1<<4)      ; Oscillator Range 
                                                            Select
  136 00000000 00000020 
                       OSCEN   EQU              (1<<5)      ; Main oscillator E
                                                            nable
  137 00000000 00000040 
                       OSCSTAT EQU              (1<<6)      ; Main Oscillator S
                                                            tatus
  138 00000000 00000001 
                       PLLCON_PLLE
                               EQU              (1<<0)      ; PLL Enable
  139 00000000 00000002 
                       PLLCON_PLLC
                               EQU              (1<<1)      ; PLL Connect
  140 00000000 00007FFF 
                       PLLSTAT_M
                               EQU              (0x7FFF<<0) ; PLL M Value
  141 00000000 00FF0000 
                       PLLSTAT_N
                               EQU              (0xFF<<16)  ; PLL N Value
  142 00000000 04000000 
                       PLLSTAT_PLOCK
                               EQU              (1<<26)     ; PLL Lock Status
  143 00000000         
  144 00000000         ;// <e> Clock Setup
  145 00000000         ;//   <h> System Controls and Status Register (SYS)
  146 00000000         ;//     <o1.4>    OSCRANGE: Main Oscillator Range Select
                       
  147 00000000         ;//                     <0=>  1 MHz to 20 MHz
  148 00000000         ;//                     <1=> 15 MHz to 24 MHz
  149 00000000         ;//     <e1.5>       OSCEN: Main Oscillator Enable
  150 00000000         ;//     </e>
  151 00000000         ;//   </h>
  152 00000000         ;//



ARM Macro Assembler    Page 6 


  153 00000000         ;//   <h> PLL Clock Source Select Register (CLKSRCSEL)
  154 00000000         ;//     <o2.0..1>   CLKSRC: PLL Clock Source Selection
  155 00000000         ;//                     <0=> Internal RC oscillator
  156 00000000         ;//                     <1=> Main oscillator
  157 00000000         ;//                     <2=> RTC oscillator
  158 00000000         ;//   </h>
  159 00000000         ;//
  160 00000000         ;//   <h> PLL Configuration Register (PLLCFG)
  161 00000000         ;//                     <i> PLL_clk = (2* M * PLL_clk_sr
                       c) / N
  162 00000000         ;//     <o3.0..14>    MSEL: PLL Multiplier Selection
  163 00000000         ;//                     <1-32768><#-1>
  164 00000000         ;//                     <i> M Value
  165 00000000         ;//     <o3.16..23>   NSEL: PLL Divider Selection
  166 00000000         ;//                     <1-256><#-1>
  167 00000000         ;//                     <i> N Value
  168 00000000         ;//   </h>
  169 00000000         ;//
  170 00000000         ;//   <h> CPU Clock Configuration Register (CCLKCFG)
  171 00000000         ;//     <o4.0..7>  CCLKSEL: Divide Value for CPU Clock f
                       rom PLL
  172 00000000         ;//                     <2-256:2><#-1>
  173 00000000         ;//   </h>
  174 00000000         ;//
  175 00000000         ;//   <h> USB Clock Configuration Register (USBCLKCFG)
  176 00000000         ;//     <o5.0..3>   USBSEL: Divide Value for USB Clock f
                       rom PLL
  177 00000000         ;//                     <1-16><#-1>
  178 00000000         ;//   </h>
  179 00000000         ;//
  180 00000000         ;//   <h> Peripheral Clock Selection Register 0 (PCLKSEL
                       0)
  181 00000000         ;//     <o6.0..1>      PCLK_WDT: Peripheral Clock Select
                       ion for WDT
  182 00000000         ;//                     <0=> Pclk = Cclk / 4
  183 00000000         ;//                     <1=> Pclk = Cclk
  184 00000000         ;//                     <2=> Pclk = Cclk / 2
  185 00000000         ;//                     <3=> Pclk = Cclk / 8
  186 00000000         ;//     <o6.2..3>   PCLK_TIMER0: Peripheral Clock Select
                       ion for TIMER0
  187 00000000         ;//                     <0=> Pclk = Cclk / 4
  188 00000000         ;//                     <1=> Pclk = Cclk
  189 00000000         ;//                     <2=> Pclk = Cclk / 2
  190 00000000         ;//                     <3=> Pclk = Cclk / 8
  191 00000000         ;//     <o6.4..5>   PCLK_TIMER1: Peripheral Clock Select
                       ion for TIMER1
  192 00000000         ;//                     <0=> Pclk = Cclk / 4
  193 00000000         ;//                     <1=> Pclk = Cclk
  194 00000000         ;//                     <2=> Pclk = Cclk / 2
  195 00000000         ;//                     <3=> Pclk = Cclk / 8
  196 00000000         ;//     <o6.6..7>    PCLK_UART0: Peripheral Clock Select
                       ion for UART0
  197 00000000         ;//                     <0=> Pclk = Cclk / 4
  198 00000000         ;//                     <1=> Pclk = Cclk
  199 00000000         ;//                     <2=> Pclk = Cclk / 2
  200 00000000         ;//                     <3=> Pclk = Cclk / 8
  201 00000000         ;//     <o6.8..9>    PCLK_UART1: Peripheral Clock Select
                       ion for UART1
  202 00000000         ;//                     <0=> Pclk = Cclk / 4



ARM Macro Assembler    Page 7 


  203 00000000         ;//                     <1=> Pclk = Cclk
  204 00000000         ;//                     <2=> Pclk = Cclk / 2
  205 00000000         ;//                     <3=> Pclk = Cclk / 8
  206 00000000         ;//     <o6.10..11>   PCLK_PWM0: Peripheral Clock Select
                       ion for PWM0
  207 00000000         ;//                     <0=> Pclk = Cclk / 4
  208 00000000         ;//                     <1=> Pclk = Cclk
  209 00000000         ;//                     <2=> Pclk = Cclk / 2
  210 00000000         ;//                     <3=> Pclk = Cclk / 8
  211 00000000         ;//     <o6.12..13>   PCLK_PWM1: Peripheral Clock Select
                       ion for PWM1
  212 00000000         ;//                     <0=> Pclk = Cclk / 4
  213 00000000         ;//                     <1=> Pclk = Cclk
  214 00000000         ;//                     <2=> Pclk = Cclk / 2
  215 00000000         ;//                     <3=> Pclk = Cclk / 8
  216 00000000         ;//     <o6.14..15>   PCLK_I2C0: Peripheral Clock Select
                       ion for I2C0
  217 00000000         ;//                     <0=> Pclk = Cclk / 4
  218 00000000         ;//                     <1=> Pclk = Cclk
  219 00000000         ;//                     <2=> Pclk = Cclk / 2
  220 00000000         ;//                     <3=> Pclk = Cclk / 8
  221 00000000         ;//     <o6.16..17>    PCLK_SPI: Peripheral Clock Select
                       ion for SPI
  222 00000000         ;//                     <0=> Pclk = Cclk / 4
  223 00000000         ;//                     <1=> Pclk = Cclk
  224 00000000         ;//                     <2=> Pclk = Cclk / 2
  225 00000000         ;//                     <3=> Pclk = Cclk / 8
  226 00000000         ;//     <o6.18..19>    PCLK_RTC: Peripheral Clock Select
                       ion for RTC
  227 00000000         ;//                     <0=> Pclk = Cclk / 4
  228 00000000         ;//                     <1=> Pclk = Cclk
  229 00000000         ;//                     <2=> Pclk = Cclk / 2
  230 00000000         ;//                     <3=> Pclk = Cclk / 8
  231 00000000         ;//     <o6.20..21>   PCLK_SSP1: Peripheral Clock Select
                       ion for SSP1
  232 00000000         ;//                     <0=> Pclk = Cclk / 4
  233 00000000         ;//                     <1=> Pclk = Cclk
  234 00000000         ;//                     <2=> Pclk = Cclk / 2
  235 00000000         ;//                     <3=> Pclk = Cclk / 8
  236 00000000         ;//     <o6.22..23>    PCLK_DAC: Peripheral Clock Select
                       ion for DAC
  237 00000000         ;//                     <0=> Pclk = Cclk / 4
  238 00000000         ;//                     <1=> Pclk = Cclk
  239 00000000         ;//                     <2=> Pclk = Cclk / 2
  240 00000000         ;//                     <3=> Pclk = Cclk / 8
  241 00000000         ;//     <o6.24..25>    PCLK_ADC: Peripheral Clock Select
                       ion for ADC
  242 00000000         ;//                     <0=> Pclk = Cclk / 4
  243 00000000         ;//                     <1=> Pclk = Cclk
  244 00000000         ;//                     <2=> Pclk = Cclk / 2
  245 00000000         ;//                     <3=> Pclk = Cclk / 8
  246 00000000         ;//     <o6.26..27>   PCLK_CAN1: Peripheral Clock Select
                       ion for CAN1
  247 00000000         ;//                     <0=> Pclk = Cclk / 4
  248 00000000         ;//                     <1=> Pclk = Cclk
  249 00000000         ;//                     <2=> Pclk = Cclk / 2
  250 00000000         ;//                     <3=> Pclk = Cclk / 6
  251 00000000         ;//     <o6.28..29>   PCLK_CAN2: Peripheral Clock Select
                       ion for CAN2



ARM Macro Assembler    Page 8 


  252 00000000         ;//                     <0=> Pclk = Cclk / 4
  253 00000000         ;//                     <1=> Pclk = Cclk
  254 00000000         ;//                     <2=> Pclk = Cclk / 2
  255 00000000         ;//                     <3=> Pclk = Cclk / 6
  256 00000000         ;//     <o6.30..31>    PCLK_ACF: Peripheral Clock Select
                       ion for ACF
  257 00000000         ;//                     <0=> Pclk = Cclk / 4
  258 00000000         ;//                     <1=> Pclk = Cclk
  259 00000000         ;//                     <2=> Pclk = Cclk / 2
  260 00000000         ;//                     <3=> Pclk = Cclk / 6
  261 00000000         ;//   </h>
  262 00000000         ;//
  263 00000000         ;//   <h> Peripheral Clock Selection Register 1 (PCLKSEL
                       1)
  264 00000000         ;//     <o7.0..1>  PCLK_BAT_RAM: Peripheral Clock Select
                       ion for the Battery Supported RAM
  265 00000000         ;//                     <0=> Pclk = Cclk / 4
  266 00000000         ;//                     <1=> Pclk = Cclk
  267 00000000         ;//                     <2=> Pclk = Cclk / 2
  268 00000000         ;//                     <3=> Pclk = Cclk / 8
  269 00000000         ;//     <o7.2..3>     PCLK_GPIO: Peripheral Clock Select
                       ion for GPIOs
  270 00000000         ;//                     <0=> Pclk = Cclk / 4
  271 00000000         ;//                     <1=> Pclk = Cclk
  272 00000000         ;//                     <2=> Pclk = Cclk / 2
  273 00000000         ;//                     <3=> Pclk = Cclk / 8
  274 00000000         ;//     <o7.4..5>      PCLK_PCB: Peripheral Clock Select
                       ion for Pin Connect Block
  275 00000000         ;//                     <0=> Pclk = Cclk / 4
  276 00000000         ;//                     <1=> Pclk = Cclk
  277 00000000         ;//                     <2=> Pclk = Cclk / 2
  278 00000000         ;//                     <3=> Pclk = Cclk / 8
  279 00000000         ;//     <o7.6..7>     PCLK_I2C1: Peripheral Clock Select
                       ion for I2C1
  280 00000000         ;//                     <0=> Pclk = Cclk / 4
  281 00000000         ;//                     <1=> Pclk = Cclk
  282 00000000         ;//                     <2=> Pclk = Cclk / 2
  283 00000000         ;//                     <3=> Pclk = Cclk / 8
  284 00000000         ;//     <o7.10..11>   PCLK_SSP0: Peripheral Clock Select
                       ion for SSP0
  285 00000000         ;//                     <0=> Pclk = Cclk / 4
  286 00000000         ;//                     <1=> Pclk = Cclk
  287 00000000         ;//                     <2=> Pclk = Cclk / 2
  288 00000000         ;//                     <3=> Pclk = Cclk / 8
  289 00000000         ;//     <o7.12..13> PCLK_TIMER2: Peripheral Clock Select
                       ion for TIMER2
  290 00000000         ;//                     <0=> Pclk = Cclk / 4
  291 00000000         ;//                     <1=> Pclk = Cclk
  292 00000000         ;//                     <2=> Pclk = Cclk / 2
  293 00000000         ;//                     <3=> Pclk = Cclk / 8
  294 00000000         ;//     <o7.14..15> PCLK_TIMER3: Peripheral Clock Select
                       ion for TIMER3
  295 00000000         ;//                     <0=> Pclk = Cclk / 4
  296 00000000         ;//                     <1=> Pclk = Cclk
  297 00000000         ;//                     <2=> Pclk = Cclk / 2
  298 00000000         ;//                     <3=> Pclk = Cclk / 8
  299 00000000         ;//     <o7.16..17>  PCLK_UART2: Peripheral Clock Select
                       ion for UART2
  300 00000000         ;//                     <0=> Pclk = Cclk / 4



ARM Macro Assembler    Page 9 


  301 00000000         ;//                     <1=> Pclk = Cclk
  302 00000000         ;//                     <2=> Pclk = Cclk / 2
  303 00000000         ;//                     <3=> Pclk = Cclk / 8
  304 00000000         ;//     <o7.18..19>  PCLK_UART3: Peripheral Clock Select
                       ion for UART3
  305 00000000         ;//                     <0=> Pclk = Cclk / 4
  306 00000000         ;//                     <1=> Pclk = Cclk
  307 00000000         ;//                     <2=> Pclk = Cclk / 2
  308 00000000         ;//                     <3=> Pclk = Cclk / 8
  309 00000000         ;//     <o7.20..21>   PCLK_I2C2: Peripheral Clock Select
                       ion for I2C2
  310 00000000         ;//                     <0=> Pclk = Cclk / 4
  311 00000000         ;//                     <1=> Pclk = Cclk
  312 00000000         ;//                     <2=> Pclk = Cclk / 2
  313 00000000         ;//                     <3=> Pclk = Cclk / 8
  314 00000000         ;//     <o7.22..23>    PCLK_I2S: Peripheral Clock Select
                       ion for I2S
  315 00000000         ;//                     <0=> Pclk = Cclk / 4
  316 00000000         ;//                     <1=> Pclk = Cclk
  317 00000000         ;//                     <2=> Pclk = Cclk / 2
  318 00000000         ;//                     <3=> Pclk = Cclk / 8
  319 00000000         ;//     <o7.24..25>    PCLK_MCI: Peripheral Clock Select
                       ion for MCI
  320 00000000         ;//                     <0=> Pclk = Cclk / 4
  321 00000000         ;//                     <1=> Pclk = Cclk
  322 00000000         ;//                     <2=> Pclk = Cclk / 2
  323 00000000         ;//                     <3=> Pclk = Cclk / 8
  324 00000000         ;//     <o7.28..29> PCLK_SYSCON: Peripheral Clock Select
                       ion for System Control Block
  325 00000000         ;//                     <0=> Pclk = Cclk / 4
  326 00000000         ;//                     <1=> Pclk = Cclk
  327 00000000         ;//                     <2=> Pclk = Cclk / 2
  328 00000000         ;//                     <3=> Pclk = Cclk / 8
  329 00000000         ;//   </h>
  330 00000000         ;// </e>
  331 00000000 00000001 
                       CLOCK_SETUP
                               EQU              1
  332 00000000 00000020 
                       SCS_Val EQU              0x00000020
  333 00000000 00000001 
                       CLKSRCSEL_Val
                               EQU              0x00000001
  334 00000000 0000000B 
                       PLLCFG_Val
                               EQU              0x0000000B
  335 00000000 00000005 
                       CCLKCFG_Val
                               EQU              0x00000005
  336 00000000 00000005 
                       USBCLKCFG_Val
                               EQU              0x00000005
  337 00000000 00000000 
                       PCLKSEL0_Val
                               EQU              0x00000000
  338 00000000 00000000 
                       PCLKSEL1_Val
                               EQU              0x00000000
  339 00000000         



ARM Macro Assembler    Page 10 


  340 00000000         
  341 00000000         ;----------------------- Memory Accelerator Module (MAM)
                        Definitions -----------
  342 00000000         
  343 00000000 E01FC000 
                       MAM_BASE
                               EQU              0xE01FC000  ; MAM Base Address
  344 00000000 00000000 
                       MAMCR_OFS
                               EQU              0x00        ; MAM Control Offse
                                                            t
  345 00000000 00000004 
                       MAMTIM_OFS
                               EQU              0x04        ; MAM Timing Offset
                                                            
  346 00000000         
  347 00000000         ;// <e> MAM Setup
  348 00000000         ;//   <o1.0..1>   MAM Control
  349 00000000         ;//               <0=> Disabled
  350 00000000         ;//               <1=> Partially Enabled
  351 00000000         ;//               <2=> Fully Enabled
  352 00000000         ;//               <i> Mode
  353 00000000         ;//   <o2.0..2>   MAM Timing
  354 00000000         ;//               <0=> Reserved  <1=> 1   <2=> 2   <3=> 
                       3
  355 00000000         ;//               <4=> 4         <5=> 5   <6=> 6   <7=> 
                       7
  356 00000000         ;//               <i> Fetch Cycles
  357 00000000         ;// </e>
  358 00000000 00000001 
                       MAM_SETUP
                               EQU              1
  359 00000000 00000002 
                       MAMCR_Val
                               EQU              0x00000002
  360 00000000 00000004 
                       MAMTIM_Val
                               EQU              0x00000004
  361 00000000         
  362 00000000         
  363 00000000         ;----------------------- Pin Connect Block Definitions -
                       ------------------------
  364 00000000         
  365 00000000 E002C000 
                       PCB_BASE
                               EQU              0xE002C000  ; PCB Base Address
  366 00000000 00000000 
                       PINSEL0_OFS
                               EQU              0x00        ; PINSEL0  Address 
                                                            Offset
  367 00000000 00000004 
                       PINSEL1_OFS
                               EQU              0x04        ; PINSEL1  Address 
                                                            Offset
  368 00000000 00000008 
                       PINSEL2_OFS
                               EQU              0x08        ; PINSEL2  Address 
                                                            Offset
  369 00000000 0000000C 



ARM Macro Assembler    Page 11 


                       PINSEL3_OFS
                               EQU              0x0C        ; PINSEL3  Address 
                                                            Offset
  370 00000000 00000010 
                       PINSEL4_OFS
                               EQU              0x10        ; PINSEL4  Address 
                                                            Offset
  371 00000000 00000014 
                       PINSEL5_OFS
                               EQU              0x14        ; PINSEL5  Address 
                                                            Offset
  372 00000000 00000018 
                       PINSEL6_OFS
                               EQU              0x18        ; PINSEL6  Address 
                                                            Offset
  373 00000000 0000001C 
                       PINSEL7_OFS
                               EQU              0x1C        ; PINSEL7  Address 
                                                            Offset
  374 00000000 00000020 
                       PINSEL8_OFS
                               EQU              0x20        ; PINSEL8  Address 
                                                            Offset
  375 00000000 00000024 
                       PINSEL9_OFS
                               EQU              0x24        ; PINSEL9  Address 
                                                            Offset
  376 00000000 00000028 
                       PINSEL10_OFS
                               EQU              0x28        ; PINSEL10 Address 
                                                            Offset
  377 00000000         
  378 00000000         
  379 00000000         ;----------------------- External Memory Controller (EMC
                       ) Definitons -----------
  380 00000000         
  381 00000000 FFE08000 
                       EMC_BASE
                               EQU              0xFFE08000  ; EMC Base Address
  382 00000000         
  383 00000000 00000000 
                       EMC_CTRL_OFS
                               EQU              0x000
  384 00000000 00000004 
                       EMC_STAT_OFS
                               EQU              0x004
  385 00000000 00000008 
                       EMC_CONFIG_OFS
                               EQU              0x008
  386 00000000 00000020 
                       EMC_DYN_CTRL_OFS
                               EQU              0x020
  387 00000000 00000024 
                       EMC_DYN_RFSH_OFS
                               EQU              0x024
  388 00000000 00000028 
                       EMC_DYN_RD_CFG_OFS
                               EQU              0x028
  389 00000000 00000030 



ARM Macro Assembler    Page 12 


                       EMC_DYN_RP_OFS
                               EQU              0x030
  390 00000000 00000034 
                       EMC_DYN_RAS_OFS
                               EQU              0x034
  391 00000000 00000038 
                       EMC_DYN_SREX_OFS
                               EQU              0x038
  392 00000000 0000003C 
                       EMC_DYN_APR_OFS
                               EQU              0x03C
  393 00000000 00000040 
                       EMC_DYN_DAL_OFS
                               EQU              0x040
  394 00000000 00000044 
                       EMC_DYN_WR_OFS
                               EQU              0x044
  395 00000000 00000048 
                       EMC_DYN_RC_OFS
                               EQU              0x048
  396 00000000 0000004C 
                       EMC_DYN_RFC_OFS
                               EQU              0x04C
  397 00000000 00000050 
                       EMC_DYN_XSR_OFS
                               EQU              0x050
  398 00000000 00000054 
                       EMC_DYN_RRD_OFS
                               EQU              0x054
  399 00000000 00000058 
                       EMC_DYN_MRD_OFS
                               EQU              0x058
  400 00000000 00000100 
                       EMC_DYN_CFG0_OFS
                               EQU              0x100
  401 00000000 00000104 
                       EMC_DYN_RASCAS0_OFS
                               EQU              0x104
  402 00000000 00000140 
                       EMC_DYN_CFG1_OFS
                               EQU              0x140
  403 00000000 00000144 
                       EMC_DYN_RASCAS1_OFS
                               EQU              0x144
  404 00000000 00000160 
                       EMC_DYN_CFG2_OFS
                               EQU              0x160
  405 00000000 00000164 
                       EMC_DYN_RASCAS2_OFS
                               EQU              0x164
  406 00000000 00000180 
                       EMC_DYN_CFG3_OFS
                               EQU              0x180
  407 00000000 00000184 
                       EMC_DYN_RASCAS3_OFS
                               EQU              0x184
  408 00000000 00000200 
                       EMC_STA_CFG0_OFS
                               EQU              0x200



ARM Macro Assembler    Page 13 


  409 00000000 00000204 
                       EMC_STA_WWEN0_OFS
                               EQU              0x204
  410 00000000 00000208 
                       EMC_STA_WOEN0_OFS
                               EQU              0x208
  411 00000000 0000020C 
                       EMC_STA_WRD0_OFS
                               EQU              0x20C
  412 00000000 00000210 
                       EMC_STA_WPAGE0_OFS
                               EQU              0x210
  413 00000000 00000214 
                       EMC_STA_WWR0_OFS
                               EQU              0x214
  414 00000000 00000218 
                       EMC_STA_WTURN0_OFS
                               EQU              0x218
  415 00000000 00000220 
                       EMC_STA_CFG1_OFS
                               EQU              0x220
  416 00000000 00000224 
                       EMC_STA_WWEN1_OFS
                               EQU              0x224
  417 00000000 00000228 
                       EMC_STA_WOEN1_OFS
                               EQU              0x228
  418 00000000 0000022C 
                       EMC_STA_WRD1_OFS
                               EQU              0x22C
  419 00000000 00000230 
                       EMC_STA_WPAGE1_OFS
                               EQU              0x230
  420 00000000 00000234 
                       EMC_STA_WWR1_OFS
                               EQU              0x234
  421 00000000 00000238 
                       EMC_STA_WTURN1_OFS
                               EQU              0x238
  422 00000000 00000240 
                       EMC_STA_CFG2_OFS
                               EQU              0x240
  423 00000000 00000244 
                       EMC_STA_WWEN2_OFS
                               EQU              0x244
  424 00000000 00000248 
                       EMC_STA_WOEN2_OFS
                               EQU              0x248
  425 00000000 0000024C 
                       EMC_STA_WRD2_OFS
                               EQU              0x24C
  426 00000000 00000250 
                       EMC_STA_WPAGE2_OFS
                               EQU              0x250
  427 00000000 00000254 
                       EMC_STA_WWR2_OFS
                               EQU              0x254
  428 00000000 00000258 
                       EMC_STA_WTURN2_OFS



ARM Macro Assembler    Page 14 


                               EQU              0x258
  429 00000000 00000260 
                       EMC_STA_CFG3_OFS
                               EQU              0x260
  430 00000000 00000264 
                       EMC_STA_WWEN3_OFS
                               EQU              0x264
  431 00000000 00000268 
                       EMC_STA_WOEN3_OFS
                               EQU              0x268
  432 00000000 0000026C 
                       EMC_STA_WRD3_OFS
                               EQU              0x26C
  433 00000000 00000270 
                       EMC_STA_WPAGE3_OFS
                               EQU              0x270
  434 00000000 00000274 
                       EMC_STA_WWR3_OFS
                               EQU              0x274
  435 00000000 00000278 
                       EMC_STA_WTURN3_OFS
                               EQU              0x278
  436 00000000 00000080 
                       EMC_STA_EXT_W_OFS
                               EQU              0x080
  437 00000000         
  438 00000000         ; Constants
  439 00000000 00000000 
                       NORMAL_CMD
                               EQU              (0x0 << 7)  ; NORMAL        Com
                                                            mand
  440 00000000 00000080 
                       MODE_CMD
                               EQU              (0x1 << 7)  ; MODE          Com
                                                            mand
  441 00000000 00000100 
                       PALL_CMD
                               EQU              (0x2 << 7)  ; Precharge All Com
                                                            mand
  442 00000000 00000180 
                       NOP_CMD EQU              (0x3 << 7)  ; NOP           Com
                                                            mand
  443 00000000         
  444 00000000 00080000 
                       BUFEN_Const
                               EQU              (1 << 19)   ; Buffer enable bit
                                                            
  445 00000000 00000800 
                       EMC_PCONP_Const
                               EQU              (1 << 11)   ; PCONP val to enab
                                                            le power for EMC
  446 00000000         
  447 00000000         ; External Memory Pins definitions
  448 00000000         ; pin functions for SDRAM, NOR and NAND flash interfacin
                       g
  449 00000000 55010115 
                       EMC_PINSEL5_Val
                               EQU              0x55010115  ; !CAS, !RAS, CLKOU
                                                            T0, !DYCS0, DQMOUT0



ARM Macro Assembler    Page 15 


                                                            , DQMOUT1, DQMOUT2,
                                                             DQMOUT3
  450 00000000 55555555 
                       EMC_PINSEL6_Val
                               EQU              0x55555555  ; D0 .. D15
  451 00000000 55555555 
                       EMC_PINSEL7_Val
                               EQU              0x55555555  ; D16..D31
  452 00000000 55555555 
                       EMC_PINSEL8_Val
                               EQU              0x55555555  ; A0 .. A15
  453 00000000 50055555 
                       EMC_PINSEL9_Val
                               EQU              0x50055555  ;     ; A16 .. A23,
                                                             !OE, !WE, !CS0, !C
                                                            S1
  454 00000000         
  455 00000000         ;//     External Memory Controller Setup (EMC) ---------
                       ------------------------
  456 00000000         ;// <e> External Memory Controller Setup (EMC)
  457 00000000 00000001 
                       EMC_SETUP
                               EQU              1
  458 00000000         
  459 00000000         ;//   <h> EMC Control Register (EMCControl)
  460 00000000         ;//     <i> Controls operation of the memory controller
  461 00000000         ;//     <o0.2> L: Low-power mode enable
  462 00000000         ;//     <o0.1> M: Address mirror enable
  463 00000000         ;//     <o0.0> E: EMC enable
  464 00000000         ;//   </h>
  465 00000000 00000001 
                       EMC_CTRL_Val
                               EQU              0x00000001
  466 00000000         
  467 00000000         ;//   <h> EMC Configuration Register (EMCConfig)
  468 00000000         ;//     <i> Configures operation of the memory controlle
                       r
  469 00000000         ;//     <o0.8> CCLK: CLKOUT ratio
  470 00000000         ;//       <0=> 1:1
  471 00000000         ;//       <1=> 1:2
  472 00000000         ;//     <o0.0> Endian mode
  473 00000000         ;//       <0=> Little-endian
  474 00000000         ;//       <1=> Big-endian
  475 00000000         ;//   </h>
  476 00000000 00000000 
                       EMC_CONFIG_Val
                               EQU              0x00000000
  477 00000000         
  478 00000000         ;//       Dynamic Memory Interface Setup ---------------
                       ------------------------
  479 00000000         ;//   <e> Dynamic Memory Interface Setup
  480 00000000 00000001 
                       EMC_DYNAMIC_SETUP
                               EQU              1
  481 00000000         
  482 00000000         ;//     <h> Dynamic Memory Refresh Timer Register (EMCDy
                       namicRefresh)
  483 00000000         ;//       <i> Configures dynamic memory refresh operatio
                       n



ARM Macro Assembler    Page 16 


  484 00000000         ;//       <o0.0..10> REFRESH: Refresh timer <0x000-0x7FF
                       >
  485 00000000         ;//         <i> 0 = refresh disabled, 0x01-0x7FF: value 
                       * 16 CCLKS
  486 00000000         ;//     </h>
  487 00000000 0000001C 
                       EMC_DYN_RFSH_Val
                               EQU              0x0000001C
  488 00000000         
  489 00000000         ;//     <h> Dynamic Memory Read Configuration Register (
                       EMCDynamicReadConfig)
  490 00000000         ;//       <i> Configures the dynamic memory read strateg
                       y
  491 00000000         ;//       <o0.0..1> RD: Read data strategy
  492 00000000         ;//                  <0=> Clock out delayed strategy
  493 00000000         ;//         <1=> Command delayed strategy
  494 00000000         ;//         <2=> Command delayed strategy plus one clock
                        cycle
  495 00000000         ;//         <3=> Command delayed strategy plus two clock
                        cycles
  496 00000000         ;//     </h>
  497 00000000 00000001 
                       EMC_DYN_RD_CFG_Val
                               EQU              0x00000001
  498 00000000         
  499 00000000         ;//     <h> Dynamic Memory Timings
  500 00000000         ;//       <h> Dynamic Memory Percentage Command Period R
                       egister (EMCDynamictRP)
  501 00000000         ;//         <o0.0..3> tRP: Precharge command period <1-1
                       6> <#-1>
  502 00000000         ;//           <i> The delay is in EMCCLK cycles
  503 00000000         ;//           <i> This value is normally found in SDRAM 
                       data sheets as tRP
  504 00000000         ;//       </h>
  505 00000000         ;//       <h> Dynamic Memory Active to Precharge Command
                        Period Register (EMCDynamictRAS)
  506 00000000         ;//         <o1.0..3> tRAS: Active to precharge command 
                       period <1-16> <#-1>
  507 00000000         ;//           <i> The delay is in EMCCLK cycles
  508 00000000         ;//           <i> This value is normally found in SDRAM 
                       data sheets as tRAS
  509 00000000         ;//       </h>
  510 00000000         ;//       <h> Dynamic Memory Self-refresh Exit Time Regi
                       ster (EMCDynamictSREX)
  511 00000000         ;//         <o2.0..3> tSREX: Self-refresh exit time <1-1
                       6> <#-1>
  512 00000000         ;//           <i> The delay is in CCLK cycles
  513 00000000         ;//           <i> This value is normally found in SDRAM 
                       data sheets as tSREX, 
  514 00000000         ;//           <i> for devices without this parameter you
                        use the same value as tXSR
  515 00000000         ;//       </h>
  516 00000000         ;//       <h> Dynamic Memory Last Data Out to Active Tim
                       e Register (EMCDynamictAPR)
  517 00000000         ;//         <o3.0..3> tAPR: Last-data-out to active comm
                       and time <1-16> <#-1>
  518 00000000         ;//           <i> The delay is in CCLK cycles
  519 00000000         ;//           <i> This value is normally found in SDRAM 
                       data sheets as tAPR



ARM Macro Assembler    Page 17 


  520 00000000         ;//       </h>
  521 00000000         ;//       <h> Dynamic Memory Data-in to Active Command T
                       ime Register (EMCDynamictDAL)
  522 00000000         ;//         <o4.0..3> tDAL: Data-in to active command ti
                       me <1-16> <#-1>
  523 00000000         ;//           <i> The delay is in CCLK cycles
  524 00000000         ;//           <i> This value is normally found in SDRAM 
                       data sheets as tDAL or tAPW
  525 00000000         ;//       </h>
  526 00000000         ;//       <h> Dynamic Memory Write Recovery Time Registe
                       r (EMCDynamictWR)
  527 00000000         ;//         <o5.0..3> tWR: Write recovery time <1-16> <#
                       -1>
  528 00000000         ;//           <i> The delay is in CCLK cycles
  529 00000000         ;//           <i> This value is normally found in SDRAM 
                       data sheets as tWR, tDPL, tRWL, or tRDL
  530 00000000         ;//       </h>
  531 00000000         ;//       <h> Dynamic Memory Active to Active Command Pe
                       riod Register (EMCDynamictRC)
  532 00000000         ;//         <o6.0..4> tRC: Active to active command peri
                       od <1-32> <#-1>
  533 00000000         ;//           <i> The delay is in CCLK cycles
  534 00000000         ;//           <i> This value is normally found in SDRAM 
                       data sheets as tRC
  535 00000000         ;//       </h>
  536 00000000         ;//       <h> Dynamic Memory Auto-refresh Period Registe
                       r (EMCDynamictRFC)
  537 00000000         ;//         <o7.0..4> tRFC: Auto-refresh period and auto
                       -refresh to active command period <1-32> <#-1>
  538 00000000         ;//           <i> The delay is in CCLK cycles
  539 00000000         ;//           <i> This value is normally found in SDRAM 
                       data sheets as tRFC or  tRC
  540 00000000         ;//       </h>
  541 00000000         ;//       <h> Dynamic Memory Exit Self-refresh Register 
                       (EMCDynamictXSR)
  542 00000000         ;//         <o8.0..4> tXSR: Exit self-refresh to active 
                       command time <1-32> <#-1>
  543 00000000         ;//           <i> The delay is in CCLK cycles
  544 00000000         ;//           <i> This value is normally found in SDRAM 
                       data sheets as tXSR
  545 00000000         ;//       </h>
  546 00000000         ;//       <h> Dynamic Memory Active Bank A to Active Ban
                       k B Time Register (EMCDynamicRRD)
  547 00000000         ;//         <o9.0..3> tRRD: Active bank A to active bank
                        B latency <1-16> <#-1>
  548 00000000         ;//           <i> The delay is in CCLK cycles
  549 00000000         ;//           <i> This value is normally found in SDRAM 
                       data sheets as tRRD
  550 00000000         ;//       </h>
  551 00000000         ;//       <h> Dynamic Memory Load Mode Register to Activ
                       e Command Time (EMCDynamictMRD)
  552 00000000         ;//         <o10.0..3> tMRD: Load mode register to activ
                       e command time <1-16> <#-1>
  553 00000000         ;//           <i> The delay is in CCLK cycles
  554 00000000         ;//           <i> This value is normally found in SDRAM 
                       data sheets as tMRD or tRSA
  555 00000000         ;//       </h>
  556 00000000         ;//     </h>
  557 00000000 00000002 



ARM Macro Assembler    Page 18 


                       EMC_DYN_RP_Val
                               EQU              0x00000002
  558 00000000 00000003 
                       EMC_DYN_RAS_Val
                               EQU              0x00000003
  559 00000000 00000007 
                       EMC_DYN_SREX_Val
                               EQU              0x00000007
  560 00000000 00000002 
                       EMC_DYN_APR_Val
                               EQU              0x00000002
  561 00000000 00000005 
                       EMC_DYN_DAL_Val
                               EQU              0x00000005
  562 00000000 00000001 
                       EMC_DYN_WR_Val
                               EQU              0x00000001
  563 00000000 00000005 
                       EMC_DYN_RC_Val
                               EQU              0x00000005
  564 00000000 00000005 
                       EMC_DYN_RFC_Val
                               EQU              0x00000005
  565 00000000 00000007 
                       EMC_DYN_XSR_Val
                               EQU              0x00000007
  566 00000000 00000001 
                       EMC_DYN_RRD_Val
                               EQU              0x00000001
  567 00000000 00000002 
                       EMC_DYN_MRD_Val
                               EQU              0x00000002
  568 00000000         
  569 00000000         ;//     <e> Configure External Bus Behaviour for Dynamic
                        CS0 Area
  570 00000000 00000001 
                       EMC_DYNCS0_SETUP
                               EQU              1
  571 00000000         
  572 00000000         ;//       <h> Dynamic Memory Configuration Register (EMC
                       DynamicConfig0)
  573 00000000         ;//         <i> Defines the configuration information fo
                       r the dynamic memory CS0
  574 00000000         ;//         <o0.20> P: Write protect
  575 00000000         ;//         <o0.19> B: Buffer enable
  576 00000000         ;//         <o0.14> AM 14: External bus data width
  577 00000000         ;//           <0=> 16 bit
  578 00000000         ;//           <1=> 32 bit
  579 00000000         ;//         <o0.12> AM 12: External bus memory type
  580 00000000         ;//           <0=> High-performance
  581 00000000         ;//           <1=> Low-power SDRAM
  582 00000000         ;//         <o0.7..11> AM 11..7: External bus address ma
                       pping (Row, Bank, Column)
  583 00000000         ;//           <0x00=> 16 Mb = 2MB (2Mx8), 2 banks, row l
                       ength = 11, column length = 9
  584 00000000         ;//           <0x01=> 16 Mb = 2MB (1Mx16), 2 banks, row 
                       length = 11, column length = 8
  585 00000000         ;//           <0x04=> 64 Mb = 8MB (8Mx8), 4 banks, row l
                       ength = 12, column length = 9



ARM Macro Assembler    Page 19 


  586 00000000         ;//           <0x05=> 64 Mb = 8MB (4Mx16), 4 banks, row 
                       length = 12, column length = 8
  587 00000000         ;//           <0x08=> 128 Mb = 16MB (16Mx8), 4 banks, ro
                       w length = 12, column length = 10
  588 00000000         ;//           <0x09=> 128 Mb = 16MB (8Mx16), 4 banks, ro
                       w length = 12, column length = 9
  589 00000000         ;//           <0x0C=> 256 Mb = 32MB (32Mx8), 4 banks, ro
                       w length = 13, column length = 10
  590 00000000         ;//           <0x0D=> 256 Mb = 32MB (16Mx16), 4 banks, r
                       ow length = 13, column length = 9
  591 00000000         ;//           <0x10=> 512 Mb = 64MB (64Mx8), 4 banks, ro
                       w length = 13, column length = 11
  592 00000000         ;//           <0x11=> 512 Mb = 64MB (32Mx16), 4 banks, r
                       ow length = 13, column length = 10
  593 00000000         ;//         <o0.3..4> MD: Memory device
  594 00000000         ;//           <0=> SDRAM
  595 00000000         ;//           <1=> Low-power SDRAM
  596 00000000         ;//           <2=> Micron SyncFlash
  597 00000000         ;//       </h>
  598 00000000 00080680 
                       EMC_DYN_CFG0_Val
                               EQU              0x00080680
  599 00000000         
  600 00000000         ;//       <h> Dynamic Memory RAS & CAS Delay register (E
                       MCDynamicRASCAS0)
  601 00000000         ;//         <i> Controls the RAS and CAS latencies for t
                       he dynamic memory CS0
  602 00000000         ;//         <o0.8..9> CAS: CAS latency
  603 00000000         ;//           <1=> One CCLK cycle
  604 00000000         ;//           <2=> Two CCLK cycles
  605 00000000         ;//           <3=> Three CCLK cycles
  606 00000000         ;//         <o0.0..1> RAS: RAS latency (active to read/w
                       rite delay)
  607 00000000         ;//           <1=> One CCLK cycle
  608 00000000         ;//           <2=> Two CCLK cycles
  609 00000000         ;//           <3=> Three CCLK cycles
  610 00000000         ;//       </h>
  611 00000000 00000303 
                       EMC_DYN_RASCAS0_Val
                               EQU              0x00000303
  612 00000000         
  613 00000000         ;//     </e> End of Dynamic Setup for CS0 Area
  614 00000000         
  615 00000000         
  616 00000000         ;//     <e> Configure External Bus Behaviour for Dynamic
                        CS1 Area
  617 00000000 00000000 
                       EMC_DYNCS1_SETUP
                               EQU              0
  618 00000000         
  619 00000000         ;//       <h> Dynamic Memory Configuration Register (EMC
                       DynamicConfig1)
  620 00000000         ;//         <i> Defines the configuration information fo
                       r the dynamic memory CS1
  621 00000000         ;//         <o0.20> P: Write protect
  622 00000000         ;//         <o0.19> B: Buffer enable
  623 00000000         ;//         <o0.14> AM 14: External bus data width
  624 00000000         ;//           <0=> 16 bit
  625 00000000         ;//           <1=> 32 bit



ARM Macro Assembler    Page 20 


  626 00000000         ;//         <o0.12> AM 12: External bus memory type
  627 00000000         ;//           <0=> High-performance
  628 00000000         ;//           <1=> Low-power SDRAM
  629 00000000         ;//         <o0.7..11> AM 11..7: External bus address ma
                       pping (Row, Bank, Column)
  630 00000000         ;//           <0x00=> 16 Mb = 2MB (2Mx8), 2 banks, row l
                       ength = 11, column length = 9
  631 00000000         ;//           <0x01=> 16 Mb = 2MB (1Mx16), 2 banks, row 
                       length = 11, column length = 8
  632 00000000         ;//           <0x04=> 64 Mb = 8MB (8Mx8), 4 banks, row l
                       ength = 12, column length = 9
  633 00000000         ;//           <0x05=> 64 Mb = 8MB (4Mx16), 4 banks, row 
                       length = 12, column length = 8
  634 00000000         ;//           <0x08=> 128 Mb = 16MB (16Mx8), 4 banks, ro
                       w length = 12, column length = 10
  635 00000000         ;//           <0x09=> 128 Mb = 16MB (8Mx16), 4 banks, ro
                       w length = 12, column length = 9
  636 00000000         ;//           <0x0C=> 256 Mb = 32MB (32Mx8), 4 banks, ro
                       w length = 13, column length = 10
  637 00000000         ;//           <0x0D=> 256 Mb = 32MB (16Mx16), 4 banks, r
                       ow length = 13, column length = 9
  638 00000000         ;//           <0x10=> 512 Mb = 64MB (64Mx8), 4 banks, ro
                       w length = 13, column length = 11
  639 00000000         ;//           <0x11=> 512 Mb = 64MB (32Mx16), 4 banks, r
                       ow length = 13, column length = 10
  640 00000000         ;//         <o0.3..4> MD: Memory device
  641 00000000         ;//           <0=> SDRAM
  642 00000000         ;//           <1=> Low-power SDRAM
  643 00000000         ;//           <2=> Micron SyncFlash
  644 00000000         ;//       </h>
  645 00000000 00000000 
                       EMC_DYN_CFG1_Val
                               EQU              0x00000000
  646 00000000         
  647 00000000         ;//       <h> Dynamic Memory RAS & CAS Delay register (E
                       MCDynamicRASCAS1)
  648 00000000         ;//         <i> Controls the RAS and CAS latencies for t
                       he dynamic memory CS1
  649 00000000         ;//         <o0.8..9> CAS: CAS latency
  650 00000000         ;//           <1=> One CCLK cycle
  651 00000000         ;//           <2=> Two CCLK cycles
  652 00000000         ;//           <3=> Three CCLK cycles
  653 00000000         ;//         <o0.0..1> RAS: RAS latency (active to read/w
                       rite delay)
  654 00000000         ;//           <1=> One CCLK cycle
  655 00000000         ;//           <2=> Two CCLK cycles
  656 00000000         ;//           <3=> Three CCLK cycles
  657 00000000         ;//       </h>
  658 00000000 00000303 
                       EMC_DYN_RASCAS1_Val
                               EQU              0x00000303
  659 00000000         
  660 00000000         ;//     </e> End of Dynamic Setup for CS1 Area
  661 00000000         
  662 00000000         ;//     <e> Configure External Bus Behaviour for Dynamic
                        CS2 Area
  663 00000000 00000000 
                       EMC_DYNCS2_SETUP
                               EQU              0



ARM Macro Assembler    Page 21 


  664 00000000         
  665 00000000         ;//       <h> Dynamic Memory Configuration Register (EMC
                       DynamicConfig2)
  666 00000000         ;//         <i> Defines the configuration information fo
                       r the dynamic memory CS2
  667 00000000         ;//         <o0.20> P: Write protect
  668 00000000         ;//         <o0.19> B: Buffer enable
  669 00000000         ;//         <o0.14> AM 14: External bus data width
  670 00000000         ;//           <0=> 16 bit
  671 00000000         ;//           <1=> 32 bit
  672 00000000         ;//         <o0.12> AM 12: External bus memory type
  673 00000000         ;//           <0=> High-performance
  674 00000000         ;//           <1=> Low-power SDRAM
  675 00000000         ;//         <o0.7..11> AM 11..7: External bus address ma
                       pping (Row, Bank, Column)
  676 00000000         ;//           <0x00=> 16 Mb = 2MB (2Mx8), 2 banks, row l
                       ength = 11, column length = 9
  677 00000000         ;//           <0x01=> 16 Mb = 2MB (1Mx16), 2 banks, row 
                       length = 11, column length = 8
  678 00000000         ;//           <0x04=> 64 Mb = 8MB (8Mx8), 4 banks, row l
                       ength = 12, column length = 9
  679 00000000         ;//           <0x05=> 64 Mb = 8MB (4Mx16), 4 banks, row 
                       length = 12, column length = 8
  680 00000000         ;//           <0x08=> 128 Mb = 16MB (16Mx8), 4 banks, ro
                       w length = 12, column length = 10
  681 00000000         ;//           <0x09=> 128 Mb = 16MB (8Mx16), 4 banks, ro
                       w length = 12, column length = 9
  682 00000000         ;//           <0x0C=> 256 Mb = 32MB (32Mx8), 4 banks, ro
                       w length = 13, column length = 10
  683 00000000         ;//           <0x0D=> 256 Mb = 32MB (16Mx16), 4 banks, r
                       ow length = 13, column length = 9
  684 00000000         ;//           <0x10=> 512 Mb = 64MB (64Mx8), 4 banks, ro
                       w length = 13, column length = 11
  685 00000000         ;//           <0x11=> 512 Mb = 64MB (32Mx16), 4 banks, r
                       ow length = 13, column length = 10
  686 00000000         ;//         <o0.3..4> MD: Memory device
  687 00000000         ;//           <0=> SDRAM
  688 00000000         ;//           <1=> Low-power SDRAM
  689 00000000         ;//           <2=> Micron SyncFlash
  690 00000000         ;//       </h>
  691 00000000 00000000 
                       EMC_DYN_CFG2_Val
                               EQU              0x00000000
  692 00000000         
  693 00000000         ;//       <h> Dynamic Memory RAS & CAS Delay register (E
                       MCDynamicRASCAS2)
  694 00000000         ;//         <i> Controls the RAS and CAS latencies for t
                       he dynamic memory CS2
  695 00000000         ;//         <o0.8..9> CAS: CAS latency
  696 00000000         ;//           <1=> One CCLK cycle
  697 00000000         ;//           <2=> Two CCLK cycles
  698 00000000         ;//           <3=> Three CCLK cycles
  699 00000000         ;//         <o0.0..1> RAS: RAS latency (active to read/w
                       rite delay)
  700 00000000         ;//           <1=> One CCLK cycle
  701 00000000         ;//           <2=> Two CCLK cycles
  702 00000000         ;//           <3=> Three CCLK cycles
  703 00000000         ;//       </h>
  704 00000000 00000303 



ARM Macro Assembler    Page 22 


                       EMC_DYN_RASCAS2_Val
                               EQU              0x00000303
  705 00000000         
  706 00000000         ;//     </e> End of Dynamic Setup for CS2 Area
  707 00000000         
  708 00000000         ;//     <e> Configure External Bus Behaviour for Dynamic
                        CS3 Area
  709 00000000 00000000 
                       EMC_DYNCS3_SETUP
                               EQU              0
  710 00000000         
  711 00000000         ;//       <h> Dynamic Memory Configuration Register (EMC
                       DynamicConfig3)
  712 00000000         ;//         <i> Defines the configuration information fo
                       r the dynamic memory CS3
  713 00000000         ;//         <o0.20> P: Write protect
  714 00000000         ;//         <o0.19> B: Buffer enable
  715 00000000         ;//         <o0.14> AM 14: External bus data width
  716 00000000         ;//           <0=> 16 bit
  717 00000000         ;//           <1=> 32 bit
  718 00000000         ;//         <o0.12> AM 12: External bus memory type
  719 00000000         ;//           <0=> High-performance
  720 00000000         ;//           <1=> Low-power SDRAM
  721 00000000         ;//         <o0.7..11> AM 11..7: External bus address ma
                       pping (Row, Bank, Column)
  722 00000000         ;//           <0x00=> 16 Mb = 2MB (2Mx8), 2 banks, row l
                       ength = 11, column length = 9
  723 00000000         ;//           <0x01=> 16 Mb = 2MB (1Mx16), 2 banks, row 
                       length = 11, column length = 8
  724 00000000         ;//           <0x04=> 64 Mb = 8MB (8Mx8), 4 banks, row l
                       ength = 12, column length = 9
  725 00000000         ;//           <0x05=> 64 Mb = 8MB (4Mx16), 4 banks, row 
                       length = 12, column length = 8
  726 00000000         ;//           <0x08=> 128 Mb = 16MB (16Mx8), 4 banks, ro
                       w length = 12, column length = 10
  727 00000000         ;//           <0x09=> 128 Mb = 16MB (8Mx16), 4 banks, ro
                       w length = 12, column length = 9
  728 00000000         ;//           <0x0C=> 256 Mb = 32MB (32Mx8), 4 banks, ro
                       w length = 13, column length = 10
  729 00000000         ;//           <0x0D=> 256 Mb = 32MB (16Mx16), 4 banks, r
                       ow length = 13, column length = 9
  730 00000000         ;//           <0x10=> 512 Mb = 64MB (64Mx8), 4 banks, ro
                       w length = 13, column length = 11
  731 00000000         ;//           <0x11=> 512 Mb = 64MB (32Mx16), 4 banks, r
                       ow length = 13, column length = 10
  732 00000000         ;//         <o0.3..4> MD: Memory device
  733 00000000         ;//           <0=> SDRAM
  734 00000000         ;//           <1=> Low-power SDRAM
  735 00000000         ;//           <2=> Micron SyncFlash
  736 00000000         ;//       </h>
  737 00000000 00000000 
                       EMC_DYN_CFG3_Val
                               EQU              0x00000000
  738 00000000         
  739 00000000         ;//       <h> Dynamic Memory RAS & CAS Delay register (E
                       MCDynamicRASCAS3)
  740 00000000         ;//         <i> Controls the RAS and CAS latencies for t
                       he dynamic memory CS3
  741 00000000         ;//         <o0.8..9> CAS: CAS latency



ARM Macro Assembler    Page 23 


  742 00000000         ;//           <1=> One CCLK cycle
  743 00000000         ;//           <2=> Two CCLK cycles
  744 00000000         ;//           <3=> Three CCLK cycles
  745 00000000         ;//         <o0.0..1> RAS: RAS latency (active to read/w
                       rite delay)
  746 00000000         ;//           <1=> One CCLK cycle
  747 00000000         ;//           <2=> Two CCLK cycles
  748 00000000         ;//           <3=> Three CCLK cycles
  749 00000000         ;//       </h>
  750 00000000 00000303 
                       EMC_DYN_RASCAS3_Val
                               EQU              0x00000303
  751 00000000         
  752 00000000         ;//     </e> End of Dynamic Setup for CS3 Area
  753 00000000         
  754 00000000         ;//   </e> End of Dynamic Setup
  755 00000000         
  756 00000000         ;//       Static Memory Interface Setup ----------------
                       ------------------------
  757 00000000         ;//   <e> Static Memory Interface Setup
  758 00000000 00000001 
                       EMC_STATIC_SETUP
                               EQU              1
  759 00000000         
  760 00000000         ;//         Configure External Bus Behaviour for Static 
                       CS0 Area ---------------
  761 00000000         ;//     <e> Configure External Bus Behaviour for Static 
                       CS0 Area
  762 00000000 00000001 
                       EMC_STACS0_SETUP
                               EQU              1
  763 00000000         
  764 00000000         ;//       <h> Static Memory Configuration Register (EMCS
                       taticConfig0)
  765 00000000         ;//         <i> Defines the configuration information fo
                       r the static memory CS0
  766 00000000         ;//         <o0.20> WP: Write protect
  767 00000000         ;//         <o0.19> B: Buffer enable
  768 00000000         ;//         <o0.8> EW: Extended wait enable
  769 00000000         ;//         <o0.7> PB: Byte lane state
  770 00000000         ;//           <0=> For reads BLSn are HIGH, for writes B
                       LSn are LOW
  771 00000000         ;//           <1=> For reads BLSn are LOW, for writes BL
                       Sn are LOW
  772 00000000         ;//         <o0.6> PC: Chip select polarity
  773 00000000         ;//           <0=> Active LOW chip select
  774 00000000         ;//           <1=> Active HIGH chip select
  775 00000000         ;//         <o0.3> PM: Page mode enable
  776 00000000         ;//         <o0.0..1> MW: Memory width
  777 00000000         ;//           <0=> 8 bit
  778 00000000         ;//           <1=> 16 bit
  779 00000000         ;//           <2=> 32 bit
  780 00000000         ;//       </h>
  781 00000000 00000081 
                       EMC_STA_CFG0_Val
                               EQU              0x00000081
  782 00000000         
  783 00000000         ;//       <h> Static Memory Write Enable Delay Register 
                       (EMCStaticWaitWen0)



ARM Macro Assembler    Page 24 


  784 00000000         ;//         <i> Selects the delay from CS0 to write enab
                       le
  785 00000000         ;//         <o.0..3> WAITWEN: Wait write enable <1-16> <
                       #-1>
  786 00000000         ;//           <i> The delay is in CCLK cycles
  787 00000000         ;//       </h>
  788 00000000 00000002 
                       EMC_STA_WWEN0_Val
                               EQU              0x00000002
  789 00000000         
  790 00000000         ;//       <h> Static Memory Output Enable Delay register
                        (EMCStaticWaitOen0)
  791 00000000         ;//         <i> Selects the delay from CS0 or address ch
                       ange, whichever is later, to output enable
  792 00000000         ;//         <o.0..3> WAITOEN: Wait output enable <0-15>
  793 00000000         ;//           <i> The delay is in CCLK cycles
  794 00000000         ;//       </h>
  795 00000000 00000002 
                       EMC_STA_WOEN0_Val
                               EQU              0x00000002
  796 00000000         
  797 00000000         ;//       <h> Static Memory Read Delay Register (EMCStat
                       icWaitRd0)
  798 00000000         ;//         <i> Selects the delay from CS0 to a read acc
                       ess
  799 00000000         ;//         <o.0..4> WAITRD: Non-page mode read wait sta
                       tes or asynchronous page mode read first access wait sta
                       tes <1-32> <#-1>
  800 00000000         ;//           <i> The delay is in CCLK cycles
  801 00000000         ;//       </h>
  802 00000000 0000001F 
                       EMC_STA_WRD0_Val
                               EQU              0x0000001F
  803 00000000         
  804 00000000         ;//       <h> Static Memory Page Mode Read Delay Registe
                       r (EMCStaticWaitPage0)
  805 00000000         ;//         <i> Selects the delay for asynchronous page 
                       mode sequential accesses for CS0
  806 00000000         ;//         <o.0..4> WAITPAGE: Asynchronous page mode re
                       ad after the first read wait states <1-32> <#-1>
  807 00000000         ;//           <i> The delay is in CCLK cycles
  808 00000000         ;//       </h>
  809 00000000 0000001F 
                       EMC_STA_WPAGE0_Val
                               EQU              0x0000001F
  810 00000000         
  811 00000000         ;//       <h> Static Memory Write Delay Register (EMCSta
                       ticWaitWr0)
  812 00000000         ;//         <i> Selects the delay from CS0 to a write ac
                       cess
  813 00000000         ;//         <o.0..4> WAITWR: Write wait states <2-33> <#
                       -2>
  814 00000000         ;//           <i> The delay is in CCLK cycles
  815 00000000         ;//       </h>
  816 00000000 0000001F 
                       EMC_STA_WWR0_Val
                               EQU              0x0000001F
  817 00000000         
  818 00000000         ;//       <h> Static Memory Turn Round Delay Register (E



ARM Macro Assembler    Page 25 


                       MCStaticWaitTurn0)
  819 00000000         ;//         <i> Selects the number of bus turnaround cyc
                       les for CS0
  820 00000000         ;//         <o.0..4> WAITTURN: Bus turnaround cycles <1-
                       16> <#-1>
  821 00000000         ;//           <i> The delay is in CCLK cycles
  822 00000000         ;//       </h>
  823 00000000 0000000F 
                       EMC_STA_WTURN0_Val
                               EQU              0x0000000F
  824 00000000         
  825 00000000         ;//     </e> End of Static Setup for Static CS0 Area
  826 00000000         
  827 00000000         ;//         Configure External Bus Behaviour for Static 
                       CS1 Area ---------------
  828 00000000         ;//     <e> Configure External Bus Behaviour for Static 
                       CS1 Area
  829 00000000 00000000 
                       EMC_STACS1_SETUP
                               EQU              0
  830 00000000         
  831 00000000         ;//       <h> Static Memory Configuration Register (EMCS
                       taticConfig1)
  832 00000000         ;//         <i> Defines the configuration information fo
                       r the static memory CS1
  833 00000000         ;//         <o0.20> WP: Write protect
  834 00000000         ;//         <o0.19> B: Buffer enable
  835 00000000         ;//         <o0.8> EW: Extended wait enable
  836 00000000         ;//         <o0.7> PB: Byte lane state
  837 00000000         ;//           <0=> For reads BLSn are HIGH, for writes B
                       LSn are LOW
  838 00000000         ;//           <1=> For reads BLSn are LOW, for writes BL
                       Sn are LOW
  839 00000000         ;//         <o0.6> PC: Chip select polarity
  840 00000000         ;//           <0=> Active LOW chip select
  841 00000000         ;//           <1=> Active HIGH chip select
  842 00000000         ;//         <o0.3> PM: Page mode enable
  843 00000000         ;//         <o0.0..1> MW: Memory width
  844 00000000         ;//           <0=> 8 bit
  845 00000000         ;//           <1=> 16 bit
  846 00000000         ;//           <2=> 32 bit
  847 00000000         ;//       </h>
  848 00000000 00000000 
                       EMC_STA_CFG1_Val
                               EQU              0x00000000
  849 00000000         
  850 00000000         ;//       <h> Static Memory Write Enable Delay Register 
                       (EMCStaticWaitWen1)
  851 00000000         ;//         <i> Selects the delay from CS1 to write enab
                       le
  852 00000000         ;//         <o.0..3> WAITWEN: Wait write enable <1-16> <
                       #-1>
  853 00000000         ;//           <i> The delay is in CCLK cycles
  854 00000000         ;//       </h>
  855 00000000 00000000 
                       EMC_STA_WWEN1_Val
                               EQU              0x00000000
  856 00000000         
  857 00000000         ;//       <h> Static Memory Output Enable Delay register



ARM Macro Assembler    Page 26 


                        (EMCStaticWaitOen1)
  858 00000000         ;//         <i> Selects the delay from CS1 or address ch
                       ange, whichever is later, to output enable
  859 00000000         ;//         <o.0..3> WAITOEN: Wait output enable <0-15>
  860 00000000         ;//           <i> The delay is in CCLK cycles
  861 00000000         ;//       </h>
  862 00000000 00000000 
                       EMC_STA_WOEN1_Val
                               EQU              0x00000000
  863 00000000         
  864 00000000         ;//       <h> Static Memory Read Delay Register (EMCStat
                       icWaitRd1)
  865 00000000         ;//         <i> Selects the delay from CS1 to a read acc
                       ess
  866 00000000         ;//         <o.0..4> WAITRD: Non-page mode read wait sta
                       tes or asynchronous page mode read first access wait sta
                       tes <1-32> <#-1>
  867 00000000         ;//           <i> The delay is in CCLK cycles
  868 00000000         ;//       </h>
  869 00000000 0000001F 
                       EMC_STA_WRD1_Val
                               EQU              0x0000001F
  870 00000000         
  871 00000000         ;//       <h> Static Memory Page Mode Read Delay Registe
                       r (EMCStaticWaitPage0)
  872 00000000         ;//         <i> Selects the delay for asynchronous page 
                       mode sequential accesses for CS1
  873 00000000         ;//         <o.0..4> WAITPAGE: Asynchronous page mode re
                       ad after the first read wait states <1-32> <#-1>
  874 00000000         ;//           <i> The delay is in CCLK cycles
  875 00000000         ;//       </h>
  876 00000000 0000001F 
                       EMC_STA_WPAGE1_Val
                               EQU              0x0000001F
  877 00000000         
  878 00000000         ;//       <h> Static Memory Write Delay Register (EMCSta
                       ticWaitWr1)
  879 00000000         ;//         <i> Selects the delay from CS1 to a write ac
                       cess
  880 00000000         ;//         <o.0..4> WAITWR: Write wait states <2-33> <#
                       -2>
  881 00000000         ;//           <i> The delay is in CCLK cycles
  882 00000000         ;//       </h>
  883 00000000 0000001F 
                       EMC_STA_WWR1_Val
                               EQU              0x0000001F
  884 00000000         
  885 00000000         ;//       <h> Static Memory Turn Round Delay Register (E
                       MCStaticWaitTurn1)
  886 00000000         ;//         <i> Selects the number of bus turnaround cyc
                       les for CS1
  887 00000000         ;//         <o.0..4> WAITTURN: Bus turnaround cycles <1-
                       16> <#-1>
  888 00000000         ;//           <i> The delay is in CCLK cycles
  889 00000000         ;//       </h>
  890 00000000 0000000F 
                       EMC_STA_WTURN1_Val
                               EQU              0x0000000F
  891 00000000         



ARM Macro Assembler    Page 27 


  892 00000000         ;//     </e> End of Static Setup for Static CS1 Area
  893 00000000         
  894 00000000         ;//         Configure External Bus Behaviour for Static 
                       CS2 Area ---------------
  895 00000000         ;//     <e> Configure External Bus Behaviour for Static 
                       CS2 Area
  896 00000000 00000000 
                       EMC_STACS2_SETUP
                               EQU              0
  897 00000000         
  898 00000000         ;//       <h> Static Memory Configuration Register (EMCS
                       taticConfig2)
  899 00000000         ;//         <i> Defines the configuration information fo
                       r the static memory CS2
  900 00000000         ;//         <o0.20> WP: Write protect
  901 00000000         ;//         <o0.19> B: Buffer enable
  902 00000000         ;//         <o0.8> EW: Extended wait enable
  903 00000000         ;//         <o0.7> PB: Byte lane state
  904 00000000         ;//           <0=> For reads BLSn are HIGH, for writes B
                       LSn are LOW
  905 00000000         ;//           <1=> For reads BLSn are LOW, for writes BL
                       Sn are LOW
  906 00000000         ;//         <o0.6> PC: Chip select polarity
  907 00000000         ;//           <0=> Active LOW chip select
  908 00000000         ;//           <1=> Active HIGH chip select
  909 00000000         ;//         <o0.3> PM: Page mode enable
  910 00000000         ;//         <o0.0..1> MW: Memory width
  911 00000000         ;//           <0=> 8 bit
  912 00000000         ;//           <1=> 16 bit
  913 00000000         ;//           <2=> 32 bit
  914 00000000         ;//       </h>
  915 00000000 00000000 
                       EMC_STA_CFG2_Val
                               EQU              0x00000000
  916 00000000         
  917 00000000         ;//       <h> Static Memory Write Enable Delay Register 
                       (EMCStaticWaitWen2)
  918 00000000         ;//         <i> Selects the delay from CS2 to write enab
                       le
  919 00000000         ;//         <o.0..3> WAITWEN: Wait write enable <1-16> <
                       #-1>
  920 00000000         ;//           <i> The delay is in CCLK cycles
  921 00000000         ;//       </h>
  922 00000000 00000000 
                       EMC_STA_WWEN2_Val
                               EQU              0x00000000
  923 00000000         
  924 00000000         ;//       <h> Static Memory Output Enable Delay register
                        (EMCStaticWaitOen2)
  925 00000000         ;//         <i> Selects the delay from CS2 or address ch
                       ange, whichever is later, to output enable
  926 00000000         ;//         <o.0..3> WAITOEN: Wait output enable <0-15>
  927 00000000         ;//           <i> The delay is in CCLK cycles
  928 00000000         ;//       </h>
  929 00000000 00000000 
                       EMC_STA_WOEN2_Val
                               EQU              0x00000000
  930 00000000         
  931 00000000         ;//       <h> Static Memory Read Delay Register (EMCStat



ARM Macro Assembler    Page 28 


                       icWaitRd2)
  932 00000000         ;//         <i> Selects the delay from CS2 to a read acc
                       ess
  933 00000000         ;//         <o.0..4> WAITRD: Non-page mode read wait sta
                       tes or asynchronous page mode read first access wait sta
                       tes <1-32> <#-1>
  934 00000000         ;//           <i> The delay is in CCLK cycles
  935 00000000         ;//       </h>
  936 00000000 0000001F 
                       EMC_STA_WRD2_Val
                               EQU              0x0000001F
  937 00000000         
  938 00000000         ;//       <h> Static Memory Page Mode Read Delay Registe
                       r (EMCStaticWaitPage2)
  939 00000000         ;//         <i> Selects the delay for asynchronous page 
                       mode sequential accesses for CS2
  940 00000000         ;//         <o.0..4> WAITPAGE: Asynchronous page mode re
                       ad after the first read wait states <1-32> <#-1>
  941 00000000         ;//           <i> The delay is in CCLK cycles
  942 00000000         ;//       </h>
  943 00000000 0000001F 
                       EMC_STA_WPAGE2_Val
                               EQU              0x0000001F
  944 00000000         
  945 00000000         ;//       <h> Static Memory Write Delay Register (EMCSta
                       ticWaitWr2)
  946 00000000         ;//         <i> Selects the delay from CS2 to a write ac
                       cess
  947 00000000         ;//         <o.0..4> WAITWR: Write wait states <2-33> <#
                       -2>
  948 00000000         ;//           <i> The delay is in CCLK cycles
  949 00000000         ;//       </h>
  950 00000000 0000001F 
                       EMC_STA_WWR2_Val
                               EQU              0x0000001F
  951 00000000         
  952 00000000         ;//       <h> Static Memory Turn Round Delay Register (E
                       MCStaticWaitTurn2)
  953 00000000         ;//         <i> Selects the number of bus turnaround cyc
                       les for CS2
  954 00000000         ;//         <o.0..4> WAITTURN: Bus turnaround cycles <1-
                       16> <#-1>
  955 00000000         ;//           <i> The delay is in CCLK cycles
  956 00000000         ;//       </h>
  957 00000000 0000000F 
                       EMC_STA_WTURN2_Val
                               EQU              0x0000000F
  958 00000000         
  959 00000000         ;//     </e> End of Static Setup for Static CS2 Area
  960 00000000         
  961 00000000         ;//         Configure External Bus Behaviour for Static 
                       CS3 Area ---------------
  962 00000000         ;//     <e> Configure External Bus Behaviour for Static 
                       CS3 Area
  963 00000000 00000000 
                       EMC_STACS3_SETUP
                               EQU              0
  964 00000000         
  965 00000000         ;//       <h> Static Memory Configuration Register (EMCS



ARM Macro Assembler    Page 29 


                       taticConfig3)
  966 00000000         ;//         <i> Defines the configuration information fo
                       r the static memory CS3
  967 00000000         ;//         <o0.20> WP: Write protect
  968 00000000         ;//         <o0.19> B: Buffer enable
  969 00000000         ;//         <o0.8> EW: Extended wait enable
  970 00000000         ;//         <o0.7> PB: Byte lane state
  971 00000000         ;//           <0=> For reads BLSn are HIGH, for writes B
                       LSn are LOW
  972 00000000         ;//           <1=> For reads BLSn are LOW, for writes BL
                       Sn are LOW
  973 00000000         ;//         <o0.6> PC: Chip select polarity
  974 00000000         ;//           <0=> Active LOW chip select
  975 00000000         ;//           <1=> Active HIGH chip select
  976 00000000         ;//         <o0.3> PM: Page mode enable
  977 00000000         ;//         <o0.0..1> MW: Memory width
  978 00000000         ;//           <0=> 8 bit
  979 00000000         ;//           <1=> 16 bit
  980 00000000         ;//           <2=> 32 bit
  981 00000000         ;//       </h>
  982 00000000 00000000 
                       EMC_STA_CFG3_Val
                               EQU              0x00000000
  983 00000000         
  984 00000000         ;//       <h> Static Memory Write Enable Delay Register 
                       (EMCStaticWaitWen3)
  985 00000000         ;//         <i> Selects the delay from CS3 to write enab
                       le
  986 00000000         ;//         <o.0..3> WAITWEN: Wait write enable <1-16> <
                       #-1>
  987 00000000         ;//           <i> The delay is in CCLK cycles
  988 00000000         ;//       </h>
  989 00000000 00000000 
                       EMC_STA_WWEN3_Val
                               EQU              0x00000000
  990 00000000         
  991 00000000         ;//       <h> Static Memory Output Enable Delay register
                        (EMCStaticWaitOen3)
  992 00000000         ;//         <i> Selects the delay from CS3 or address ch
                       ange, whichever is later, to output enable
  993 00000000         ;//         <o.0..3> WAITOEN: Wait output enable <0-15>
  994 00000000         ;//           <i> The delay is in CCLK cycles
  995 00000000         ;//       </h>
  996 00000000 00000000 
                       EMC_STA_WOEN3_Val
                               EQU              0x00000000
  997 00000000         
  998 00000000         ;//       <h> Static Memory Read Delay Register (EMCStat
                       icWaitRd3)
  999 00000000         ;//         <i> Selects the delay from CS3 to a read acc
                       ess
 1000 00000000         ;//         <o.0..4> WAITRD: Non-page mode read wait sta
                       tes or asynchronous page mode read first access wait sta
                       tes <1-32> <#-1>
 1001 00000000         ;//           <i> The delay is in CCLK cycles
 1002 00000000         ;//       </h>
 1003 00000000 0000001F 
                       EMC_STA_WRD3_Val
                               EQU              0x0000001F



ARM Macro Assembler    Page 30 


 1004 00000000         
 1005 00000000         ;//       <h> Static Memory Page Mode Read Delay Registe
                       r (EMCStaticWaitPage3)
 1006 00000000         ;//         <i> Selects the delay for asynchronous page 
                       mode sequential accesses for CS3
 1007 00000000         ;//         <o.0..4> WAITPAGE: Asynchronous page mode re
                       ad after the first read wait states <1-32> <#-1>
 1008 00000000         ;//           <i> The delay is in CCLK cycles
 1009 00000000         ;//       </h>
 1010 00000000 0000001F 
                       EMC_STA_WPAGE3_Val
                               EQU              0x0000001F
 1011 00000000         
 1012 00000000         ;//       <h> Static Memory Write Delay Register (EMCSta
                       ticWaitWr3)
 1013 00000000         ;//         <i> Selects the delay from CS3 to a write ac
                       cess
 1014 00000000         ;//         <o.0..4> WAITWR: Write wait states <2-33> <#
                       -2>
 1015 00000000         ;//           <i> The delay is in CCLK cycles
 1016 00000000         ;//       </h>
 1017 00000000 0000001F 
                       EMC_STA_WWR3_Val
                               EQU              0x0000001F
 1018 00000000         
 1019 00000000         ;//       <h> Static Memory Turn Round Delay Register (E
                       MCStaticWaitTurn3)
 1020 00000000         ;//         <i> Selects the number of bus turnaround cyc
                       les for CS3
 1021 00000000         ;//         <o.0..4> WAITTURN: Bus turnaround cycles <1-
                       16> <#-1>
 1022 00000000         ;//           <i> The delay is in CCLK cycles
 1023 00000000         ;//       </h>
 1024 00000000 0000000F 
                       EMC_STA_WTURN3_Val
                               EQU              0x0000000F
 1025 00000000         
 1026 00000000         ;//     </e> End of Static Setup for Static CS3 Area
 1027 00000000         
 1028 00000000         ;//     <h> Static Memory Extended Wait Register (EMCSta
                       ticExtendedWait)
 1029 00000000         ;//       <i> Time long static memory read and write tra
                       nsfers
 1030 00000000         ;//       <o.0..9> EXTENDEDWAIT: Extended wait time out 
                       <0-1023>
 1031 00000000         ;//         <i> The delay is in (16 * CCLK) cycles
 1032 00000000         ;//     </h>
 1033 00000000 00000000 
                       EMC_STA_EXT_W_Val
                               EQU              0x00000000
 1034 00000000         
 1035 00000000         ;//   </e> End of Static Setup
 1036 00000000         
 1037 00000000         ;// </e> End of EMC Setup
 1038 00000000         
 1039 00000000         
 1040 00000000                 PRESERVE8
 1041 00000000         
 1042 00000000         ; Area Definition and Entry Point



ARM Macro Assembler    Page 31 


 1043 00000000         ;  Startup Code must be linked first at Address at which
                        it expects to run.
 1044 00000000         
 1045 00000000                 AREA             RESET, CODE, READONLY
 1046 00000000                 ARM
 1047 00000000         
 1048 00000000         
 1049 00000000         ; Exception Vectors
 1050 00000000         ;  Mapped to Address 0.
 1051 00000000         ;  Absolute addressing mode must be used.
 1052 00000000         ;  Dummy Handlers are implemented as infinite loops whic
                       h can be modified.
 1053 00000000         
 1054 00000000 E59FF018 
                       Vectors LDR              PC, Reset_Addr
 1055 00000004 E59FF018        LDR              PC, Undef_Addr
 1056 00000008 E59FF018        LDR              PC, SWI_Addr
 1057 0000000C E59FF018        LDR              PC, PAbt_Addr
 1058 00000010 E59FF018        LDR              PC, DAbt_Addr
 1059 00000014 E1A00000        NOP                          ; Reserved Vector 
 1060 00000018         ;               LDR     PC, IRQ_Addr
 1061 00000018 E51FF120        LDR              PC, [PC, #-0x0120] ; Vector fro
                                                            m VicVectAddr
 1062 0000001C E59FF018        LDR              PC, FIQ_Addr
 1063 00000020         
 1064 00000020 00000000 
                       Reset_Addr
                               DCD              Reset_Handler
 1065 00000024 00000000 
                       Undef_Addr
                               DCD              Undef_Handler
 1066 00000028 00000000 
                       SWI_Addr
                               DCD              SWI_Handler
 1067 0000002C 00000000 
                       PAbt_Addr
                               DCD              PAbt_Handler
 1068 00000030 00000000 
                       DAbt_Addr
                               DCD              DAbt_Handler
 1069 00000034 00000000        DCD              0           ; Reserved Address 
                                                            
 1070 00000038 00000000 
                       IRQ_Addr
                               DCD              IRQ_Handler
 1071 0000003C 00000000 
                       FIQ_Addr
                               DCD              FIQ_Handler
 1072 00000040         
 1073 00000040 EAFFFFFE 
                       Undef_Handler
                               B                Undef_Handler
 1074 00000044 EAFFFFFE 
                       SWI_Handler
                               B                SWI_Handler
 1075 00000048 EAFFFFFE 
                       PAbt_Handler
                               B                PAbt_Handler
 1076 0000004C EAFFFFFE 



ARM Macro Assembler    Page 32 


                       DAbt_Handler
                               B                DAbt_Handler
 1077 00000050 EAFFFFFE 
                       IRQ_Handler
                               B                IRQ_Handler
 1078 00000054 EAFFFFFE 
                       FIQ_Handler
                               B                FIQ_Handler
 1079 00000058         
 1080 00000058         
 1081 00000058         ; Reset Handler
 1082 00000058         
 1083 00000058                 EXPORT           Reset_Handler
 1084 00000058         Reset_Handler
 1085 00000058         
 1086 00000058         
 1087 00000058         ; Clock Setup ------------------------------------------
                       ------------------------
 1088 00000058         
 1089 00000058                 IF               (:LNOT:(:DEF:NO_CLOCK_SETUP)):L
AND:(CLOCK_SETUP != 0)
 1090 00000058 E59F02AC        LDR              R0, =SCB_BASE
 1091 0000005C E3A010AA        MOV              R1, #0xAA
 1092 00000060 E3A02055        MOV              R2, #0x55
 1093 00000064         
 1094 00000064         ;  Configure and Enable PLL
 1095 00000064 E3A03020        LDR              R3, =SCS_Val ; Enable main osci
                                                            llator
 1096 00000068 E58031A0        STR              R3, [R0, #SCS_OFS]
 1097 0000006C         
 1098 0000006C                 IF               (SCS_Val:AND:OSCEN) != 0
 1099 0000006C E59031A0 
                       OSC_Loop
                               LDR              R3, [R0, #SCS_OFS] ; Wait for m
                                                            ain osc stabilize
 1100 00000070 E2133040        ANDS             R3, R3, #OSCSTAT
 1101 00000074 0AFFFFFC        BEQ              OSC_Loop
 1102 00000078                 ENDIF
 1103 00000078         
 1104 00000078 E3A03001        LDR              R3, =CLKSRCSEL_Val ; Select PLL
                                                             source clock
 1105 0000007C E580310C        STR              R3, [R0, #CLKSRCSEL_OFS]
 1106 00000080 E3A0300B        LDR              R3, =PLLCFG_Val
 1107 00000084 E5803084        STR              R3, [R0, #PLLCFG_OFS]
 1108 00000088 E580108C        STR              R1, [R0, #PLLFEED_OFS]
 1109 0000008C E580208C        STR              R2, [R0, #PLLFEED_OFS]
 1110 00000090 E3A03001        MOV              R3, #PLLCON_PLLE
 1111 00000094 E5803080        STR              R3, [R0, #PLLCON_OFS]
 1112 00000098 E580108C        STR              R1, [R0, #PLLFEED_OFS]
 1113 0000009C E580208C        STR              R2, [R0, #PLLFEED_OFS]
 1114 000000A0         
 1115 000000A0                 IF               (CLKSRCSEL_Val:AND:3) != 2
 1116 000000A0         ;  Wait until PLL Locked (if source is not RTC oscillato
                       r)
 1117 000000A0 E5903088 
                       PLL_Loop
                               LDR              R3, [R0, #PLLSTAT_OFS]
 1118 000000A4 E2133301        ANDS             R3, R3, #PLLSTAT_PLOCK
 1119 000000A8 0AFFFFFC        BEQ              PLL_Loop



ARM Macro Assembler    Page 33 


 1120 000000AC                 ELSE
 1125                          ENDIF
 1126 000000AC         
 1127 000000AC E5903088 
                       M_N_Lock
                               LDR              R3, [R0, #PLLSTAT_OFS]
 1128 000000B0 E59F4258        LDR              R4, =(PLLSTAT_M:OR:PLLSTAT_N)
 1129 000000B4 E0033004        AND              R3, R3, R4
 1130 000000B8 E3A0400B        LDR              R4, =PLLCFG_Val
 1131 000000BC E0333004        EORS             R3, R3, R4
 1132 000000C0 1AFFFFF9        BNE              M_N_Lock
 1133 000000C4         
 1134 000000C4         ;  Setup CPU clock divider
 1135 000000C4 E3A03005        MOV              R3, #CCLKCFG_Val
 1136 000000C8 E5803104        STR              R3, [R0, #CCLKCFG_OFS]
 1137 000000CC         
 1138 000000CC         ;  Setup USB clock divider
 1139 000000CC E3A03005        LDR              R3, =USBCLKCFG_Val
 1140 000000D0 E5803108        STR              R3, [R0, #USBCLKCFG_OFS]
 1141 000000D4         
 1142 000000D4         ;  Setup Peripheral Clock
 1143 000000D4 E3A03000        LDR              R3, =PCLKSEL0_Val
 1144 000000D8 E58031A8        STR              R3, [R0, #PCLKSEL0_OFS]
 1145 000000DC E3A03000        LDR              R3, =PCLKSEL1_Val
 1146 000000E0 E58031AC        STR              R3, [R0, #PCLKSEL1_OFS]
 1147 000000E4         
 1148 000000E4         ;  Switch to PLL Clock
 1149 000000E4 E3A03003        MOV              R3, #(PLLCON_PLLE:OR:PLLCON_PLL
C)
 1150 000000E8 E5803080        STR              R3, [R0, #PLLCON_OFS]
 1151 000000EC E580108C        STR              R1, [R0, #PLLFEED_OFS]
 1152 000000F0 E580208C        STR              R2, [R0, #PLLFEED_OFS]
 1153 000000F4                 ENDIF                        ; CLOCK_SETUP
 1154 000000F4         
 1155 000000F4         
 1156 000000F4         ; Setup Memory Accelerator Module ----------------------
                       ------------------------
 1157 000000F4         
 1158 000000F4                 IF               MAM_SETUP != 0
 1159 000000F4 E59F0210        LDR              R0, =MAM_BASE
 1160 000000F8 E3A01004        MOV              R1, #MAMTIM_Val
 1161 000000FC E5801004        STR              R1, [R0, #MAMTIM_OFS]
 1162 00000100 E3A01002        MOV              R1, #MAMCR_Val
 1163 00000104 E5801000        STR              R1, [R0, #MAMCR_OFS]
 1164 00000108                 ENDIF                        ; MAM_SETUP
 1165 00000108         
 1166 00000108         
 1167 00000108         ; Setup External Memory Controller ---------------------
                       ------------------------
 1168 00000108         
 1169 00000108                 IF               (:LNOT:(:DEF:NO_EMC_SETUP)):LAN
D:(EMC_SETUP != 0)
 1170 00000108 E59F0204        LDR              R0, =EMC_BASE
 1171 0000010C E59F11F8        LDR              R1, =SCB_BASE
 1172 00000110 E59F2200        LDR              R2, =PCB_BASE
 1173 00000114         
 1174 00000114 E3A04B02        LDR              R4, =EMC_PCONP_Const 
                                                            ; Enable EMC
 1175 00000118 E59130C4        LDR              R3, [R1, #PCONP_OFS]



ARM Macro Assembler    Page 34 


 1176 0000011C E1844003        ORR              R4, R4, R3
 1177 00000120 E58140C4        STR              R4, [R1, #PCONP_OFS]
 1178 00000124         
 1179 00000124 E3A04001        LDR              R4, =EMC_CTRL_Val
 1180 00000128 E5804000        STR              R4, [R0, #EMC_CTRL_OFS]
 1181 0000012C E3A04000        LDR              R4, =EMC_CONFIG_Val
 1182 00000130 E5804008        STR              R4, [R0, #EMC_CONFIG_OFS]
 1183 00000134         
 1184 00000134         ;  Setup pin functions for External Bus functionality
 1185 00000134 E59F41E0        LDR              R4, =EMC_PINSEL5_Val
 1186 00000138 E5824014        STR              R4, [R2, #PINSEL5_OFS]
 1187 0000013C E59F41DC        LDR              R4, =EMC_PINSEL6_Val
 1188 00000140 E5824018        STR              R4, [R2, #PINSEL6_OFS]
 1189 00000144 E59F41D4        LDR              R4, =EMC_PINSEL7_Val
 1190 00000148 E582401C        STR              R4, [R2, #PINSEL7_OFS]
 1191 0000014C E59F41CC        LDR              R4, =EMC_PINSEL8_Val
 1192 00000150 E5824020        STR              R4, [R2, #PINSEL8_OFS]
 1193 00000154 E59F41C8        LDR              R4, =EMC_PINSEL9_Val
 1194 00000158 E5824024        STR              R4, [R2, #PINSEL9_OFS]
 1195 0000015C         
 1196 0000015C         ;  Setup Dynamic Memory Interface
 1197 0000015C                 IF               (EMC_DYNAMIC_SETUP != 0)
 1198 0000015C         
 1199 0000015C E3A04002        LDR              R4, =EMC_DYN_RP_Val
 1200 00000160 E5804030        STR              R4, [R0, #EMC_DYN_RP_OFS]
 1201 00000164 E3A04003        LDR              R4, =EMC_DYN_RAS_Val
 1202 00000168 E5804034        STR              R4, [R0, #EMC_DYN_RAS_OFS]
 1203 0000016C E3A04007        LDR              R4, =EMC_DYN_SREX_Val
 1204 00000170 E5804038        STR              R4, [R0, #EMC_DYN_SREX_OFS]
 1205 00000174 E3A04002        LDR              R4, =EMC_DYN_APR_Val
 1206 00000178 E580403C        STR              R4, [R0, #EMC_DYN_APR_OFS]
 1207 0000017C E3A04005        LDR              R4, =EMC_DYN_DAL_Val
 1208 00000180 E5804040        STR              R4, [R0, #EMC_DYN_DAL_OFS]
 1209 00000184 E3A04001        LDR              R4, =EMC_DYN_WR_Val
 1210 00000188 E5804044        STR              R4, [R0, #EMC_DYN_WR_OFS]
 1211 0000018C E3A04005        LDR              R4, =EMC_DYN_RC_Val
 1212 00000190 E5804048        STR              R4, [R0, #EMC_DYN_RC_OFS]
 1213 00000194 E3A04005        LDR              R4, =EMC_DYN_RFC_Val
 1214 00000198 E580404C        STR              R4, [R0, #EMC_DYN_RFC_OFS]
 1215 0000019C E3A04007        LDR              R4, =EMC_DYN_XSR_Val
 1216 000001A0 E5804050        STR              R4, [R0, #EMC_DYN_XSR_OFS]
 1217 000001A4 E3A04001        LDR              R4, =EMC_DYN_RRD_Val
 1218 000001A8 E5804054        STR              R4, [R0, #EMC_DYN_RRD_OFS]
 1219 000001AC E3A04002        LDR              R4, =EMC_DYN_MRD_Val
 1220 000001B0 E5804058        STR              R4, [R0, #EMC_DYN_MRD_OFS]
 1221 000001B4         
 1222 000001B4 E3A04001        LDR              R4, =EMC_DYN_RD_CFG_Val
 1223 000001B8 E5804028        STR              R4, [R0, #EMC_DYN_RD_CFG_OFS]
 1224 000001BC         
 1225 000001BC                 IF               (EMC_DYNCS0_SETUP != 0)
 1226 000001BC E59F4164        LDR              R4, =EMC_DYN_RASCAS0_Val
 1227 000001C0 E5804104        STR              R4, [R0, #EMC_DYN_RASCAS0_OFS]
 1228 000001C4 E59F4160        LDR              R4, =EMC_DYN_CFG0_Val
 1229 000001C8 E3E05702        MVN              R5, #BUFEN_Const
 1230 000001CC E0044005        AND              R4, R4, R5
 1231 000001D0 E5804100        STR              R4, [R0, #EMC_DYN_CFG0_OFS]
 1232 000001D4                 ENDIF
 1233 000001D4                 IF               (EMC_DYNCS1_SETUP != 0)
 1240                          ENDIF



ARM Macro Assembler    Page 35 


 1241 000001D4                 IF               (EMC_DYNCS2_SETUP != 0)
 1248                          ENDIF
 1249 000001D4                 IF               (EMC_DYNCS3_SETUP != 0)
 1256                          ENDIF
 1257 000001D4         
 1258 000001D4 E59F6154        LDR              R6, =1440000 ; Number of cycles
                                                             to delay
 1259 000001D8 E2566001 
                       Wait_0  SUBS             R6, R6, #1  ; Delay ~100 ms pro
                                                            c clk 57.6 MHz
 1260 000001DC 1AFFFFFD        BNE              Wait_0      ; BNE (3 cyc) + SUB
                                                            S (1 cyc) = 4 cyc
 1261 000001E0         
 1262 000001E0 E59F414C        LDR              R4, =(NOP_CMD:OR:0x03) 
                                                            ; Write NOP Command
                                                            
 1263 000001E4 E5804020        STR              R4, [R0, #EMC_DYN_CTRL_OFS]
 1264 000001E8         
 1265 000001E8 E59F6148        LDR              R6, =2880000 ; Number of cycles
                                                             to delay
 1266 000001EC E2566001 
                       Wait_1  SUBS             R6, R6, #1  ; Delay ~200 ms pro
                                                            c clk 57.6 MHz
 1267 000001F0 1AFFFFFD        BNE              Wait_1
 1268 000001F4         
 1269 000001F4 E59F4140        LDR              R4, =(PALL_CMD:OR:0x03) ; Write
                                                             Precharge All Comm
                                                            and
 1270 000001F8 E5804020        STR              R4, [R0, #EMC_DYN_CTRL_OFS]
 1271 000001FC         
 1272 000001FC E3A04002        MOV              R4, #2
 1273 00000200 E5804024        STR              R4, [R0, #EMC_DYN_RFSH_OFS]
 1274 00000204         
 1275 00000204 E3A06040        MOV              R6, #64     ; Number of cycles 
                                                            to delay
 1276 00000208 E2566001 
                       Wait_2  SUBS             R6, R6, #1  ; Delay
 1277 0000020C 1AFFFFFD        BNE              Wait_2
 1278 00000210         
 1279 00000210 E3A0401C        LDR              R4, =EMC_DYN_RFSH_Val
 1280 00000214 E5804024        STR              R4, [R0, #EMC_DYN_RFSH_OFS]
 1281 00000218         
 1282 00000218 E3A04083        LDR              R4, =(MODE_CMD:OR:0x03) ; Write
                                                             MODE Command
 1283 0000021C E5804020        STR              R4, [R0, #EMC_DYN_CTRL_OFS]
 1284 00000220         
 1285 00000220         ; Dummy read  (set SDRAM Mode register)
 1286 00000220                 IF               (EMC_DYNCS0_SETUP != 0)
 1287 00000220 E3A0420A        LDR              R4, =DYN_MEM0_BASE
 1288 00000224 E3A05C03        LDR              R5, =(EMC_DYN_RASCAS0_Val:AND:0
x00000300) 
                                                            ; get CAS Latency
 1289 00000228 E1A05225        LSR              R5, #4      ; set CAS Latency  
                                                              (Bit4..6)
 1290 0000022C                 IF               ((EMC_DYN_CFG0_Val:AND:0x000040
00) != 0)
 1294 0000022C E3855003        ORR              R5, R5, #0x03 ; set burst lengt
                                                            h 8 (Bit0..2)
 1295 00000230 E1A05605        LSL              R5, #12



ARM Macro Assembler    Page 36 


 1296 00000234                 ENDIF
 1297 00000234 E0844005        ADD              R4, R4, R5
 1298 00000238 E5944000        LDR              R4, [R4, #0]
 1299 0000023C                 ENDIF
 1300 0000023C                 IF               (EMC_DYNCS1_SETUP != 0)
 1313                          ENDIF
 1314 0000023C                 IF               (EMC_DYNCS2_SETUP != 0)
 1327                          ENDIF
 1328 0000023C                 IF               (EMC_DYNCS3_SETUP != 0)
 1341                          ENDIF
 1342 0000023C         
 1343 0000023C E3A04000        LDR              R4, =NORMAL_CMD ; Write NORMAL 
                                                            Command
 1344 00000240 E5804020        STR              R4, [R0, #EMC_DYN_CTRL_OFS]
 1345 00000244         
 1346 00000244         ; Enable buffer if requested by settings
 1347 00000244                 IF               (EMC_DYNCS0_SETUP != 0):LAND:((
EMC_DYN_CFG0_Val:AND:BUFEN_Const) != 0)
 1348 00000244 E59F40E0        LDR              R4, =EMC_DYN_CFG0_Val
 1349 00000248 E5804100        STR              R4, [R0, #EMC_DYN_CFG0_OFS]
 1350 0000024C                 ENDIF
 1351 0000024C                 IF               (EMC_DYNCS1_SETUP != 0):LAND:((
EMC_DYN_CFG1_Val:AND:BUFEN_Const) != 0)
 1354                          ENDIF
 1355 0000024C                 IF               (EMC_DYNCS2_SETUP != 0):LAND:((
EMC_DYN_CFG2_Val:AND:BUFEN_Const) != 0)
 1358                          ENDIF
 1359 0000024C                 IF               (EMC_DYNCS3_SETUP != 0):LAND:((
EMC_DYN_CFG3_Val:AND:BUFEN_Const) != 0)
 1362                          ENDIF
 1363 0000024C         
 1364 0000024C E3A06DE1        LDR              R6, =14400  ; Number of cycles 
                                                            to delay
 1365 00000250 E2566001 
                       Wait_3  SUBS             R6, R6, #1  ; Delay ~1 ms @ pro
                                                            c clk 57.6 MHz
 1366 00000254 1AFFFFFD        BNE              Wait_3
 1367 00000258         
 1368 00000258                 ENDIF                        ; EMC_DYNAMIC_SETUP
                                                            
 1369 00000258         
 1370 00000258         ;  Setup Static Memory Interface
 1371 00000258                 IF               (EMC_STATIC_SETUP != 0)
 1372 00000258         
 1373 00000258 E59F60D0        LDR              R6, =1440000 ; Number of cycles
                                                             to delay
 1374 0000025C E2566001 
                       Wait_4  SUBS             R6, R6, #1  ; Delay ~100 ms @ p
                                                            roc clk 57.6 MHz
 1375 00000260 1AFFFFFD        BNE              Wait_4
 1376 00000264         
 1377 00000264                 IF               (EMC_STACS0_SETUP != 0)
 1378 00000264 E3A04081        LDR              R4, =EMC_STA_CFG0_Val
 1379 00000268 E5804200        STR              R4, [R0, #EMC_STA_CFG0_OFS]
 1380 0000026C E3A04002        LDR              R4, =EMC_STA_WWEN0_Val
 1381 00000270 E5804204        STR              R4, [R0, #EMC_STA_WWEN0_OFS]
 1382 00000274 E3A04002        LDR              R4, =EMC_STA_WOEN0_Val
 1383 00000278 E5804208        STR              R4, [R0, #EMC_STA_WOEN0_OFS]
 1384 0000027C E3A0401F        LDR              R4, =EMC_STA_WRD0_Val



ARM Macro Assembler    Page 37 


 1385 00000280 E580420C        STR              R4, [R0, #EMC_STA_WRD0_OFS]
 1386 00000284 E3A0401F        LDR              R4, =EMC_STA_WPAGE0_Val
 1387 00000288 E5804210        STR              R4, [R0, #EMC_STA_WPAGE0_OFS]
 1388 0000028C E3A0401F        LDR              R4, =EMC_STA_WWR0_Val
 1389 00000290 E5804214        STR              R4, [R0, #EMC_STA_WWR0_OFS]
 1390 00000294 E3A0400F        LDR              R4, =EMC_STA_WTURN0_Val
 1391 00000298 E5804218        STR              R4, [R0, #EMC_STA_WTURN0_OFS]
 1392 0000029C                 ENDIF
 1393 0000029C         
 1394 0000029C                 IF               (EMC_STACS1_SETUP != 0)
 1409                          ENDIF
 1410 0000029C         
 1411 0000029C                 IF               (EMC_STACS2_SETUP != 0)
 1426                          ENDIF
 1427 0000029C         
 1428 0000029C                 IF               (EMC_STACS3_SETUP != 0)
 1443                          ENDIF
 1444 0000029C         
 1445 0000029C E59F609C        LDR              R6, =144000 ; Number of cycles 
                                                            to delay
 1446 000002A0 E2566001 
                       Wait_5  SUBS             R6, R6, #1  ; Delay ~10 ms @ pr
                                                            oc clk 57.6 MHz
 1447 000002A4 1AFFFFFD        BNE              Wait_5
 1448 000002A8         
 1449 000002A8 E3A04000        LDR              R4, =EMC_STA_EXT_W_Val
 1450 000002AC E3A05080        LDR              R5, =EMC_STA_EXT_W_OFS
 1451 000002B0 E0855000        ADD              R5, R5, R0
 1452 000002B4 E5854000        STR              R4, [R5, #0]
 1453 000002B8         
 1454 000002B8                 ENDIF                        ; EMC_STATIC_SETUP 
                                                            
 1455 000002B8         
 1456 000002B8                 ENDIF                        ; EMC_SETUP
 1457 000002B8         
 1458 000002B8         
 1459 000002B8         ; Copy Exception Vectors to Internal RAM ---------------
                       ------------------------
 1460 000002B8         
 1461 000002B8                 IF               :DEF:RAM_INTVEC
 1468                          ENDIF
 1469 000002B8         
 1470 000002B8         
 1471 000002B8         ; Memory Mapping (when Interrupt Vectors are in RAM) ---
                       ------------------------
 1472 000002B8         
 1473 000002B8 E01FC040 
                       MEMMAP  EQU              0xE01FC040  ; Memory Mapping Co
                                                            ntrol
 1474 000002B8                 IF               :DEF:REMAP
 1484                          ENDIF
 1485 000002B8         
 1486 000002B8         
 1487 000002B8         ; Setup Stack for each mode ----------------------------
                       ------------------------
 1488 000002B8         
 1489 000002B8 E59F0084        LDR              R0, =Stack_Top
 1490 000002BC         
 1491 000002BC         ;  Enter Undefined Instruction Mode and set its Stack Po



ARM Macro Assembler    Page 38 


                       inter
 1492 000002BC E321F0DB        MSR              CPSR_c, #Mode_UND:OR:I_Bit:OR:F
_Bit
 1493 000002C0 E1A0D000        MOV              SP, R0
 1494 000002C4 E2400000        SUB              R0, R0, #UND_Stack_Size
 1495 000002C8         
 1496 000002C8         ;  Enter Abort Mode and set its Stack Pointer
 1497 000002C8 E321F0D7        MSR              CPSR_c, #Mode_ABT:OR:I_Bit:OR:F
_Bit
 1498 000002CC E1A0D000        MOV              SP, R0
 1499 000002D0 E2400000        SUB              R0, R0, #ABT_Stack_Size
 1500 000002D4         
 1501 000002D4         ;  Enter FIQ Mode and set its Stack Pointer
 1502 000002D4 E321F0D1        MSR              CPSR_c, #Mode_FIQ:OR:I_Bit:OR:F
_Bit
 1503 000002D8 E1A0D000        MOV              SP, R0
 1504 000002DC E2400000        SUB              R0, R0, #FIQ_Stack_Size
 1505 000002E0         
 1506 000002E0         ;  Enter IRQ Mode and set its Stack Pointer
 1507 000002E0 E321F0D2        MSR              CPSR_c, #Mode_IRQ:OR:I_Bit:OR:F
_Bit
 1508 000002E4 E1A0D000        MOV              SP, R0
 1509 000002E8 E2400C01        SUB              R0, R0, #IRQ_Stack_Size
 1510 000002EC         
 1511 000002EC         ;  Enter Supervisor Mode and set its Stack Pointer
 1512 000002EC E321F0D3        MSR              CPSR_c, #Mode_SVC:OR:I_Bit:OR:F
_Bit
 1513 000002F0 E1A0D000        MOV              SP, R0
 1514 000002F4 E2400008        SUB              R0, R0, #SVC_Stack_Size
 1515 000002F8         
 1516 000002F8         ;  Enter User Mode and set its Stack Pointer
 1517 000002F8 E321F010        MSR              CPSR_c, #Mode_USR
 1518 000002FC                 IF               :DEF:__MICROLIB
 1523 000002FC         
 1524 000002FC E1A0D000        MOV              SP, R0
 1525 00000300 E24DAB01        SUB              SL, SP, #USR_Stack_Size
 1526 00000304         
 1527 00000304                 ENDIF
 1528 00000304         
 1529 00000304         ; Enter the C code -------------------------------------
                       ------------------------
 1530 00000304         
 1531 00000304                 IMPORT           __main
 1532 00000304 E59F003C        LDR              R0, =__main
 1533 00000308 E12FFF10        BX               R0
 1534 0000030C         
 1535 0000030C         
 1536 0000030C                 IF               :DEF:__MICROLIB
 1542 0000030C         ; User Initial Stack & Heap
 1543 0000030C E01FC000 
              00FF7FFF 
              FFE08000 
              E002C000 
              55010115 
              55555555 
              50055555 
              00000303 
              00080680 
              0015F900 



ARM Macro Assembler    Page 39 


              00000183 
              002BF200 
              00000103 
              00023280 
              00000000 
              00000000         AREA             |.text|, CODE, READONLY
 1544 00000000         
 1545 00000000                 IMPORT           __use_two_region_memory
 1546 00000000                 EXPORT           __user_initial_stackheap
 1547 00000000         __user_initial_stackheap
 1548 00000000         
 1549 00000000 E59F000C        LDR              R0, =  Heap_Mem
 1550 00000004 E59F100C        LDR              R1, =(Stack_Mem + USR_Stack_Siz
e)
 1551 00000008 E59F2004        LDR              R2, = (Heap_Mem +      Heap_Siz
e)
 1552 0000000C E59F3008        LDR              R3, = Stack_Mem
 1553 00000010 E12FFF1E        BX               LR
 1554 00000014                 ENDIF
 1555 00000014         
 1556 00000014         
 1557 00000014                 END
              00000000 
              00000400 
              00000000 
Command Line: --debug --xref --apcs=interwork --depend=LPC2400.d -oLPC2400.o -I
C:\Keil\ARM\RV31\Inc -IC:\Keil\ARM\CMSIS\Include -IC:\Keil\ARM\Inc\Philips --pr
edefine="__EVAL SETA 1" --list=LPC2400.lst LPC2400.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

STACK 00000000

Symbol: STACK
   Definitions
      At line 96 in file LPC2400.s
   Uses
      None
Comment: STACK unused
Stack_Mem 00000000

Symbol: Stack_Mem
   Definitions
      At line 98 in file LPC2400.s
   Uses
      At line 1550 in file LPC2400.s
      At line 1552 in file LPC2400.s

Stack_Top 00000508

Symbol: Stack_Top
   Definitions
      At line 101 in file LPC2400.s
   Uses
      At line 1489 in file LPC2400.s
Comment: Stack_Top used once
__initial_sp 00000400

Symbol: __initial_sp
   Definitions
      At line 99 in file LPC2400.s
   Uses
      None
Comment: __initial_sp unused
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

HEAP 00000000

Symbol: HEAP
   Definitions
      At line 110 in file LPC2400.s
   Uses
      None
Comment: HEAP unused
Heap_Mem 00000000

Symbol: Heap_Mem
   Definitions
      At line 112 in file LPC2400.s
   Uses
      At line 1549 in file LPC2400.s
      At line 1551 in file LPC2400.s

__heap_base 00000000

Symbol: __heap_base
   Definitions
      At line 111 in file LPC2400.s
   Uses
      None
Comment: __heap_base unused
__heap_limit 00000000

Symbol: __heap_limit
   Definitions
      At line 113 in file LPC2400.s
   Uses
      None
Comment: __heap_limit unused
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

DAbt_Addr 00000030

Symbol: DAbt_Addr
   Definitions
      At line 1068 in file LPC2400.s
   Uses
      At line 1058 in file LPC2400.s
Comment: DAbt_Addr used once
DAbt_Handler 0000004C

Symbol: DAbt_Handler
   Definitions
      At line 1076 in file LPC2400.s
   Uses
      At line 1068 in file LPC2400.s
      At line 1076 in file LPC2400.s

FIQ_Addr 0000003C

Symbol: FIQ_Addr
   Definitions
      At line 1071 in file LPC2400.s
   Uses
      At line 1062 in file LPC2400.s
Comment: FIQ_Addr used once
FIQ_Handler 00000054

Symbol: FIQ_Handler
   Definitions
      At line 1078 in file LPC2400.s
   Uses
      At line 1071 in file LPC2400.s
      At line 1078 in file LPC2400.s

IRQ_Addr 00000038

Symbol: IRQ_Addr
   Definitions
      At line 1070 in file LPC2400.s
   Uses
      None
Comment: IRQ_Addr unused
IRQ_Handler 00000050

Symbol: IRQ_Handler
   Definitions
      At line 1077 in file LPC2400.s
   Uses
      At line 1070 in file LPC2400.s
      At line 1077 in file LPC2400.s

M_N_Lock 000000AC

Symbol: M_N_Lock
   Definitions
      At line 1127 in file LPC2400.s
   Uses
      At line 1132 in file LPC2400.s
Comment: M_N_Lock used once



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

OSC_Loop 0000006C

Symbol: OSC_Loop
   Definitions
      At line 1099 in file LPC2400.s
   Uses
      At line 1101 in file LPC2400.s
Comment: OSC_Loop used once
PAbt_Addr 0000002C

Symbol: PAbt_Addr
   Definitions
      At line 1067 in file LPC2400.s
   Uses
      At line 1057 in file LPC2400.s
Comment: PAbt_Addr used once
PAbt_Handler 00000048

Symbol: PAbt_Handler
   Definitions
      At line 1075 in file LPC2400.s
   Uses
      At line 1067 in file LPC2400.s
      At line 1075 in file LPC2400.s

PLL_Loop 000000A0

Symbol: PLL_Loop
   Definitions
      At line 1117 in file LPC2400.s
   Uses
      At line 1119 in file LPC2400.s
Comment: PLL_Loop used once
RESET 00000000

Symbol: RESET
   Definitions
      At line 1045 in file LPC2400.s
   Uses
      None
Comment: RESET unused
Reset_Addr 00000020

Symbol: Reset_Addr
   Definitions
      At line 1064 in file LPC2400.s
   Uses
      At line 1054 in file LPC2400.s
Comment: Reset_Addr used once
Reset_Handler 00000058

Symbol: Reset_Handler
   Definitions
      At line 1084 in file LPC2400.s
   Uses
      At line 1064 in file LPC2400.s
      At line 1083 in file LPC2400.s

SWI_Addr 00000028



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols


Symbol: SWI_Addr
   Definitions
      At line 1066 in file LPC2400.s
   Uses
      At line 1056 in file LPC2400.s
Comment: SWI_Addr used once
SWI_Handler 00000044

Symbol: SWI_Handler
   Definitions
      At line 1074 in file LPC2400.s
   Uses
      At line 1066 in file LPC2400.s
      At line 1074 in file LPC2400.s

Undef_Addr 00000024

Symbol: Undef_Addr
   Definitions
      At line 1065 in file LPC2400.s
   Uses
      At line 1055 in file LPC2400.s
Comment: Undef_Addr used once
Undef_Handler 00000040

Symbol: Undef_Handler
   Definitions
      At line 1073 in file LPC2400.s
   Uses
      At line 1065 in file LPC2400.s
      At line 1073 in file LPC2400.s

Vectors 00000000

Symbol: Vectors
   Definitions
      At line 1054 in file LPC2400.s
   Uses
      None
Comment: Vectors unused
Wait_0 000001D8

Symbol: Wait_0
   Definitions
      At line 1259 in file LPC2400.s
   Uses
      At line 1260 in file LPC2400.s
Comment: Wait_0 used once
Wait_1 000001EC

Symbol: Wait_1
   Definitions
      At line 1266 in file LPC2400.s
   Uses
      At line 1267 in file LPC2400.s
Comment: Wait_1 used once
Wait_2 00000208




ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Relocatable symbols

Symbol: Wait_2
   Definitions
      At line 1276 in file LPC2400.s
   Uses
      At line 1277 in file LPC2400.s
Comment: Wait_2 used once
Wait_3 00000250

Symbol: Wait_3
   Definitions
      At line 1365 in file LPC2400.s
   Uses
      At line 1366 in file LPC2400.s
Comment: Wait_3 used once
Wait_4 0000025C

Symbol: Wait_4
   Definitions
      At line 1374 in file LPC2400.s
   Uses
      At line 1375 in file LPC2400.s
Comment: Wait_4 used once
Wait_5 000002A0

Symbol: Wait_5
   Definitions
      At line 1446 in file LPC2400.s
   Uses
      At line 1447 in file LPC2400.s
Comment: Wait_5 used once
25 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 1543 in file LPC2400.s
   Uses
      None
Comment: .text unused
__user_initial_stackheap 00000000

Symbol: __user_initial_stackheap
   Definitions
      At line 1547 in file LPC2400.s
   Uses
      At line 1546 in file LPC2400.s
Comment: __user_initial_stackheap used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ABT_Stack_Size 00000000

Symbol: ABT_Stack_Size
   Definitions
      At line 88 in file LPC2400.s
   Uses
      At line 94 in file LPC2400.s
      At line 1499 in file LPC2400.s

BUFEN_Const 00080000

Symbol: BUFEN_Const
   Definitions
      At line 444 in file LPC2400.s
   Uses
      At line 1229 in file LPC2400.s
      At line 1347 in file LPC2400.s
      At line 1351 in file LPC2400.s
      At line 1355 in file LPC2400.s
      At line 1359 in file LPC2400.s

CCLKCFG_OFS 00000104

Symbol: CCLKCFG_OFS
   Definitions
      At line 124 in file LPC2400.s
   Uses
      At line 1136 in file LPC2400.s
Comment: CCLKCFG_OFS used once
CCLKCFG_Val 00000005

Symbol: CCLKCFG_Val
   Definitions
      At line 335 in file LPC2400.s
   Uses
      At line 1135 in file LPC2400.s
Comment: CCLKCFG_Val used once
CLKSRCSEL_OFS 0000010C

Symbol: CLKSRCSEL_OFS
   Definitions
      At line 126 in file LPC2400.s
   Uses
      At line 1105 in file LPC2400.s
Comment: CLKSRCSEL_OFS used once
CLKSRCSEL_Val 00000001

Symbol: CLKSRCSEL_Val
   Definitions
      At line 333 in file LPC2400.s
   Uses
      At line 1104 in file LPC2400.s
      At line 1115 in file LPC2400.s

CLOCK_SETUP 00000001

Symbol: CLOCK_SETUP
   Definitions
      At line 331 in file LPC2400.s



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 1089 in file LPC2400.s
Comment: CLOCK_SETUP used once
DYN_MEM0_BASE A0000000

Symbol: DYN_MEM0_BASE
   Definitions
      At line 69 in file LPC2400.s
   Uses
      At line 1287 in file LPC2400.s
Comment: DYN_MEM0_BASE used once
DYN_MEM1_BASE B0000000

Symbol: DYN_MEM1_BASE
   Definitions
      At line 70 in file LPC2400.s
   Uses
      None
Comment: DYN_MEM1_BASE unused
DYN_MEM2_BASE C0000000

Symbol: DYN_MEM2_BASE
   Definitions
      At line 71 in file LPC2400.s
   Uses
      None
Comment: DYN_MEM2_BASE unused
DYN_MEM3_BASE D0000000

Symbol: DYN_MEM3_BASE
   Definitions
      At line 72 in file LPC2400.s
   Uses
      None
Comment: DYN_MEM3_BASE unused
EMC_BASE FFE08000

Symbol: EMC_BASE
   Definitions
      At line 381 in file LPC2400.s
   Uses
      At line 1170 in file LPC2400.s
Comment: EMC_BASE used once
EMC_CONFIG_OFS 00000008

Symbol: EMC_CONFIG_OFS
   Definitions
      At line 385 in file LPC2400.s
   Uses
      At line 1182 in file LPC2400.s
Comment: EMC_CONFIG_OFS used once
EMC_CONFIG_Val 00000000

Symbol: EMC_CONFIG_Val
   Definitions
      At line 476 in file LPC2400.s
   Uses
      At line 1181 in file LPC2400.s
Comment: EMC_CONFIG_Val used once



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

EMC_CTRL_OFS 00000000

Symbol: EMC_CTRL_OFS
   Definitions
      At line 383 in file LPC2400.s
   Uses
      At line 1180 in file LPC2400.s
Comment: EMC_CTRL_OFS used once
EMC_CTRL_Val 00000001

Symbol: EMC_CTRL_Val
   Definitions
      At line 465 in file LPC2400.s
   Uses
      At line 1179 in file LPC2400.s
Comment: EMC_CTRL_Val used once
EMC_DYNAMIC_SETUP 00000001

Symbol: EMC_DYNAMIC_SETUP
   Definitions
      At line 480 in file LPC2400.s
   Uses
      At line 1197 in file LPC2400.s
Comment: EMC_DYNAMIC_SETUP used once
EMC_DYNCS0_SETUP 00000001

Symbol: EMC_DYNCS0_SETUP
   Definitions
      At line 570 in file LPC2400.s
   Uses
      At line 1225 in file LPC2400.s
      At line 1286 in file LPC2400.s
      At line 1347 in file LPC2400.s

EMC_DYNCS1_SETUP 00000000

Symbol: EMC_DYNCS1_SETUP
   Definitions
      At line 617 in file LPC2400.s
   Uses
      At line 1233 in file LPC2400.s
      At line 1300 in file LPC2400.s
      At line 1351 in file LPC2400.s

EMC_DYNCS2_SETUP 00000000

Symbol: EMC_DYNCS2_SETUP
   Definitions
      At line 663 in file LPC2400.s
   Uses
      At line 1241 in file LPC2400.s
      At line 1314 in file LPC2400.s
      At line 1355 in file LPC2400.s

EMC_DYNCS3_SETUP 00000000

Symbol: EMC_DYNCS3_SETUP
   Definitions
      At line 709 in file LPC2400.s



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 1249 in file LPC2400.s
      At line 1328 in file LPC2400.s
      At line 1359 in file LPC2400.s

EMC_DYN_APR_OFS 0000003C

Symbol: EMC_DYN_APR_OFS
   Definitions
      At line 392 in file LPC2400.s
   Uses
      At line 1206 in file LPC2400.s
Comment: EMC_DYN_APR_OFS used once
EMC_DYN_APR_Val 00000002

Symbol: EMC_DYN_APR_Val
   Definitions
      At line 560 in file LPC2400.s
   Uses
      At line 1205 in file LPC2400.s
Comment: EMC_DYN_APR_Val used once
EMC_DYN_CFG0_OFS 00000100

Symbol: EMC_DYN_CFG0_OFS
   Definitions
      At line 400 in file LPC2400.s
   Uses
      At line 1231 in file LPC2400.s
      At line 1349 in file LPC2400.s

EMC_DYN_CFG0_Val 00080680

Symbol: EMC_DYN_CFG0_Val
   Definitions
      At line 598 in file LPC2400.s
   Uses
      At line 1228 in file LPC2400.s
      At line 1290 in file LPC2400.s
      At line 1347 in file LPC2400.s
      At line 1348 in file LPC2400.s

EMC_DYN_CFG1_OFS 00000140

Symbol: EMC_DYN_CFG1_OFS
   Definitions
      At line 402 in file LPC2400.s
   Uses
      None
Comment: EMC_DYN_CFG1_OFS unused
EMC_DYN_CFG1_Val 00000000

Symbol: EMC_DYN_CFG1_Val
   Definitions
      At line 645 in file LPC2400.s
   Uses
      At line 1351 in file LPC2400.s
Comment: EMC_DYN_CFG1_Val used once
EMC_DYN_CFG2_OFS 00000160




ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

Symbol: EMC_DYN_CFG2_OFS
   Definitions
      At line 404 in file LPC2400.s
   Uses
      None
Comment: EMC_DYN_CFG2_OFS unused
EMC_DYN_CFG2_Val 00000000

Symbol: EMC_DYN_CFG2_Val
   Definitions
      At line 691 in file LPC2400.s
   Uses
      At line 1355 in file LPC2400.s
Comment: EMC_DYN_CFG2_Val used once
EMC_DYN_CFG3_OFS 00000180

Symbol: EMC_DYN_CFG3_OFS
   Definitions
      At line 406 in file LPC2400.s
   Uses
      None
Comment: EMC_DYN_CFG3_OFS unused
EMC_DYN_CFG3_Val 00000000

Symbol: EMC_DYN_CFG3_Val
   Definitions
      At line 737 in file LPC2400.s
   Uses
      At line 1359 in file LPC2400.s
Comment: EMC_DYN_CFG3_Val used once
EMC_DYN_CTRL_OFS 00000020

Symbol: EMC_DYN_CTRL_OFS
   Definitions
      At line 386 in file LPC2400.s
   Uses
      At line 1263 in file LPC2400.s
      At line 1270 in file LPC2400.s
      At line 1283 in file LPC2400.s
      At line 1344 in file LPC2400.s

EMC_DYN_DAL_OFS 00000040

Symbol: EMC_DYN_DAL_OFS
   Definitions
      At line 393 in file LPC2400.s
   Uses
      At line 1208 in file LPC2400.s
Comment: EMC_DYN_DAL_OFS used once
EMC_DYN_DAL_Val 00000005

Symbol: EMC_DYN_DAL_Val
   Definitions
      At line 561 in file LPC2400.s
   Uses
      At line 1207 in file LPC2400.s
Comment: EMC_DYN_DAL_Val used once
EMC_DYN_MRD_OFS 00000058




ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

Symbol: EMC_DYN_MRD_OFS
   Definitions
      At line 399 in file LPC2400.s
   Uses
      At line 1220 in file LPC2400.s
Comment: EMC_DYN_MRD_OFS used once
EMC_DYN_MRD_Val 00000002

Symbol: EMC_DYN_MRD_Val
   Definitions
      At line 567 in file LPC2400.s
   Uses
      At line 1219 in file LPC2400.s
Comment: EMC_DYN_MRD_Val used once
EMC_DYN_RASCAS0_OFS 00000104

Symbol: EMC_DYN_RASCAS0_OFS
   Definitions
      At line 401 in file LPC2400.s
   Uses
      At line 1227 in file LPC2400.s
Comment: EMC_DYN_RASCAS0_OFS used once
EMC_DYN_RASCAS0_Val 00000303

Symbol: EMC_DYN_RASCAS0_Val
   Definitions
      At line 611 in file LPC2400.s
   Uses
      At line 1226 in file LPC2400.s
      At line 1288 in file LPC2400.s

EMC_DYN_RASCAS1_OFS 00000144

Symbol: EMC_DYN_RASCAS1_OFS
   Definitions
      At line 403 in file LPC2400.s
   Uses
      None
Comment: EMC_DYN_RASCAS1_OFS unused
EMC_DYN_RASCAS1_Val 00000303

Symbol: EMC_DYN_RASCAS1_Val
   Definitions
      At line 658 in file LPC2400.s
   Uses
      None
Comment: EMC_DYN_RASCAS1_Val unused
EMC_DYN_RASCAS2_OFS 00000164

Symbol: EMC_DYN_RASCAS2_OFS
   Definitions
      At line 405 in file LPC2400.s
   Uses
      None
Comment: EMC_DYN_RASCAS2_OFS unused
EMC_DYN_RASCAS2_Val 00000303

Symbol: EMC_DYN_RASCAS2_Val
   Definitions



ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

      At line 704 in file LPC2400.s
   Uses
      None
Comment: EMC_DYN_RASCAS2_Val unused
EMC_DYN_RASCAS3_OFS 00000184

Symbol: EMC_DYN_RASCAS3_OFS
   Definitions
      At line 407 in file LPC2400.s
   Uses
      None
Comment: EMC_DYN_RASCAS3_OFS unused
EMC_DYN_RASCAS3_Val 00000303

Symbol: EMC_DYN_RASCAS3_Val
   Definitions
      At line 750 in file LPC2400.s
   Uses
      None
Comment: EMC_DYN_RASCAS3_Val unused
EMC_DYN_RAS_OFS 00000034

Symbol: EMC_DYN_RAS_OFS
   Definitions
      At line 390 in file LPC2400.s
   Uses
      At line 1202 in file LPC2400.s
Comment: EMC_DYN_RAS_OFS used once
EMC_DYN_RAS_Val 00000003

Symbol: EMC_DYN_RAS_Val
   Definitions
      At line 558 in file LPC2400.s
   Uses
      At line 1201 in file LPC2400.s
Comment: EMC_DYN_RAS_Val used once
EMC_DYN_RC_OFS 00000048

Symbol: EMC_DYN_RC_OFS
   Definitions
      At line 395 in file LPC2400.s
   Uses
      At line 1212 in file LPC2400.s
Comment: EMC_DYN_RC_OFS used once
EMC_DYN_RC_Val 00000005

Symbol: EMC_DYN_RC_Val
   Definitions
      At line 563 in file LPC2400.s
   Uses
      At line 1211 in file LPC2400.s
Comment: EMC_DYN_RC_Val used once
EMC_DYN_RD_CFG_OFS 00000028

Symbol: EMC_DYN_RD_CFG_OFS
   Definitions
      At line 388 in file LPC2400.s
   Uses
      At line 1223 in file LPC2400.s



ARM Macro Assembler    Page 8 Alphabetic symbol ordering
Absolute symbols

Comment: EMC_DYN_RD_CFG_OFS used once
EMC_DYN_RD_CFG_Val 00000001

Symbol: EMC_DYN_RD_CFG_Val
   Definitions
      At line 497 in file LPC2400.s
   Uses
      At line 1222 in file LPC2400.s
Comment: EMC_DYN_RD_CFG_Val used once
EMC_DYN_RFC_OFS 0000004C

Symbol: EMC_DYN_RFC_OFS
   Definitions
      At line 396 in file LPC2400.s
   Uses
      At line 1214 in file LPC2400.s
Comment: EMC_DYN_RFC_OFS used once
EMC_DYN_RFC_Val 00000005

Symbol: EMC_DYN_RFC_Val
   Definitions
      At line 564 in file LPC2400.s
   Uses
      At line 1213 in file LPC2400.s
Comment: EMC_DYN_RFC_Val used once
EMC_DYN_RFSH_OFS 00000024

Symbol: EMC_DYN_RFSH_OFS
   Definitions
      At line 387 in file LPC2400.s
   Uses
      At line 1273 in file LPC2400.s
      At line 1280 in file LPC2400.s

EMC_DYN_RFSH_Val 0000001C

Symbol: EMC_DYN_RFSH_Val
   Definitions
      At line 487 in file LPC2400.s
   Uses
      At line 1279 in file LPC2400.s
Comment: EMC_DYN_RFSH_Val used once
EMC_DYN_RP_OFS 00000030

Symbol: EMC_DYN_RP_OFS
   Definitions
      At line 389 in file LPC2400.s
   Uses
      At line 1200 in file LPC2400.s
Comment: EMC_DYN_RP_OFS used once
EMC_DYN_RP_Val 00000002

Symbol: EMC_DYN_RP_Val
   Definitions
      At line 557 in file LPC2400.s
   Uses
      At line 1199 in file LPC2400.s
Comment: EMC_DYN_RP_Val used once
EMC_DYN_RRD_OFS 00000054



ARM Macro Assembler    Page 9 Alphabetic symbol ordering
Absolute symbols


Symbol: EMC_DYN_RRD_OFS
   Definitions
      At line 398 in file LPC2400.s
   Uses
      At line 1218 in file LPC2400.s
Comment: EMC_DYN_RRD_OFS used once
EMC_DYN_RRD_Val 00000001

Symbol: EMC_DYN_RRD_Val
   Definitions
      At line 566 in file LPC2400.s
   Uses
      At line 1217 in file LPC2400.s
Comment: EMC_DYN_RRD_Val used once
EMC_DYN_SREX_OFS 00000038

Symbol: EMC_DYN_SREX_OFS
   Definitions
      At line 391 in file LPC2400.s
   Uses
      At line 1204 in file LPC2400.s
Comment: EMC_DYN_SREX_OFS used once
EMC_DYN_SREX_Val 00000007

Symbol: EMC_DYN_SREX_Val
   Definitions
      At line 559 in file LPC2400.s
   Uses
      At line 1203 in file LPC2400.s
Comment: EMC_DYN_SREX_Val used once
EMC_DYN_WR_OFS 00000044

Symbol: EMC_DYN_WR_OFS
   Definitions
      At line 394 in file LPC2400.s
   Uses
      At line 1210 in file LPC2400.s
Comment: EMC_DYN_WR_OFS used once
EMC_DYN_WR_Val 00000001

Symbol: EMC_DYN_WR_Val
   Definitions
      At line 562 in file LPC2400.s
   Uses
      At line 1209 in file LPC2400.s
Comment: EMC_DYN_WR_Val used once
EMC_DYN_XSR_OFS 00000050

Symbol: EMC_DYN_XSR_OFS
   Definitions
      At line 397 in file LPC2400.s
   Uses
      At line 1216 in file LPC2400.s
Comment: EMC_DYN_XSR_OFS used once
EMC_DYN_XSR_Val 00000007

Symbol: EMC_DYN_XSR_Val
   Definitions



ARM Macro Assembler    Page 10 Alphabetic symbol ordering
Absolute symbols

      At line 565 in file LPC2400.s
   Uses
      At line 1215 in file LPC2400.s
Comment: EMC_DYN_XSR_Val used once
EMC_PCONP_Const 00000800

Symbol: EMC_PCONP_Const
   Definitions
      At line 445 in file LPC2400.s
   Uses
      At line 1174 in file LPC2400.s
Comment: EMC_PCONP_Const used once
EMC_PINSEL5_Val 55010115

Symbol: EMC_PINSEL5_Val
   Definitions
      At line 449 in file LPC2400.s
   Uses
      At line 1185 in file LPC2400.s
Comment: EMC_PINSEL5_Val used once
EMC_PINSEL6_Val 55555555

Symbol: EMC_PINSEL6_Val
   Definitions
      At line 450 in file LPC2400.s
   Uses
      At line 1187 in file LPC2400.s
Comment: EMC_PINSEL6_Val used once
EMC_PINSEL7_Val 55555555

Symbol: EMC_PINSEL7_Val
   Definitions
      At line 451 in file LPC2400.s
   Uses
      At line 1189 in file LPC2400.s
Comment: EMC_PINSEL7_Val used once
EMC_PINSEL8_Val 55555555

Symbol: EMC_PINSEL8_Val
   Definitions
      At line 452 in file LPC2400.s
   Uses
      At line 1191 in file LPC2400.s
Comment: EMC_PINSEL8_Val used once
EMC_PINSEL9_Val 50055555

Symbol: EMC_PINSEL9_Val
   Definitions
      At line 453 in file LPC2400.s
   Uses
      At line 1193 in file LPC2400.s
Comment: EMC_PINSEL9_Val used once
EMC_SETUP 00000001

Symbol: EMC_SETUP
   Definitions
      At line 457 in file LPC2400.s
   Uses
      At line 1169 in file LPC2400.s



ARM Macro Assembler    Page 11 Alphabetic symbol ordering
Absolute symbols

Comment: EMC_SETUP used once
EMC_STACS0_SETUP 00000001

Symbol: EMC_STACS0_SETUP
   Definitions
      At line 762 in file LPC2400.s
   Uses
      At line 1377 in file LPC2400.s
Comment: EMC_STACS0_SETUP used once
EMC_STACS1_SETUP 00000000

Symbol: EMC_STACS1_SETUP
   Definitions
      At line 829 in file LPC2400.s
   Uses
      At line 1394 in file LPC2400.s
Comment: EMC_STACS1_SETUP used once
EMC_STACS2_SETUP 00000000

Symbol: EMC_STACS2_SETUP
   Definitions
      At line 896 in file LPC2400.s
   Uses
      At line 1411 in file LPC2400.s
Comment: EMC_STACS2_SETUP used once
EMC_STACS3_SETUP 00000000

Symbol: EMC_STACS3_SETUP
   Definitions
      At line 963 in file LPC2400.s
   Uses
      At line 1428 in file LPC2400.s
Comment: EMC_STACS3_SETUP used once
EMC_STATIC_SETUP 00000001

Symbol: EMC_STATIC_SETUP
   Definitions
      At line 758 in file LPC2400.s
   Uses
      At line 1371 in file LPC2400.s
Comment: EMC_STATIC_SETUP used once
EMC_STAT_OFS 00000004

Symbol: EMC_STAT_OFS
   Definitions
      At line 384 in file LPC2400.s
   Uses
      None
Comment: EMC_STAT_OFS unused
EMC_STA_CFG0_OFS 00000200

Symbol: EMC_STA_CFG0_OFS
   Definitions
      At line 408 in file LPC2400.s
   Uses
      At line 1379 in file LPC2400.s
Comment: EMC_STA_CFG0_OFS used once
EMC_STA_CFG0_Val 00000081




ARM Macro Assembler    Page 12 Alphabetic symbol ordering
Absolute symbols

Symbol: EMC_STA_CFG0_Val
   Definitions
      At line 781 in file LPC2400.s
   Uses
      At line 1378 in file LPC2400.s
Comment: EMC_STA_CFG0_Val used once
EMC_STA_CFG1_OFS 00000220

Symbol: EMC_STA_CFG1_OFS
   Definitions
      At line 415 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_CFG1_OFS unused
EMC_STA_CFG1_Val 00000000

Symbol: EMC_STA_CFG1_Val
   Definitions
      At line 848 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_CFG1_Val unused
EMC_STA_CFG2_OFS 00000240

Symbol: EMC_STA_CFG2_OFS
   Definitions
      At line 422 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_CFG2_OFS unused
EMC_STA_CFG2_Val 00000000

Symbol: EMC_STA_CFG2_Val
   Definitions
      At line 915 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_CFG2_Val unused
EMC_STA_CFG3_OFS 00000260

Symbol: EMC_STA_CFG3_OFS
   Definitions
      At line 429 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_CFG3_OFS unused
EMC_STA_CFG3_Val 00000000

Symbol: EMC_STA_CFG3_Val
   Definitions
      At line 982 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_CFG3_Val unused
EMC_STA_EXT_W_OFS 00000080

Symbol: EMC_STA_EXT_W_OFS
   Definitions
      At line 436 in file LPC2400.s



ARM Macro Assembler    Page 13 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 1450 in file LPC2400.s
Comment: EMC_STA_EXT_W_OFS used once
EMC_STA_EXT_W_Val 00000000

Symbol: EMC_STA_EXT_W_Val
   Definitions
      At line 1033 in file LPC2400.s
   Uses
      At line 1449 in file LPC2400.s
Comment: EMC_STA_EXT_W_Val used once
EMC_STA_WOEN0_OFS 00000208

Symbol: EMC_STA_WOEN0_OFS
   Definitions
      At line 410 in file LPC2400.s
   Uses
      At line 1383 in file LPC2400.s
Comment: EMC_STA_WOEN0_OFS used once
EMC_STA_WOEN0_Val 00000002

Symbol: EMC_STA_WOEN0_Val
   Definitions
      At line 795 in file LPC2400.s
   Uses
      At line 1382 in file LPC2400.s
Comment: EMC_STA_WOEN0_Val used once
EMC_STA_WOEN1_OFS 00000228

Symbol: EMC_STA_WOEN1_OFS
   Definitions
      At line 417 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WOEN1_OFS unused
EMC_STA_WOEN1_Val 00000000

Symbol: EMC_STA_WOEN1_Val
   Definitions
      At line 862 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WOEN1_Val unused
EMC_STA_WOEN2_OFS 00000248

Symbol: EMC_STA_WOEN2_OFS
   Definitions
      At line 424 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WOEN2_OFS unused
EMC_STA_WOEN2_Val 00000000

Symbol: EMC_STA_WOEN2_Val
   Definitions
      At line 929 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WOEN2_Val unused



ARM Macro Assembler    Page 14 Alphabetic symbol ordering
Absolute symbols

EMC_STA_WOEN3_OFS 00000268

Symbol: EMC_STA_WOEN3_OFS
   Definitions
      At line 431 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WOEN3_OFS unused
EMC_STA_WOEN3_Val 00000000

Symbol: EMC_STA_WOEN3_Val
   Definitions
      At line 996 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WOEN3_Val unused
EMC_STA_WPAGE0_OFS 00000210

Symbol: EMC_STA_WPAGE0_OFS
   Definitions
      At line 412 in file LPC2400.s
   Uses
      At line 1387 in file LPC2400.s
Comment: EMC_STA_WPAGE0_OFS used once
EMC_STA_WPAGE0_Val 0000001F

Symbol: EMC_STA_WPAGE0_Val
   Definitions
      At line 809 in file LPC2400.s
   Uses
      At line 1386 in file LPC2400.s
Comment: EMC_STA_WPAGE0_Val used once
EMC_STA_WPAGE1_OFS 00000230

Symbol: EMC_STA_WPAGE1_OFS
   Definitions
      At line 419 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WPAGE1_OFS unused
EMC_STA_WPAGE1_Val 0000001F

Symbol: EMC_STA_WPAGE1_Val
   Definitions
      At line 876 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WPAGE1_Val unused
EMC_STA_WPAGE2_OFS 00000250

Symbol: EMC_STA_WPAGE2_OFS
   Definitions
      At line 426 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WPAGE2_OFS unused
EMC_STA_WPAGE2_Val 0000001F

Symbol: EMC_STA_WPAGE2_Val



ARM Macro Assembler    Page 15 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 943 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WPAGE2_Val unused
EMC_STA_WPAGE3_OFS 00000270

Symbol: EMC_STA_WPAGE3_OFS
   Definitions
      At line 433 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WPAGE3_OFS unused
EMC_STA_WPAGE3_Val 0000001F

Symbol: EMC_STA_WPAGE3_Val
   Definitions
      At line 1010 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WPAGE3_Val unused
EMC_STA_WRD0_OFS 0000020C

Symbol: EMC_STA_WRD0_OFS
   Definitions
      At line 411 in file LPC2400.s
   Uses
      At line 1385 in file LPC2400.s
Comment: EMC_STA_WRD0_OFS used once
EMC_STA_WRD0_Val 0000001F

Symbol: EMC_STA_WRD0_Val
   Definitions
      At line 802 in file LPC2400.s
   Uses
      At line 1384 in file LPC2400.s
Comment: EMC_STA_WRD0_Val used once
EMC_STA_WRD1_OFS 0000022C

Symbol: EMC_STA_WRD1_OFS
   Definitions
      At line 418 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WRD1_OFS unused
EMC_STA_WRD1_Val 0000001F

Symbol: EMC_STA_WRD1_Val
   Definitions
      At line 869 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WRD1_Val unused
EMC_STA_WRD2_OFS 0000024C

Symbol: EMC_STA_WRD2_OFS
   Definitions
      At line 425 in file LPC2400.s
   Uses



ARM Macro Assembler    Page 16 Alphabetic symbol ordering
Absolute symbols

      None
Comment: EMC_STA_WRD2_OFS unused
EMC_STA_WRD2_Val 0000001F

Symbol: EMC_STA_WRD2_Val
   Definitions
      At line 936 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WRD2_Val unused
EMC_STA_WRD3_OFS 0000026C

Symbol: EMC_STA_WRD3_OFS
   Definitions
      At line 432 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WRD3_OFS unused
EMC_STA_WRD3_Val 0000001F

Symbol: EMC_STA_WRD3_Val
   Definitions
      At line 1003 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WRD3_Val unused
EMC_STA_WTURN0_OFS 00000218

Symbol: EMC_STA_WTURN0_OFS
   Definitions
      At line 414 in file LPC2400.s
   Uses
      At line 1391 in file LPC2400.s
Comment: EMC_STA_WTURN0_OFS used once
EMC_STA_WTURN0_Val 0000000F

Symbol: EMC_STA_WTURN0_Val
   Definitions
      At line 823 in file LPC2400.s
   Uses
      At line 1390 in file LPC2400.s
Comment: EMC_STA_WTURN0_Val used once
EMC_STA_WTURN1_OFS 00000238

Symbol: EMC_STA_WTURN1_OFS
   Definitions
      At line 421 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WTURN1_OFS unused
EMC_STA_WTURN1_Val 0000000F

Symbol: EMC_STA_WTURN1_Val
   Definitions
      At line 890 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WTURN1_Val unused
EMC_STA_WTURN2_OFS 00000258



ARM Macro Assembler    Page 17 Alphabetic symbol ordering
Absolute symbols


Symbol: EMC_STA_WTURN2_OFS
   Definitions
      At line 428 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WTURN2_OFS unused
EMC_STA_WTURN2_Val 0000000F

Symbol: EMC_STA_WTURN2_Val
   Definitions
      At line 957 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WTURN2_Val unused
EMC_STA_WTURN3_OFS 00000278

Symbol: EMC_STA_WTURN3_OFS
   Definitions
      At line 435 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WTURN3_OFS unused
EMC_STA_WTURN3_Val 0000000F

Symbol: EMC_STA_WTURN3_Val
   Definitions
      At line 1024 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WTURN3_Val unused
EMC_STA_WWEN0_OFS 00000204

Symbol: EMC_STA_WWEN0_OFS
   Definitions
      At line 409 in file LPC2400.s
   Uses
      At line 1381 in file LPC2400.s
Comment: EMC_STA_WWEN0_OFS used once
EMC_STA_WWEN0_Val 00000002

Symbol: EMC_STA_WWEN0_Val
   Definitions
      At line 788 in file LPC2400.s
   Uses
      At line 1380 in file LPC2400.s
Comment: EMC_STA_WWEN0_Val used once
EMC_STA_WWEN1_OFS 00000224

Symbol: EMC_STA_WWEN1_OFS
   Definitions
      At line 416 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WWEN1_OFS unused
EMC_STA_WWEN1_Val 00000000

Symbol: EMC_STA_WWEN1_Val
   Definitions



ARM Macro Assembler    Page 18 Alphabetic symbol ordering
Absolute symbols

      At line 855 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WWEN1_Val unused
EMC_STA_WWEN2_OFS 00000244

Symbol: EMC_STA_WWEN2_OFS
   Definitions
      At line 423 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WWEN2_OFS unused
EMC_STA_WWEN2_Val 00000000

Symbol: EMC_STA_WWEN2_Val
   Definitions
      At line 922 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WWEN2_Val unused
EMC_STA_WWEN3_OFS 00000264

Symbol: EMC_STA_WWEN3_OFS
   Definitions
      At line 430 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WWEN3_OFS unused
EMC_STA_WWEN3_Val 00000000

Symbol: EMC_STA_WWEN3_Val
   Definitions
      At line 989 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WWEN3_Val unused
EMC_STA_WWR0_OFS 00000214

Symbol: EMC_STA_WWR0_OFS
   Definitions
      At line 413 in file LPC2400.s
   Uses
      At line 1389 in file LPC2400.s
Comment: EMC_STA_WWR0_OFS used once
EMC_STA_WWR0_Val 0000001F

Symbol: EMC_STA_WWR0_Val
   Definitions
      At line 816 in file LPC2400.s
   Uses
      At line 1388 in file LPC2400.s
Comment: EMC_STA_WWR0_Val used once
EMC_STA_WWR1_OFS 00000234

Symbol: EMC_STA_WWR1_OFS
   Definitions
      At line 420 in file LPC2400.s
   Uses
      None



ARM Macro Assembler    Page 19 Alphabetic symbol ordering
Absolute symbols

Comment: EMC_STA_WWR1_OFS unused
EMC_STA_WWR1_Val 0000001F

Symbol: EMC_STA_WWR1_Val
   Definitions
      At line 883 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WWR1_Val unused
EMC_STA_WWR2_OFS 00000254

Symbol: EMC_STA_WWR2_OFS
   Definitions
      At line 427 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WWR2_OFS unused
EMC_STA_WWR2_Val 0000001F

Symbol: EMC_STA_WWR2_Val
   Definitions
      At line 950 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WWR2_Val unused
EMC_STA_WWR3_OFS 00000274

Symbol: EMC_STA_WWR3_OFS
   Definitions
      At line 434 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WWR3_OFS unused
EMC_STA_WWR3_Val 0000001F

Symbol: EMC_STA_WWR3_Val
   Definitions
      At line 1017 in file LPC2400.s
   Uses
      None
Comment: EMC_STA_WWR3_Val unused
EXTMEM_BASE 80000000

Symbol: EXTMEM_BASE
   Definitions
      At line 62 in file LPC2400.s
   Uses
      None
Comment: EXTMEM_BASE unused
FIQ_Stack_Size 00000000

Symbol: FIQ_Stack_Size
   Definitions
      At line 89 in file LPC2400.s
   Uses
      At line 94 in file LPC2400.s
      At line 1504 in file LPC2400.s

FLASH_BASE 00000000



ARM Macro Assembler    Page 20 Alphabetic symbol ordering
Absolute symbols


Symbol: FLASH_BASE
   Definitions
      At line 60 in file LPC2400.s
   Uses
      None
Comment: FLASH_BASE unused
F_Bit 00000040

Symbol: F_Bit
   Definitions
      At line 54 in file LPC2400.s
   Uses
      At line 1492 in file LPC2400.s
      At line 1497 in file LPC2400.s
      At line 1502 in file LPC2400.s
      At line 1507 in file LPC2400.s
      At line 1512 in file LPC2400.s

Heap_Size 00000000

Symbol: Heap_Size
   Definitions
      At line 108 in file LPC2400.s
   Uses
      At line 112 in file LPC2400.s
      At line 1551 in file LPC2400.s

IRQ_Stack_Size 00000100

Symbol: IRQ_Stack_Size
   Definitions
      At line 90 in file LPC2400.s
   Uses
      At line 94 in file LPC2400.s
      At line 1509 in file LPC2400.s

ISR_Stack_Size 00000108

Symbol: ISR_Stack_Size
   Definitions
      At line 94 in file LPC2400.s
   Uses
      At line 99 in file LPC2400.s
Comment: ISR_Stack_Size used once
I_Bit 00000080

Symbol: I_Bit
   Definitions
      At line 53 in file LPC2400.s
   Uses
      At line 1492 in file LPC2400.s
      At line 1497 in file LPC2400.s
      At line 1502 in file LPC2400.s
      At line 1507 in file LPC2400.s
      At line 1512 in file LPC2400.s

MAMCR_OFS 00000000




ARM Macro Assembler    Page 21 Alphabetic symbol ordering
Absolute symbols

Symbol: MAMCR_OFS
   Definitions
      At line 344 in file LPC2400.s
   Uses
      At line 1163 in file LPC2400.s
Comment: MAMCR_OFS used once
MAMCR_Val 00000002

Symbol: MAMCR_Val
   Definitions
      At line 359 in file LPC2400.s
   Uses
      At line 1162 in file LPC2400.s
Comment: MAMCR_Val used once
MAMTIM_OFS 00000004

Symbol: MAMTIM_OFS
   Definitions
      At line 345 in file LPC2400.s
   Uses
      At line 1161 in file LPC2400.s
Comment: MAMTIM_OFS used once
MAMTIM_Val 00000004

Symbol: MAMTIM_Val
   Definitions
      At line 360 in file LPC2400.s
   Uses
      At line 1160 in file LPC2400.s
Comment: MAMTIM_Val used once
MAM_BASE E01FC000

Symbol: MAM_BASE
   Definitions
      At line 343 in file LPC2400.s
   Uses
      At line 1159 in file LPC2400.s
Comment: MAM_BASE used once
MAM_SETUP 00000001

Symbol: MAM_SETUP
   Definitions
      At line 358 in file LPC2400.s
   Uses
      At line 1158 in file LPC2400.s
Comment: MAM_SETUP used once
MEMMAP E01FC040

Symbol: MEMMAP
   Definitions
      At line 1473 in file LPC2400.s
   Uses
      None
Comment: MEMMAP unused
MODE_CMD 00000080

Symbol: MODE_CMD
   Definitions
      At line 440 in file LPC2400.s



ARM Macro Assembler    Page 22 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 1282 in file LPC2400.s
Comment: MODE_CMD used once
Mode_ABT 00000017

Symbol: Mode_ABT
   Definitions
      At line 49 in file LPC2400.s
   Uses
      At line 1497 in file LPC2400.s
Comment: Mode_ABT used once
Mode_FIQ 00000011

Symbol: Mode_FIQ
   Definitions
      At line 46 in file LPC2400.s
   Uses
      At line 1502 in file LPC2400.s
Comment: Mode_FIQ used once
Mode_IRQ 00000012

Symbol: Mode_IRQ
   Definitions
      At line 47 in file LPC2400.s
   Uses
      At line 1507 in file LPC2400.s
Comment: Mode_IRQ used once
Mode_SVC 00000013

Symbol: Mode_SVC
   Definitions
      At line 48 in file LPC2400.s
   Uses
      At line 1512 in file LPC2400.s
Comment: Mode_SVC used once
Mode_SYS 0000001F

Symbol: Mode_SYS
   Definitions
      At line 51 in file LPC2400.s
   Uses
      None
Comment: Mode_SYS unused
Mode_UND 0000001B

Symbol: Mode_UND
   Definitions
      At line 50 in file LPC2400.s
   Uses
      At line 1492 in file LPC2400.s
Comment: Mode_UND used once
Mode_USR 00000010

Symbol: Mode_USR
   Definitions
      At line 45 in file LPC2400.s
   Uses
      At line 1517 in file LPC2400.s
Comment: Mode_USR used once



ARM Macro Assembler    Page 23 Alphabetic symbol ordering
Absolute symbols

NOP_CMD 00000180

Symbol: NOP_CMD
   Definitions
      At line 442 in file LPC2400.s
   Uses
      At line 1262 in file LPC2400.s
Comment: NOP_CMD used once
NORMAL_CMD 00000000

Symbol: NORMAL_CMD
   Definitions
      At line 439 in file LPC2400.s
   Uses
      At line 1343 in file LPC2400.s
Comment: NORMAL_CMD used once
OSCEN 00000020

Symbol: OSCEN
   Definitions
      At line 136 in file LPC2400.s
   Uses
      At line 1098 in file LPC2400.s
Comment: OSCEN used once
OSCRANGE 00000010

Symbol: OSCRANGE
   Definitions
      At line 135 in file LPC2400.s
   Uses
      None
Comment: OSCRANGE unused
OSCSTAT 00000040

Symbol: OSCSTAT
   Definitions
      At line 137 in file LPC2400.s
   Uses
      At line 1100 in file LPC2400.s
Comment: OSCSTAT used once
PALL_CMD 00000100

Symbol: PALL_CMD
   Definitions
      At line 441 in file LPC2400.s
   Uses
      At line 1269 in file LPC2400.s
Comment: PALL_CMD used once
PCB_BASE E002C000

Symbol: PCB_BASE
   Definitions
      At line 365 in file LPC2400.s
   Uses
      At line 1172 in file LPC2400.s
Comment: PCB_BASE used once
PCLKSEL0_OFS 000001A8

Symbol: PCLKSEL0_OFS



ARM Macro Assembler    Page 24 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 128 in file LPC2400.s
   Uses
      At line 1144 in file LPC2400.s
Comment: PCLKSEL0_OFS used once
PCLKSEL0_Val 00000000

Symbol: PCLKSEL0_Val
   Definitions
      At line 337 in file LPC2400.s
   Uses
      At line 1143 in file LPC2400.s
Comment: PCLKSEL0_Val used once
PCLKSEL1_OFS 000001AC

Symbol: PCLKSEL1_OFS
   Definitions
      At line 129 in file LPC2400.s
   Uses
      At line 1146 in file LPC2400.s
Comment: PCLKSEL1_OFS used once
PCLKSEL1_Val 00000000

Symbol: PCLKSEL1_Val
   Definitions
      At line 338 in file LPC2400.s
   Uses
      At line 1145 in file LPC2400.s
Comment: PCLKSEL1_Val used once
PCONP_OFS 000000C4

Symbol: PCONP_OFS
   Definitions
      At line 132 in file LPC2400.s
   Uses
      At line 1175 in file LPC2400.s
      At line 1177 in file LPC2400.s

PCON_OFS 000000C0

Symbol: PCON_OFS
   Definitions
      At line 131 in file LPC2400.s
   Uses
      None
Comment: PCON_OFS unused
PINSEL0_OFS 00000000

Symbol: PINSEL0_OFS
   Definitions
      At line 366 in file LPC2400.s
   Uses
      None
Comment: PINSEL0_OFS unused
PINSEL10_OFS 00000028

Symbol: PINSEL10_OFS
   Definitions
      At line 376 in file LPC2400.s



ARM Macro Assembler    Page 25 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: PINSEL10_OFS unused
PINSEL1_OFS 00000004

Symbol: PINSEL1_OFS
   Definitions
      At line 367 in file LPC2400.s
   Uses
      None
Comment: PINSEL1_OFS unused
PINSEL2_OFS 00000008

Symbol: PINSEL2_OFS
   Definitions
      At line 368 in file LPC2400.s
   Uses
      None
Comment: PINSEL2_OFS unused
PINSEL3_OFS 0000000C

Symbol: PINSEL3_OFS
   Definitions
      At line 369 in file LPC2400.s
   Uses
      None
Comment: PINSEL3_OFS unused
PINSEL4_OFS 00000010

Symbol: PINSEL4_OFS
   Definitions
      At line 370 in file LPC2400.s
   Uses
      None
Comment: PINSEL4_OFS unused
PINSEL5_OFS 00000014

Symbol: PINSEL5_OFS
   Definitions
      At line 371 in file LPC2400.s
   Uses
      At line 1186 in file LPC2400.s
Comment: PINSEL5_OFS used once
PINSEL6_OFS 00000018

Symbol: PINSEL6_OFS
   Definitions
      At line 372 in file LPC2400.s
   Uses
      At line 1188 in file LPC2400.s
Comment: PINSEL6_OFS used once
PINSEL7_OFS 0000001C

Symbol: PINSEL7_OFS
   Definitions
      At line 373 in file LPC2400.s
   Uses
      At line 1190 in file LPC2400.s
Comment: PINSEL7_OFS used once



ARM Macro Assembler    Page 26 Alphabetic symbol ordering
Absolute symbols

PINSEL8_OFS 00000020

Symbol: PINSEL8_OFS
   Definitions
      At line 374 in file LPC2400.s
   Uses
      At line 1192 in file LPC2400.s
Comment: PINSEL8_OFS used once
PINSEL9_OFS 00000024

Symbol: PINSEL9_OFS
   Definitions
      At line 375 in file LPC2400.s
   Uses
      At line 1194 in file LPC2400.s
Comment: PINSEL9_OFS used once
PLLCFG_OFS 00000084

Symbol: PLLCFG_OFS
   Definitions
      At line 121 in file LPC2400.s
   Uses
      At line 1107 in file LPC2400.s
Comment: PLLCFG_OFS used once
PLLCFG_Val 0000000B

Symbol: PLLCFG_Val
   Definitions
      At line 334 in file LPC2400.s
   Uses
      At line 1106 in file LPC2400.s
      At line 1130 in file LPC2400.s

PLLCON_OFS 00000080

Symbol: PLLCON_OFS
   Definitions
      At line 120 in file LPC2400.s
   Uses
      At line 1111 in file LPC2400.s
      At line 1150 in file LPC2400.s

PLLCON_PLLC 00000002

Symbol: PLLCON_PLLC
   Definitions
      At line 139 in file LPC2400.s
   Uses
      At line 1149 in file LPC2400.s
Comment: PLLCON_PLLC used once
PLLCON_PLLE 00000001

Symbol: PLLCON_PLLE
   Definitions
      At line 138 in file LPC2400.s
   Uses
      At line 1110 in file LPC2400.s
      At line 1149 in file LPC2400.s




ARM Macro Assembler    Page 27 Alphabetic symbol ordering
Absolute symbols

PLLFEED_OFS 0000008C

Symbol: PLLFEED_OFS
   Definitions
      At line 123 in file LPC2400.s
   Uses
      At line 1108 in file LPC2400.s
      At line 1109 in file LPC2400.s
      At line 1112 in file LPC2400.s
      At line 1113 in file LPC2400.s
      At line 1151 in file LPC2400.s
      At line 1152 in file LPC2400.s

PLLSTAT_M 00007FFF

Symbol: PLLSTAT_M
   Definitions
      At line 140 in file LPC2400.s
   Uses
      At line 1128 in file LPC2400.s
Comment: PLLSTAT_M used once
PLLSTAT_N 00FF0000

Symbol: PLLSTAT_N
   Definitions
      At line 141 in file LPC2400.s
   Uses
      At line 1128 in file LPC2400.s
Comment: PLLSTAT_N used once
PLLSTAT_OFS 00000088

Symbol: PLLSTAT_OFS
   Definitions
      At line 122 in file LPC2400.s
   Uses
      At line 1117 in file LPC2400.s
      At line 1127 in file LPC2400.s

PLLSTAT_PLOCK 04000000

Symbol: PLLSTAT_PLOCK
   Definitions
      At line 142 in file LPC2400.s
   Uses
      At line 1118 in file LPC2400.s
Comment: PLLSTAT_PLOCK used once
RAM_BASE 40000000

Symbol: RAM_BASE
   Definitions
      At line 61 in file LPC2400.s
   Uses
      None
Comment: RAM_BASE unused
SCB_BASE E01FC000

Symbol: SCB_BASE
   Definitions
      At line 119 in file LPC2400.s



ARM Macro Assembler    Page 28 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 1090 in file LPC2400.s
      At line 1171 in file LPC2400.s

SCS_OFS 000001A0

Symbol: SCS_OFS
   Definitions
      At line 127 in file LPC2400.s
   Uses
      At line 1096 in file LPC2400.s
      At line 1099 in file LPC2400.s

SCS_Val 00000020

Symbol: SCS_Val
   Definitions
      At line 332 in file LPC2400.s
   Uses
      At line 1095 in file LPC2400.s
      At line 1098 in file LPC2400.s

STA_MEM0_BASE 80000000

Symbol: STA_MEM0_BASE
   Definitions
      At line 65 in file LPC2400.s
   Uses
      None
Comment: STA_MEM0_BASE unused
STA_MEM1_BASE 81000000

Symbol: STA_MEM1_BASE
   Definitions
      At line 66 in file LPC2400.s
   Uses
      None
Comment: STA_MEM1_BASE unused
STA_MEM2_BASE 82000000

Symbol: STA_MEM2_BASE
   Definitions
      At line 67 in file LPC2400.s
   Uses
      None
Comment: STA_MEM2_BASE unused
STA_MEM3_BASE 83000000

Symbol: STA_MEM3_BASE
   Definitions
      At line 68 in file LPC2400.s
   Uses
      None
Comment: STA_MEM3_BASE unused
SVC_Stack_Size 00000008

Symbol: SVC_Stack_Size
   Definitions
      At line 87 in file LPC2400.s



ARM Macro Assembler    Page 29 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 94 in file LPC2400.s
      At line 1514 in file LPC2400.s

UND_Stack_Size 00000000

Symbol: UND_Stack_Size
   Definitions
      At line 86 in file LPC2400.s
   Uses
      At line 94 in file LPC2400.s
      At line 1494 in file LPC2400.s

USBCLKCFG_OFS 00000108

Symbol: USBCLKCFG_OFS
   Definitions
      At line 125 in file LPC2400.s
   Uses
      At line 1140 in file LPC2400.s
Comment: USBCLKCFG_OFS used once
USBCLKCFG_Val 00000005

Symbol: USBCLKCFG_Val
   Definitions
      At line 336 in file LPC2400.s
   Uses
      At line 1139 in file LPC2400.s
Comment: USBCLKCFG_Val used once
USR_Stack_Size 00000400

Symbol: USR_Stack_Size
   Definitions
      At line 91 in file LPC2400.s
   Uses
      At line 98 in file LPC2400.s
      At line 1525 in file LPC2400.s
      At line 1550 in file LPC2400.s

205 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

__main 00000000

Symbol: __main
   Definitions
      At line 1531 in file LPC2400.s
   Uses
      At line 1532 in file LPC2400.s
Comment: __main used once
__use_two_region_memory 00000000

Symbol: __use_two_region_memory
   Definitions
      At line 1545 in file LPC2400.s
   Uses
      None
Comment: __use_two_region_memory unused
2 symbols
591 symbols in table
