# 1 "arch/arm64/boot/dts/marvell/armada-3720-turris-mox.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/marvell/armada-3720-turris-mox.dts"






/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/bus/moxtet.h" 1
# 10 "arch/arm64/boot/dts/marvell/armada-3720-turris-mox.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 11 "arch/arm64/boot/dts/marvell/armada-3720-turris-mox.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 12 "arch/arm64/boot/dts/marvell/armada-3720-turris-mox.dts" 2
# 1 "arch/arm64/boot/dts/marvell/armada-372x.dtsi" 1
# 12 "arch/arm64/boot/dts/marvell/armada-372x.dtsi"
# 1 "arch/arm64/boot/dts/marvell/armada-37xx.dtsi" 1
# 11 "arch/arm64/boot/dts/marvell/armada-37xx.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 12 "arch/arm64/boot/dts/marvell/armada-37xx.dtsi" 2

/ {
 model = "Marvell Armada 37xx SoC";
 compatible = "marvell,armada3700";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  serial0 = &uart0;
  serial1 = &uart1;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;





  psci-area@4000000 {
   reg = <0 0x4000000 0 0x200000>;
   no-map;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0>;
   clocks = <&nb_periph_clk 16>;
   enable-method = "psci";
  };
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 4>,
        <1 14 4>,
        <1 11 4>,
        <1 10 4>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 4>;
 };

 soc {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  internal-regs@d0000000 {
   #address-cells = <1>;
   #size-cells = <1>;
   compatible = "simple-bus";

   ranges = <0x0 0x0 0xd0000000 0x2000000>;

   wdt: watchdog@8300 {
    compatible = "marvell,armada-3700-wdt";
    reg = <0x8300 0x40>;
    marvell,system-controller = <&cpu_misc>;
    clocks = <&xtalclk>;
   };

   cpu_misc: system-controller@d000 {
    compatible = "marvell,armada-3700-cpu-misc",
          "syscon";
    reg = <0xd000 0x1000>;
   };

   spi0: spi@10600 {
    compatible = "marvell,armada-3700-spi";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x10600 0xA00>;
    clocks = <&nb_periph_clk 7>;
    interrupts = <0 0 4>;
    num-cs = <4>;
    status = "disabled";
   };

   i2c0: i2c@11000 {
    compatible = "marvell,armada-3700-i2c";
    reg = <0x11000 0x24>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&nb_periph_clk 10>;
    interrupts = <0 1 4>;
    mrvl,i2c-fast-mode;
    status = "disabled";
   };

   i2c1: i2c@11080 {
    compatible = "marvell,armada-3700-i2c";
    reg = <0x11080 0x24>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&nb_periph_clk 9>;
    interrupts = <0 2 4>;
    mrvl,i2c-fast-mode;
    status = "disabled";
   };

   avs: avs@11500 {
    compatible = "marvell,armada-3700-avs",
          "syscon";
    reg = <0x11500 0x40>;
   };

   uartclk: clock-controller@12010 {
    compatible = "marvell,armada-3700-uart-clock";
    reg = <0x12010 0x4>, <0x12210 0x4>;
    clocks = <&tbg 0>, <&tbg 1>, <&tbg 2>,
      <&tbg 3>, <&xtalclk>;
    clock-names = "TBG-A-P", "TBG-B-P", "TBG-A-S",
           "TBG-B-S", "xtal";
    #clock-cells = <1>;
   };

   uart0: serial@12000 {
    compatible = "marvell,armada-3700-uart";
    reg = <0x12000 0x18>;
    clocks = <&uartclk 0>;
    interrupts =
    <0 11 4>,
    <0 12 4>,
    <0 13 4>;
    interrupt-names = "uart-sum", "uart-tx", "uart-rx";
    status = "disabled";
   };

   uart1: serial@12200 {
    compatible = "marvell,armada-3700-uart-ext";
    reg = <0x12200 0x30>;
    clocks = <&uartclk 1>;
    interrupts =
    <0 30 1>,
    <0 31 1>;
    interrupt-names = "uart-tx", "uart-rx";
    status = "disabled";
   };

   nb_periph_clk: nb-periph-clk@13000 {
    compatible = "marvell,armada-3700-periph-clock-nb",
          "syscon";
    reg = <0x13000 0x100>;
    clocks = <&tbg 0>, <&tbg 1>, <&tbg 2>,
    <&tbg 3>, <&xtalclk>;
    #clock-cells = <1>;
   };

   sb_periph_clk: sb-periph-clk@18000 {
    compatible = "marvell,armada-3700-periph-clock-sb";
    reg = <0x18000 0x100>;
    clocks = <&tbg 0>, <&tbg 1>, <&tbg 2>,
    <&tbg 3>, <&xtalclk>;
    #clock-cells = <1>;
   };

   tbg: tbg@13200 {
    compatible = "marvell,armada-3700-tbg-clock";
    reg = <0x13200 0x100>;
    clocks = <&xtalclk>;
    #clock-cells = <1>;
   };

   pinctrl_nb: pinctrl@13800 {
    compatible = "marvell,armada3710-nb-pinctrl",
          "syscon", "simple-mfd";
    reg = <0x13800 0x100>, <0x13C00 0x20>;

    gpionb: gpio {
     #gpio-cells = <2>;
     gpio-ranges = <&pinctrl_nb 0 0 36>;
     gpio-controller;
     interrupt-controller;
     #interrupt-cells = <2>;
     interrupts =
     <0 51 4>,
     <0 52 4>,
     <0 53 4>,
     <0 54 4>,
     <0 55 4>,
     <0 56 4>,
     <0 57 4>,
     <0 58 4>,
     <0 152 4>,
     <0 153 4>,
     <0 154 4>,
     <0 155 4>;
    };

    xtalclk: xtal-clk {
     compatible = "marvell,armada-3700-xtal-clock";
     clock-output-names = "xtal";
     #clock-cells = <0>;
    };

    spi_quad_pins: spi-quad-pins {
     groups = "spi_quad";
     function = "spi";
    };

    spi_cs1_pins: spi-cs1-pins {
     groups = "spi_cs1";
     function = "spi";
    };

    i2c1_pins: i2c1-pins {
     groups = "i2c1";
     function = "i2c";
    };

    i2c2_pins: i2c2-pins {
     groups = "i2c2";
     function = "i2c";
    };

    uart1_pins: uart1-pins {
     groups = "uart1";
     function = "uart";
    };

    uart2_pins: uart2-pins {
     groups = "uart2";
     function = "uart";
    };

    mmc_pins: mmc-pins {
     groups = "emmc_nb";
     function = "emmc";
    };
   };

   nb_pm: syscon@14000 {
    compatible = "marvell,armada-3700-nb-pm",
          "syscon";
    reg = <0x14000 0x60>;
   };

   comphy: phy@18300 {
    compatible = "marvell,comphy-a3700";
    reg = <0x18300 0x300>,
          <0x1F000 0x400>,
          <0x5C000 0x400>,
          <0xe0178 0x8>;
    reg-names = "comphy",
         "lane1_pcie_gbe",
         "lane0_usb3_gbe",
         "lane2_sata_usb3";
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&xtalclk>;
    clock-names = "xtal";

    comphy0: phy@0 {
     reg = <0>;
     #phy-cells = <1>;
    };

    comphy1: phy@1 {
     reg = <1>;
     #phy-cells = <1>;
    };

    comphy2: phy@2 {
     reg = <2>;
     #phy-cells = <1>;
    };
   };

   pinctrl_sb: pinctrl@18800 {
    compatible = "marvell,armada3710-sb-pinctrl",
          "syscon", "simple-mfd";
    reg = <0x18800 0x100>, <0x18C00 0x20>;

    gpiosb: gpio {
     #gpio-cells = <2>;
     gpio-ranges = <&pinctrl_sb 0 0 30>;
     gpio-controller;
     interrupt-controller;
     #interrupt-cells = <2>;
     interrupts =
     <0 160 4>,
     <0 159 4>,
     <0 158 4>,
     <0 157 4>,
     <0 156 4>;
    };

    rgmii_pins: mii-pins {
     groups = "rgmii";
     function = "mii";
    };

    smi_pins: smi-pins {
     groups = "smi";
     function = "smi";
    };

    sdio_pins: sdio-pins {
     groups = "sdio_sb";
     function = "sdio";
    };

    pcie_reset_pins: pcie-reset-pins {
     groups = "pcie1";
     function = "gpio";
    };

    pcie_clkreq_pins: pcie-clkreq-pins {
     groups = "pcie1_clkreq";
     function = "pcie";
    };
   };

   eth0: ethernet@30000 {
       compatible = "marvell,armada-3700-neta";
       reg = <0x30000 0x4000>;
       interrupts = <0 42 4>;
       clocks = <&sb_periph_clk 8>;
       status = "disabled";
   };

   mdio: mdio@32004 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "marvell,orion-mdio";
    reg = <0x32004 0x4>;
   };

   eth1: ethernet@40000 {
    compatible = "marvell,armada-3700-neta";
    reg = <0x40000 0x4000>;
    interrupts = <0 45 4>;
    clocks = <&sb_periph_clk 7>;
    status = "disabled";
   };

   usb3: usb@58000 {
    compatible = "marvell,armada3700-xhci",
    "generic-xhci";
    reg = <0x58000 0x4000>;
    marvell,usb-misc-reg = <&usb32_syscon>;
    interrupts = <0 3 4>;
    clocks = <&sb_periph_clk 12>;
    phys = <&comphy0 0>, <&usb2_utmi_otg_phy>;
    phy-names = "usb3-phy", "usb2-utmi-otg-phy";
    status = "disabled";
   };

   usb2_utmi_otg_phy: phy@5d000 {
    compatible = "marvell,a3700-utmi-otg-phy";
    reg = <0x5d000 0x800>;
    marvell,usb-misc-reg = <&usb32_syscon>;
    #phy-cells = <0>;
   };

   usb32_syscon: system-controller@5d800 {
    compatible = "marvell,armada-3700-usb2-host-device-misc",
    "syscon";
    reg = <0x5d800 0x800>;
   };

   usb2: usb@5e000 {
    compatible = "marvell,armada-3700-ehci";
    reg = <0x5e000 0x1000>;
    marvell,usb-misc-reg = <&usb2_syscon>;
    interrupts = <0 17 4>;
    phys = <&usb2_utmi_host_phy>;
    phy-names = "usb2-utmi-host-phy";
    status = "disabled";
   };

   usb2_utmi_host_phy: phy@5f000 {
    compatible = "marvell,a3700-utmi-host-phy";
    reg = <0x5f000 0x800>;
    marvell,usb-misc-reg = <&usb2_syscon>;
    #phy-cells = <0>;
   };

   usb2_syscon: system-controller@5f800 {
    compatible = "marvell,armada-3700-usb2-host-misc",
    "syscon";
    reg = <0x5f800 0x800>;
   };

   xor@60900 {
    compatible = "marvell,armada-3700-xor";
    reg = <0x60900 0x100>,
          <0x60b00 0x100>;

    xor10 {
     interrupts = <0 47 4>;
    };
    xor11 {
     interrupts = <0 48 4>;
    };
   };

   crypto: crypto@90000 {
    compatible = "inside-secure,safexcel-eip97ies";
    reg = <0x90000 0x20000>;
    interrupts = <0 19 4>,
          <0 20 4>,
          <0 21 4>,
          <0 22 4>,
          <0 23 4>,
          <0 24 4>;
    interrupt-names = "mem", "ring0", "ring1",
        "ring2", "ring3", "eip";
    clocks = <&nb_periph_clk 15>;
   };

   rwtm: mailbox@b0000 {
    compatible = "marvell,armada-3700-rwtm-mailbox";
    reg = <0xb0000 0x100>;
    interrupts = <0 18 4>;
    #mbox-cells = <1>;
   };

   sdhci1: mmc@d0000 {
    compatible = "marvell,armada-3700-sdhci",
          "marvell,sdhci-xenon";
    reg = <0xd0000 0x300>,
          <0x1e808 0x4>;
    interrupts = <0 25 4>;
    clocks = <&nb_periph_clk 0>;
    clock-names = "core";
    status = "disabled";
   };

   sdhci0: mmc@d8000 {
    compatible = "marvell,armada-3700-sdhci",
          "marvell,sdhci-xenon";
    reg = <0xd8000 0x300>,
          <0x17808 0x4>;
    interrupts = <0 26 4>;
    clocks = <&nb_periph_clk 0>;
    clock-names = "core";
    status = "disabled";
   };

   sata: sata@e0000 {
    compatible = "marvell,armada-3700-ahci";
    reg = <0xe0000 0x178>;
    interrupts = <0 27 4>;
    clocks = <&nb_periph_clk 1>;
    phys = <&comphy2 0>;
    phy-names = "sata-phy";
    status = "disabled";
   };

   gic: interrupt-controller@1d00000 {
    compatible = "arm,gic-v3";
    #interrupt-cells = <3>;
    interrupt-controller;
    reg = <0x1d00000 0x10000>,
          <0x1d40000 0x40000>,
          <0x1d80000 0x2000>,
          <0x1d90000 0x2000>,
          <0x1da0000 0x20000>;
    interrupts = <1 9 4>;
   };
  };

  pcie0: pcie@d0070000 {
   compatible = "marvell,armada-3700-pcie";
   device_type = "pci";
   status = "disabled";
   reg = <0 0xd0070000 0 0x20000>;
   #address-cells = <3>;
   #size-cells = <2>;
   bus-range = <0x00 0xff>;
   interrupts = <0 29 4>;
   #interrupt-cells = <1>;
   clocks = <&sb_periph_clk 13>;
   msi-parent = <&pcie0>;
   msi-controller;







   ranges = <0x82000000 0 0xe8000000 0 0xe8000000 0 0x07f00000
      0x81000000 0 0x00000000 0 0xefff0000 0 0x00010000>;
   interrupt-map-mask = <0 0 0 7>;
   interrupt-map = <0 0 0 1 &pcie_intc 0>,
     <0 0 0 2 &pcie_intc 1>,
     <0 0 0 3 &pcie_intc 2>,
     <0 0 0 4 &pcie_intc 3>;
   max-link-speed = <2>;
   phys = <&comphy1 0>;
   pcie_intc: interrupt-controller {
    interrupt-controller;
    #interrupt-cells = <1>;
   };
  };
 };

 firmware {
  armada-3700-rwtm {
   compatible = "marvell,armada-3700-rwtm-firmware";
   mboxes = <&rwtm 0>;
   status = "okay";
  };
 };
};
# 13 "arch/arm64/boot/dts/marvell/armada-372x.dtsi" 2

/ {
 model = "Marvell Armada 3720 SoC";
 compatible = "marvell,armada3720", "marvell,armada3710";

 cpus {
  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   clocks = <&nb_periph_clk 16>;
   enable-method = "psci";
  };
 };
};
# 13 "arch/arm64/boot/dts/marvell/armada-3720-turris-mox.dts" 2

/ {
 model = "CZ.NIC Turris Mox Board";
 compatible = "cznic,turris-mox", "marvell,armada3720",
       "marvell,armada3710";

 aliases {
  spi0 = &spi0;
  ethernet0 = &eth0;
  ethernet1 = &eth1;
  mmc0 = &sdhci0;
  mmc1 = &sdhci1;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 memory@0 {
  device_type = "memory";
  reg = <0x00000000 0x00000000 0x00000000 0x20000000>;
 };

 leds {
  compatible = "gpio-leds";
  led {
   label = "mox:red:activity";
   gpios = <&gpiosb 21 1>;
   linux,default-trigger = "default-on";
  };
 };

 gpio-keys {
  compatible = "gpio-keys";

  key-reset {
   label = "reset";
   linux,code = <0x198>;
   gpios = <&gpiosb 20 1>;
   debounce-interval = <60>;
  };
 };

 exp_usb3_vbus: usb3-vbus {
  compatible = "regulator-fixed";
  regulator-name = "usb3-vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  enable-active-high;
  regulator-always-on;
  gpio = <&gpiosb 0 0>;
 };

 vsdc_reg: vsdc-reg {
  compatible = "regulator-gpio";
  regulator-name = "vsdc";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;

  gpios = <&gpiosb 23 0>;
  gpios-states = <0>;
  states = <1800000 0x1
     3300000 0x0>;
  enable-active-high;
 };

 vsdio_reg: vsdio-reg {
  compatible = "regulator-gpio";
  regulator-name = "vsdio";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;

  gpios = <&gpiosb 22 0>;
  gpios-states = <0>;
  states = <1800000 0x1
     3300000 0x0>;
  enable-active-high;
 };

 sdhci1_pwrseq: sdhci1-pwrseq {
  compatible = "mmc-pwrseq-simple";
  reset-gpios = <&gpionb 19 0>;
  status = "okay";
 };

 sfp: sfp {
  compatible = "sff,sfp";
  i2c-bus = <&i2c0>;
  los-gpios = <&moxtet_sfp 0 0>;
  tx-fault-gpios = <&moxtet_sfp 1 0>;
  mod-def0-gpios = <&moxtet_sfp 2 1>;
  tx-disable-gpios = <&moxtet_sfp 4 0>;
  rate-select0-gpios = <&moxtet_sfp 5 0>;
  maximum-power-milliwatt = <3000>;


  status = "disabled";
 };

 firmware {
  armada-3700-rwtm {
   compatible = "marvell,armada-3700-rwtm-firmware", "cznic,turris-mox-rwtm";
  };
 };
};

&i2c0 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c1_pins>;
 clock-frequency = <100000>;
 /delete-property/ mrvl,i2c-fast-mode;
 status = "okay";


 rtc@6f {
  compatible = "microchip,mcp7940x";
  reg = <0x6f>;
  interrupt-parent = <&gpiosb>;
  interrupts = <5 0>;
 };
};

&pcie0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pcie_reset_pins &pcie_clkreq_pins>;
 status = "okay";
 reset-gpios = <&gpiosb 3 1>;
# 160 "arch/arm64/boot/dts/marvell/armada-3720-turris-mox.dts"
 #address-cells = <3>;
 #size-cells = <2>;
 ranges = <0x81000000 0 0xe8000000 0 0xe8000000 0 0x01000000
    0x82000000 0 0xe9000000 0 0xe9000000 0 0x07000000>;


 status = "disabled";
};

&uart0 {
 status = "okay";
};

&eth0 {
 pinctrl-names = "default";
 pinctrl-0 = <&rgmii_pins>;
 phy-mode = "rgmii-id";
 phy-handle = <&phy1>;
 status = "okay";
};

&eth1 {
 phy-mode = "2500base-x";
 managed = "in-band-status";
 phys = <&comphy0 1>;
};

&sdhci0 {
 wp-inverted;
 bus-width = <4>;
 cd-gpios = <&gpionb 10 0>;
 vqmmc-supply = <&vsdc_reg>;
 marvell,pad-type = "sd";
 status = "okay";
};

&sdhci1 {
 pinctrl-names = "default";
 pinctrl-0 = <&sdio_pins>;
 non-removable;
 bus-width = <4>;
 marvell,pad-type = "sd";
 vqmmc-supply = <&vsdio_reg>;
 mmc-pwrseq = <&sdhci1_pwrseq>;

 sdhci-caps-mask = <0x2 0x0>;
 status = "okay";
};

&spi0 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&spi_quad_pins &spi_cs1_pins>;
 assigned-clocks = <&nb_periph_clk 7>;
 assigned-clock-parents = <&tbg 1>;
 assigned-clock-rates = <20000000>;

 flash@0 {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <20000000>;

  partitions {
   compatible = "fixed-partitions";
   #address-cells = <1>;
   #size-cells = <1>;

   partition@0 {
    label = "secure-firmware";
    reg = <0x0 0x20000>;
   };

   partition@20000 {
    label = "a53-firmware";
    reg = <0x20000 0x160000>;
   };

   partition@180000 {
    label = "u-boot-env";
    reg = <0x180000 0x10000>;
   };

   partition@190000 {
    label = "Rescue system";
    reg = <0x190000 0x660000>;
   };

   partition@7f0000 {
    label = "dtb";
    reg = <0x7f0000 0x10000>;
   };
  };
 };

 moxtet: moxtet@1 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "cznic,moxtet";
  reg = <1>;
  reset-gpios = <&gpiosb 2 1>;
  spi-max-frequency = <10000000>;
  spi-cpol;
  spi-cpha;
  interrupt-controller;
  #interrupt-cells = <1>;
  interrupt-parent = <&gpiosb>;
  interrupts = <5 2>;
  status = "okay";

  moxtet_sfp: gpio@0 {
   compatible = "cznic,moxtet-gpio";
   gpio-controller;
   #gpio-cells = <2>;
   reg = <0>;
   status = "disabled";
  };
 };
};

&usb2 {
 status = "okay";
};

&comphy2 {
 connector {
  compatible = "usb-a-connector";
  phy-supply = <&exp_usb3_vbus>;
 };
};

&usb3 {
 status = "okay";
 phys = <&comphy2 0>;
};

&mdio {
 pinctrl-names = "default";
 pinctrl-0 = <&smi_pins>;
 status = "okay";

 phy1: ethernet-phy@1 {
  reg = <1>;
 };


 switch0@10 {
  compatible = "marvell,mv88e6190";
  reg = <0x10>;
  dsa,member = <0 0>;
  interrupt-parent = <&moxtet>;
  interrupts = <(8 + (0))>;
  status = "disabled";

  mdio {
   #address-cells = <1>;
   #size-cells = <0>;

   switch0phy1: switch0phy1@1 {
    reg = <0x1>;
   };

   switch0phy2: switch0phy2@2 {
    reg = <0x2>;
   };

   switch0phy3: switch0phy3@3 {
    reg = <0x3>;
   };

   switch0phy4: switch0phy4@4 {
    reg = <0x4>;
   };

   switch0phy5: switch0phy5@5 {
    reg = <0x5>;
   };

   switch0phy6: switch0phy6@6 {
    reg = <0x6>;
   };

   switch0phy7: switch0phy7@7 {
    reg = <0x7>;
   };

   switch0phy8: switch0phy8@8 {
    reg = <0x8>;
   };
  };

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@1 {
    reg = <0x1>;
    label = "lan1";
    phy-handle = <&switch0phy1>;
   };

   port@2 {
    reg = <0x2>;
    label = "lan2";
    phy-handle = <&switch0phy2>;
   };

   port@3 {
    reg = <0x3>;
    label = "lan3";
    phy-handle = <&switch0phy3>;
   };

   port@4 {
    reg = <0x4>;
    label = "lan4";
    phy-handle = <&switch0phy4>;
   };

   port@5 {
    reg = <0x5>;
    label = "lan5";
    phy-handle = <&switch0phy5>;
   };

   port@6 {
    reg = <0x6>;
    label = "lan6";
    phy-handle = <&switch0phy6>;
   };

   port@7 {
    reg = <0x7>;
    label = "lan7";
    phy-handle = <&switch0phy7>;
   };

   port@8 {
    reg = <0x8>;
    label = "lan8";
    phy-handle = <&switch0phy8>;
   };

   port@9 {
    reg = <0x9>;
    label = "cpu";
    ethernet = <&eth1>;
    phy-mode = "2500base-x";
    managed = "in-band-status";
   };

   switch0port10: port@a {
    reg = <0xa>;
    label = "dsa";
    phy-mode = "2500base-x";
    managed = "in-band-status";
    link = <&switch1port9 &switch2port9>;
    status = "disabled";
   };

   port-sfp@a {
    reg = <0xa>;
    label = "sfp";
    sfp = <&sfp>;
    phy-mode = "sgmii";
    managed = "in-band-status";
    status = "disabled";
   };
  };
 };

 switch0@2 {
  compatible = "marvell,mv88e6085";
  reg = <0x2>;
  dsa,member = <0 0>;
  interrupt-parent = <&moxtet>;
  interrupts = <12>;
  status = "disabled";

  mdio {
   #address-cells = <1>;
   #size-cells = <0>;

   switch0phy1_topaz: switch0phy1@11 {
    reg = <0x11>;
   };

   switch0phy2_topaz: switch0phy2@12 {
    reg = <0x12>;
   };

   switch0phy3_topaz: switch0phy3@13 {
    reg = <0x13>;
   };

   switch0phy4_topaz: switch0phy4@14 {
    reg = <0x14>;
   };
  };

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@1 {
    reg = <0x1>;
    label = "lan1";
    phy-handle = <&switch0phy1_topaz>;
   };

   port@2 {
    reg = <0x2>;
    label = "lan2";
    phy-handle = <&switch0phy2_topaz>;
   };

   port@3 {
    reg = <0x3>;
    label = "lan3";
    phy-handle = <&switch0phy3_topaz>;
   };

   port@4 {
    reg = <0x4>;
    label = "lan4";
    phy-handle = <&switch0phy4_topaz>;
   };

   port@5 {
    reg = <0x5>;
    label = "cpu";
    phy-mode = "2500base-x";
    managed = "in-band-status";
    ethernet = <&eth1>;
   };
  };
 };

 switch1@11 {
  compatible = "marvell,mv88e6190";
  reg = <0x11>;
  dsa,member = <0 1>;
  interrupt-parent = <&moxtet>;
  interrupts = <(8 + (1))>;
  status = "disabled";

  mdio {
   #address-cells = <1>;
   #size-cells = <0>;

   switch1phy1: switch1phy1@1 {
    reg = <0x1>;
   };

   switch1phy2: switch1phy2@2 {
    reg = <0x2>;
   };

   switch1phy3: switch1phy3@3 {
    reg = <0x3>;
   };

   switch1phy4: switch1phy4@4 {
    reg = <0x4>;
   };

   switch1phy5: switch1phy5@5 {
    reg = <0x5>;
   };

   switch1phy6: switch1phy6@6 {
    reg = <0x6>;
   };

   switch1phy7: switch1phy7@7 {
    reg = <0x7>;
   };

   switch1phy8: switch1phy8@8 {
    reg = <0x8>;
   };
  };

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@1 {
    reg = <0x1>;
    label = "lan9";
    phy-handle = <&switch1phy1>;
   };

   port@2 {
    reg = <0x2>;
    label = "lan10";
    phy-handle = <&switch1phy2>;
   };

   port@3 {
    reg = <0x3>;
    label = "lan11";
    phy-handle = <&switch1phy3>;
   };

   port@4 {
    reg = <0x4>;
    label = "lan12";
    phy-handle = <&switch1phy4>;
   };

   port@5 {
    reg = <0x5>;
    label = "lan13";
    phy-handle = <&switch1phy5>;
   };

   port@6 {
    reg = <0x6>;
    label = "lan14";
    phy-handle = <&switch1phy6>;
   };

   port@7 {
    reg = <0x7>;
    label = "lan15";
    phy-handle = <&switch1phy7>;
   };

   port@8 {
    reg = <0x8>;
    label = "lan16";
    phy-handle = <&switch1phy8>;
   };

   switch1port9: port@9 {
    reg = <0x9>;
    label = "dsa";
    phy-mode = "2500base-x";
    managed = "in-band-status";
    link = <&switch0port10>;
   };

   switch1port10: port@a {
    reg = <0xa>;
    label = "dsa";
    phy-mode = "2500base-x";
    managed = "in-band-status";
    link = <&switch2port9>;
    status = "disabled";
   };

   port-sfp@a {
    reg = <0xa>;
    label = "sfp";
    sfp = <&sfp>;
    phy-mode = "sgmii";
    managed = "in-band-status";
    status = "disabled";
   };
  };
 };

 switch1@2 {
  compatible = "marvell,mv88e6085";
  reg = <0x2>;
  dsa,member = <0 1>;
  interrupt-parent = <&moxtet>;
  interrupts = <12>;
  status = "disabled";

  mdio {
   #address-cells = <1>;
   #size-cells = <0>;

   switch1phy1_topaz: switch1phy1@11 {
    reg = <0x11>;
   };

   switch1phy2_topaz: switch1phy2@12 {
    reg = <0x12>;
   };

   switch1phy3_topaz: switch1phy3@13 {
    reg = <0x13>;
   };

   switch1phy4_topaz: switch1phy4@14 {
    reg = <0x14>;
   };
  };

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@1 {
    reg = <0x1>;
    label = "lan9";
    phy-handle = <&switch1phy1_topaz>;
   };

   port@2 {
    reg = <0x2>;
    label = "lan10";
    phy-handle = <&switch1phy2_topaz>;
   };

   port@3 {
    reg = <0x3>;
    label = "lan11";
    phy-handle = <&switch1phy3_topaz>;
   };

   port@4 {
    reg = <0x4>;
    label = "lan12";
    phy-handle = <&switch1phy4_topaz>;
   };

   port@5 {
    reg = <0x5>;
    label = "dsa";
    phy-mode = "2500base-x";
    managed = "in-band-status";
    link = <&switch0port10>;
   };
  };
 };

 switch2@12 {
  compatible = "marvell,mv88e6190";
  reg = <0x12>;
  dsa,member = <0 2>;
  interrupt-parent = <&moxtet>;
  interrupts = <(8 + (2))>;
  status = "disabled";

  mdio {
   #address-cells = <1>;
   #size-cells = <0>;

   switch2phy1: switch2phy1@1 {
    reg = <0x1>;
   };

   switch2phy2: switch2phy2@2 {
    reg = <0x2>;
   };

   switch2phy3: switch2phy3@3 {
    reg = <0x3>;
   };

   switch2phy4: switch2phy4@4 {
    reg = <0x4>;
   };

   switch2phy5: switch2phy5@5 {
    reg = <0x5>;
   };

   switch2phy6: switch2phy6@6 {
    reg = <0x6>;
   };

   switch2phy7: switch2phy7@7 {
    reg = <0x7>;
   };

   switch2phy8: switch2phy8@8 {
    reg = <0x8>;
   };
  };

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@1 {
    reg = <0x1>;
    label = "lan17";
    phy-handle = <&switch2phy1>;
   };

   port@2 {
    reg = <0x2>;
    label = "lan18";
    phy-handle = <&switch2phy2>;
   };

   port@3 {
    reg = <0x3>;
    label = "lan19";
    phy-handle = <&switch2phy3>;
   };

   port@4 {
    reg = <0x4>;
    label = "lan20";
    phy-handle = <&switch2phy4>;
   };

   port@5 {
    reg = <0x5>;
    label = "lan21";
    phy-handle = <&switch2phy5>;
   };

   port@6 {
    reg = <0x6>;
    label = "lan22";
    phy-handle = <&switch2phy6>;
   };

   port@7 {
    reg = <0x7>;
    label = "lan23";
    phy-handle = <&switch2phy7>;
   };

   port@8 {
    reg = <0x8>;
    label = "lan24";
    phy-handle = <&switch2phy8>;
   };

   switch2port9: port@9 {
    reg = <0x9>;
    label = "dsa";
    phy-mode = "2500base-x";
    managed = "in-band-status";
    link = <&switch1port10 &switch0port10>;
   };

   port-sfp@a {
    reg = <0xa>;
    label = "sfp";
    sfp = <&sfp>;
    phy-mode = "sgmii";
    managed = "in-band-status";
    status = "disabled";
   };
  };
 };

 switch2@2 {
  compatible = "marvell,mv88e6085";
  reg = <0x2>;
  dsa,member = <0 2>;
  interrupt-parent = <&moxtet>;
  interrupts = <12>;
  status = "disabled";

  mdio {
   #address-cells = <1>;
   #size-cells = <0>;

   switch2phy1_topaz: switch2phy1@11 {
    reg = <0x11>;
   };

   switch2phy2_topaz: switch2phy2@12 {
    reg = <0x12>;
   };

   switch2phy3_topaz: switch2phy3@13 {
    reg = <0x13>;
   };

   switch2phy4_topaz: switch2phy4@14 {
    reg = <0x14>;
   };
  };

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@1 {
    reg = <0x1>;
    label = "lan17";
    phy-handle = <&switch2phy1_topaz>;
   };

   port@2 {
    reg = <0x2>;
    label = "lan18";
    phy-handle = <&switch2phy2_topaz>;
   };

   port@3 {
    reg = <0x3>;
    label = "lan19";
    phy-handle = <&switch2phy3_topaz>;
   };

   port@4 {
    reg = <0x4>;
    label = "lan20";
    phy-handle = <&switch2phy4_topaz>;
   };

   port@5 {
    reg = <0x5>;
    label = "dsa";
    phy-mode = "2500base-x";
    managed = "in-band-status";
    link = <&switch1port10 &switch0port10>;
   };
  };
 };
};
