From 8b003661910000f6d81c0b216808f03806f6a60c Mon Sep 17 00:00:00 2001
From: Guoqing Jiang <Guoqing.Jiang@windriver.com>
Date: Tue, 15 Jan 2013 10:09:41 +0800
Subject: [PATCH 13/23] fsl_imx53: add scc, sahara and usb macro definitions

Refer to vendor-drop package, L2.6.35_11.09.01_ER_source.tar.gz

Add scc, sahara and usb macro definitions for mx53.

Signed-off-by: Guoqing Jiang <Guoqing.Jiang@windriver.com>
---
 arch/arm/plat-mxc/include/mach/mx53.h |   14 ++++++++++++++
 1 file changed, 14 insertions(+)

diff --git a/arch/arm/plat-mxc/include/mach/mx53.h b/arch/arm/plat-mxc/include/mach/mx53.h
index a37e8c3..24f50cf 100644
--- a/arch/arm/plat-mxc/include/mach/mx53.h
+++ b/arch/arm/plat-mxc/include/mach/mx53.h
@@ -1,6 +1,13 @@
 #ifndef __MACH_MX53_H__
 #define __MACH_MX53_H__
 
+/*!
+ * Register an interrupt handler for the SMN as well as the SCC.  In some
+ * implementations, the SMN is not connected at all, and in others, it is
+ * on the same interrupt line as the SCM. Comment this line out accordingly
+ */
+#define USE_SMN_INTERRUPT
+
 /*
  * IROM
  */
@@ -28,6 +35,7 @@
 #define MX53_IRAM_BASE_ADDR	0xF8000000	/* internal ram */
 #define MX53_IRAM_PARTITIONS	16
 #define MX53_IRAM_SIZE		(MX53_IRAM_PARTITIONS * SZ_8K)	/* 128KB */
+#define MX53_SCC_RAM_BASE_ADDR	0x07000000
 
 /*
  * Graphics Memory of GPU
@@ -101,6 +109,7 @@
 #define MX53_I2C3_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x000EC000)
 #define MX53_UART4_BASE_ADDR	(MX53_AIPS1_BASE_ADDR + 0x000F0000)
 
+#define MX53_USB_H1_BASE_ADDR	(MX53_OTG_BASE_ADDR + 0x200)
 /*
  * AIPS 2
  */
@@ -143,6 +152,8 @@
 #define MX53_SAHARA_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000F8000)
 #define MX53_PTP_BASE_ADDR	(MX53_AIPS2_BASE_ADDR + 0x000FC000)
 
+#define SAHARA_BASE_ADDR	MX53_SAHARA_BASE_ADDR
+#define IIM_BASE_ADDR		MX53_IIM_BASE_ADDR
 /*
  * Memory regions and CS
  */
@@ -249,10 +260,13 @@
 #define MX53_INT_USB_H3	17
 #define MX53_INT_USB_OTG	18
 #define MX53_INT_SAHARA_H0	19
+#define MXC_INT_SAHARA_H0	MX53_INT_SAHARA_H0
 #define MX53_INT_SAHARA_H1	20
 #define MX53_INT_SCC_SMN	21
+#define MXC_INT_SCC_SMN		MX53_INT_SCC_SMN
 #define MX53_INT_SCC_STZ	22
 #define MX53_INT_SCC_SCM	23
+#define MXC_INT_SCC_SCM		MX53_INT_SCC_SCM
 #define MX53_INT_SRTC_NTZ	24
 #define MX53_INT_SRTC_TZ	25
 #define MX53_INT_RTIC	26
-- 
1.7.9.7

