// Seed: 3642992105
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_2,
      id_2,
      id_2,
      id_3,
      id_5,
      id_5,
      id_2,
      id_6,
      id_6,
      id_2,
      id_2,
      id_2,
      id_5,
      id_5,
      id_6,
      id_5,
      id_6,
      id_5
  );
  inout wire id_2;
  input wire id_1;
  final $clog2(19);
  ;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  bit id_2;
  always @(-1'b0) begin : LABEL_0
    id_2 = 1;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_7;
endmodule
