// Seed: 1829996522
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output wire id_2,
    output supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    output tri id_6
);
  assign id_4 = -1'b0 - 1;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output wor id_2,
    input uwire id_3,
    id_18,
    input tri0 id_4,
    input tri id_5,
    input wor id_6,
    output tri id_7,
    output wand id_8,
    input logic id_9,
    input logic id_10,
    output tri0 id_11,
    output wand id_12,
    input tri1 id_13,
    output wand id_14,
    output logic id_15,
    input supply1 id_16
);
  uwire id_19, id_20;
  final id_7 = id_3;
  always begin : LABEL_0
    id_15 <= id_9;
  end
  wire id_21, id_22, id_23;
  assign id_20 = id_3;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_2,
      id_12,
      id_11,
      id_0,
      id_14
  );
  localparam id_24 = -1'd0;
  wire id_25;
  wire id_26;
  wire id_27;
endmodule
