<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="79" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="372" />
   <clocksource preferredWidth="371" />
   <frequency preferredWidth="354" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/University Program,Library/University Program/Memory,Project,Library/University Program/Communications,Library/Qsys Interconnect,Library/University Program/Generic IO,Library/University Program/Bridges,Library" />
 <window width="1887" height="1121" x="0" y="0" />
 <hdlexample language="VERILOG" />
 <generation simulation="VERILOG" />
</preferences>
