Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Aug 10 10:43:57 2025
| Host         : ASTROFRANK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_lab8_control_sets_placed.rpt
| Design       : top_lab8
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             118 |           33 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+------------------------+------------------+------------------+----------------+--------------+
|  clk_1k_BUFG         | u_fsm/slot_reg[1]_1[0] | BTNC_IBUF        |                5 |              8 |         1.60 |
|  clk_1k_BUFG         | u_fsm/pulse_reg[0]     | BTNC_IBUF        |                2 |              8 |         4.00 |
|  clk_1k_BUFG         | u_fsm/slot_reg[1]_0[0] | BTNC_IBUF        |                2 |              8 |         4.00 |
|  clk_1k_BUFG         | u_fsm/E[0]             | BTNC_IBUF        |                1 |              8 |         8.00 |
|  clk_1k_BUFG         |                        | BTNC_IBUF        |                3 |             12 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                        | BTNC_IBUF        |               11 |             30 |         2.73 |
|  clk_BUFG            |                        | BTNC_IBUF        |               19 |             76 |         4.00 |
+----------------------+------------------------+------------------+------------------+----------------+--------------+


