Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Nov 23 22:51:53 2024
| Host         : AB-UB24Vivado running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  7           
HPDR-2     Warning   Port pin INOUT inconsistency      3           
TIMING-18  Warning   Missing input or output delay     46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.452        0.000                      0                54520        0.014        0.000                      0                54520        2.069        0.000                       0                 22564  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
adc_dco_i                  {0.000 4.069}        8.138           122.880         
  clk_out1_system_pll_0_0  {0.000 4.069}        8.138           122.880         
  clkfbout_system_pll_0_0  {0.000 4.069}        8.138           122.880         
clk_fpga_0                 {0.000 5.000}        10.000          100.000         
clk_i                      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_dco_i                                                                                                                                                                    2.069        0.000                       0                     1  
  clk_out1_system_pll_0_0        0.452        0.000                      0                54334        0.014        0.000                      0                54334        2.819        0.000                       0                 22454  
  clkfbout_system_pll_0_0                                                                                                                                                    5.983        0.000                       0                     3  
clk_fpga_0                       4.413        0.000                      0                  186        0.093        0.000                      0                  186        4.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock               
----------               ----------               --------               
(none)                   clk_fpga_0                                        
(none)                   clk_out1_system_pll_0_0                           
(none)                   clkfbout_system_pll_0_0                           
(none)                                            clk_out1_system_pll_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_dco_i
  To Clock:  adc_dco_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_dco_i
Waveform(ns):       { 0.000 4.069 }
Period(ns):         8.138
Sources:            { adc_dco_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.138       6.889      PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.138       44.495     PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.069       2.069      PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.069       2.069      PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.069       2.069      PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.069       2.069      PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.819ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_system_pll_0_0 rise@8.138ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.097ns  (logic 0.456ns (6.425%)  route 6.641ns (93.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 5.426 - 8.138 ) 
    Source Clock Delay      (SCD):    -3.081ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.637    -3.081    <hidden>
    SLICE_X45Y71         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDSE (Prop_fdse_C_Q)         0.456    -2.625 r  <hidden>
                         net (fo=1015, routed)        6.641     4.016    <hidden>
    SLICE_X64Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.138     8.138 r  
    M19                                               0.000     8.138 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     8.138    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     8.926 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.107    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.075 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.795    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.886 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.540     5.426    <hidden>
    SLICE_X64Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.452     4.974    
                         clock uncertainty           -0.077     4.897    
    SLICE_X64Y91         FDRE (Setup_fdre_C_R)       -0.429     4.468    <hidden>
  -------------------------------------------------------------------
                         required time                          4.468    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_system_pll_0_0 rise@8.138ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.097ns  (logic 0.456ns (6.425%)  route 6.641ns (93.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 5.426 - 8.138 ) 
    Source Clock Delay      (SCD):    -3.081ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.637    -3.081    <hidden>
    SLICE_X45Y71         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDSE (Prop_fdse_C_Q)         0.456    -2.625 r  <hidden>
                         net (fo=1015, routed)        6.641     4.016    <hidden>
    SLICE_X64Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.138     8.138 r  
    M19                                               0.000     8.138 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     8.138    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     8.926 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.107    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.075 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.795    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.886 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.540     5.426    <hidden>
    SLICE_X64Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.452     4.974    
                         clock uncertainty           -0.077     4.897    
    SLICE_X64Y91         FDRE (Setup_fdre_C_R)       -0.429     4.468    <hidden>
  -------------------------------------------------------------------
                         required time                          4.468    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_system_pll_0_0 rise@8.138ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 0.456ns (6.287%)  route 6.797ns (93.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.406ns = ( 5.732 - 8.138 ) 
    Source Clock Delay      (SCD):    -2.934ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.784    -2.934    <hidden>
    SLICE_X93Y99         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y99         FDSE (Prop_fdse_C_Q)         0.456    -2.478 r  <hidden>
                         net (fo=1130, routed)        6.797     4.320    <hidden>
    SLICE_X107Y128       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.138     8.138 r  
    M19                                               0.000     8.138 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     8.138    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     8.926 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.107    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.075 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.795    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.886 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.845     5.732    <hidden>
    SLICE_X107Y128       FDRE                                         r  <hidden>
                         clock pessimism             -0.452     5.279    
                         clock uncertainty           -0.077     5.202    
    SLICE_X107Y128       FDRE (Setup_fdre_C_R)       -0.429     4.773    <hidden>
  -------------------------------------------------------------------
                         required time                          4.773    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_system_pll_0_0 rise@8.138ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 0.456ns (6.429%)  route 6.636ns (93.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 5.426 - 8.138 ) 
    Source Clock Delay      (SCD):    -3.081ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.637    -3.081    <hidden>
    SLICE_X45Y71         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDSE (Prop_fdse_C_Q)         0.456    -2.625 r  <hidden>
                         net (fo=1015, routed)        6.636     4.012    <hidden>
    SLICE_X65Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.138     8.138 r  
    M19                                               0.000     8.138 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     8.138    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     8.926 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.107    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.075 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.795    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.886 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.540     5.426    <hidden>
    SLICE_X65Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.452     4.974    
                         clock uncertainty           -0.077     4.897    
    SLICE_X65Y91         FDRE (Setup_fdre_C_R)       -0.429     4.468    <hidden>
  -------------------------------------------------------------------
                         required time                          4.468    
                         arrival time                          -4.012    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_system_pll_0_0 rise@8.138ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 0.456ns (6.429%)  route 6.636ns (93.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 5.426 - 8.138 ) 
    Source Clock Delay      (SCD):    -3.081ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.637    -3.081    <hidden>
    SLICE_X45Y71         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDSE (Prop_fdse_C_Q)         0.456    -2.625 r  <hidden>
                         net (fo=1015, routed)        6.636     4.012    <hidden>
    SLICE_X65Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.138     8.138 r  
    M19                                               0.000     8.138 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     8.138    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     8.926 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.107    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.075 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.795    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.886 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.540     5.426    <hidden>
    SLICE_X65Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.452     4.974    
                         clock uncertainty           -0.077     4.897    
    SLICE_X65Y91         FDRE (Setup_fdre_C_R)       -0.429     4.468    <hidden>
  -------------------------------------------------------------------
                         required time                          4.468    
                         arrival time                          -4.012    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_system_pll_0_0 rise@8.138ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 0.456ns (6.295%)  route 6.788ns (93.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.405ns = ( 5.733 - 8.138 ) 
    Source Clock Delay      (SCD):    -2.934ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.784    -2.934    <hidden>
    SLICE_X93Y99         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y99         FDSE (Prop_fdse_C_Q)         0.456    -2.478 r  <hidden>
                         net (fo=1130, routed)        6.788     4.310    <hidden>
    SLICE_X109Y129       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.138     8.138 r  
    M19                                               0.000     8.138 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     8.138    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     8.926 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.107    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.075 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.795    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.886 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.846     5.733    <hidden>
    SLICE_X109Y129       FDRE                                         r  <hidden>
                         clock pessimism             -0.452     5.280    
                         clock uncertainty           -0.077     5.203    
    SLICE_X109Y129       FDRE (Setup_fdre_C_R)       -0.429     4.774    <hidden>
  -------------------------------------------------------------------
                         required time                          4.774    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_system_pll_0_0 rise@8.138ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.679ns  (logic 3.838ns (49.980%)  route 3.841ns (50.020%))
  Logic Levels:           23  (CARRY4=22 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.718ns = ( 5.420 - 8.138 ) 
    Source Clock Delay      (SCD):    -3.010ns
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.708    -3.010    <hidden>
    SLICE_X58Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.518    -2.492 r  <hidden>
                         net (fo=203, routed)         3.840     1.349    <hidden>
    SLICE_X58Y40         LUT3 (Prop_lut3_I2_O)        0.124     1.473 r  <hidden>
                         net (fo=1, routed)           0.000     1.473    <hidden>
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.006 r  <hidden>
                         net (fo=1, routed)           0.000     2.006    <hidden>
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.123 r  <hidden>
                         net (fo=1, routed)           0.000     2.123    <hidden>
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.240 r  <hidden>
                         net (fo=1, routed)           0.000     2.240    <hidden>
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.357 r  <hidden>
                         net (fo=1, routed)           0.000     2.357    <hidden>
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.474 r  <hidden>
                         net (fo=1, routed)           0.000     2.474    <hidden>
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.591 r  <hidden>
                         net (fo=1, routed)           0.000     2.591    <hidden>
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.708 r  <hidden>
                         net (fo=1, routed)           0.000     2.708    <hidden>
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.825 r  <hidden>
                         net (fo=1, routed)           0.000     2.825    <hidden>
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.942 r  <hidden>
                         net (fo=1, routed)           0.000     2.942    <hidden>
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.059 r  <hidden>
                         net (fo=1, routed)           0.001     3.059    <hidden>
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.176 r  <hidden>
                         net (fo=1, routed)           0.000     3.176    <hidden>
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.293 r  <hidden>
                         net (fo=1, routed)           0.000     3.293    <hidden>
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.410 r  <hidden>
                         net (fo=1, routed)           0.000     3.410    <hidden>
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.527 r  <hidden>
                         net (fo=1, routed)           0.000     3.527    <hidden>
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.644 r  <hidden>
                         net (fo=1, routed)           0.000     3.644    <hidden>
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.761 r  <hidden>
                         net (fo=1, routed)           0.000     3.761    <hidden>
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.878 r  <hidden>
                         net (fo=1, routed)           0.000     3.878    <hidden>
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.995 r  <hidden>
                         net (fo=1, routed)           0.000     3.995    <hidden>
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.112 r  <hidden>
                         net (fo=1, routed)           0.000     4.112    <hidden>
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.229 r  <hidden>
                         net (fo=1, routed)           0.000     4.229    <hidden>
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.346 r  <hidden>
                         net (fo=1, routed)           0.000     4.346    <hidden>
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.669 r  <hidden>
                         net (fo=1, routed)           0.000     4.669    <hidden>
    SLICE_X58Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.138     8.138 r  
    M19                                               0.000     8.138 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     8.138    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     8.926 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.107    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.075 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.795    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.886 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.534     5.420    <hidden>
    SLICE_X58Y61         FDRE                                         r  <hidden>
                         clock pessimism             -0.316     5.104    
                         clock uncertainty           -0.077     5.027    
    SLICE_X58Y61         FDRE (Setup_fdre_C_D)        0.109     5.136    <hidden>
  -------------------------------------------------------------------
                         required time                          5.136    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_system_pll_0_0 rise@8.138ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 0.456ns (6.388%)  route 6.682ns (93.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.409ns = ( 5.729 - 8.138 ) 
    Source Clock Delay      (SCD):    -2.934ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.784    -2.934    <hidden>
    SLICE_X93Y99         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y99         FDSE (Prop_fdse_C_Q)         0.456    -2.478 r  <hidden>
                         net (fo=1130, routed)        6.682     4.204    <hidden>
    SLICE_X108Y126       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.138     8.138 r  
    M19                                               0.000     8.138 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     8.138    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     8.926 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.107    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.075 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.795    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.886 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.842     5.729    <hidden>
    SLICE_X108Y126       FDRE                                         r  <hidden>
                         clock pessimism             -0.452     5.276    
                         clock uncertainty           -0.077     5.199    
    SLICE_X108Y126       FDRE (Setup_fdre_C_R)       -0.524     4.675    <hidden>
  -------------------------------------------------------------------
                         required time                          4.675    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_system_pll_0_0 rise@8.138ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 0.456ns (6.388%)  route 6.682ns (93.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.409ns = ( 5.729 - 8.138 ) 
    Source Clock Delay      (SCD):    -2.934ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.784    -2.934    <hidden>
    SLICE_X93Y99         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y99         FDSE (Prop_fdse_C_Q)         0.456    -2.478 r  <hidden>
                         net (fo=1130, routed)        6.682     4.204    <hidden>
    SLICE_X108Y126       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.138     8.138 r  
    M19                                               0.000     8.138 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     8.138    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     8.926 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.107    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.075 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.795    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.886 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.842     5.729    <hidden>
    SLICE_X108Y126       FDRE                                         r  <hidden>
                         clock pessimism             -0.452     5.276    
                         clock uncertainty           -0.077     5.199    
    SLICE_X108Y126       FDRE (Setup_fdre_C_R)       -0.524     4.675    <hidden>
  -------------------------------------------------------------------
                         required time                          4.675    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_system_pll_0_0 rise@8.138ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 0.456ns (6.388%)  route 6.682ns (93.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.409ns = ( 5.729 - 8.138 ) 
    Source Clock Delay      (SCD):    -2.934ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.784    -2.934    <hidden>
    SLICE_X93Y99         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y99         FDSE (Prop_fdse_C_Q)         0.456    -2.478 r  <hidden>
                         net (fo=1130, routed)        6.682     4.204    <hidden>
    SLICE_X108Y126       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.138     8.138 r  
    M19                                               0.000     8.138 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     8.138    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     8.926 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.107    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.075 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.795    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.886 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.842     5.729    <hidden>
    SLICE_X108Y126       FDRE                                         r  <hidden>
                         clock pessimism             -0.452     5.276    
                         clock uncertainty           -0.077     5.199    
    SLICE_X108Y126       FDRE (Setup_fdre_C_R)       -0.524     4.675    <hidden>
  -------------------------------------------------------------------
                         required time                          4.675    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  0.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.645%)  route 0.206ns (59.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.479ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.591    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.816 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.272    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.246 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.545    -0.701    <hidden>
    SLICE_X49Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.560 r  <hidden>
                         net (fo=1, routed)           0.206    -0.354    <hidden>
    SLICE_X51Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.820    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.907 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.315    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.286 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.807    -0.479    <hidden>
    SLICE_X51Y72         FDRE                                         r  <hidden>
                         clock pessimism              0.035    -0.444    
    SLICE_X51Y72         FDRE (Hold_fdre_C_D)         0.076    -0.368    <hidden>
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 system_i/trx_0/rx_0/lfsr_0/inst/int_lfsr_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            system_i/trx_0/rx_0/lfsr_0/inst/int_lfsr_reg_reg[46]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.497%)  route 0.174ns (51.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.435ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.591    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.816 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.272    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.246 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.577    -0.669    system_i/trx_0/rx_0/lfsr_0/inst/aclk
    SLICE_X54Y50         FDRE                                         r  system_i/trx_0/rx_0/lfsr_0/inst/int_lfsr_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.505 r  system_i/trx_0/rx_0/lfsr_0/inst/int_lfsr_reg_reg[45]/Q
                         net (fo=1, routed)           0.174    -0.331    system_i/trx_0/rx_0/lfsr_0/inst/int_lfsr_reg_reg_n_0_[45]
    SLICE_X55Y49         FDSE                                         r  system_i/trx_0/rx_0/lfsr_0/inst/int_lfsr_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.820    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.907 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.315    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.286 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.851    -0.435    system_i/trx_0/rx_0/lfsr_0/inst/aclk
    SLICE_X55Y49         FDSE                                         r  system_i/trx_0/rx_0/lfsr_0/inst/int_lfsr_reg_reg[46]/C
                         clock pessimism              0.040    -0.395    
    SLICE_X55Y49         FDSE (Hold_fdse_C_D)         0.046    -0.349    system_i/trx_0/rx_0/lfsr_0/inst/int_lfsr_reg_reg[46]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.591    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.816 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.272    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.246 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.681    -0.565    <hidden>
    SLICE_X90Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y118        FDRE (Prop_fdre_C_Q)         0.148    -0.417 r  <hidden>
                         net (fo=1, routed)           0.170    -0.247    <hidden>
    RAMB18_X4Y46         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.820    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.907 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.315    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.286 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.995    -0.290    <hidden>
    RAMB18_X4Y46         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.508    
    RAMB18_X4Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.243    -0.265    <hidden>
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.859%)  route 0.213ns (60.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.591    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.816 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.272    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.246 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.555    -0.691    <hidden>
    SLICE_X48Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.550 r  <hidden>
                         net (fo=2, routed)           0.213    -0.337    <hidden>
    SLICE_X53Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.820    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.907 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.315    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.286 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.820    -0.466    <hidden>
    SLICE_X53Y94         FDRE                                         r  <hidden>
                         clock pessimism              0.035    -0.431    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.075    -0.356    <hidden>
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.280%)  route 0.172ns (53.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.591    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.816 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.272    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.246 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.684    -0.562    <hidden>
    SLICE_X90Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y114        FDRE (Prop_fdre_C_Q)         0.148    -0.414 r  <hidden>
                         net (fo=1, routed)           0.172    -0.242    <hidden>
    RAMB18_X4Y45         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.820    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.907 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.315    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.286 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.999    -0.286    <hidden>
    RAMB18_X4Y45         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.504    
    RAMB18_X4Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.261    <hidden>
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.376%)  route 0.171ns (53.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.591    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.816 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.272    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.246 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.680    -0.566    <hidden>
    SLICE_X90Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y119        FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  <hidden>
                         net (fo=1, routed)           0.171    -0.247    <hidden>
    RAMB18_X4Y47         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.820    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.907 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.315    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.286 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.995    -0.290    <hidden>
    RAMB18_X4Y47         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.508    
    RAMB18_X4Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.242    -0.266    <hidden>
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.376%)  route 0.171ns (53.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.591    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.816 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.272    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.246 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.688    -0.558    <hidden>
    SLICE_X90Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y106        FDRE (Prop_fdre_C_Q)         0.148    -0.410 r  <hidden>
                         net (fo=1, routed)           0.171    -0.239    <hidden>
    RAMB18_X4Y42         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.820    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.907 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.315    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.286 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.003    -0.282    <hidden>
    RAMB18_X4Y42         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.500    
    RAMB18_X4Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.258    <hidden>
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.367ns (72.559%)  route 0.139ns (27.441%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.591    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.816 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.272    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.246 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.636    -0.610    <hidden>
    SLICE_X109Y98        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  <hidden>
                         net (fo=2, routed)           0.138    -0.331    <hidden>
    SLICE_X108Y98        LUT2 (Prop_lut2_I1_O)        0.049    -0.282 r  <hidden>
                         net (fo=1, routed)           0.000    -0.282    <hidden>
    SLICE_X108Y98        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.198 r  <hidden>
                         net (fo=1, routed)           0.000    -0.198    <hidden>
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.158 r  <hidden>
                         net (fo=1, routed)           0.001    -0.157    <hidden>
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.104 r  <hidden>
                         net (fo=1, routed)           0.000    -0.104    <hidden>
    SLICE_X108Y100       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.820    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.907 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.315    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.286 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.992    -0.294    <hidden>
    SLICE_X108Y100       FDRE                                         r  <hidden>
                         clock pessimism              0.035    -0.259    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.134    -0.125    <hidden>
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.644%)  route 0.215ns (60.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.591    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.816 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.272    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.246 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.637    -0.609    <hidden>
    SLICE_X49Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  <hidden>
                         net (fo=1, routed)           0.215    -0.253    <hidden>
    SLICE_X51Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.820    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.907 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.315    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.286 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.905    -0.381    <hidden>
    SLICE_X51Y107        FDRE                                         r  <hidden>
                         clock pessimism              0.031    -0.349    
    SLICE_X51Y107        FDRE (Hold_fdre_C_D)         0.075    -0.274    <hidden>
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.413%)  route 0.208ns (59.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.591    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.816 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.272    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.246 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.637    -0.609    <hidden>
    SLICE_X49Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  <hidden>
                         net (fo=1, routed)           0.208    -0.260    <hidden>
    SLICE_X50Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.820    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.907 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.315    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.286 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.906    -0.380    <hidden>
    SLICE_X50Y106        FDRE                                         r  <hidden>
                         clock pessimism              0.031    -0.348    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)         0.064    -0.284    <hidden>
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_pll_0_0
Waveform(ns):       { 0.000 4.069 }
Period(ns):         8.138
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X2Y15    system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X2Y15    system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X2Y13    system_i/fifo_1/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X2Y13    system_i/fifo_1/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB18_X1Y8     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X1Y6     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X1Y6     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X2Y7     system_i/trx_0/rx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X2Y7     system_i/trx_0/rx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X2Y11    system_i/trx_0/rx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.138       151.862    PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.069       2.819      SLICE_X104Y45   <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.069       2.819      SLICE_X104Y45   <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.069       2.819      SLICE_X104Y45   <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.069       2.819      SLICE_X104Y45   <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.069       2.819      SLICE_X104Y45   <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.069       2.819      SLICE_X104Y45   <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.069       2.819      SLICE_X104Y45   <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.069       2.819      SLICE_X104Y45   <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.069       2.819      SLICE_X104Y45   <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.069       2.819      SLICE_X104Y45   <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.069       2.819      SLICE_X104Y45   <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.069       2.819      SLICE_X104Y45   <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.069       2.819      SLICE_X104Y45   <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.069       2.819      SLICE_X104Y45   <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.069       2.819      SLICE_X104Y45   <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.069       2.819      SLICE_X104Y45   <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.069       2.819      SLICE_X104Y45   <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.069       2.819      SLICE_X104Y45   <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.069       2.819      SLICE_X104Y45   <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.069       2.819      SLICE_X104Y45   <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_pll_0_0
  To Clock:  clkfbout_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.983ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_pll_0_0
Waveform(ns):       { 0.000 4.069 }
Period(ns):         8.138
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.138       5.983      BUFGCTRL_X0Y18  system_i/pll_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.138       6.889      PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.138       6.889      PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.138       44.495     PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.138       151.862    PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 system_i/iic_0/inst/int_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/iic_0/inst/int_data_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.354ns (27.880%)  route 3.503ns (72.120%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 12.880 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.865     3.159    system_i/iic_0/inst/aclk
    SLICE_X112Y54        FDSE                                         r  system_i/iic_0/inst/int_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDSE (Prop_fdse_C_Q)         0.518     3.677 r  system_i/iic_0/inst/int_cntr_reg_reg[2]/Q
                         net (fo=6, routed)           0.831     4.508    system_i/iic_0/inst/int_cntr_reg_reg_n_0_[2]
    SLICE_X113Y55        LUT4 (Prop_lut4_I3_O)        0.152     4.660 f  system_i/iic_0/inst/int_data_reg[31]_i_4/O
                         net (fo=2, routed)           0.849     5.509    system_i/iic_0/inst/int_data_reg[31]_i_4_n_0
    SLICE_X113Y55        LUT4 (Prop_lut4_I1_O)        0.362     5.871 f  system_i/iic_0/inst/int_data_reg[31]_i_3/O
                         net (fo=17, routed)          1.228     7.099    system_i/iic_0/inst/int_data_reg[31]_i_3_n_0
    SLICE_X111Y48        LUT2 (Prop_lut2_I1_O)        0.322     7.421 r  system_i/iic_0/inst/int_data_reg[31]_i_1/O
                         net (fo=15, routed)          0.594     8.016    system_i/iic_0/inst/p_3_out[31]
    SLICE_X109Y48        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.701    12.880    system_i/iic_0/inst/aclk
    SLICE_X109Y48        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[17]/C
                         clock pessimism              0.115    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X109Y48        FDRE (Setup_fdre_C_CE)      -0.413    12.428    system_i/iic_0/inst/int_data_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 system_i/iic_0/inst/int_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/iic_0/inst/int_data_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.354ns (27.880%)  route 3.503ns (72.120%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 12.880 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.865     3.159    system_i/iic_0/inst/aclk
    SLICE_X112Y54        FDSE                                         r  system_i/iic_0/inst/int_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDSE (Prop_fdse_C_Q)         0.518     3.677 r  system_i/iic_0/inst/int_cntr_reg_reg[2]/Q
                         net (fo=6, routed)           0.831     4.508    system_i/iic_0/inst/int_cntr_reg_reg_n_0_[2]
    SLICE_X113Y55        LUT4 (Prop_lut4_I3_O)        0.152     4.660 f  system_i/iic_0/inst/int_data_reg[31]_i_4/O
                         net (fo=2, routed)           0.849     5.509    system_i/iic_0/inst/int_data_reg[31]_i_4_n_0
    SLICE_X113Y55        LUT4 (Prop_lut4_I1_O)        0.362     5.871 f  system_i/iic_0/inst/int_data_reg[31]_i_3/O
                         net (fo=17, routed)          1.228     7.099    system_i/iic_0/inst/int_data_reg[31]_i_3_n_0
    SLICE_X111Y48        LUT2 (Prop_lut2_I1_O)        0.322     7.421 r  system_i/iic_0/inst/int_data_reg[31]_i_1/O
                         net (fo=15, routed)          0.594     8.016    system_i/iic_0/inst/p_3_out[31]
    SLICE_X109Y48        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.701    12.880    system_i/iic_0/inst/aclk
    SLICE_X109Y48        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[18]/C
                         clock pessimism              0.115    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X109Y48        FDRE (Setup_fdre_C_CE)      -0.413    12.428    system_i/iic_0/inst/int_data_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 system_i/iic_0/inst/int_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/iic_0/inst/int_data_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.354ns (27.880%)  route 3.503ns (72.120%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 12.880 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.865     3.159    system_i/iic_0/inst/aclk
    SLICE_X112Y54        FDSE                                         r  system_i/iic_0/inst/int_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDSE (Prop_fdse_C_Q)         0.518     3.677 r  system_i/iic_0/inst/int_cntr_reg_reg[2]/Q
                         net (fo=6, routed)           0.831     4.508    system_i/iic_0/inst/int_cntr_reg_reg_n_0_[2]
    SLICE_X113Y55        LUT4 (Prop_lut4_I3_O)        0.152     4.660 f  system_i/iic_0/inst/int_data_reg[31]_i_4/O
                         net (fo=2, routed)           0.849     5.509    system_i/iic_0/inst/int_data_reg[31]_i_4_n_0
    SLICE_X113Y55        LUT4 (Prop_lut4_I1_O)        0.362     5.871 f  system_i/iic_0/inst/int_data_reg[31]_i_3/O
                         net (fo=17, routed)          1.228     7.099    system_i/iic_0/inst/int_data_reg[31]_i_3_n_0
    SLICE_X111Y48        LUT2 (Prop_lut2_I1_O)        0.322     7.421 r  system_i/iic_0/inst/int_data_reg[31]_i_1/O
                         net (fo=15, routed)          0.594     8.016    system_i/iic_0/inst/p_3_out[31]
    SLICE_X109Y48        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.701    12.880    system_i/iic_0/inst/aclk
    SLICE_X109Y48        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[19]/C
                         clock pessimism              0.115    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X109Y48        FDRE (Setup_fdre_C_CE)      -0.413    12.428    system_i/iic_0/inst/int_data_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 system_i/iic_0/inst/int_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/iic_0/inst/int_data_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.354ns (27.880%)  route 3.503ns (72.120%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 12.880 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.865     3.159    system_i/iic_0/inst/aclk
    SLICE_X112Y54        FDSE                                         r  system_i/iic_0/inst/int_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDSE (Prop_fdse_C_Q)         0.518     3.677 r  system_i/iic_0/inst/int_cntr_reg_reg[2]/Q
                         net (fo=6, routed)           0.831     4.508    system_i/iic_0/inst/int_cntr_reg_reg_n_0_[2]
    SLICE_X113Y55        LUT4 (Prop_lut4_I3_O)        0.152     4.660 f  system_i/iic_0/inst/int_data_reg[31]_i_4/O
                         net (fo=2, routed)           0.849     5.509    system_i/iic_0/inst/int_data_reg[31]_i_4_n_0
    SLICE_X113Y55        LUT4 (Prop_lut4_I1_O)        0.362     5.871 f  system_i/iic_0/inst/int_data_reg[31]_i_3/O
                         net (fo=17, routed)          1.228     7.099    system_i/iic_0/inst/int_data_reg[31]_i_3_n_0
    SLICE_X111Y48        LUT2 (Prop_lut2_I1_O)        0.322     7.421 r  system_i/iic_0/inst/int_data_reg[31]_i_1/O
                         net (fo=15, routed)          0.594     8.016    system_i/iic_0/inst/p_3_out[31]
    SLICE_X109Y48        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.701    12.880    system_i/iic_0/inst/aclk
    SLICE_X109Y48        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[20]/C
                         clock pessimism              0.115    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X109Y48        FDRE (Setup_fdre_C_CE)      -0.413    12.428    system_i/iic_0/inst/int_data_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 system_i/iic_0/inst/int_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/iic_0/inst/int_data_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 1.354ns (27.387%)  route 3.590ns (72.613%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.865     3.159    system_i/iic_0/inst/aclk
    SLICE_X112Y54        FDSE                                         r  system_i/iic_0/inst/int_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDSE (Prop_fdse_C_Q)         0.518     3.677 r  system_i/iic_0/inst/int_cntr_reg_reg[2]/Q
                         net (fo=6, routed)           0.831     4.508    system_i/iic_0/inst/int_cntr_reg_reg_n_0_[2]
    SLICE_X113Y55        LUT4 (Prop_lut4_I3_O)        0.152     4.660 f  system_i/iic_0/inst/int_data_reg[31]_i_4/O
                         net (fo=2, routed)           0.849     5.509    system_i/iic_0/inst/int_data_reg[31]_i_4_n_0
    SLICE_X113Y55        LUT4 (Prop_lut4_I1_O)        0.362     5.871 f  system_i/iic_0/inst/int_data_reg[31]_i_3/O
                         net (fo=17, routed)          1.228     7.099    system_i/iic_0/inst/int_data_reg[31]_i_3_n_0
    SLICE_X111Y48        LUT2 (Prop_lut2_I1_O)        0.322     7.421 r  system_i/iic_0/inst/int_data_reg[31]_i_1/O
                         net (fo=15, routed)          0.682     8.103    system_i/iic_0/inst/p_3_out[31]
    SLICE_X111Y52        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.687    12.866    system_i/iic_0/inst/aclk
    SLICE_X111Y52        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[28]/C
                         clock pessimism              0.269    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X111Y52        FDRE (Setup_fdre_C_CE)      -0.413    12.568    system_i/iic_0/inst/int_data_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 system_i/iic_0/inst/int_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/iic_0/inst/int_data_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 1.354ns (27.387%)  route 3.590ns (72.613%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.865     3.159    system_i/iic_0/inst/aclk
    SLICE_X112Y54        FDSE                                         r  system_i/iic_0/inst/int_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDSE (Prop_fdse_C_Q)         0.518     3.677 r  system_i/iic_0/inst/int_cntr_reg_reg[2]/Q
                         net (fo=6, routed)           0.831     4.508    system_i/iic_0/inst/int_cntr_reg_reg_n_0_[2]
    SLICE_X113Y55        LUT4 (Prop_lut4_I3_O)        0.152     4.660 f  system_i/iic_0/inst/int_data_reg[31]_i_4/O
                         net (fo=2, routed)           0.849     5.509    system_i/iic_0/inst/int_data_reg[31]_i_4_n_0
    SLICE_X113Y55        LUT4 (Prop_lut4_I1_O)        0.362     5.871 f  system_i/iic_0/inst/int_data_reg[31]_i_3/O
                         net (fo=17, routed)          1.228     7.099    system_i/iic_0/inst/int_data_reg[31]_i_3_n_0
    SLICE_X111Y48        LUT2 (Prop_lut2_I1_O)        0.322     7.421 r  system_i/iic_0/inst/int_data_reg[31]_i_1/O
                         net (fo=15, routed)          0.682     8.103    system_i/iic_0/inst/p_3_out[31]
    SLICE_X111Y52        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.687    12.866    system_i/iic_0/inst/aclk
    SLICE_X111Y52        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[29]/C
                         clock pessimism              0.269    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X111Y52        FDRE (Setup_fdre_C_CE)      -0.413    12.568    system_i/iic_0/inst/int_data_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 system_i/iic_0/inst/int_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/iic_0/inst/int_data_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 1.354ns (27.387%)  route 3.590ns (72.613%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.865     3.159    system_i/iic_0/inst/aclk
    SLICE_X112Y54        FDSE                                         r  system_i/iic_0/inst/int_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDSE (Prop_fdse_C_Q)         0.518     3.677 r  system_i/iic_0/inst/int_cntr_reg_reg[2]/Q
                         net (fo=6, routed)           0.831     4.508    system_i/iic_0/inst/int_cntr_reg_reg_n_0_[2]
    SLICE_X113Y55        LUT4 (Prop_lut4_I3_O)        0.152     4.660 f  system_i/iic_0/inst/int_data_reg[31]_i_4/O
                         net (fo=2, routed)           0.849     5.509    system_i/iic_0/inst/int_data_reg[31]_i_4_n_0
    SLICE_X113Y55        LUT4 (Prop_lut4_I1_O)        0.362     5.871 f  system_i/iic_0/inst/int_data_reg[31]_i_3/O
                         net (fo=17, routed)          1.228     7.099    system_i/iic_0/inst/int_data_reg[31]_i_3_n_0
    SLICE_X111Y48        LUT2 (Prop_lut2_I1_O)        0.322     7.421 r  system_i/iic_0/inst/int_data_reg[31]_i_1/O
                         net (fo=15, routed)          0.682     8.103    system_i/iic_0/inst/p_3_out[31]
    SLICE_X111Y52        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.687    12.866    system_i/iic_0/inst/aclk
    SLICE_X111Y52        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[30]/C
                         clock pessimism              0.269    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X111Y52        FDRE (Setup_fdre_C_CE)      -0.413    12.568    system_i/iic_0/inst/int_data_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 system_i/iic_0/inst/int_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/iic_0/inst/int_data_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 1.354ns (27.387%)  route 3.590ns (72.613%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.865     3.159    system_i/iic_0/inst/aclk
    SLICE_X112Y54        FDSE                                         r  system_i/iic_0/inst/int_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDSE (Prop_fdse_C_Q)         0.518     3.677 r  system_i/iic_0/inst/int_cntr_reg_reg[2]/Q
                         net (fo=6, routed)           0.831     4.508    system_i/iic_0/inst/int_cntr_reg_reg_n_0_[2]
    SLICE_X113Y55        LUT4 (Prop_lut4_I3_O)        0.152     4.660 f  system_i/iic_0/inst/int_data_reg[31]_i_4/O
                         net (fo=2, routed)           0.849     5.509    system_i/iic_0/inst/int_data_reg[31]_i_4_n_0
    SLICE_X113Y55        LUT4 (Prop_lut4_I1_O)        0.362     5.871 f  system_i/iic_0/inst/int_data_reg[31]_i_3/O
                         net (fo=17, routed)          1.228     7.099    system_i/iic_0/inst/int_data_reg[31]_i_3_n_0
    SLICE_X111Y48        LUT2 (Prop_lut2_I1_O)        0.322     7.421 r  system_i/iic_0/inst/int_data_reg[31]_i_1/O
                         net (fo=15, routed)          0.682     8.103    system_i/iic_0/inst/p_3_out[31]
    SLICE_X111Y52        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.687    12.866    system_i/iic_0/inst/aclk
    SLICE_X111Y52        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[31]/C
                         clock pessimism              0.269    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X111Y52        FDRE (Setup_fdre_C_CE)      -0.413    12.568    system_i/iic_0/inst/int_data_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 system_i/iic_0/inst/int_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/iic_0/inst/int_data_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 1.354ns (28.198%)  route 3.448ns (71.802%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.865     3.159    system_i/iic_0/inst/aclk
    SLICE_X112Y54        FDSE                                         r  system_i/iic_0/inst/int_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDSE (Prop_fdse_C_Q)         0.518     3.677 r  system_i/iic_0/inst/int_cntr_reg_reg[2]/Q
                         net (fo=6, routed)           0.831     4.508    system_i/iic_0/inst/int_cntr_reg_reg_n_0_[2]
    SLICE_X113Y55        LUT4 (Prop_lut4_I3_O)        0.152     4.660 f  system_i/iic_0/inst/int_data_reg[31]_i_4/O
                         net (fo=2, routed)           0.849     5.509    system_i/iic_0/inst/int_data_reg[31]_i_4_n_0
    SLICE_X113Y55        LUT4 (Prop_lut4_I1_O)        0.362     5.871 f  system_i/iic_0/inst/int_data_reg[31]_i_3/O
                         net (fo=17, routed)          1.228     7.099    system_i/iic_0/inst/int_data_reg[31]_i_3_n_0
    SLICE_X111Y48        LUT2 (Prop_lut2_I1_O)        0.322     7.421 r  system_i/iic_0/inst/int_data_reg[31]_i_1/O
                         net (fo=15, routed)          0.540     7.961    system_i/iic_0/inst/p_3_out[31]
    SLICE_X111Y47        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.703    12.882    system_i/iic_0/inst/aclk
    SLICE_X111Y47        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[21]/C
                         clock pessimism              0.115    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X111Y47        FDRE (Setup_fdre_C_CE)      -0.413    12.430    system_i/iic_0/inst/int_data_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 system_i/iic_0/inst/int_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/iic_0/inst/int_data_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 1.354ns (28.198%)  route 3.448ns (71.802%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.865     3.159    system_i/iic_0/inst/aclk
    SLICE_X112Y54        FDSE                                         r  system_i/iic_0/inst/int_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDSE (Prop_fdse_C_Q)         0.518     3.677 r  system_i/iic_0/inst/int_cntr_reg_reg[2]/Q
                         net (fo=6, routed)           0.831     4.508    system_i/iic_0/inst/int_cntr_reg_reg_n_0_[2]
    SLICE_X113Y55        LUT4 (Prop_lut4_I3_O)        0.152     4.660 f  system_i/iic_0/inst/int_data_reg[31]_i_4/O
                         net (fo=2, routed)           0.849     5.509    system_i/iic_0/inst/int_data_reg[31]_i_4_n_0
    SLICE_X113Y55        LUT4 (Prop_lut4_I1_O)        0.362     5.871 f  system_i/iic_0/inst/int_data_reg[31]_i_3/O
                         net (fo=17, routed)          1.228     7.099    system_i/iic_0/inst/int_data_reg[31]_i_3_n_0
    SLICE_X111Y48        LUT2 (Prop_lut2_I1_O)        0.322     7.421 r  system_i/iic_0/inst/int_data_reg[31]_i_1/O
                         net (fo=15, routed)          0.540     7.961    system_i/iic_0/inst/p_3_out[31]
    SLICE_X111Y47        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.703    12.882    system_i/iic_0/inst/aclk
    SLICE_X111Y47        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[22]/C
                         clock pessimism              0.115    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X111Y47        FDRE (Setup_fdre_C_CE)      -0.413    12.430    system_i/iic_0/inst/int_data_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  4.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/iic_0/inst/int_data_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.116%)  route 0.278ns (59.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.636     0.972    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/clka
    SLICE_X109Y52        FDRE                                         r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[27]/Q
                         net (fo=1, routed)           0.278     1.390    system_i/iic_0/inst/rom_0/int_data_wire[27]
    SLICE_X111Y49        LUT3 (Prop_lut3_I0_O)        0.045     1.435 r  system_i/iic_0/inst/rom_0/int_data_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     1.435    system_i/iic_0/inst/p_3_out0_in[27]
    SLICE_X111Y49        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.914     1.280    system_i/iic_0/inst/aclk
    SLICE_X111Y49        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[27]/C
                         clock pessimism             -0.030     1.250    
    SLICE_X111Y49        FDRE (Hold_fdre_C_D)         0.092     1.342    system_i/iic_0/inst/int_data_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 system_i/iic_0/inst/int_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.625%)  route 0.324ns (58.375%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.637     0.973    system_i/iic_0/inst/aclk
    SLICE_X110Y51        FDRE                                         r  system_i/iic_0/inst/int_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y51        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  system_i/iic_0/inst/int_addr_reg_reg[0]/Q
                         net (fo=66, routed)          0.268     1.382    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/addra[0]
    SLICE_X112Y49        LUT6 (Prop_lut6_I0_O)        0.045     1.427 r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[15]_i_3/O
                         net (fo=1, routed)           0.056     1.483    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[15]_i_3_n_0
    SLICE_X112Y49        LUT6 (Prop_lut6_I1_O)        0.045     1.528 r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.528    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[15]_i_1_n_0
    SLICE_X112Y49        FDRE                                         r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.914     1.280    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/clka
    SLICE_X112Y49        FDRE                                         r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[15]/C
                         clock pessimism             -0.030     1.250    
    SLICE_X112Y49        FDRE (Hold_fdre_C_D)         0.120     1.370    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 system_i/iic_0/inst/int_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/iic_0/inst/int_data_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.849%)  route 0.363ns (66.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.642     0.978    system_i/iic_0/inst/aclk
    SLICE_X113Y45        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  system_i/iic_0/inst/int_data_reg_reg[11]/Q
                         net (fo=1, routed)           0.363     1.482    system_i/iic_0/inst/rom_0/int_data_reg_reg[31][10]
    SLICE_X112Y50        LUT3 (Prop_lut3_I2_O)        0.045     1.527 r  system_i/iic_0/inst/rom_0/int_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.527    system_i/iic_0/inst/p_3_out0_in[12]
    SLICE_X112Y50        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.909     1.275    system_i/iic_0/inst/aclk
    SLICE_X112Y50        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[12]/C
                         clock pessimism             -0.030     1.245    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.120     1.365    system_i/iic_0/inst/int_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/iic_0/inst/int_data_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.643     0.979    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/clka
    SLICE_X110Y49        FDRE                                         r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141     1.120 r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[25]/Q
                         net (fo=1, routed)           0.086     1.205    system_i/iic_0/inst/rom_0/int_data_wire[25]
    SLICE_X111Y49        LUT3 (Prop_lut3_I0_O)        0.045     1.250 r  system_i/iic_0/inst/rom_0/int_data_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     1.250    system_i/iic_0/inst/p_3_out0_in[25]
    SLICE_X111Y49        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.914     1.280    system_i/iic_0/inst/aclk
    SLICE_X111Y49        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[25]/C
                         clock pessimism             -0.288     0.992    
    SLICE_X111Y49        FDRE (Hold_fdre_C_D)         0.091     1.083    system_i/iic_0/inst/int_data_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 system_i/iic_0/inst/int_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.254ns (44.714%)  route 0.314ns (55.286%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.636     0.972    system_i/iic_0/inst/aclk
    SLICE_X108Y50        FDRE                                         r  system_i/iic_0/inst/int_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.164     1.136 f  system_i/iic_0/inst/int_addr_reg_reg[3]/Q
                         net (fo=65, routed)          0.174     1.310    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/addra[3]
    SLICE_X108Y48        LUT6 (Prop_lut6_I4_O)        0.045     1.355 r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[19]_i_2/O
                         net (fo=1, routed)           0.140     1.495    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[19]_i_2_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I0_O)        0.045     1.540 r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.540    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[19]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.913     1.279    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/clka
    SLICE_X108Y48        FDRE                                         r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[19]/C
                         clock pessimism             -0.030     1.249    
    SLICE_X108Y48        FDRE (Hold_fdre_C_D)         0.120     1.369    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 system_i/iic_0/inst/int_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.231ns (40.207%)  route 0.344ns (59.793%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.637     0.973    system_i/iic_0/inst/aclk
    SLICE_X110Y51        FDRE                                         r  system_i/iic_0/inst/int_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y51        FDRE (Prop_fdre_C_Q)         0.141     1.114 f  system_i/iic_0/inst/int_addr_reg_reg[7]/Q
                         net (fo=84, routed)          0.275     1.388    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/addra[7]
    SLICE_X110Y49        LUT6 (Prop_lut6_I2_O)        0.045     1.433 r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[26]_i_2/O
                         net (fo=2, routed)           0.069     1.502    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[26]_i_2_n_0
    SLICE_X110Y49        LUT6 (Prop_lut6_I0_O)        0.045     1.547 r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     1.547    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[26]_i_1_n_0
    SLICE_X110Y49        FDRE                                         r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.914     1.280    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/clka
    SLICE_X110Y49        FDRE                                         r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[26]/C
                         clock pessimism             -0.030     1.250    
    SLICE_X110Y49        FDRE (Hold_fdre_C_D)         0.092     1.342    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 system_i/gpio_0/inst/int_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/gpio_0/inst/int_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.038%)  route 0.133ns (38.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.633     0.969    system_i/gpio_0/inst/aclk
    SLICE_X112Y62        FDRE                                         r  system_i/gpio_0/inst/int_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  system_i/gpio_0/inst/int_cntr_reg_reg[2]/Q
                         net (fo=5, routed)           0.133     1.266    system_i/gpio_0/inst/int_cntr_reg[2]
    SLICE_X112Y61        LUT4 (Prop_lut4_I0_O)        0.045     1.311 r  system_i/gpio_0/inst/int_cntr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.311    system_i/gpio_0/inst/p_1_in[3]
    SLICE_X112Y61        FDRE                                         r  system_i/gpio_0/inst/int_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.906     1.272    system_i/gpio_0/inst/aclk
    SLICE_X112Y61        FDRE                                         r  system_i/gpio_0/inst/int_cntr_reg_reg[3]/C
                         clock pessimism             -0.286     0.986    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120     1.106    system_i/gpio_0/inst/int_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 system_i/iic_0/inst/int_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.231ns (40.137%)  route 0.345ns (59.863%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.637     0.973    system_i/iic_0/inst/aclk
    SLICE_X110Y51        FDRE                                         r  system_i/iic_0/inst/int_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y51        FDRE (Prop_fdre_C_Q)         0.141     1.114 f  system_i/iic_0/inst/int_addr_reg_reg[7]/Q
                         net (fo=84, routed)          0.275     1.388    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/addra[7]
    SLICE_X110Y49        LUT6 (Prop_lut6_I2_O)        0.045     1.433 r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[26]_i_2/O
                         net (fo=2, routed)           0.070     1.503    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[26]_i_2_n_0
    SLICE_X110Y49        LUT6 (Prop_lut6_I0_O)        0.045     1.548 r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     1.548    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[25]_i_1_n_0
    SLICE_X110Y49        FDRE                                         r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.914     1.280    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/clka
    SLICE_X110Y49        FDRE                                         r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[25]/C
                         clock pessimism             -0.030     1.250    
    SLICE_X110Y49        FDRE (Hold_fdre_C_D)         0.091     1.341    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 system_i/iic_0/inst/int_data_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/iic_0/inst/int_data_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.643     0.979    system_i/iic_0/inst/aclk
    SLICE_X111Y47        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y47        FDRE (Prop_fdre_C_Q)         0.141     1.120 r  system_i/iic_0/inst/int_data_reg_reg[23]/Q
                         net (fo=1, routed)           0.136     1.256    system_i/iic_0/inst/rom_0/int_data_reg_reg[31][20]
    SLICE_X111Y48        LUT3 (Prop_lut3_I2_O)        0.045     1.301 r  system_i/iic_0/inst/rom_0/int_data_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     1.301    system_i/iic_0/inst/p_3_out0_in[24]
    SLICE_X111Y48        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.914     1.280    system_i/iic_0/inst/aclk
    SLICE_X111Y48        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[24]/C
                         clock pessimism             -0.285     0.995    
    SLICE_X111Y48        FDRE (Hold_fdre_C_D)         0.091     1.086    system_i/iic_0/inst/int_data_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/iic_0/inst/int_data_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.011%)  route 0.145ns (40.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.637     0.973    system_i/iic_0/inst/rom_0/xpm_memory_base_inst/clka
    SLICE_X112Y51        FDRE                                         r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  system_i/iic_0/inst/rom_0/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[13]/Q
                         net (fo=1, routed)           0.145     1.282    system_i/iic_0/inst/rom_0/int_data_wire[13]
    SLICE_X112Y50        LUT3 (Prop_lut3_I0_O)        0.045     1.327 r  system_i/iic_0/inst/rom_0/int_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.327    system_i/iic_0/inst/p_3_out0_in[13]
    SLICE_X112Y50        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.909     1.275    system_i/iic_0/inst/aclk
    SLICE_X112Y50        FDRE                                         r  system_i/iic_0/inst/int_data_reg_reg[13]/C
                         clock pessimism             -0.286     0.989    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.121     1.110    system_i/iic_0/inst/int_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/ps_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y62   system_i/gpio_0/inst/int_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y62   system_i/gpio_0/inst/int_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y62   system_i/gpio_0/inst/int_cntr_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y61   system_i/gpio_0/inst/int_cntr_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y61   system_i/gpio_0/inst/int_cntr_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y61   system_i/gpio_0/inst/int_cntr_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y61   system_i/gpio_0/inst/int_cntr_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y61   system_i/gpio_0/inst/int_cntr_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y13   system_i/gpio_1/inst/int_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y62   system_i/gpio_0/inst/int_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y62   system_i/gpio_0/inst/int_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y62   system_i/gpio_0/inst/int_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y62   system_i/gpio_0/inst/int_cntr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y62   system_i/gpio_0/inst/int_cntr_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y62   system_i/gpio_0/inst/int_cntr_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y61   system_i/gpio_0/inst/int_cntr_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y61   system_i/gpio_0/inst/int_cntr_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y61   system_i/gpio_0/inst/int_cntr_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y61   system_i/gpio_0/inst/int_cntr_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y62   system_i/gpio_0/inst/int_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y62   system_i/gpio_0/inst/int_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y62   system_i/gpio_0/inst/int_cntr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y62   system_i/gpio_0/inst/int_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y62   system_i/gpio_0/inst/int_cntr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y62   system_i/gpio_0/inst/int_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y61   system_i/gpio_0/inst/int_cntr_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y61   system_i/gpio_0/inst/int_cntr_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y61   system_i/gpio_0/inst/int_cntr_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y61   system_i/gpio_0/inst/int_cntr_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/gpio_1/inst/int_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.271ns  (logic 3.509ns (48.256%)  route 3.762ns (51.744%))
  Logic Levels:           4  (LUT1=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.877     3.171    system_i/gpio_1/inst/aclk
    SLICE_X112Y13        FDRE                                         r  system_i/gpio_1/inst/int_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y13        FDRE (Prop_fdre_C_Q)         0.518     3.689 f  system_i/gpio_1/inst/int_cntr_reg_reg[1]/Q
                         net (fo=6, routed)           0.876     4.565    system_i/gpio_1/inst/int_cntr_reg[1]
    SLICE_X112Y14        LUT6 (Prop_lut6_I3_O)        0.124     4.689 r  system_i/gpio_1/inst/gpio[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.320     5.010    system_i/gpio_1/inst/gpio[1]_INST_0_i_1_n_0
    SLICE_X112Y15        LUT3 (Prop_lut3_I0_O)        0.124     5.134 f  system_i/gpio_1/inst/gpio[1]_INST_0/O
                         net (fo=2, routed)           0.480     5.614    system_i/gpio_1/gpio[1]
    SLICE_X112Y15        LUT1 (Prop_lut1_I0_O)        0.124     5.738 r  system_i/gpio_1/gpio[0]_INST_0/O
                         net (fo=9, routed)           2.086     7.823    dac_tri_io_IBUF[0]
    Y13                  OBUF (Prop_obuf_I_O)         2.619    10.442 r  dac_tri_io_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.442    dac_tri_io[0]
    Y13                                                               r  dac_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/gpio_1/inst/int_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.106ns  (logic 3.406ns (47.929%)  route 3.700ns (52.071%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.877     3.171    system_i/gpio_1/inst/aclk
    SLICE_X112Y13        FDRE                                         r  system_i/gpio_1/inst/int_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y13        FDRE (Prop_fdre_C_Q)         0.518     3.689 r  system_i/gpio_1/inst/int_cntr_reg_reg[1]/Q
                         net (fo=6, routed)           0.876     4.565    system_i/gpio_1/inst/int_cntr_reg[1]
    SLICE_X112Y14        LUT6 (Prop_lut6_I3_O)        0.124     4.689 f  system_i/gpio_1/inst/gpio[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.320     5.010    system_i/gpio_1/inst/gpio[1]_INST_0_i_1_n_0
    SLICE_X112Y15        LUT3 (Prop_lut3_I0_O)        0.124     5.134 r  system_i/gpio_1/inst/gpio[1]_INST_0/O
                         net (fo=2, routed)           2.504     7.637    dac_tri_io_IBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         2.640    10.277 r  dac_tri_io_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.277    dac_tri_io[1]
    AA22                                                              r  dac_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/gpio_0/inst/int_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdce_gpio_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.305ns  (logic 3.409ns (54.063%)  route 2.896ns (45.937%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.862     3.156    system_i/gpio_0/inst/aclk
    SLICE_X112Y61        FDRE                                         r  system_i/gpio_0/inst/int_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518     3.674 r  system_i/gpio_0/inst/int_cntr_reg_reg[4]/Q
                         net (fo=3, routed)           0.901     4.575    system_i/gpio_0/inst/int_cntr_reg[4]
    SLICE_X112Y61        LUT6 (Prop_lut6_I0_O)        0.124     4.699 f  system_i/gpio_0/inst/gpio[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.309     5.009    system_i/gpio_0/inst/gpio[0]_INST_0_i_1_n_0
    SLICE_X113Y61        LUT3 (Prop_lut3_I0_O)        0.124     5.133 r  system_i/gpio_0/inst/gpio[0]_INST_0/O
                         net (fo=2, routed)           1.686     6.818    cdce_gpio_tri_io_IBUF__0[0]
    P17                  OBUF (Prop_obuf_I_O)         2.643     9.461 r  cdce_gpio_tri_io_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.461    cdce_gpio_tri_io[0]
    P17                                                               r  cdce_gpio_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/iic_0/inst/int_scl_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdce_iic_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.920ns  (logic 3.146ns (63.952%)  route 1.773ns (36.048%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.865     3.159    system_i/iic_0/inst/aclk
    SLICE_X113Y55        FDRE                                         r  system_i/iic_0/inst/int_scl_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.456     3.615 f  system_i/iic_0/inst/int_scl_reg_reg/Q
                         net (fo=2, routed)           1.773     5.388    cdce_iic_tri_io_TRI[0]
    T17                  OBUFT (TriStatE_obuft_T_O)
                                                      2.690     8.079 r  cdce_iic_tri_io_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     8.079    cdce_iic_tri_io[0]
    T17                                                               r  cdce_iic_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/iic_0/inst/int_sda_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdce_iic_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.753ns  (logic 3.086ns (64.923%)  route 1.667ns (35.077%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         1.865     3.159    system_i/iic_0/inst/aclk
    SLICE_X113Y53        FDRE                                         r  system_i/iic_0/inst/int_sda_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDRE (Prop_fdre_C_Q)         0.456     3.615 f  system_i/iic_0/inst/int_sda_reg_reg/Q
                         net (fo=2, routed)           1.667     5.282    cdce_iic_tri_io_TRI[1]
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      2.630     7.912 r  cdce_iic_tri_io_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     7.912    cdce_iic_tri_io[1]
    R19                                                               r  cdce_iic_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/iic_0/inst/int_sda_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdce_iic_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.557ns  (logic 0.943ns (60.601%)  route 0.613ns (39.399%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.636     0.972    system_i/iic_0/inst/aclk
    SLICE_X113Y53        FDRE                                         r  system_i/iic_0/inst/int_sda_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDRE (Prop_fdre_C_Q)         0.141     1.113 f  system_i/iic_0/inst/int_sda_reg_reg/Q
                         net (fo=2, routed)           0.613     1.726    cdce_iic_tri_io_TRI[1]
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.802     2.528 r  cdce_iic_tri_io_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     2.528    cdce_iic_tri_io[1]
    R19                                                               r  cdce_iic_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/iic_0/inst/int_scl_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdce_iic_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.611ns  (logic 0.965ns (59.883%)  route 0.646ns (40.117%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.636     0.972    system_i/iic_0/inst/aclk
    SLICE_X113Y55        FDRE                                         r  system_i/iic_0/inst/int_scl_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  system_i/iic_0/inst/int_scl_reg_reg/Q
                         net (fo=2, routed)           0.646     1.759    cdce_iic_tri_io_TRI[0]
    T17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.583 r  cdce_iic_tri_io_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     2.583    cdce_iic_tri_io[0]
    T17                                                               r  cdce_iic_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/gpio_0/inst/int_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdce_gpio_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.912ns  (logic 1.345ns (70.378%)  route 0.566ns (29.622%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.634     0.970    system_i/gpio_0/inst/aclk
    SLICE_X113Y61        FDRE                                         r  system_i/gpio_0/inst/int_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  system_i/gpio_0/inst/int_cntr_reg_reg[7]/Q
                         net (fo=2, routed)           0.230     1.341    system_i/gpio_0/inst/int_cntr_reg[7]
    SLICE_X113Y61        LUT3 (Prop_lut3_I2_O)        0.045     1.386 r  system_i/gpio_0/inst/gpio[0]_INST_0/O
                         net (fo=2, routed)           0.336     1.722    cdce_gpio_tri_io_IBUF__0[0]
    P17                  OBUF (Prop_obuf_I_O)         1.159     2.881 r  cdce_gpio_tri_io_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.881    cdce_gpio_tri_io[0]
    P17                                                               r  cdce_gpio_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/gpio_1/inst/int_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.390ns (60.870%)  route 0.893ns (39.130%))
  Logic Levels:           3  (LUT1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.638     0.974    system_i/gpio_1/inst/aclk
    SLICE_X112Y15        FDRE                                         r  system_i/gpio_1/inst/int_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y15        FDRE (Prop_fdre_C_Q)         0.164     1.138 f  system_i/gpio_1/inst/int_cntr_reg_reg[7]/Q
                         net (fo=2, routed)           0.233     1.371    system_i/gpio_1/inst/int_cntr_reg[7]
    SLICE_X112Y15        LUT3 (Prop_lut3_I2_O)        0.045     1.416 f  system_i/gpio_1/inst/gpio[1]_INST_0/O
                         net (fo=2, routed)           0.136     1.552    system_i/gpio_1/gpio[1]
    SLICE_X112Y15        LUT1 (Prop_lut1_I0_O)        0.045     1.597 r  system_i/gpio_1/gpio[0]_INST_0/O
                         net (fo=9, routed)           0.524     2.121    dac_tri_io_IBUF[0]
    Y13                  OBUF (Prop_obuf_I_O)         1.136     3.257 r  dac_tri_io_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.257    dac_tri_io[0]
    Y13                                                               r  dac_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/gpio_1/inst/int_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.366ns (59.512%)  route 0.929ns (40.488%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=105, routed)         0.638     0.974    system_i/gpio_1/inst/aclk
    SLICE_X112Y15        FDRE                                         r  system_i/gpio_1/inst/int_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y15        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  system_i/gpio_1/inst/int_cntr_reg_reg[7]/Q
                         net (fo=2, routed)           0.233     1.371    system_i/gpio_1/inst/int_cntr_reg[7]
    SLICE_X112Y15        LUT3 (Prop_lut3_I2_O)        0.045     1.416 r  system_i/gpio_1/inst/gpio[1]_INST_0/O
                         net (fo=2, routed)           0.696     2.112    dac_tri_io_IBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         1.157     3.268 r  dac_tri_io_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.268    dac_tri_io[1]
    AA22                                                              r  dac_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_pll_0_0
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/spi_1/inst/int_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_spi_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.217ns  (logic 3.073ns (33.344%)  route 6.143ns (66.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.639    -3.079    system_i/spi_1/inst/aclk
    SLICE_X33Y70         FDRE                                         r  system_i/spi_1/inst/int_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.623 r  system_i/spi_1/inst/int_cntr_reg_reg[2]/Q
                         net (fo=8, routed)           6.143     3.521    dac_spi_o_OBUF[1]
    AA13                 OBUF (Prop_obuf_I_O)         2.617     6.138 r  dac_spi_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.138    dac_spi_o[1]
    AA13                                                              r  dac_spi_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/spi_1/inst/int_ssel_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_spi_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.084ns  (logic 3.083ns (33.940%)  route 6.001ns (66.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.638    -3.080    system_i/spi_1/inst/aclk
    SLICE_X33Y71         FDRE                                         r  system_i/spi_1/inst/int_ssel_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.456    -2.624 r  system_i/spi_1/inst/int_ssel_reg_reg/Q
                         net (fo=1, routed)           6.001     3.377    dac_spi_o_OBUF[2]
    AA14                 OBUF (Prop_obuf_I_O)         2.627     6.004 r  dac_spi_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.004    dac_spi_o[2]
    AA14                                                              r  dac_spi_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/spi_1/inst/int_data_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_spi_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.860ns  (logic 3.089ns (34.863%)  route 5.771ns (65.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.643    -3.075    system_i/spi_1/inst/aclk
    SLICE_X33Y67         FDRE                                         r  system_i/spi_1/inst/int_data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.456    -2.619 r  system_i/spi_1/inst/int_data_reg_reg[15]/Q
                         net (fo=1, routed)           5.771     3.152    dac_spi_o_OBUF[0]
    Y14                  OBUF (Prop_obuf_I_O)         2.633     5.785 r  dac_spi_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.785    dac_spi_o[0]
    Y14                                                               r  dac_spi_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.582ns  (logic 1.581ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.069     4.069 f  
    M19                                               0.000     4.069 f  adc_dco_i (IN)
                         net (fo=0)                   0.000     4.069    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.339     4.408 f  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.889    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727     2.162 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     2.754    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.783 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.898     3.681    system_i/dac_0/inst/aclk
    OLOGIC_X1Y22         ODDR                                         f  system_i/dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.204     3.885 r  system_i/dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     3.886    dac_clk_o_OBUF
    W16                  OBUF (Prop_obuf_I_O)         1.377     5.263 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.263    dac_clk_o
    W16                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DATA[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_data_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.559ns  (logic 1.558ns (99.936%)  route 0.001ns (0.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.069     4.069 f  
    M19                                               0.000     4.069 f  adc_dco_i (IN)
                         net (fo=0)                   0.000     4.069    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.339     4.408 f  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.889    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727     2.162 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     2.754    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.783 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.903     3.686    system_i/dac_0/inst/aclk
    OLOGIC_X1Y35         ODDR                                         f  system_i/dac_0/inst/DAC_DATA[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y35         ODDR (Prop_oddr_C_Q)         0.204     3.890 r  system_i/dac_0/inst/DAC_DATA[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.891    dac_data_o_OBUF[2]
    AB22                 OBUF (Prop_obuf_I_O)         1.354     5.245 r  dac_data_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.245    dac_data_o[2]
    AB22                                                              r  dac_data_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DATA[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_data_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.556ns  (logic 1.555ns (99.936%)  route 0.001ns (0.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.069     4.069 f  
    M19                                               0.000     4.069 f  adc_dco_i (IN)
                         net (fo=0)                   0.000     4.069    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.339     4.408 f  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.889    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727     2.162 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     2.754    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.783 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.898     3.681    system_i/dac_0/inst/aclk
    OLOGIC_X1Y28         ODDR                                         f  system_i/dac_0/inst/DAC_DATA[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         ODDR (Prop_oddr_C_Q)         0.204     3.885 r  system_i/dac_0/inst/DAC_DATA[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.886    dac_data_o_OBUF[0]
    Y19                  OBUF (Prop_obuf_I_O)         1.351     5.237 r  dac_data_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.237    dac_data_o[0]
    Y19                                                               r  dac_data_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DATA[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_data_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.547ns  (logic 1.546ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.069     4.069 f  
    M19                                               0.000     4.069 f  adc_dco_i (IN)
                         net (fo=0)                   0.000     4.069    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.339     4.408 f  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.889    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727     2.162 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     2.754    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.783 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.905     3.688    system_i/dac_0/inst/aclk
    OLOGIC_X1Y10         ODDR                                         f  system_i/dac_0/inst/DAC_DATA[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y10         ODDR (Prop_oddr_C_Q)         0.204     3.892 r  system_i/dac_0/inst/DAC_DATA[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.893    dac_data_o_OBUF[13]
    V13                  OBUF (Prop_obuf_I_O)         1.342     5.235 r  dac_data_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.235    dac_data_o[13]
    V13                                                               r  dac_data_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DATA[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_data_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.549ns  (logic 1.548ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.069     4.069 f  
    M19                                               0.000     4.069 f  adc_dco_i (IN)
                         net (fo=0)                   0.000     4.069    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.339     4.408 f  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.889    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727     2.162 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     2.754    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.783 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.899     3.682    system_i/dac_0/inst/aclk
    OLOGIC_X1Y29         ODDR                                         f  system_i/dac_0/inst/DAC_DATA[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y29         ODDR (Prop_oddr_C_Q)         0.204     3.886 r  system_i/dac_0/inst/DAC_DATA[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.887    dac_data_o_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         1.344     5.232 r  dac_data_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.232    dac_data_o[3]
    AB20                                                              r  dac_data_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DATA[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_data_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.542ns  (logic 1.541ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.069     4.069 f  
    M19                                               0.000     4.069 f  adc_dco_i (IN)
                         net (fo=0)                   0.000     4.069    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.339     4.408 f  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.889    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727     2.162 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     2.754    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.783 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.905     3.688    system_i/dac_0/inst/aclk
    OLOGIC_X1Y9          ODDR                                         f  system_i/dac_0/inst/DAC_DATA[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y9          ODDR (Prop_oddr_C_Q)         0.204     3.892 r  system_i/dac_0/inst/DAC_DATA[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.893    dac_data_o_OBUF[12]
    W13                  OBUF (Prop_obuf_I_O)         1.337     5.230 r  dac_data_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.230    dac_data_o[12]
    W13                                                               r  dac_data_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DATA[11].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_data_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.538ns  (logic 1.537ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.069     4.069 f  
    M19                                               0.000     4.069 f  adc_dco_i (IN)
                         net (fo=0)                   0.000     4.069    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.339     4.408 f  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.889    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727     2.162 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     2.754    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.783 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       0.907     3.690    system_i/dac_0/inst/aclk
    OLOGIC_X1Y2          ODDR                                         f  system_i/dac_0/inst/DAC_DATA[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          ODDR (Prop_oddr_C_Q)         0.204     3.894 r  system_i/dac_0/inst/DAC_DATA[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.895    dac_data_o_OBUF[11]
    AB14                 OBUF (Prop_obuf_I_O)         1.333     5.229 r  dac_data_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.229    dac_data_o[11]
    AB14                                                              r  dac_data_o[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DATA[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_data_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.867ns  (logic 2.866ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     0.788 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.969    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -6.063 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -4.343    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.252 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.679    -2.573    system_i/dac_0/inst/aclk
    OLOGIC_X1Y11         ODDR                                         r  system_i/dac_0/inst/DAC_DATA[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y11         ODDR (Prop_oddr_C_Q)         0.411    -2.162 r  system_i/dac_0/inst/DAC_DATA[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -2.161    dac_data_o_OBUF[8]
    V15                  OBUF (Prop_obuf_I_O)         2.455     0.294 r  dac_data_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     0.294    dac_data_o[8]
    V15                                                               r  dac_data_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DATA[4].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_data_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.884ns  (logic 2.883ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     0.788 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.969    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -6.063 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -4.343    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.252 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.668    -2.584    system_i/dac_0/inst/aclk
    OLOGIC_X1Y25         ODDR                                         r  system_i/dac_0/inst/DAC_DATA[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y25         ODDR (Prop_oddr_C_Q)         0.411    -2.173 r  system_i/dac_0/inst/DAC_DATA[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -2.172    dac_data_o_OBUF[4]
    AA18                 OBUF (Prop_obuf_I_O)         2.472     0.300 r  dac_data_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     0.300    dac_data_o[4]
    AA18                                                              r  dac_data_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DATA[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_data_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.880ns  (logic 2.879ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     0.788 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.969    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -6.063 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -4.343    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.252 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.674    -2.578    system_i/dac_0/inst/aclk
    OLOGIC_X1Y32         ODDR                                         r  system_i/dac_0/inst/DAC_DATA[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y32         ODDR (Prop_oddr_C_Q)         0.411    -2.167 r  system_i/dac_0/inst/DAC_DATA[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -2.166    dac_data_o_OBUF[7]
    Y20                  OBUF (Prop_obuf_I_O)         2.468     0.302 r  dac_data_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     0.302    dac_data_o[7]
    Y20                                                               r  dac_data_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DATA[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_data_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.881ns  (logic 2.880ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     0.788 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.969    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -6.063 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -4.343    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.252 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.674    -2.578    system_i/dac_0/inst/aclk
    OLOGIC_X1Y31         ODDR                                         r  system_i/dac_0/inst/DAC_DATA[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y31         ODDR (Prop_oddr_C_Q)         0.411    -2.167 r  system_i/dac_0/inst/DAC_DATA[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -2.166    dac_data_o_OBUF[6]
    Y21                  OBUF (Prop_obuf_I_O)         2.469     0.303 r  dac_data_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     0.303    dac_data_o[6]
    Y21                                                               r  dac_data_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DATA[1].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_data_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.887ns  (logic 2.886ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     0.788 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.969    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -6.063 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -4.343    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.252 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.668    -2.584    system_i/dac_0/inst/aclk
    OLOGIC_X1Y26         ODDR                                         r  system_i/dac_0/inst/DAC_DATA[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         ODDR (Prop_oddr_C_Q)         0.411    -2.173 r  system_i/dac_0/inst/DAC_DATA[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -2.172    dac_data_o_OBUF[1]
    Y18                  OBUF (Prop_obuf_I_O)         2.475     0.303 r  dac_data_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.303    dac_data_o[1]
    Y18                                                               r  dac_data_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DATA[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_data_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.876ns  (logic 2.875ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     0.788 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.969    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -6.063 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -4.343    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.252 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.682    -2.570    system_i/dac_0/inst/aclk
    OLOGIC_X1Y1          ODDR                                         r  system_i/dac_0/inst/DAC_DATA[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y1          ODDR (Prop_oddr_C_Q)         0.411    -2.159 r  system_i/dac_0/inst/DAC_DATA[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -2.158    dac_data_o_OBUF[10]
    AB15                 OBUF (Prop_obuf_I_O)         2.464     0.307 r  dac_data_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     0.307    dac_data_o[10]
    AB15                                                              r  dac_data_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DATA[5].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_data_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.890ns  (logic 2.889ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     0.788 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.969    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -6.063 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -4.343    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.252 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.670    -2.582    system_i/dac_0/inst/aclk
    OLOGIC_X1Y27         ODDR                                         r  system_i/dac_0/inst/DAC_DATA[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y27         ODDR (Prop_oddr_C_Q)         0.411    -2.171 r  system_i/dac_0/inst/DAC_DATA[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -2.170    dac_data_o_OBUF[5]
    AA19                 OBUF (Prop_obuf_I_O)         2.478     0.308 r  dac_data_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     0.308    dac_data_o[5]
    AA19                                                              r  dac_data_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DATA[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_data_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.882ns  (logic 2.881ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     0.788 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.969    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -6.063 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -4.343    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.252 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.679    -2.573    system_i/dac_0/inst/aclk
    OLOGIC_X1Y12         ODDR                                         r  system_i/dac_0/inst/DAC_DATA[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y12         ODDR (Prop_oddr_C_Q)         0.411    -2.162 r  system_i/dac_0/inst/DAC_DATA[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -2.161    dac_data_o_OBUF[9]
    V14                  OBUF (Prop_obuf_I_O)         2.470     0.310 r  dac_data_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     0.310    dac_data_o[9]
    V14                                                               r  dac_data_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DATA[3].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_data_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.896ns  (logic 2.895ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     0.788 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.969    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -6.063 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -4.343    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.252 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.671    -2.581    system_i/dac_0/inst/aclk
    OLOGIC_X1Y29         ODDR                                         r  system_i/dac_0/inst/DAC_DATA[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y29         ODDR (Prop_oddr_C_Q)         0.411    -2.170 r  system_i/dac_0/inst/DAC_DATA[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -2.169    dac_data_o_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         2.484     0.315 r  dac_data_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.315    dac_data_o[3]
    AB20                                                              r  dac_data_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DATA[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_data_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.885ns  (logic 2.884ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     0.788 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.969    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -6.063 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -4.343    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.252 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.682    -2.570    system_i/dac_0/inst/aclk
    OLOGIC_X1Y2          ODDR                                         r  system_i/dac_0/inst/DAC_DATA[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          ODDR (Prop_oddr_C_Q)         0.411    -2.159 r  system_i/dac_0/inst/DAC_DATA[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -2.158    dac_data_o_OBUF[11]
    AB14                 OBUF (Prop_obuf_I_O)         2.473     0.315 r  dac_data_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     0.315    dac_data_o[11]
    AB14                                                              r  dac_data_o[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_pll_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_pll_0_0'  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.485ns  (logic 0.029ns (1.953%)  route 1.456ns (98.047%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_pll_0_0 fall edge)
                                                      4.069     4.069 f  
    M19                                               0.000     4.069 f  adc_dco_i (IN)
                         net (fo=0)                   0.000     4.069    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.339     4.408 f  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.889    system_i/pll_0/inst/clk_in1_system_pll_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.727     2.162 f  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.592     2.754    system_i/pll_0/inst/clkfbout_system_pll_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.783 f  system_i/pll_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.864     3.647    system_i/pll_0/inst/clkfbout_buf_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_pll_0_0'  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.429ns  (logic 0.091ns (2.654%)  route 3.338ns (97.346%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     0.788 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.969    system_i/pll_0/inst/clk_in1_system_pll_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.032    -6.063 r  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.720    -4.343    system_i/pll_0/inst/clkfbout_system_pll_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -4.252 r  system_i/pll_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.618    -2.634    system_i/pll_0/inst/clkfbout_buf_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_system_pll_0_0

Max Delay           134 Endpoints
Min Delay           134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_data_i[2]
                            (input port)
  Destination:            system_i/adc_0/inst/ADC_DATA[2].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.958ns  (logic 0.958ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.587ns = ( 1.482 - 4.069 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  adc_data_i[2] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_i[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  adc_data_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     0.958    system_i/adc_0/inst/adc_data[2]
    ILOGIC_X1Y51         IDDR                                         r  system_i/adc_0/inst/ADC_DATA[2].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.069     4.069 f  
    M19                                               0.000     4.069 f  adc_dco_i (IN)
                         net (fo=0)                   0.000     4.069    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     4.857 f  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.038    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -1.994 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -0.274    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.183 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.664     1.482    system_i/adc_0/inst/aclk
    ILOGIC_X1Y51         IDDR                                         f  system_i/adc_0/inst/ADC_DATA[2].IDDR_inst/C

Slack:                    inf
  Source:                 adc_data_i[11]
                            (input port)
  Destination:            system_i/adc_0/inst/ADC_DATA[11].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.957ns  (logic 0.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.594ns = ( 1.475 - 4.069 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J22                                               0.000     0.000 r  adc_data_i[11] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_i[11]
    J22                  IBUF (Prop_ibuf_I_O)         0.957     0.957 r  adc_data_i_IBUF[11]_inst/O
                         net (fo=1, routed)           0.000     0.957    system_i/adc_0/inst/adc_data[11]
    ILOGIC_X1Y83         IDDR                                         r  system_i/adc_0/inst/ADC_DATA[11].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.069     4.069 f  
    M19                                               0.000     4.069 f  adc_dco_i (IN)
                         net (fo=0)                   0.000     4.069    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     4.857 f  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.038    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -1.994 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -0.274    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.183 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.657     1.475    system_i/adc_0/inst/aclk
    ILOGIC_X1Y83         IDDR                                         f  system_i/adc_0/inst/ADC_DATA[11].IDDR_inst/C

Slack:                    inf
  Source:                 adc_data_i[13]
                            (input port)
  Destination:            system_i/adc_0/inst/ADC_DATA[13].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.951ns  (logic 0.951ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.595ns = ( 1.474 - 4.069 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P22                                               0.000     0.000 r  adc_data_i[13] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_i[13]
    P22                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  adc_data_i_IBUF[13]_inst/O
                         net (fo=1, routed)           0.000     0.951    system_i/adc_0/inst/adc_data[13]
    ILOGIC_X1Y67         IDDR                                         r  system_i/adc_0/inst/ADC_DATA[13].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.069     4.069 f  
    M19                                               0.000     4.069 f  adc_dco_i (IN)
                         net (fo=0)                   0.000     4.069    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     4.857 f  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.038    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -1.994 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -0.274    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.183 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.656     1.474    system_i/adc_0/inst/aclk
    ILOGIC_X1Y67         IDDR                                         f  system_i/adc_0/inst/ADC_DATA[13].IDDR_inst/C

Slack:                    inf
  Source:                 adc_data_i[0]
                            (input port)
  Destination:            system_i/adc_0/inst/ADC_DATA[0].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.950ns  (logic 0.950ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.595ns = ( 1.474 - 4.069 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  adc_data_i[0] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_i[0]
    N22                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  adc_data_i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.950    system_i/adc_0/inst/adc_data[0]
    ILOGIC_X1Y68         IDDR                                         r  system_i/adc_0/inst/ADC_DATA[0].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.069     4.069 f  
    M19                                               0.000     4.069 f  adc_dco_i (IN)
                         net (fo=0)                   0.000     4.069    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     4.857 f  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.038    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -1.994 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -0.274    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.183 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.656     1.474    system_i/adc_0/inst/aclk
    ILOGIC_X1Y68         IDDR                                         f  system_i/adc_0/inst/ADC_DATA[0].IDDR_inst/C

Slack:                    inf
  Source:                 adc_data_i[3]
                            (input port)
  Destination:            system_i/adc_0/inst/ADC_DATA[3].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.948ns  (logic 0.948ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.593ns = ( 1.476 - 4.069 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  adc_data_i[3] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_i[3]
    J18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  adc_data_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     0.948    system_i/adc_0/inst/adc_data[3]
    ILOGIC_X1Y86         IDDR                                         r  system_i/adc_0/inst/ADC_DATA[3].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.069     4.069 f  
    M19                                               0.000     4.069 f  adc_dco_i (IN)
                         net (fo=0)                   0.000     4.069    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     4.857 f  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.038    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -1.994 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -0.274    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.183 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.658     1.476    system_i/adc_0/inst/aclk
    ILOGIC_X1Y86         IDDR                                         f  system_i/adc_0/inst/ADC_DATA[3].IDDR_inst/C

Slack:                    inf
  Source:                 adc_data_i[5]
                            (input port)
  Destination:            system_i/adc_0/inst/ADC_DATA[5].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.943ns  (logic 0.943ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.601ns = ( 1.468 - 4.069 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  adc_data_i[5] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_i[5]
    L19                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  adc_data_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     0.943    system_i/adc_0/inst/adc_data[5]
    ILOGIC_X1Y75         IDDR                                         r  system_i/adc_0/inst/ADC_DATA[5].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.069     4.069 f  
    M19                                               0.000     4.069 f  adc_dco_i (IN)
                         net (fo=0)                   0.000     4.069    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     4.857 f  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.038    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -1.994 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -0.274    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.183 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.650     1.468    system_i/adc_0/inst/aclk
    ILOGIC_X1Y75         IDDR                                         f  system_i/adc_0/inst/ADC_DATA[5].IDDR_inst/C

Slack:                    inf
  Source:                 adc_data_i[12]
                            (input port)
  Destination:            system_i/adc_0/inst/ADC_DATA[12].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.941ns  (logic 0.941ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.594ns = ( 1.475 - 4.069 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  adc_data_i[12] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_i[12]
    J21                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  adc_data_i_IBUF[12]_inst/O
                         net (fo=1, routed)           0.000     0.941    system_i/adc_0/inst/adc_data[12]
    ILOGIC_X1Y84         IDDR                                         r  system_i/adc_0/inst/ADC_DATA[12].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.069     4.069 f  
    M19                                               0.000     4.069 f  adc_dco_i (IN)
                         net (fo=0)                   0.000     4.069    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     4.857 f  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.038    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -1.994 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -0.274    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.183 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.657     1.475    system_i/adc_0/inst/aclk
    ILOGIC_X1Y84         IDDR                                         f  system_i/adc_0/inst/ADC_DATA[12].IDDR_inst/C

Slack:                    inf
  Source:                 adc_data_i[4]
                            (input port)
  Destination:            system_i/adc_0/inst/ADC_DATA[4].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.940ns  (logic 0.940ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.593ns = ( 1.476 - 4.069 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  adc_data_i[4] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_i[4]
    K18                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  adc_data_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     0.940    system_i/adc_0/inst/adc_data[4]
    ILOGIC_X1Y85         IDDR                                         r  system_i/adc_0/inst/ADC_DATA[4].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.069     4.069 f  
    M19                                               0.000     4.069 f  adc_dco_i (IN)
                         net (fo=0)                   0.000     4.069    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     4.857 f  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.038    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -1.994 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -0.274    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.183 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.658     1.476    system_i/adc_0/inst/aclk
    ILOGIC_X1Y85         IDDR                                         f  system_i/adc_0/inst/ADC_DATA[4].IDDR_inst/C

Slack:                    inf
  Source:                 adc_data_i[10]
                            (input port)
  Destination:            system_i/adc_0/inst/ADC_DATA[10].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.938ns  (logic 0.938ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.599ns = ( 1.470 - 4.069 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  adc_data_i[10] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_i[10]
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  adc_data_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000     0.938    system_i/adc_0/inst/adc_data[10]
    ILOGIC_X1Y78         IDDR                                         r  system_i/adc_0/inst/ADC_DATA[10].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.069     4.069 f  
    M19                                               0.000     4.069 f  adc_dco_i (IN)
                         net (fo=0)                   0.000     4.069    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     4.857 f  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.038    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -1.994 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -0.274    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.183 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.652     1.470    system_i/adc_0/inst/aclk
    ILOGIC_X1Y78         IDDR                                         f  system_i/adc_0/inst/ADC_DATA[10].IDDR_inst/C

Slack:                    inf
  Source:                 adc_data_i[7]
                            (input port)
  Destination:            system_i/adc_0/inst/ADC_DATA[7].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.936ns  (logic 0.936ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.598ns = ( 1.471 - 4.069 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L22                                               0.000     0.000 r  adc_data_i[7] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_i[7]
    L22                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  adc_data_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     0.936    system_i/adc_0/inst/adc_data[7]
    ILOGIC_X1Y79         IDDR                                         r  system_i/adc_0/inst/ADC_DATA[7].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.069     4.069 f  
    M19                                               0.000     4.069 f  adc_dco_i (IN)
                         net (fo=0)                   0.000     4.069    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.788     4.857 f  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.038    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -1.994 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -0.274    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.183 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.653     1.471    system_i/adc_0/inst/aclk
    ILOGIC_X1Y79         IDDR                                         f  system_i/adc_0/inst/ADC_DATA[7].IDDR_inst/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y28          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.859    -2.859    <hidden>
    DSP48_X3Y28          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y28          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.859    -2.859    <hidden>
    DSP48_X3Y28          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y28          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.859    -2.859    <hidden>
    DSP48_X3Y28          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y28          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.859    -2.859    <hidden>
    DSP48_X3Y28          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y28          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.859    -2.859    <hidden>
    DSP48_X3Y28          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y28          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.859    -2.859    <hidden>
    DSP48_X3Y28          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y28          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.859    -2.859    <hidden>
    DSP48_X3Y28          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y28          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.859    -2.859    <hidden>
    DSP48_X3Y28          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y28          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.859    -2.859    <hidden>
    DSP48_X3Y28          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y28          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  adc_dco_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  system_i/pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.227    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.702 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.819    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.718 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=22454, routed)       1.859    -2.859    <hidden>
    DSP48_X3Y28          DSP48E1                                      r  <hidden>





