<stg><name>neural_network_Pipeline_VITIS_LOOP_26_2</name>


<trans_list>

<trans id="164" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %sum_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %conv_i_i13_i_i10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i13_i_i10

]]></Node>
<StgValue><ssdm name="conv_i_i13_i_i10_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %conv_i_i_le33_lcssa54_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_le33_lcssa54

]]></Node>
<StgValue><ssdm name="conv_i_i_le33_lcssa54_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %conv_i_i_le31_lcssa52_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_le31_lcssa52

]]></Node>
<StgValue><ssdm name="conv_i_i_le31_lcssa52_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %conv_i_i_le29_lcssa50_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_le29_lcssa50

]]></Node>
<StgValue><ssdm name="conv_i_i_le29_lcssa50_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %conv_i_i_le27_lcssa48_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_le27_lcssa48

]]></Node>
<StgValue><ssdm name="conv_i_i_le27_lcssa48_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %conv_i_i_le25_lcssa46_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_le25_lcssa46

]]></Node>
<StgValue><ssdm name="conv_i_i_le25_lcssa46_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %conv_i_i_le23_lcssa44_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_le23_lcssa44

]]></Node>
<StgValue><ssdm name="conv_i_i_le23_lcssa44_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %conv_i_i_le21_lcssa42_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_le21_lcssa42

]]></Node>
<StgValue><ssdm name="conv_i_i_le21_lcssa42_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %conv_i_i_le19_lcssa40_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_le19_lcssa40

]]></Node>
<StgValue><ssdm name="conv_i_i_le19_lcssa40_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %conv_i_i_le17_lcssa38_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_le17_lcssa38

]]></Node>
<StgValue><ssdm name="conv_i_i_le17_lcssa38_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %conv_i_i_le15_lcssa36_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_le15_lcssa36

]]></Node>
<StgValue><ssdm name="conv_i_i_le15_lcssa36_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="16">
<![CDATA[
newFuncRoot:13 %conv_i_i13_i_i10_cast = sext i16 %conv_i_i13_i_i10_read

]]></Node>
<StgValue><ssdm name="conv_i_i13_i_i10_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i16 0, i16 %sum_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln0 = br void %for.body8.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body8.i:0 %i_3 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8.i:1 %icmp_ln26 = icmp_eq  i4 %i_3, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8.i:2 %add_ln26 = add i4 %i_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.i:3 %br_ln26 = br i1 %icmp_ln26, void %for.body8.i.split_ifconv, void %for.body24.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="4">
<![CDATA[
for.body8.i.split_ifconv:3 %tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.10i16.i4, i16 %conv_i_i_le15_lcssa36_read, i16 %conv_i_i_le17_lcssa38_read, i16 %conv_i_i_le19_lcssa40_read, i16 %conv_i_i_le21_lcssa42_read, i16 %conv_i_i_le23_lcssa44_read, i16 %conv_i_i_le25_lcssa46_read, i16 %conv_i_i_le27_lcssa48_read, i16 %conv_i_i_le29_lcssa50_read, i16 %conv_i_i_le31_lcssa52_read, i16 %conv_i_i_le33_lcssa54_read, i4 %i_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="16">
<![CDATA[
for.body8.i.split_ifconv:4 %sext_ln28 = sext i16 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body8.i.split_ifconv:5 %x = sub i17 %sext_ln28, i17 %conv_i_i13_i_i10_cast

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.i.split_ifconv:6 %x_l_int = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %x, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="x_l_int"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="17">
<![CDATA[
for.body8.i.split_ifconv:7 %trunc_ln194 = trunc i17 %x

]]></Node>
<StgValue><ssdm name="trunc_ln194"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
for.body8.i.split_ifconv:8 %x_l_fract = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln194, i3 0

]]></Node>
<StgValue><ssdm name="x_l_fract"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body8.i.split_ifconv:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body8.i.split_ifconv:10 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.split_ifconv:11 %overf = xor i1 %tmp, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="overf"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body8.i.split_ifconv:12 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 12

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.split_ifconv:13 %xor_ln198 = xor i1 %tmp, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="xor_ln198"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body8.i.split_ifconv:14 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 13

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.split_ifconv:15 %xor_ln198_1 = xor i1 %tmp, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="xor_ln198_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body8.i.split_ifconv:16 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.split_ifconv:17 %xor_ln198_2 = xor i1 %tmp, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="xor_ln198_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body8.i.split_ifconv:18 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 15

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.split_ifconv:19 %xor_ln198_3 = xor i1 %tmp, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="xor_ln198_3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8.i.split_ifconv:20 %icmp_ln202 = icmp_eq  i4 %x_l_int, i4 7

]]></Node>
<StgValue><ssdm name="icmp_ln202"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body8.i.split_ifconv:21 %icmp_ln202_1 = icmp_ugt  i11 %x_l_fract, i11 1280

]]></Node>
<StgValue><ssdm name="icmp_ln202_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.split_ifconv:22 %and_ln202 = and i1 %icmp_ln202, i1 %icmp_ln202_1

]]></Node>
<StgValue><ssdm name="and_ln202"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.i.split_ifconv:25 %tmp_6 = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %x, i32 7, i32 10

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.i.split_ifconv:27 %x_msb_ind_2 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %x, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="x_msb_ind_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="17">
<![CDATA[
for.body8.i.split_ifconv:28 %trunc_ln217 = trunc i17 %x

]]></Node>
<StgValue><ssdm name="trunc_ln217"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
for.body8.i.split_ifconv:29 %x_lsb_ind = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln217, i3 0

]]></Node>
<StgValue><ssdm name="x_lsb_ind"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="5">
<![CDATA[
for.body8.i.split_ifconv:30 %zext_ln230 = zext i5 %x_lsb_ind

]]></Node>
<StgValue><ssdm name="zext_ln230"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i.split_ifconv:31 %f_x_lsb_table_addr = getelementptr i11 %f_x_lsb_table, i64 0, i64 %zext_ln230

]]></Node>
<StgValue><ssdm name="f_x_lsb_table_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="5">
<![CDATA[
for.body8.i.split_ifconv:32 %f_x_lsb = load i5 %f_x_lsb_table_addr

]]></Node>
<StgValue><ssdm name="f_x_lsb"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="5">
<![CDATA[
for.body8.i.split_ifconv:34 %zext_ln245 = zext i5 %x_msb_ind_2

]]></Node>
<StgValue><ssdm name="zext_ln245"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i.split_ifconv:35 %exp_x_msb_2_m_1_table_addr = getelementptr i25 %exp_x_msb_2_m_1_table, i64 0, i64 %zext_ln245

]]></Node>
<StgValue><ssdm name="exp_x_msb_2_m_1_table_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="25" op_0_bw="5">
<![CDATA[
for.body8.i.split_ifconv:36 %exp_x_msb_2_m_1 = load i5 %exp_x_msb_2_m_1_table_addr

]]></Node>
<StgValue><ssdm name="exp_x_msb_2_m_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.split_ifconv:56 %or_ln202 = or i1 %xor_ln198, i1 %overf

]]></Node>
<StgValue><ssdm name="or_ln202"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.split_ifconv:57 %or_ln202_1 = or i1 %xor_ln198_1, i1 %xor_ln198_2

]]></Node>
<StgValue><ssdm name="or_ln202_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.split_ifconv:58 %or_ln202_2 = or i1 %or_ln202_1, i1 %or_ln202

]]></Node>
<StgValue><ssdm name="or_ln202_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.split_ifconv:59 %or_ln202_3 = or i1 %and_ln202, i1 %xor_ln198_3

]]></Node>
<StgValue><ssdm name="or_ln202_3"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.split_ifconv:60 %or_ln202_4 = or i1 %or_ln202_3, i1 %or_ln202_2

]]></Node>
<StgValue><ssdm name="or_ln202_4"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
for.body8.i.split_ifconv:68 %switch_ln28 = switch i4 %i_3, void %arrayidx13.i53.case.9, i4 0, void %arrayidx13.i53.case.0, i4 1, void %arrayidx13.i53.case.1, i4 2, void %arrayidx13.i53.case.2, i4 3, void %arrayidx13.i53.case.3, i4 4, void %arrayidx13.i53.case.4, i4 5, void %arrayidx13.i53.case.5, i4 6, void %arrayidx13.i53.case.6, i4 7, void %arrayidx13.i53.case.7, i4 8, void %arrayidx13.i53.case.8

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx13.i53.exit:2 %store_ln26 = store i4 %add_ln26, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="68" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="5">
<![CDATA[
for.body8.i.split_ifconv:32 %f_x_lsb = load i5 %f_x_lsb_table_addr

]]></Node>
<StgValue><ssdm name="f_x_lsb"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="25" op_0_bw="5">
<![CDATA[
for.body8.i.split_ifconv:36 %exp_x_msb_2_m_1 = load i5 %exp_x_msb_2_m_1_table_addr

]]></Node>
<StgValue><ssdm name="exp_x_msb_2_m_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
for.body8.i.split_ifconv:26 %x_msb_ind_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp, i4 %tmp_6

]]></Node>
<StgValue><ssdm name="x_msb_ind_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="18" op_0_bw="18" op_1_bw="2" op_2_bw="5" op_3_bw="11">
<![CDATA[
for.body8.i.split_ifconv:33 %exp_x_lsb_m_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i2.i5.i11, i2 %trunc_ln217, i5 0, i11 %f_x_lsb

]]></Node>
<StgValue><ssdm name="exp_x_lsb_m_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="43" op_0_bw="25">
<![CDATA[
for.body8.i.split_ifconv:37 %zext_ln247 = zext i25 %exp_x_msb_2_m_1

]]></Node>
<StgValue><ssdm name="zext_ln247"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="43" op_0_bw="18">
<![CDATA[
for.body8.i.split_ifconv:38 %zext_ln247_1 = zext i18 %exp_x_lsb_m_1

]]></Node>
<StgValue><ssdm name="zext_ln247_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
for.body8.i.split_ifconv:39 %f_x_msb_2_lsb = mul i43 %zext_ln247, i43 %zext_ln247_1

]]></Node>
<StgValue><ssdm name="f_x_msb_2_lsb"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="19" op_0_bw="19" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.i.split_ifconv:40 %trunc_ln5 = partselect i19 @_ssdm_op_PartSelect.i19.i43.i32.i32, i43 %f_x_msb_2_lsb, i32 24, i32 42

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="5">
<![CDATA[
for.body8.i.split_ifconv:47 %zext_ln261 = zext i5 %x_msb_ind_1

]]></Node>
<StgValue><ssdm name="zext_ln261"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i.split_ifconv:48 %exp_x_msb_1_table_addr = getelementptr i25 %exp_x_msb_1_table, i64 0, i64 %zext_ln261

]]></Node>
<StgValue><ssdm name="exp_x_msb_1_table_addr"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="25" op_0_bw="5">
<![CDATA[
for.body8.i.split_ifconv:49 %exp_x_msb_1 = load i5 %exp_x_msb_1_table_addr

]]></Node>
<StgValue><ssdm name="exp_x_msb_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="20" op_0_bw="19">
<![CDATA[
for.body8.i.split_ifconv:41 %zext_ln249 = zext i19 %trunc_ln5

]]></Node>
<StgValue><ssdm name="zext_ln249"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="19" op_0_bw="19" op_1_bw="2" op_2_bw="5" op_3_bw="11" op_4_bw="1">
<![CDATA[
for.body8.i.split_ifconv:42 %shl_ln2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1, i2 %trunc_ln217, i5 0, i11 %f_x_lsb, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="20" op_0_bw="19">
<![CDATA[
for.body8.i.split_ifconv:43 %zext_ln249_1 = zext i19 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln249_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.body8.i.split_ifconv:44 %add_ln249 = add i20 %zext_ln249_1, i20 %zext_ln249

]]></Node>
<StgValue><ssdm name="add_ln249"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="25" op_0_bw="20">
<![CDATA[
for.body8.i.split_ifconv:45 %zext_ln249_2 = zext i20 %add_ln249

]]></Node>
<StgValue><ssdm name="zext_ln249_2"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body8.i.split_ifconv:46 %exp_x_msb_2_lsb_m_1 = add i25 %exp_x_msb_2_m_1, i25 %zext_ln249_2

]]></Node>
<StgValue><ssdm name="exp_x_msb_2_lsb_m_1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="25" op_0_bw="5">
<![CDATA[
for.body8.i.split_ifconv:49 %exp_x_msb_1 = load i5 %exp_x_msb_1_table_addr

]]></Node>
<StgValue><ssdm name="exp_x_msb_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="50" op_0_bw="25">
<![CDATA[
for.body8.i.split_ifconv:50 %zext_ln262 = zext i25 %exp_x_msb_1

]]></Node>
<StgValue><ssdm name="zext_ln262"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="50" op_0_bw="25">
<![CDATA[
for.body8.i.split_ifconv:51 %zext_ln262_1 = zext i25 %exp_x_msb_2_lsb_m_1

]]></Node>
<StgValue><ssdm name="zext_ln262_1"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.body8.i.split_ifconv:52 %y_lo = mul i50 %zext_ln262_1, i50 %zext_ln262

]]></Node>
<StgValue><ssdm name="y_lo"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="25" op_0_bw="25" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.i.split_ifconv:53 %y_lo_s = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %y_lo, i32 25, i32 49

]]></Node>
<StgValue><ssdm name="y_lo_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body8.i.split_ifconv:0 %specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln27"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.i.split_ifconv:1 %speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln28"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.i.split_ifconv:2 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.split_ifconv:23 %y = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
for.body8.i.split_ifconv:24 %select_ln190 = select i1 %y, i22 4194303, i22 0

]]></Node>
<StgValue><ssdm name="select_ln190"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body8.i.split_ifconv:54 %y_l = add i25 %exp_x_msb_1, i25 %y_lo_s

]]></Node>
<StgValue><ssdm name="y_l"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln202_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="22" op_0_bw="22" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.i.split_ifconv:55 %y_1 = partselect i22 @_ssdm_op_PartSelect.i22.i25.i32.i32, i25 %y_l, i32 3, i32 24

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
for.body8.i.split_ifconv:61 %y_2 = select i1 %or_ln202_4, i22 %select_ln190, i22 %y_1

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.i.split_ifconv:62 %tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i22.i32.i32, i22 %y_2, i32 20, i32 21

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body8.i.split_ifconv:63 %overf_1 = icmp_ne  i2 %tmp_8, i2 0

]]></Node>
<StgValue><ssdm name="overf_1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
for.body8.i.split_ifconv:64 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %y_2, i32 19

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.split_ifconv:65 %overf_2 = or i1 %tmp_9, i1 %overf_1

]]></Node>
<StgValue><ssdm name="overf_2"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.i.split_ifconv:66 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %y_2, i32 3, i32 18

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body8.i.split_ifconv:67 %select_ln274 = select i1 %overf_2, i16 65535, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln274"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_3" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx13.i53.case.8:0 %write_ln28 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_8, i16 %select_ln274

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_3" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13.i53.case.8:1 %br_ln28 = br void %arrayidx13.i53.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx13.i53.case.7:0 %write_ln28 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_7, i16 %select_ln274

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13.i53.case.7:1 %br_ln28 = br void %arrayidx13.i53.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx13.i53.case.6:0 %write_ln28 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_6, i16 %select_ln274

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13.i53.case.6:1 %br_ln28 = br void %arrayidx13.i53.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx13.i53.case.5:0 %write_ln28 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_5, i16 %select_ln274

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13.i53.case.5:1 %br_ln28 = br void %arrayidx13.i53.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx13.i53.case.4:0 %write_ln28 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_4, i16 %select_ln274

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13.i53.case.4:1 %br_ln28 = br void %arrayidx13.i53.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx13.i53.case.3:0 %write_ln28 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_3, i16 %select_ln274

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13.i53.case.3:1 %br_ln28 = br void %arrayidx13.i53.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx13.i53.case.2:0 %write_ln28 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_2, i16 %select_ln274

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13.i53.case.2:1 %br_ln28 = br void %arrayidx13.i53.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx13.i53.case.1:0 %write_ln28 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_1, i16 %select_ln274

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13.i53.case.1:1 %br_ln28 = br void %arrayidx13.i53.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx13.i53.case.0:0 %write_ln28 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_0, i16 %select_ln274

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13.i53.case.0:1 %br_ln28 = br void %arrayidx13.i53.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_3" val="-1"/>
</and_exp><and_exp><literal name="i_3" val="-2"/>
</and_exp><and_exp><literal name="i_3" val="-3"/>
</and_exp><and_exp><literal name="i_3" val="-4"/>
</and_exp><and_exp><literal name="i_3" val="-5"/>
</and_exp><and_exp><literal name="i_3" val="-6"/>
</and_exp><and_exp><literal name="i_3" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx13.i53.case.9:0 %write_ln28 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_9, i16 %select_ln274

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_3" val="-1"/>
</and_exp><and_exp><literal name="i_3" val="-2"/>
</and_exp><and_exp><literal name="i_3" val="-3"/>
</and_exp><and_exp><literal name="i_3" val="-4"/>
</and_exp><and_exp><literal name="i_3" val="-5"/>
</and_exp><and_exp><literal name="i_3" val="-6"/>
</and_exp><and_exp><literal name="i_3" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13.i53.case.9:1 %br_ln28 = br void %arrayidx13.i53.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body24.i.preheader.exitStub:0 %sum_2_load_1 = load i16 %sum_2

]]></Node>
<StgValue><ssdm name="sum_2_load_1"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body24.i.preheader.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %sum_2_out, i16 %sum_2_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0">
<![CDATA[
for.body24.i.preheader.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
arrayidx13.i53.exit:0 %sum_2_load = load i16 %sum_2

]]></Node>
<StgValue><ssdm name="sum_2_load"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx13.i53.exit:1 %sum = add i16 %select_ln274, i16 %sum_2_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx13.i53.exit:3 %store_ln26 = store i16 %sum, i16 %sum_2

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13.i53.exit:4 %br_ln26 = br void %for.body8.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
