C * ! / b0  * * c=> * * c& * cv4_circcmb3 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msafree2 b1 b0 * * c& * * cv5_circcmb3 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * * cr8_pboole * cu1_struct_0 b0 * * * ck1_circcmb3 b0 b1 b2 * * * ck6_circuit2 b0 b1 b2 
+ * ! / b0  * * c=> * cl1_msualg_1 b0 * * c=> * cv4_circcmb3 b0 * * c& * c~ * cv2_struct_0 b0 * * c& * cv8_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv1_msualg_1 b0 * * c& * cv1_circcomb b0 * cv2_circcomb b0 
+ * ! / b0  * * c=> * cl1_msualg_1 b0 * * c=> * * c& * c~ * cv2_struct_0 b0 * cv1_circcomb b0 * * c& * c~ * cv2_struct_0 b0 * cv2_msafree2 b0 
+ * ! / b0  * * c=> * * c& * cv4_circcmb3 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * cl3_msualg_1 b1 b0 * * c=> * * c& * * cv4_msafree2 b1 b0 * * cv5_circcmb3 b1 b0 * * c& * * cv3_msualg_1 b1 b0 * * c& * * cv4_msualg_1 b1 b0 * * cv4_msafree2 b1 b0 
+ * * c& * * c& * cv2_xxreal_0 c1 * * * cm2_subset_1 c1 ck1_numbers ck5_numbers * * c& * * cm1_subset_1 c1 ck5_numbers * * cm1_subset_1 c1 ck1_numbers 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c= * * * * ck5_facirc_1 b0 b1 b2 c1 * * * ck6_circuit2 b0 b1 b2 
+ * ! / b0  * * c=> * * c& * cv4_circcmb3 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msafree2 b1 b0 * * c& * * cv5_circcmb3 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * * cv1_circuit2 * * * ck6_circuit2 b0 b1 b2 b0 b1 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b3  * * c=> * * cm1_subset_1 b3 ck5_numbers * * c=> * * * cv1_circuit2 * * * * ck5_facirc_1 b0 b1 b2 b3 b0 b1 * * * cr8_pboole * cu1_struct_0 b0 * * * ck1_circcmb3 b0 b1 b2 * * * * ck5_facirc_1 b0 b1 b2 b3 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c<=> * * * cv1_circuit2 b2 b0 b1 * * * cr8_pboole * cu1_struct_0 b0 b2 * * * ck6_circuit2 b0 b1 b2 
- * ! / b0  * * c=> * * cm1_subset_1 b0 ck4_ordinal1 * cv7_ordinal1 b0 
- * * c= ck5_numbers ck4_ordinal1 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c=> * * * cv1_circcmb3 b2 b0 b1 * ! / b3  * * c=> * * cm1_subset_1 b3 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c<=> * * c= b3 * * * ck1_circcmb3 b0 b1 b2 * * c& * * * cv1_circuit2 b3 b0 b1 * c? / b4  * * c& * * cm1_subset_1 b4 ck5_numbers * * * cr8_pboole * cu1_struct_0 b0 b3 * * * * ck5_facirc_1 b0 b1 b2 b4 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * cl3_msualg_1 b1 b0 * * c<=> * * cv5_circcmb3 b1 b0 * c? / b2  * * c& * * c& * c~ * cv1_xboole_0 b2 * cv1_finset_1 b2 * c? / b3  * * c& * * cm1_subset_1 b3 ck5_numbers * c? / b4  * * c& * * c& * cv1_relat_1 b4 * * c& * cv1_funct_1 b4 * * c& * * cv3_card_1 b4 b3 * cv1_finseq_1 b4 * c? / b5  * * c& * * c& * cv1_funct_1 b5 * * c& * * * cv1_funct_2 b5 * * ck4_finseq_2 b3 b2 b2 * * cm1_subset_1 b5 * ck1_zfmisc_1 * * ck2_zfmisc_1 * * ck4_finseq_2 b3 b2 b2 * * c& * * c= b0 * * ck5_circcomb b5 b4 * * c= b1 * * * * ck7_circcomb b3 b2 b5 b4 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c=> * * * cv1_circcmb3 b2 b0 b1 * * * cr8_pboole * cu1_struct_0 b0 * * * ck1_circcmb3 b0 b1 b2 * * * * ck5_facirc_1 b0 b1 b2 * * * ck2_circcmb3 b0 b1 b2 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b3  * * c=> * * cm1_subset_1 b3 ck5_numbers * * c=> * * c& * * * cv1_circcmb3 b2 b0 b1 * * cr1_xxreal_0 * * * ck2_circcmb3 b0 b1 b2 b3 * * * cr8_pboole * cu1_struct_0 b0 * * * ck1_circcmb3 b0 b1 b2 * * * * ck5_facirc_1 b0 b1 b2 b3 
