// Seed: 1197011995
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  if (id_1) assign id_1 = -1;
  else wire id_3;
  id_4(
      .sum("")
  );
  assign id_3 = id_2;
  string id_5;
  assign id_1 = -1;
  assign module_1.id_2 = 0;
  wire id_6;
  assign id_5 = "";
endmodule
module module_1 (
    input  wire id_0,
    output tri0 id_1,
    input  tri0 id_2
);
  uwire id_4 = 1 - -1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2;
  always_latch id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
