# RISC-Processor-Design
Hardware implementation of a MIPS-like RISC architecture in Logisim. Also contains implementation of a cache simulation engine in Java with support for write-back and write-through caching modes.

![RISC_processor](RISC_processor/images/RISC_processor.jpg)
