Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: S_BOX_LUT_DY.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "S_BOX_LUT_DY.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "S_BOX_LUT_DY"
Output Format                      : NGC
Target Device                      : xc3s250e-5-cp132

---- Source Options
Top Module Name                    : S_BOX_LUT_DY
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "S_BOX_LUT.v" in library work
Module <S_BOX_LUT_DY> compiled
No errors in compilation
Analysis of file <"S_BOX_LUT_DY.prj"> succeeded.
 
Compiling vhdl file "C:/Users/Chaitanya Paikara/Documents/GitHub/BLDC_Motor_FPGA/CRYPTO/Rough.vhf" in Library work.
Architecture behavioral of Entity fd8ce_mxilinx_rough is up to date.
Architecture behavioral of Entity main_muser_rough is up to date.
Architecture behavioral of Entity rough is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <S_BOX_LUT_DY> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <S_BOX_LUT_DY>.
WARNING:Xst:905 - "S_BOX_LUT.v" line 27: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <en>
Module <S_BOX_LUT_DY> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <S_BOX_LUT_DY>.
    Related source file is "S_BOX_LUT.v".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 8-bit latch for signal <data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 256x8-bit ROM for signal <data$mux0000> created at line 29.
    Summary:
	inferred   1 ROM(s).
Unit <S_BOX_LUT_DY> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 256x8-bit ROM                                         : 1
# Latches                                              : 1
 8-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 256x8-bit ROM                                         : 1
# Latches                                              : 1
 8-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <S_BOX_LUT_DY> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block S_BOX_LUT_DY, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : S_BOX_LUT_DY.ngr
Top Level Output File Name         : S_BOX_LUT_DY
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 248
#      LUT4                        : 128
#      MUXF5                       : 64
#      MUXF6                       : 32
#      MUXF7                       : 16
#      MUXF8                       : 8
# FlipFlops/Latches                : 8
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 8
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-5 

 Number of Slices:                       64  out of   2448     2%  
 Number of 4 input LUTs:                128  out of   4896     2%  
 Number of IOs:                          18
 Number of bonded IOBs:                  17  out of     92    18%  
    IOB Flip Flops:                       8
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
en                                 | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 4.868ns
   Maximum output required time after clock: 4.114ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'en'
  Total number of paths / destination ports: 632 / 8
-------------------------------------------------------------------------
Offset:              4.868ns (Levels of Logic = 6)
  Source:            sel<1> (PAD)
  Destination:       data_0 (LATCH)
  Destination Clock: en falling

  Data Path: sel<1> to data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   1.106   1.251  sel_1_IBUF (sel_1_IBUF)
     LUT4:I0->O            1   0.612   0.000  Mrom_data_mux00002 (Mrom_data_mux00001)
     MUXF5:I0->O           1   0.278   0.000  Mrom_data_mux0000_f5 (Mrom_data_mux0000_f5)
     MUXF6:I1->O           1   0.451   0.000  Mrom_data_mux0000_f6 (Mrom_data_mux0000_f6)
     MUXF7:I1->O           1   0.451   0.000  Mrom_data_mux0000_f7 (Mrom_data_mux0000_f7)
     MUXF8:I1->O           1   0.451   0.000  Mrom_data_mux0000_f8 (Mrom_data_mux000016)
     LD:D                      0.268          data_0
    ----------------------------------------
    Total                      4.868ns (3.617ns logic, 1.251ns route)
                                       (74.3% logic, 25.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'en'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            data_7 (LATCH)
  Destination:       data<7> (PAD)
  Source Clock:      en falling

  Data Path: data_7 to data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.357  data_7 (data_7)
     OBUF:I->O                 3.169          data_7_OBUF (data<7>)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.88 secs
 
--> 

Total memory usage is 303496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

