// Seed: 832354702
module module_0;
  wire id_1;
  assign module_2.type_28 = 0;
  tri id_2;
  final id_2 = 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output tri0 id_3,
    input tri0 id_4
);
  wire id_6, id_7;
  assign id_6 = id_6;
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
  wire id_8, id_9;
  wire id_10;
endmodule
module module_2 (
    input uwire id_0,
    input wire id_1,
    inout wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input wand id_5,
    input wire id_6
    , id_19,
    output wor id_7,
    output tri id_8,
    output uwire id_9,
    input wand id_10,
    output supply0 id_11,
    output wand id_12,
    output wand id_13,
    output tri id_14,
    input supply1 id_15,
    input tri id_16,
    input tri1 id_17
);
  id_20 :
  assert property (@(posedge 1) id_1) begin : LABEL_0
    if (1 & 1) $display;
    else if ((1'b0 | 1'b0) & 1) id_13 = 1;
  end
  module_0 modCall_1 ();
endmodule
