// Seed: 1255078526
macromodule module_0 (
    input supply0 id_0,
    input wor id_1,
    input wor id_2
);
  wire id_4 = (id_4);
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    output wand id_2,
    input tri id_3,
    input supply1 id_4,
    input wand id_5,
    input uwire id_6,
    output wand id_7,
    input tri1 id_8,
    input tri0 id_9
    , id_11
);
  wire id_12, id_13, id_14, id_15;
  id_16(
      .id_0(1),
      .id_1(1),
      .id_2(id_2),
      .id_3(id_1),
      .id_4(id_11),
      .id_5(1),
      .id_6(id_6),
      .id_7(1),
      .id_8(1),
      .id_9(id_5)
  );
  module_0 modCall_1 (
      id_6,
      id_5,
      id_0
  );
endmodule
