<module name="CSI_RX_IF0_COMMON_0_CP_INTD_CFG_INTD_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CP_INTD__INTD_CFG__INTD_CFG_REVISION" acronym="CP_INTD__INTD_CFG__INTD_CFG_REVISION" offset="0x0" width="32" description="">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="BU" range="29 - 28" rwaccess="R"/> 
		<bitfield id="FUNCTION" width="12" begin="27" end="16" resetval="0x1680" description="Module ID" range="27 - 16" rwaccess="R"/> 
		<bitfield id="RTLVER" width="5" begin="15" end="11" resetval="0x20" description="RTL revisions" range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJREV" width="3" begin="10" end="8" resetval="0x2" description="Major revision" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom revision" range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINREV" width="6" begin="5" end="0" resetval="0x0" description="Minor revision" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CP_INTD__INTD_CFG__INTD_CFG_eoi_reg" acronym="CP_INTD__INTD_CFG__INTD_CFG_eoi_reg" offset="0x10" width="32" description="">
		<bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0x0" description="End of Interrupt Vector" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg" acronym="CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg" offset="0x14" width="32" description="">
		<bitfield id="INTR_VECTOR" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector Register" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_0" acronym="CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_0" offset="0x100" width="32" description="">
		<bitfield id="ENABLE_LEVEL_EN_INT_VP1_ERROVERFLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_en_int_vp1_erroverflow" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_EN_INT_VP1_ERRINLNFRM" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_en_int_vp1_errInLnFrm" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_EN_INT_VP0_ERROVERFLOW" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_en_int_vp0_erroverflow" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_EN_INT_VP0_ERRINLNFRM" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_en_int_vp0_errInLnFrm" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_EN_FIFO_OVERFLOW" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_en_fifo_overflow" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_0" acronym="CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_0" offset="0x104" width="32" description="">
		<bitfield id="ENABLE_PULSE_EN_INT_VP1_ERROVERFLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_en_int_vp1_erroverflow" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_EN_INT_VP1_ERRINLNFRM" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_en_int_vp1_errInLnFrm" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_EN_INT_VP0_ERROVERFLOW" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_en_int_vp0_erroverflow" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_EN_INT_VP0_ERRINLNFRM" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_en_int_vp0_errInLnFrm" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_EN_FIFO_OVERFLOW" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_en_fifo_overflow" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_0" acronym="CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_0" offset="0x300" width="32" description="">
		<bitfield id="ENABLE_LEVEL_EN_INT_VP1_ERROVERFLOW_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_en_int_vp1_erroverflow" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_EN_INT_VP1_ERRINLNFRM_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_en_int_vp1_errInLnFrm" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_EN_INT_VP0_ERROVERFLOW_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_en_int_vp0_erroverflow" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_EN_INT_VP0_ERRINLNFRM_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_en_int_vp0_errInLnFrm" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_EN_FIFO_OVERFLOW_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_en_fifo_overflow" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_0" acronym="CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_0" offset="0x304" width="32" description="">
		<bitfield id="ENABLE_PULSE_EN_INT_VP1_ERROVERFLOW_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_en_int_vp1_erroverflow" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_EN_INT_VP1_ERRINLNFRM_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_en_int_vp1_errInLnFrm" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_EN_INT_VP0_ERROVERFLOW_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_en_int_vp0_erroverflow" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_EN_INT_VP0_ERRINLNFRM_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_en_int_vp0_errInLnFrm" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_EN_FIFO_OVERFLOW_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_en_fifo_overflow" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_0" acronym="CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_0" offset="0x500" width="32" description="">
		<bitfield id="STATUS_LEVEL_INT_VP1_ERROVERFLOW" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_en_int_vp1_erroverflow" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_INT_VP1_ERRINLNFRM" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_en_int_vp1_errInLnFrm" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_INT_VP0_ERROVERFLOW" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_en_int_vp0_erroverflow" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_INT_VP0_ERRINLNFRM" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_en_int_vp0_errInLnFrm" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_FIFO_OVERFLOW" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_en_fifo_overflow" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_0" acronym="CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_0" offset="0x504" width="32" description="">
		<bitfield id="STATUS_PULSE_INT_VP1_ERROVERFLOW" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_en_int_vp1_erroverflow" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_INT_VP1_ERRINLNFRM" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_en_int_vp1_errInLnFrm" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_INT_VP0_ERROVERFLOW" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_en_int_vp0_erroverflow" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_INT_VP0_ERRINLNFRM" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_en_int_vp0_errInLnFrm" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_FIFO_OVERFLOW" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_en_fifo_overflow" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_0" acronym="CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_0" offset="0x700" width="32" description="">
		<bitfield id="STATUS_LEVEL_INT_VP1_ERROVERFLOW_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_en_int_vp1_erroverflow" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_INT_VP1_ERRINLNFRM_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_en_int_vp1_errInLnFrm" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_INT_VP0_ERROVERFLOW_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_en_int_vp0_erroverflow" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_INT_VP0_ERRINLNFRM_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_en_int_vp0_errInLnFrm" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_FIFO_OVERFLOW_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_en_fifo_overflow" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_0" acronym="CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_0" offset="0x704" width="32" description="">
		<bitfield id="STATUS_PULSE_INT_VP1_ERROVERFLOW_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_en_int_vp1_erroverflow" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_INT_VP1_ERRINLNFRM_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_en_int_vp1_errInLnFrm" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_INT_VP0_ERROVERFLOW_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_en_int_vp0_erroverflow" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_INT_VP0_ERRINLNFRM_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_en_int_vp0_errInLnFrm" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_FIFO_OVERFLOW_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_en_fifo_overflow" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_level" acronym="CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_level" offset="0xA80" width="32" description="">
		<bitfield id="INTR_VECTOR_LEVEL" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_pulse" acronym="CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_pulse" offset="0xA84" width="32" description="">
		<bitfield id="INTR_VECTOR_PULSE" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="31 - 0" rwaccess="R"/>
	</register>
</module>