

================================================================
== Vitis HLS Report for 'lab5_z1'
================================================================
* Date:           Tue Nov  7 12:51:36 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol4 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  20.00 ns|  14.455 ns|     5.40 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      385|      385|  7.700 us|  7.700 us|  386|  386|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- foo_label0  |      384|      384|         3|          -|          -|   128|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 6 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %d_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %d_in"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_out"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln6 = store i8 0, i8 %i" [./source/lab5_z1.cpp:6]   --->   Operation 11 'store' 'store_ln6' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln6 = br void" [./source/lab5_z1.cpp:6]   --->   Operation 12 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.72>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [./source/lab5_z1.cpp:9]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i8 %i_1" [./source/lab5_z1.cpp:6]   --->   Operation 14 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.47ns)   --->   "%icmp_ln6 = icmp_eq  i8 %i_1, i8 128" [./source/lab5_z1.cpp:6]   --->   Operation 15 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.11ns)   --->   "%add_ln6 = add i8 %i_1, i8 1" [./source/lab5_z1.cpp:6]   --->   Operation 17 'add' 'add_ln6' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %.split, void" [./source/lab5_z1.cpp:6]   --->   Operation 18 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%d_in_addr = getelementptr i64 %d_in, i64 0, i64 %zext_ln6" [./source/lab5_z1.cpp:7]   --->   Operation 19 'getelementptr' 'd_in_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%d_in_load = load i7 %d_in_addr" [./source/lab5_z1.cpp:7]   --->   Operation 20 'load' 'd_in_load' <Predicate = (!icmp_ln6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln8_2 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i_1, i32 3, i32 7" [./source/lab5_z1.cpp:8]   --->   Operation 21 'partselect' 'trunc_ln8_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7" [./source/lab5_z1.cpp:9]   --->   Operation 22 'bitselect' 'tmp_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.61ns)   --->   "%store_ln6 = store i8 %add_ln6, i8 %i" [./source/lab5_z1.cpp:6]   --->   Operation 23 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 1.61>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/lab5_z1.cpp:13]   --->   Operation 24 'ret' 'ret_ln13' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 14.4>
ST_3 : Operation 25 [1/2] (3.25ns)   --->   "%d_in_load = load i7 %d_in_addr" [./source/lab5_z1.cpp:7]   --->   Operation 25 'load' 'd_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i64 %d_in_load" [./source/lab5_z1.cpp:7]   --->   Operation 26 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.98ns)   --->   "%xor_ln8 = xor i5 %trunc_ln8_2, i5 16" [./source/lab5_z1.cpp:8]   --->   Operation 27 'xor' 'xor_ln8' <Predicate = true> <Delay = 0.98> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln8, i32 4" [./source/lab5_z1.cpp:8]   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%and_ln8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp, i4 0" [./source/lab5_z1.cpp:8]   --->   Operation 29 'bitconcatenate' 'and_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln8 = or i5 %xor_ln8, i5 15" [./source/lab5_z1.cpp:8]   --->   Operation 30 'or' 'or_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.44ns)   --->   "%icmp_ln8 = icmp_ugt  i5 %and_ln8, i5 %or_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 31 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i5 %and_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 32 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i5 %or_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 33 'zext' 'zext_ln8_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln8)   --->   "%tmp_1 = partselect i64 @llvm.part.select.i64, i64 %d_in_load, i32 63, i32 0" [./source/lab5_z1.cpp:8]   --->   Operation 34 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.86ns)   --->   "%sub_ln8 = sub i7 %zext_ln8, i7 %zext_ln8_1" [./source/lab5_z1.cpp:8]   --->   Operation 35 'sub' 'sub_ln8' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln8)   --->   "%xor_ln8_1 = xor i7 %zext_ln8, i7 63" [./source/lab5_z1.cpp:8]   --->   Operation 36 'xor' 'xor_ln8_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.86ns)   --->   "%sub_ln8_1 = sub i7 %zext_ln8_1, i7 %zext_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 37 'sub' 'sub_ln8_1' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node sub_ln8_2)   --->   "%select_ln8 = select i1 %icmp_ln8, i7 %sub_ln8, i7 %sub_ln8_1" [./source/lab5_z1.cpp:8]   --->   Operation 38 'select' 'select_ln8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln8)   --->   "%select_ln8_1 = select i1 %icmp_ln8, i64 %tmp_1, i64 %d_in_load" [./source/lab5_z1.cpp:8]   --->   Operation 39 'select' 'select_ln8_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln8)   --->   "%select_ln8_2 = select i1 %icmp_ln8, i7 %xor_ln8_1, i7 %zext_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 40 'select' 'select_ln8_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (2.03ns) (out node of the LUT)   --->   "%sub_ln8_2 = sub i7 63, i7 %select_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 41 'sub' 'sub_ln8_2' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln8)   --->   "%zext_ln8_2 = zext i7 %select_ln8_2" [./source/lab5_z1.cpp:8]   --->   Operation 42 'zext' 'zext_ln8_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln8_1)   --->   "%zext_ln8_3 = zext i7 %sub_ln8_2" [./source/lab5_z1.cpp:8]   --->   Operation 43 'zext' 'zext_ln8_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (4.27ns) (out node of the LUT)   --->   "%lshr_ln8 = lshr i64 %select_ln8_1, i64 %zext_ln8_2" [./source/lab5_z1.cpp:8]   --->   Operation 44 'lshr' 'lshr_ln8' <Predicate = true> <Delay = 4.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln8_1)   --->   "%lshr_ln8_1 = lshr i64 18446744073709551615, i64 %zext_ln8_3" [./source/lab5_z1.cpp:8]   --->   Operation 45 'lshr' 'lshr_ln8_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (2.88ns) (out node of the LUT)   --->   "%and_ln8_1 = and i64 %lshr_ln8, i64 %lshr_ln8_1" [./source/lab5_z1.cpp:8]   --->   Operation 46 'and' 'and_ln8_1' <Predicate = true> <Delay = 2.88> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i64 %and_ln8_1" [./source/lab5_z1.cpp:8]   --->   Operation 47 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%and_ln9_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i4, i1 0, i1 %tmp_2, i4 0" [./source/lab5_z1.cpp:9]   --->   Operation 48 'bitconcatenate' 'and_ln9_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln9_1 = or i6 %and_ln9_1, i6 32" [./source/lab5_z1.cpp:9]   --->   Operation 49 'or' 'or_ln9_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln9_2 = or i5 %trunc_ln8_2, i5 15" [./source/lab5_z1.cpp:9]   --->   Operation 50 'or' 'or_ln9_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln9_2" [./source/lab5_z1.cpp:9]   --->   Operation 51 'bitconcatenate' 'or_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.45ns)   --->   "%icmp_ln9 = icmp_ugt  i6 %or_ln9_1, i6 %or_ln9" [./source/lab5_z1.cpp:9]   --->   Operation 52 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i6 %or_ln9_1" [./source/lab5_z1.cpp:9]   --->   Operation 53 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i6 %or_ln9" [./source/lab5_z1.cpp:9]   --->   Operation 54 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln9)   --->   "%tmp_3 = partselect i64 @llvm.part.select.i64, i64 %d_in_load, i32 63, i32 0" [./source/lab5_z1.cpp:9]   --->   Operation 55 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.94ns)   --->   "%sub_ln9 = sub i7 %zext_ln9, i7 %zext_ln9_1" [./source/lab5_z1.cpp:9]   --->   Operation 56 'sub' 'sub_ln9' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln9)   --->   "%xor_ln9 = xor i7 %zext_ln9, i7 63" [./source/lab5_z1.cpp:9]   --->   Operation 57 'xor' 'xor_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.94ns)   --->   "%sub_ln9_1 = sub i7 %zext_ln9_1, i7 %zext_ln9" [./source/lab5_z1.cpp:9]   --->   Operation 58 'sub' 'sub_ln9_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node sub_ln9_2)   --->   "%select_ln9 = select i1 %icmp_ln9, i7 %sub_ln9, i7 %sub_ln9_1" [./source/lab5_z1.cpp:9]   --->   Operation 59 'select' 'select_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln9)   --->   "%select_ln9_1 = select i1 %icmp_ln9, i64 %tmp_3, i64 %d_in_load" [./source/lab5_z1.cpp:9]   --->   Operation 60 'select' 'select_ln9_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln9)   --->   "%select_ln9_2 = select i1 %icmp_ln9, i7 %xor_ln9, i7 %zext_ln9" [./source/lab5_z1.cpp:9]   --->   Operation 61 'select' 'select_ln9_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (2.03ns) (out node of the LUT)   --->   "%sub_ln9_2 = sub i7 63, i7 %select_ln9" [./source/lab5_z1.cpp:9]   --->   Operation 62 'sub' 'sub_ln9_2' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln9)   --->   "%zext_ln9_2 = zext i7 %select_ln9_2" [./source/lab5_z1.cpp:9]   --->   Operation 63 'zext' 'zext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%zext_ln9_3 = zext i7 %sub_ln9_2" [./source/lab5_z1.cpp:9]   --->   Operation 64 'zext' 'zext_ln9_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (4.27ns) (out node of the LUT)   --->   "%lshr_ln9 = lshr i64 %select_ln9_1, i64 %zext_ln9_2" [./source/lab5_z1.cpp:9]   --->   Operation 65 'lshr' 'lshr_ln9' <Predicate = true> <Delay = 4.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%lshr_ln9_1 = lshr i64 18446744073709551615, i64 %zext_ln9_3" [./source/lab5_z1.cpp:9]   --->   Operation 66 'lshr' 'lshr_ln9_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%and_ln9 = and i64 %lshr_ln9, i64 %lshr_ln9_1" [./source/lab5_z1.cpp:9]   --->   Operation 67 'and' 'and_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%trunc_ln9 = trunc i64 %and_ln9" [./source/lab5_z1.cpp:9]   --->   Operation 68 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i5 %and_ln8" [./source/lab5_z1.cpp:10]   --->   Operation 69 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln10_1 = sext i5 %or_ln8" [./source/lab5_z1.cpp:10]   --->   Operation 70 'sext' 'sext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.44ns)   --->   "%icmp_ln10 = icmp_ugt  i5 %and_ln8, i5 %or_ln8" [./source/lab5_z1.cpp:10]   --->   Operation 71 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i6 %sext_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 72 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i6 %sext_ln10_1" [./source/lab5_z1.cpp:10]   --->   Operation 73 'zext' 'zext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%tmp_4 = partselect i64 @llvm.part.select.i64, i64 %d_in_load, i32 63, i32 0" [./source/lab5_z1.cpp:10]   --->   Operation 74 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.94ns)   --->   "%sub_ln10 = sub i7 %zext_ln10, i7 %zext_ln10_1" [./source/lab5_z1.cpp:10]   --->   Operation 75 'sub' 'sub_ln10' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%xor_ln10 = xor i7 %zext_ln10, i7 63" [./source/lab5_z1.cpp:10]   --->   Operation 76 'xor' 'xor_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.94ns)   --->   "%sub_ln10_1 = sub i7 %zext_ln10_1, i7 %zext_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 77 'sub' 'sub_ln10_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sub_ln10_2)   --->   "%select_ln10 = select i1 %icmp_ln10, i7 %sub_ln10, i7 %sub_ln10_1" [./source/lab5_z1.cpp:10]   --->   Operation 78 'select' 'select_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%select_ln10_1 = select i1 %icmp_ln10, i64 %tmp_4, i64 %d_in_load" [./source/lab5_z1.cpp:10]   --->   Operation 79 'select' 'select_ln10_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%select_ln10_2 = select i1 %icmp_ln10, i7 %xor_ln10, i7 %zext_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 80 'select' 'select_ln10_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (2.03ns) (out node of the LUT)   --->   "%sub_ln10_2 = sub i7 63, i7 %select_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 81 'sub' 'sub_ln10_2' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%zext_ln10_2 = zext i7 %select_ln10_2" [./source/lab5_z1.cpp:10]   --->   Operation 82 'zext' 'zext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%zext_ln10_3 = zext i7 %sub_ln10_2" [./source/lab5_z1.cpp:10]   --->   Operation 83 'zext' 'zext_ln10_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (4.27ns) (out node of the LUT)   --->   "%lshr_ln10 = lshr i64 %select_ln10_1, i64 %zext_ln10_2" [./source/lab5_z1.cpp:10]   --->   Operation 84 'lshr' 'lshr_ln10' <Predicate = true> <Delay = 4.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%lshr_ln10_1 = lshr i64 18446744073709551615, i64 %zext_ln10_3" [./source/lab5_z1.cpp:10]   --->   Operation 85 'lshr' 'lshr_ln10_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%and_ln10 = and i64 %lshr_ln10, i64 %lshr_ln10_1" [./source/lab5_z1.cpp:10]   --->   Operation 86 'and' 'and_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%trunc_ln10 = trunc i64 %and_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 87 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11 = add i16 %trunc_ln8, i16 %trunc_ln7" [./source/lab5_z1.cpp:11]   --->   Operation 88 'add' 'add_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (2.88ns) (out node of the LUT)   --->   "%add_ln11_1 = add i16 %trunc_ln9, i16 %trunc_ln10" [./source/lab5_z1.cpp:11]   --->   Operation 89 'add' 'add_ln11_1' <Predicate = true> <Delay = 2.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln11_2 = add i16 %add_ln11_1, i16 %add_ln11" [./source/lab5_z1.cpp:11]   --->   Operation 90 'add' 'add_ln11_2' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab5_z1.cpp:4]   --->   Operation 91 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%d_out_addr = getelementptr i16 %d_out, i64 0, i64 %zext_ln6" [./source/lab5_z1.cpp:11]   --->   Operation 92 'getelementptr' 'd_out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (3.25ns)   --->   "%store_ln11 = store i16 %add_ln11_2, i7 %d_out_addr" [./source/lab5_z1.cpp:11]   --->   Operation 93 'store' 'store_ln11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 94 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'store' operation ('store_ln6', ./source/lab5_z1.cpp:6) of constant 0 on local variable 'i' [9]  (1.61 ns)

 <State 2>: 3.73ns
The critical path consists of the following:
	'load' operation ('i', ./source/lab5_z1.cpp:9) on local variable 'i' [12]  (0 ns)
	'add' operation ('add_ln6', ./source/lab5_z1.cpp:6) [16]  (2.12 ns)
	'store' operation ('store_ln6', ./source/lab5_z1.cpp:6) of variable 'add_ln6', ./source/lab5_z1.cpp:6 on local variable 'i' [91]  (1.61 ns)

 <State 3>: 14.5ns
The critical path consists of the following:
	'load' operation ('d_in_load', ./source/lab5_z1.cpp:7) on array 'd_in' [21]  (3.26 ns)
	'select' operation ('select_ln8_1', ./source/lab5_z1.cpp:8) [36]  (0 ns)
	'lshr' operation ('lshr_ln8', ./source/lab5_z1.cpp:8) [41]  (4.28 ns)
	'and' operation ('and_ln8_1', ./source/lab5_z1.cpp:8) [43]  (2.88 ns)
	'add' operation ('add_ln11', ./source/lab5_z1.cpp:11) [86]  (0 ns)
	'add' operation ('add_ln11_2', ./source/lab5_z1.cpp:11) [88]  (4.04 ns)

 <State 4>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('d_out_addr', ./source/lab5_z1.cpp:11) [89]  (0 ns)
	'store' operation ('store_ln11', ./source/lab5_z1.cpp:11) of variable 'add_ln11_2', ./source/lab5_z1.cpp:11 on array 'd_out' [90]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
