Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Apr 15 14:49:20 2019
| Host         : DESKTOP-M866AGS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PCU_timing_summary_routed.rpt -pb PCU_timing_summary_routed.pb -rpx PCU_timing_summary_routed.rpx -warn_on_violation
| Design       : PCU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16427 register/latch pins with no clock driven by root clock pin: Screen/DIV_CLK_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 127079 pins that are not constrained for maximum delay. (HIGH)

 There are 24 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.679     -377.097                     92                  728        0.255        0.000                      0                  728        4.500        0.000                       0                   373  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.679     -377.097                     92                  728        0.255        0.000                      0                  728        4.500        0.000                       0                   373  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           92  Failing Endpoints,  Worst Slack       -5.679ns,  Total Violation     -377.097ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.679ns  (required time - arrival time)
  Source:                 cr_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrmove_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.400ns  (logic 8.016ns (52.052%)  route 7.384ns (47.948%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.797     5.400    clk_IBUF_BUFG
    SLICE_X57Y10         FDCE                                         r  cr_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.419     5.819 r  cr_reg[7]_replica/Q
                         net (fo=1, routed)           0.522     6.341    cr[7]_repN
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[7]_P[10])
                                                      1.992     8.333 r  lrmove2/P[10]
                         net (fo=11, routed)          1.107     9.440    lrmove2_n_95
    SLICE_X61Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.564 r  lrmove[13]_i_183/O
                         net (fo=1, routed)           0.702    10.267    lrmove[13]_i_183_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.665 r  lrmove_reg[13]_i_172/CO[3]
                         net (fo=1, routed)           0.000    10.665    lrmove_reg[13]_i_172_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.779 r  lrmove_reg[13]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.779    lrmove_reg[13]_i_163_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.893 r  lrmove_reg[13]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.893    lrmove_reg[13]_i_154_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.007 r  lrmove_reg[13]_i_121/CO[3]
                         net (fo=1, routed)           0.000    11.007    lrmove_reg[13]_i_121_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.121 r  lrmove_reg[13]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.121    lrmove_reg[13]_i_104_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.434 r  lrmove_reg[13]_i_78/O[3]
                         net (fo=26, routed)          0.875    12.309    lrmove_reg[13]_i_78_n_4
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.306    12.615 r  lrmove[13]_i_141/O
                         net (fo=1, routed)           0.000    12.615    lrmove[13]_i_141_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.016 r  lrmove_reg[13]_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.016    lrmove_reg[13]_i_118_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.350 r  lrmove_reg[13]_i_117/O[1]
                         net (fo=5, routed)           0.544    13.894    lrmove_reg[13]_i_117_n_6
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.303    14.197 r  lrmove[13]_i_82/O
                         net (fo=1, routed)           0.519    14.716    lrmove[13]_i_82_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.114 r  lrmove_reg[13]_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.114    lrmove_reg[13]_i_70_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.336 r  lrmove_reg[13]_i_72/O[0]
                         net (fo=1, routed)           0.646    15.983    lrmove_reg[13]_i_72_n_7
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.299    16.282 r  lrmove[13]_i_40/O
                         net (fo=1, routed)           0.000    16.282    lrmove[13]_i_40_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.658 r  lrmove_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.658    lrmove_reg[13]_i_18_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.981 f  lrmove_reg[13]_i_19/O[1]
                         net (fo=2, routed)           0.502    17.482    lrmove_reg[13]_i_19_n_6
    SLICE_X61Y15         LUT1 (Prop_lut1_I0_O)        0.306    17.788 r  lrmove[13]_i_31/O
                         net (fo=1, routed)           0.000    17.788    lrmove[13]_i_31_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.338 r  lrmove_reg[13]_i_12/CO[3]
                         net (fo=2, routed)           0.997    19.335    lrmove_reg[13]_i_12_n_0
    SLICE_X64Y14         LUT4 (Prop_lut4_I2_O)        0.124    19.459 f  lrmove[13]_i_35/O
                         net (fo=1, routed)           0.314    19.774    lrmove[13]_i_35_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.124    19.898 f  lrmove[13]_i_15/O
                         net (fo=1, routed)           0.151    20.049    lrmove[13]_i_15_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.173 r  lrmove[13]_i_4/O
                         net (fo=1, routed)           0.154    20.327    lrmove[13]_i_4_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I1_O)        0.124    20.451 r  lrmove[13]_i_1/O
                         net (fo=14, routed)          0.349    20.800    lrmove[13]_i_1_n_0
    SLICE_X64Y15         FDCE                                         r  lrmove_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.671    15.093    clk_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  lrmove_reg[11]/C
                         clock pessimism              0.267    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X64Y15         FDCE (Setup_fdce_C_CE)      -0.205    15.120    lrmove_reg[11]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -20.800    
  -------------------------------------------------------------------
                         slack                                 -5.679    

Slack (VIOLATED) :        -5.679ns  (required time - arrival time)
  Source:                 cr_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrmove_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.400ns  (logic 8.016ns (52.052%)  route 7.384ns (47.948%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.797     5.400    clk_IBUF_BUFG
    SLICE_X57Y10         FDCE                                         r  cr_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.419     5.819 r  cr_reg[7]_replica/Q
                         net (fo=1, routed)           0.522     6.341    cr[7]_repN
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[7]_P[10])
                                                      1.992     8.333 r  lrmove2/P[10]
                         net (fo=11, routed)          1.107     9.440    lrmove2_n_95
    SLICE_X61Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.564 r  lrmove[13]_i_183/O
                         net (fo=1, routed)           0.702    10.267    lrmove[13]_i_183_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.665 r  lrmove_reg[13]_i_172/CO[3]
                         net (fo=1, routed)           0.000    10.665    lrmove_reg[13]_i_172_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.779 r  lrmove_reg[13]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.779    lrmove_reg[13]_i_163_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.893 r  lrmove_reg[13]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.893    lrmove_reg[13]_i_154_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.007 r  lrmove_reg[13]_i_121/CO[3]
                         net (fo=1, routed)           0.000    11.007    lrmove_reg[13]_i_121_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.121 r  lrmove_reg[13]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.121    lrmove_reg[13]_i_104_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.434 r  lrmove_reg[13]_i_78/O[3]
                         net (fo=26, routed)          0.875    12.309    lrmove_reg[13]_i_78_n_4
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.306    12.615 r  lrmove[13]_i_141/O
                         net (fo=1, routed)           0.000    12.615    lrmove[13]_i_141_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.016 r  lrmove_reg[13]_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.016    lrmove_reg[13]_i_118_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.350 r  lrmove_reg[13]_i_117/O[1]
                         net (fo=5, routed)           0.544    13.894    lrmove_reg[13]_i_117_n_6
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.303    14.197 r  lrmove[13]_i_82/O
                         net (fo=1, routed)           0.519    14.716    lrmove[13]_i_82_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.114 r  lrmove_reg[13]_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.114    lrmove_reg[13]_i_70_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.336 r  lrmove_reg[13]_i_72/O[0]
                         net (fo=1, routed)           0.646    15.983    lrmove_reg[13]_i_72_n_7
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.299    16.282 r  lrmove[13]_i_40/O
                         net (fo=1, routed)           0.000    16.282    lrmove[13]_i_40_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.658 r  lrmove_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.658    lrmove_reg[13]_i_18_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.981 f  lrmove_reg[13]_i_19/O[1]
                         net (fo=2, routed)           0.502    17.482    lrmove_reg[13]_i_19_n_6
    SLICE_X61Y15         LUT1 (Prop_lut1_I0_O)        0.306    17.788 r  lrmove[13]_i_31/O
                         net (fo=1, routed)           0.000    17.788    lrmove[13]_i_31_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.338 r  lrmove_reg[13]_i_12/CO[3]
                         net (fo=2, routed)           0.997    19.335    lrmove_reg[13]_i_12_n_0
    SLICE_X64Y14         LUT4 (Prop_lut4_I2_O)        0.124    19.459 f  lrmove[13]_i_35/O
                         net (fo=1, routed)           0.314    19.774    lrmove[13]_i_35_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.124    19.898 f  lrmove[13]_i_15/O
                         net (fo=1, routed)           0.151    20.049    lrmove[13]_i_15_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.173 r  lrmove[13]_i_4/O
                         net (fo=1, routed)           0.154    20.327    lrmove[13]_i_4_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I1_O)        0.124    20.451 r  lrmove[13]_i_1/O
                         net (fo=14, routed)          0.349    20.800    lrmove[13]_i_1_n_0
    SLICE_X64Y15         FDCE                                         r  lrmove_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.671    15.093    clk_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  lrmove_reg[12]/C
                         clock pessimism              0.267    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X64Y15         FDCE (Setup_fdce_C_CE)      -0.205    15.120    lrmove_reg[12]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -20.800    
  -------------------------------------------------------------------
                         slack                                 -5.679    

Slack (VIOLATED) :        -5.679ns  (required time - arrival time)
  Source:                 cr_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrmove_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.400ns  (logic 8.016ns (52.052%)  route 7.384ns (47.948%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.797     5.400    clk_IBUF_BUFG
    SLICE_X57Y10         FDCE                                         r  cr_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.419     5.819 r  cr_reg[7]_replica/Q
                         net (fo=1, routed)           0.522     6.341    cr[7]_repN
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[7]_P[10])
                                                      1.992     8.333 r  lrmove2/P[10]
                         net (fo=11, routed)          1.107     9.440    lrmove2_n_95
    SLICE_X61Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.564 r  lrmove[13]_i_183/O
                         net (fo=1, routed)           0.702    10.267    lrmove[13]_i_183_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.665 r  lrmove_reg[13]_i_172/CO[3]
                         net (fo=1, routed)           0.000    10.665    lrmove_reg[13]_i_172_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.779 r  lrmove_reg[13]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.779    lrmove_reg[13]_i_163_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.893 r  lrmove_reg[13]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.893    lrmove_reg[13]_i_154_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.007 r  lrmove_reg[13]_i_121/CO[3]
                         net (fo=1, routed)           0.000    11.007    lrmove_reg[13]_i_121_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.121 r  lrmove_reg[13]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.121    lrmove_reg[13]_i_104_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.434 r  lrmove_reg[13]_i_78/O[3]
                         net (fo=26, routed)          0.875    12.309    lrmove_reg[13]_i_78_n_4
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.306    12.615 r  lrmove[13]_i_141/O
                         net (fo=1, routed)           0.000    12.615    lrmove[13]_i_141_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.016 r  lrmove_reg[13]_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.016    lrmove_reg[13]_i_118_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.350 r  lrmove_reg[13]_i_117/O[1]
                         net (fo=5, routed)           0.544    13.894    lrmove_reg[13]_i_117_n_6
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.303    14.197 r  lrmove[13]_i_82/O
                         net (fo=1, routed)           0.519    14.716    lrmove[13]_i_82_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.114 r  lrmove_reg[13]_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.114    lrmove_reg[13]_i_70_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.336 r  lrmove_reg[13]_i_72/O[0]
                         net (fo=1, routed)           0.646    15.983    lrmove_reg[13]_i_72_n_7
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.299    16.282 r  lrmove[13]_i_40/O
                         net (fo=1, routed)           0.000    16.282    lrmove[13]_i_40_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.658 r  lrmove_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.658    lrmove_reg[13]_i_18_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.981 f  lrmove_reg[13]_i_19/O[1]
                         net (fo=2, routed)           0.502    17.482    lrmove_reg[13]_i_19_n_6
    SLICE_X61Y15         LUT1 (Prop_lut1_I0_O)        0.306    17.788 r  lrmove[13]_i_31/O
                         net (fo=1, routed)           0.000    17.788    lrmove[13]_i_31_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.338 r  lrmove_reg[13]_i_12/CO[3]
                         net (fo=2, routed)           0.997    19.335    lrmove_reg[13]_i_12_n_0
    SLICE_X64Y14         LUT4 (Prop_lut4_I2_O)        0.124    19.459 f  lrmove[13]_i_35/O
                         net (fo=1, routed)           0.314    19.774    lrmove[13]_i_35_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.124    19.898 f  lrmove[13]_i_15/O
                         net (fo=1, routed)           0.151    20.049    lrmove[13]_i_15_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.173 r  lrmove[13]_i_4/O
                         net (fo=1, routed)           0.154    20.327    lrmove[13]_i_4_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I1_O)        0.124    20.451 r  lrmove[13]_i_1/O
                         net (fo=14, routed)          0.349    20.800    lrmove[13]_i_1_n_0
    SLICE_X64Y15         FDCE                                         r  lrmove_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.671    15.093    clk_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  lrmove_reg[13]/C
                         clock pessimism              0.267    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X64Y15         FDCE (Setup_fdce_C_CE)      -0.205    15.120    lrmove_reg[13]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -20.800    
  -------------------------------------------------------------------
                         slack                                 -5.679    

Slack (VIOLATED) :        -5.679ns  (required time - arrival time)
  Source:                 cr_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrmove_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.400ns  (logic 8.016ns (52.052%)  route 7.384ns (47.948%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.797     5.400    clk_IBUF_BUFG
    SLICE_X57Y10         FDCE                                         r  cr_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.419     5.819 r  cr_reg[7]_replica/Q
                         net (fo=1, routed)           0.522     6.341    cr[7]_repN
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[7]_P[10])
                                                      1.992     8.333 r  lrmove2/P[10]
                         net (fo=11, routed)          1.107     9.440    lrmove2_n_95
    SLICE_X61Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.564 r  lrmove[13]_i_183/O
                         net (fo=1, routed)           0.702    10.267    lrmove[13]_i_183_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.665 r  lrmove_reg[13]_i_172/CO[3]
                         net (fo=1, routed)           0.000    10.665    lrmove_reg[13]_i_172_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.779 r  lrmove_reg[13]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.779    lrmove_reg[13]_i_163_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.893 r  lrmove_reg[13]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.893    lrmove_reg[13]_i_154_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.007 r  lrmove_reg[13]_i_121/CO[3]
                         net (fo=1, routed)           0.000    11.007    lrmove_reg[13]_i_121_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.121 r  lrmove_reg[13]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.121    lrmove_reg[13]_i_104_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.434 r  lrmove_reg[13]_i_78/O[3]
                         net (fo=26, routed)          0.875    12.309    lrmove_reg[13]_i_78_n_4
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.306    12.615 r  lrmove[13]_i_141/O
                         net (fo=1, routed)           0.000    12.615    lrmove[13]_i_141_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.016 r  lrmove_reg[13]_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.016    lrmove_reg[13]_i_118_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.350 r  lrmove_reg[13]_i_117/O[1]
                         net (fo=5, routed)           0.544    13.894    lrmove_reg[13]_i_117_n_6
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.303    14.197 r  lrmove[13]_i_82/O
                         net (fo=1, routed)           0.519    14.716    lrmove[13]_i_82_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.114 r  lrmove_reg[13]_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.114    lrmove_reg[13]_i_70_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.336 r  lrmove_reg[13]_i_72/O[0]
                         net (fo=1, routed)           0.646    15.983    lrmove_reg[13]_i_72_n_7
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.299    16.282 r  lrmove[13]_i_40/O
                         net (fo=1, routed)           0.000    16.282    lrmove[13]_i_40_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.658 r  lrmove_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.658    lrmove_reg[13]_i_18_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.981 f  lrmove_reg[13]_i_19/O[1]
                         net (fo=2, routed)           0.502    17.482    lrmove_reg[13]_i_19_n_6
    SLICE_X61Y15         LUT1 (Prop_lut1_I0_O)        0.306    17.788 r  lrmove[13]_i_31/O
                         net (fo=1, routed)           0.000    17.788    lrmove[13]_i_31_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.338 r  lrmove_reg[13]_i_12/CO[3]
                         net (fo=2, routed)           0.997    19.335    lrmove_reg[13]_i_12_n_0
    SLICE_X64Y14         LUT4 (Prop_lut4_I2_O)        0.124    19.459 f  lrmove[13]_i_35/O
                         net (fo=1, routed)           0.314    19.774    lrmove[13]_i_35_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.124    19.898 f  lrmove[13]_i_15/O
                         net (fo=1, routed)           0.151    20.049    lrmove[13]_i_15_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.173 r  lrmove[13]_i_4/O
                         net (fo=1, routed)           0.154    20.327    lrmove[13]_i_4_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I1_O)        0.124    20.451 r  lrmove[13]_i_1/O
                         net (fo=14, routed)          0.349    20.800    lrmove[13]_i_1_n_0
    SLICE_X64Y15         FDCE                                         r  lrmove_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.671    15.093    clk_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  lrmove_reg[4]/C
                         clock pessimism              0.267    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X64Y15         FDCE (Setup_fdce_C_CE)      -0.205    15.120    lrmove_reg[4]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -20.800    
  -------------------------------------------------------------------
                         slack                                 -5.679    

Slack (VIOLATED) :        -5.679ns  (required time - arrival time)
  Source:                 cr_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrmove_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.400ns  (logic 8.016ns (52.052%)  route 7.384ns (47.948%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.797     5.400    clk_IBUF_BUFG
    SLICE_X57Y10         FDCE                                         r  cr_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.419     5.819 r  cr_reg[7]_replica/Q
                         net (fo=1, routed)           0.522     6.341    cr[7]_repN
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[7]_P[10])
                                                      1.992     8.333 r  lrmove2/P[10]
                         net (fo=11, routed)          1.107     9.440    lrmove2_n_95
    SLICE_X61Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.564 r  lrmove[13]_i_183/O
                         net (fo=1, routed)           0.702    10.267    lrmove[13]_i_183_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.665 r  lrmove_reg[13]_i_172/CO[3]
                         net (fo=1, routed)           0.000    10.665    lrmove_reg[13]_i_172_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.779 r  lrmove_reg[13]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.779    lrmove_reg[13]_i_163_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.893 r  lrmove_reg[13]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.893    lrmove_reg[13]_i_154_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.007 r  lrmove_reg[13]_i_121/CO[3]
                         net (fo=1, routed)           0.000    11.007    lrmove_reg[13]_i_121_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.121 r  lrmove_reg[13]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.121    lrmove_reg[13]_i_104_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.434 r  lrmove_reg[13]_i_78/O[3]
                         net (fo=26, routed)          0.875    12.309    lrmove_reg[13]_i_78_n_4
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.306    12.615 r  lrmove[13]_i_141/O
                         net (fo=1, routed)           0.000    12.615    lrmove[13]_i_141_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.016 r  lrmove_reg[13]_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.016    lrmove_reg[13]_i_118_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.350 r  lrmove_reg[13]_i_117/O[1]
                         net (fo=5, routed)           0.544    13.894    lrmove_reg[13]_i_117_n_6
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.303    14.197 r  lrmove[13]_i_82/O
                         net (fo=1, routed)           0.519    14.716    lrmove[13]_i_82_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.114 r  lrmove_reg[13]_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.114    lrmove_reg[13]_i_70_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.336 r  lrmove_reg[13]_i_72/O[0]
                         net (fo=1, routed)           0.646    15.983    lrmove_reg[13]_i_72_n_7
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.299    16.282 r  lrmove[13]_i_40/O
                         net (fo=1, routed)           0.000    16.282    lrmove[13]_i_40_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.658 r  lrmove_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.658    lrmove_reg[13]_i_18_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.981 f  lrmove_reg[13]_i_19/O[1]
                         net (fo=2, routed)           0.502    17.482    lrmove_reg[13]_i_19_n_6
    SLICE_X61Y15         LUT1 (Prop_lut1_I0_O)        0.306    17.788 r  lrmove[13]_i_31/O
                         net (fo=1, routed)           0.000    17.788    lrmove[13]_i_31_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.338 r  lrmove_reg[13]_i_12/CO[3]
                         net (fo=2, routed)           0.997    19.335    lrmove_reg[13]_i_12_n_0
    SLICE_X64Y14         LUT4 (Prop_lut4_I2_O)        0.124    19.459 f  lrmove[13]_i_35/O
                         net (fo=1, routed)           0.314    19.774    lrmove[13]_i_35_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.124    19.898 f  lrmove[13]_i_15/O
                         net (fo=1, routed)           0.151    20.049    lrmove[13]_i_15_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.173 r  lrmove[13]_i_4/O
                         net (fo=1, routed)           0.154    20.327    lrmove[13]_i_4_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I1_O)        0.124    20.451 r  lrmove[13]_i_1/O
                         net (fo=14, routed)          0.349    20.800    lrmove[13]_i_1_n_0
    SLICE_X64Y15         FDCE                                         r  lrmove_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.671    15.093    clk_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  lrmove_reg[6]/C
                         clock pessimism              0.267    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X64Y15         FDCE (Setup_fdce_C_CE)      -0.205    15.120    lrmove_reg[6]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -20.800    
  -------------------------------------------------------------------
                         slack                                 -5.679    

Slack (VIOLATED) :        -5.679ns  (required time - arrival time)
  Source:                 cr_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrmove_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.400ns  (logic 8.016ns (52.052%)  route 7.384ns (47.948%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.797     5.400    clk_IBUF_BUFG
    SLICE_X57Y10         FDCE                                         r  cr_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.419     5.819 r  cr_reg[7]_replica/Q
                         net (fo=1, routed)           0.522     6.341    cr[7]_repN
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[7]_P[10])
                                                      1.992     8.333 r  lrmove2/P[10]
                         net (fo=11, routed)          1.107     9.440    lrmove2_n_95
    SLICE_X61Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.564 r  lrmove[13]_i_183/O
                         net (fo=1, routed)           0.702    10.267    lrmove[13]_i_183_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.665 r  lrmove_reg[13]_i_172/CO[3]
                         net (fo=1, routed)           0.000    10.665    lrmove_reg[13]_i_172_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.779 r  lrmove_reg[13]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.779    lrmove_reg[13]_i_163_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.893 r  lrmove_reg[13]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.893    lrmove_reg[13]_i_154_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.007 r  lrmove_reg[13]_i_121/CO[3]
                         net (fo=1, routed)           0.000    11.007    lrmove_reg[13]_i_121_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.121 r  lrmove_reg[13]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.121    lrmove_reg[13]_i_104_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.434 r  lrmove_reg[13]_i_78/O[3]
                         net (fo=26, routed)          0.875    12.309    lrmove_reg[13]_i_78_n_4
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.306    12.615 r  lrmove[13]_i_141/O
                         net (fo=1, routed)           0.000    12.615    lrmove[13]_i_141_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.016 r  lrmove_reg[13]_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.016    lrmove_reg[13]_i_118_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.350 r  lrmove_reg[13]_i_117/O[1]
                         net (fo=5, routed)           0.544    13.894    lrmove_reg[13]_i_117_n_6
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.303    14.197 r  lrmove[13]_i_82/O
                         net (fo=1, routed)           0.519    14.716    lrmove[13]_i_82_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.114 r  lrmove_reg[13]_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.114    lrmove_reg[13]_i_70_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.336 r  lrmove_reg[13]_i_72/O[0]
                         net (fo=1, routed)           0.646    15.983    lrmove_reg[13]_i_72_n_7
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.299    16.282 r  lrmove[13]_i_40/O
                         net (fo=1, routed)           0.000    16.282    lrmove[13]_i_40_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.658 r  lrmove_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.658    lrmove_reg[13]_i_18_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.981 f  lrmove_reg[13]_i_19/O[1]
                         net (fo=2, routed)           0.502    17.482    lrmove_reg[13]_i_19_n_6
    SLICE_X61Y15         LUT1 (Prop_lut1_I0_O)        0.306    17.788 r  lrmove[13]_i_31/O
                         net (fo=1, routed)           0.000    17.788    lrmove[13]_i_31_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.338 r  lrmove_reg[13]_i_12/CO[3]
                         net (fo=2, routed)           0.997    19.335    lrmove_reg[13]_i_12_n_0
    SLICE_X64Y14         LUT4 (Prop_lut4_I2_O)        0.124    19.459 f  lrmove[13]_i_35/O
                         net (fo=1, routed)           0.314    19.774    lrmove[13]_i_35_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.124    19.898 f  lrmove[13]_i_15/O
                         net (fo=1, routed)           0.151    20.049    lrmove[13]_i_15_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.173 r  lrmove[13]_i_4/O
                         net (fo=1, routed)           0.154    20.327    lrmove[13]_i_4_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I1_O)        0.124    20.451 r  lrmove[13]_i_1/O
                         net (fo=14, routed)          0.349    20.800    lrmove[13]_i_1_n_0
    SLICE_X64Y15         FDCE                                         r  lrmove_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.671    15.093    clk_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  lrmove_reg[7]/C
                         clock pessimism              0.267    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X64Y15         FDCE (Setup_fdce_C_CE)      -0.205    15.120    lrmove_reg[7]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -20.800    
  -------------------------------------------------------------------
                         slack                                 -5.679    

Slack (VIOLATED) :        -5.675ns  (required time - arrival time)
  Source:                 cr_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrmove_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.394ns  (logic 8.016ns (52.072%)  route 7.378ns (47.928%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.797     5.400    clk_IBUF_BUFG
    SLICE_X57Y10         FDCE                                         r  cr_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.419     5.819 r  cr_reg[7]_replica/Q
                         net (fo=1, routed)           0.522     6.341    cr[7]_repN
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[7]_P[10])
                                                      1.992     8.333 r  lrmove2/P[10]
                         net (fo=11, routed)          1.107     9.440    lrmove2_n_95
    SLICE_X61Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.564 r  lrmove[13]_i_183/O
                         net (fo=1, routed)           0.702    10.267    lrmove[13]_i_183_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.665 r  lrmove_reg[13]_i_172/CO[3]
                         net (fo=1, routed)           0.000    10.665    lrmove_reg[13]_i_172_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.779 r  lrmove_reg[13]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.779    lrmove_reg[13]_i_163_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.893 r  lrmove_reg[13]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.893    lrmove_reg[13]_i_154_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.007 r  lrmove_reg[13]_i_121/CO[3]
                         net (fo=1, routed)           0.000    11.007    lrmove_reg[13]_i_121_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.121 r  lrmove_reg[13]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.121    lrmove_reg[13]_i_104_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.434 r  lrmove_reg[13]_i_78/O[3]
                         net (fo=26, routed)          0.875    12.309    lrmove_reg[13]_i_78_n_4
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.306    12.615 r  lrmove[13]_i_141/O
                         net (fo=1, routed)           0.000    12.615    lrmove[13]_i_141_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.016 r  lrmove_reg[13]_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.016    lrmove_reg[13]_i_118_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.350 r  lrmove_reg[13]_i_117/O[1]
                         net (fo=5, routed)           0.544    13.894    lrmove_reg[13]_i_117_n_6
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.303    14.197 r  lrmove[13]_i_82/O
                         net (fo=1, routed)           0.519    14.716    lrmove[13]_i_82_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.114 r  lrmove_reg[13]_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.114    lrmove_reg[13]_i_70_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.336 r  lrmove_reg[13]_i_72/O[0]
                         net (fo=1, routed)           0.646    15.983    lrmove_reg[13]_i_72_n_7
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.299    16.282 r  lrmove[13]_i_40/O
                         net (fo=1, routed)           0.000    16.282    lrmove[13]_i_40_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.658 r  lrmove_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.658    lrmove_reg[13]_i_18_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.981 f  lrmove_reg[13]_i_19/O[1]
                         net (fo=2, routed)           0.502    17.482    lrmove_reg[13]_i_19_n_6
    SLICE_X61Y15         LUT1 (Prop_lut1_I0_O)        0.306    17.788 r  lrmove[13]_i_31/O
                         net (fo=1, routed)           0.000    17.788    lrmove[13]_i_31_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.338 r  lrmove_reg[13]_i_12/CO[3]
                         net (fo=2, routed)           0.997    19.335    lrmove_reg[13]_i_12_n_0
    SLICE_X64Y14         LUT4 (Prop_lut4_I2_O)        0.124    19.459 f  lrmove[13]_i_35/O
                         net (fo=1, routed)           0.314    19.774    lrmove[13]_i_35_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.124    19.898 f  lrmove[13]_i_15/O
                         net (fo=1, routed)           0.151    20.049    lrmove[13]_i_15_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.173 r  lrmove[13]_i_4/O
                         net (fo=1, routed)           0.154    20.327    lrmove[13]_i_4_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I1_O)        0.124    20.451 r  lrmove[13]_i_1/O
                         net (fo=14, routed)          0.343    20.794    lrmove[13]_i_1_n_0
    SLICE_X63Y16         FDCE                                         r  lrmove_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.669    15.091    clk_IBUF_BUFG
    SLICE_X63Y16         FDCE                                         r  lrmove_reg[0]/C
                         clock pessimism              0.267    15.359    
                         clock uncertainty           -0.035    15.323    
    SLICE_X63Y16         FDCE (Setup_fdce_C_CE)      -0.205    15.118    lrmove_reg[0]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -20.794    
  -------------------------------------------------------------------
                         slack                                 -5.675    

Slack (VIOLATED) :        -5.675ns  (required time - arrival time)
  Source:                 cr_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrmove_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.394ns  (logic 8.016ns (52.072%)  route 7.378ns (47.928%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.797     5.400    clk_IBUF_BUFG
    SLICE_X57Y10         FDCE                                         r  cr_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.419     5.819 r  cr_reg[7]_replica/Q
                         net (fo=1, routed)           0.522     6.341    cr[7]_repN
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[7]_P[10])
                                                      1.992     8.333 r  lrmove2/P[10]
                         net (fo=11, routed)          1.107     9.440    lrmove2_n_95
    SLICE_X61Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.564 r  lrmove[13]_i_183/O
                         net (fo=1, routed)           0.702    10.267    lrmove[13]_i_183_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.665 r  lrmove_reg[13]_i_172/CO[3]
                         net (fo=1, routed)           0.000    10.665    lrmove_reg[13]_i_172_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.779 r  lrmove_reg[13]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.779    lrmove_reg[13]_i_163_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.893 r  lrmove_reg[13]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.893    lrmove_reg[13]_i_154_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.007 r  lrmove_reg[13]_i_121/CO[3]
                         net (fo=1, routed)           0.000    11.007    lrmove_reg[13]_i_121_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.121 r  lrmove_reg[13]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.121    lrmove_reg[13]_i_104_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.434 r  lrmove_reg[13]_i_78/O[3]
                         net (fo=26, routed)          0.875    12.309    lrmove_reg[13]_i_78_n_4
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.306    12.615 r  lrmove[13]_i_141/O
                         net (fo=1, routed)           0.000    12.615    lrmove[13]_i_141_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.016 r  lrmove_reg[13]_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.016    lrmove_reg[13]_i_118_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.350 r  lrmove_reg[13]_i_117/O[1]
                         net (fo=5, routed)           0.544    13.894    lrmove_reg[13]_i_117_n_6
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.303    14.197 r  lrmove[13]_i_82/O
                         net (fo=1, routed)           0.519    14.716    lrmove[13]_i_82_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.114 r  lrmove_reg[13]_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.114    lrmove_reg[13]_i_70_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.336 r  lrmove_reg[13]_i_72/O[0]
                         net (fo=1, routed)           0.646    15.983    lrmove_reg[13]_i_72_n_7
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.299    16.282 r  lrmove[13]_i_40/O
                         net (fo=1, routed)           0.000    16.282    lrmove[13]_i_40_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.658 r  lrmove_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.658    lrmove_reg[13]_i_18_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.981 f  lrmove_reg[13]_i_19/O[1]
                         net (fo=2, routed)           0.502    17.482    lrmove_reg[13]_i_19_n_6
    SLICE_X61Y15         LUT1 (Prop_lut1_I0_O)        0.306    17.788 r  lrmove[13]_i_31/O
                         net (fo=1, routed)           0.000    17.788    lrmove[13]_i_31_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.338 r  lrmove_reg[13]_i_12/CO[3]
                         net (fo=2, routed)           0.997    19.335    lrmove_reg[13]_i_12_n_0
    SLICE_X64Y14         LUT4 (Prop_lut4_I2_O)        0.124    19.459 f  lrmove[13]_i_35/O
                         net (fo=1, routed)           0.314    19.774    lrmove[13]_i_35_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.124    19.898 f  lrmove[13]_i_15/O
                         net (fo=1, routed)           0.151    20.049    lrmove[13]_i_15_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.173 r  lrmove[13]_i_4/O
                         net (fo=1, routed)           0.154    20.327    lrmove[13]_i_4_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I1_O)        0.124    20.451 r  lrmove[13]_i_1/O
                         net (fo=14, routed)          0.343    20.794    lrmove[13]_i_1_n_0
    SLICE_X63Y16         FDCE                                         r  lrmove_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.669    15.091    clk_IBUF_BUFG
    SLICE_X63Y16         FDCE                                         r  lrmove_reg[10]/C
                         clock pessimism              0.267    15.359    
                         clock uncertainty           -0.035    15.323    
    SLICE_X63Y16         FDCE (Setup_fdce_C_CE)      -0.205    15.118    lrmove_reg[10]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -20.794    
  -------------------------------------------------------------------
                         slack                                 -5.675    

Slack (VIOLATED) :        -5.675ns  (required time - arrival time)
  Source:                 cr_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrmove_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.394ns  (logic 8.016ns (52.072%)  route 7.378ns (47.928%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.797     5.400    clk_IBUF_BUFG
    SLICE_X57Y10         FDCE                                         r  cr_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.419     5.819 r  cr_reg[7]_replica/Q
                         net (fo=1, routed)           0.522     6.341    cr[7]_repN
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[7]_P[10])
                                                      1.992     8.333 r  lrmove2/P[10]
                         net (fo=11, routed)          1.107     9.440    lrmove2_n_95
    SLICE_X61Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.564 r  lrmove[13]_i_183/O
                         net (fo=1, routed)           0.702    10.267    lrmove[13]_i_183_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.665 r  lrmove_reg[13]_i_172/CO[3]
                         net (fo=1, routed)           0.000    10.665    lrmove_reg[13]_i_172_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.779 r  lrmove_reg[13]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.779    lrmove_reg[13]_i_163_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.893 r  lrmove_reg[13]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.893    lrmove_reg[13]_i_154_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.007 r  lrmove_reg[13]_i_121/CO[3]
                         net (fo=1, routed)           0.000    11.007    lrmove_reg[13]_i_121_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.121 r  lrmove_reg[13]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.121    lrmove_reg[13]_i_104_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.434 r  lrmove_reg[13]_i_78/O[3]
                         net (fo=26, routed)          0.875    12.309    lrmove_reg[13]_i_78_n_4
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.306    12.615 r  lrmove[13]_i_141/O
                         net (fo=1, routed)           0.000    12.615    lrmove[13]_i_141_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.016 r  lrmove_reg[13]_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.016    lrmove_reg[13]_i_118_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.350 r  lrmove_reg[13]_i_117/O[1]
                         net (fo=5, routed)           0.544    13.894    lrmove_reg[13]_i_117_n_6
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.303    14.197 r  lrmove[13]_i_82/O
                         net (fo=1, routed)           0.519    14.716    lrmove[13]_i_82_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.114 r  lrmove_reg[13]_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.114    lrmove_reg[13]_i_70_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.336 r  lrmove_reg[13]_i_72/O[0]
                         net (fo=1, routed)           0.646    15.983    lrmove_reg[13]_i_72_n_7
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.299    16.282 r  lrmove[13]_i_40/O
                         net (fo=1, routed)           0.000    16.282    lrmove[13]_i_40_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.658 r  lrmove_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.658    lrmove_reg[13]_i_18_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.981 f  lrmove_reg[13]_i_19/O[1]
                         net (fo=2, routed)           0.502    17.482    lrmove_reg[13]_i_19_n_6
    SLICE_X61Y15         LUT1 (Prop_lut1_I0_O)        0.306    17.788 r  lrmove[13]_i_31/O
                         net (fo=1, routed)           0.000    17.788    lrmove[13]_i_31_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.338 r  lrmove_reg[13]_i_12/CO[3]
                         net (fo=2, routed)           0.997    19.335    lrmove_reg[13]_i_12_n_0
    SLICE_X64Y14         LUT4 (Prop_lut4_I2_O)        0.124    19.459 f  lrmove[13]_i_35/O
                         net (fo=1, routed)           0.314    19.774    lrmove[13]_i_35_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.124    19.898 f  lrmove[13]_i_15/O
                         net (fo=1, routed)           0.151    20.049    lrmove[13]_i_15_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.173 r  lrmove[13]_i_4/O
                         net (fo=1, routed)           0.154    20.327    lrmove[13]_i_4_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I1_O)        0.124    20.451 r  lrmove[13]_i_1/O
                         net (fo=14, routed)          0.343    20.794    lrmove[13]_i_1_n_0
    SLICE_X63Y16         FDCE                                         r  lrmove_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.669    15.091    clk_IBUF_BUFG
    SLICE_X63Y16         FDCE                                         r  lrmove_reg[1]/C
                         clock pessimism              0.267    15.359    
                         clock uncertainty           -0.035    15.323    
    SLICE_X63Y16         FDCE (Setup_fdce_C_CE)      -0.205    15.118    lrmove_reg[1]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -20.794    
  -------------------------------------------------------------------
                         slack                                 -5.675    

Slack (VIOLATED) :        -5.675ns  (required time - arrival time)
  Source:                 cr_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrmove_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.394ns  (logic 8.016ns (52.072%)  route 7.378ns (47.928%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.797     5.400    clk_IBUF_BUFG
    SLICE_X57Y10         FDCE                                         r  cr_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.419     5.819 r  cr_reg[7]_replica/Q
                         net (fo=1, routed)           0.522     6.341    cr[7]_repN
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[7]_P[10])
                                                      1.992     8.333 r  lrmove2/P[10]
                         net (fo=11, routed)          1.107     9.440    lrmove2_n_95
    SLICE_X61Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.564 r  lrmove[13]_i_183/O
                         net (fo=1, routed)           0.702    10.267    lrmove[13]_i_183_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.665 r  lrmove_reg[13]_i_172/CO[3]
                         net (fo=1, routed)           0.000    10.665    lrmove_reg[13]_i_172_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.779 r  lrmove_reg[13]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.779    lrmove_reg[13]_i_163_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.893 r  lrmove_reg[13]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.893    lrmove_reg[13]_i_154_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.007 r  lrmove_reg[13]_i_121/CO[3]
                         net (fo=1, routed)           0.000    11.007    lrmove_reg[13]_i_121_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.121 r  lrmove_reg[13]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.121    lrmove_reg[13]_i_104_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.434 r  lrmove_reg[13]_i_78/O[3]
                         net (fo=26, routed)          0.875    12.309    lrmove_reg[13]_i_78_n_4
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.306    12.615 r  lrmove[13]_i_141/O
                         net (fo=1, routed)           0.000    12.615    lrmove[13]_i_141_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.016 r  lrmove_reg[13]_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.016    lrmove_reg[13]_i_118_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.350 r  lrmove_reg[13]_i_117/O[1]
                         net (fo=5, routed)           0.544    13.894    lrmove_reg[13]_i_117_n_6
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.303    14.197 r  lrmove[13]_i_82/O
                         net (fo=1, routed)           0.519    14.716    lrmove[13]_i_82_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.114 r  lrmove_reg[13]_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.114    lrmove_reg[13]_i_70_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.336 r  lrmove_reg[13]_i_72/O[0]
                         net (fo=1, routed)           0.646    15.983    lrmove_reg[13]_i_72_n_7
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.299    16.282 r  lrmove[13]_i_40/O
                         net (fo=1, routed)           0.000    16.282    lrmove[13]_i_40_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.658 r  lrmove_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.658    lrmove_reg[13]_i_18_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.981 f  lrmove_reg[13]_i_19/O[1]
                         net (fo=2, routed)           0.502    17.482    lrmove_reg[13]_i_19_n_6
    SLICE_X61Y15         LUT1 (Prop_lut1_I0_O)        0.306    17.788 r  lrmove[13]_i_31/O
                         net (fo=1, routed)           0.000    17.788    lrmove[13]_i_31_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.338 r  lrmove_reg[13]_i_12/CO[3]
                         net (fo=2, routed)           0.997    19.335    lrmove_reg[13]_i_12_n_0
    SLICE_X64Y14         LUT4 (Prop_lut4_I2_O)        0.124    19.459 f  lrmove[13]_i_35/O
                         net (fo=1, routed)           0.314    19.774    lrmove[13]_i_35_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.124    19.898 f  lrmove[13]_i_15/O
                         net (fo=1, routed)           0.151    20.049    lrmove[13]_i_15_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.173 r  lrmove[13]_i_4/O
                         net (fo=1, routed)           0.154    20.327    lrmove[13]_i_4_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I1_O)        0.124    20.451 r  lrmove[13]_i_1/O
                         net (fo=14, routed)          0.343    20.794    lrmove[13]_i_1_n_0
    SLICE_X63Y16         FDCE                                         r  lrmove_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.669    15.091    clk_IBUF_BUFG
    SLICE_X63Y16         FDCE                                         r  lrmove_reg[2]/C
                         clock pessimism              0.267    15.359    
                         clock uncertainty           -0.035    15.323    
    SLICE_X63Y16         FDCE (Setup_fdce_C_CE)      -0.205    15.118    lrmove_reg[2]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -20.794    
  -------------------------------------------------------------------
                         slack                                 -5.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Dirdelay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Shortmove_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.748%)  route 0.173ns (48.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.634     1.554    clk_IBUF_BUFG
    SLICE_X20Y17         FDCE                                         r  Dirdelay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y17         FDCE (Prop_fdce_C_Q)         0.141     1.695 f  Dirdelay_reg[3]/Q
                         net (fo=40, routed)          0.173     1.868    p_0_in44_in
    SLICE_X23Y18         LUT5 (Prop_lut5_I0_O)        0.045     1.913 r  Shortmove_i_1/O
                         net (fo=1, routed)           0.000     1.913    Shortmove_i_1_n_0
    SLICE_X23Y18         FDPE                                         r  Shortmove_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.907     2.072    clk_IBUF_BUFG
    SLICE_X23Y18         FDPE                                         r  Shortmove_reg/C
                         clock pessimism             -0.505     1.567    
    SLICE_X23Y18         FDPE (Hold_fdpe_C_D)         0.091     1.658    Shortmove_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Movex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Movex_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.633     1.553    clk_IBUF_BUFG
    SLICE_X19Y18         FDRE                                         r  Movex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  Movex_reg[1]/Q
                         net (fo=2, routed)           0.168     1.862    Movex_reg_n_0_[1]
    SLICE_X19Y18         LUT5 (Prop_lut5_I4_O)        0.045     1.907 r  Movex[1]_i_1/O
                         net (fo=1, routed)           0.000     1.907    Movex[1]_i_1_n_0
    SLICE_X19Y18         FDRE                                         r  Movex_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.907     2.072    clk_IBUF_BUFG
    SLICE_X19Y18         FDRE                                         r  Movex_reg[1]/C
                         clock pessimism             -0.519     1.553    
    SLICE_X19Y18         FDRE (Hold_fdre_C_D)         0.091     1.644    Movex_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Screen/DIV_CLK_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Screen/DIV_CLK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.564     1.483    Screen/clk
    SLICE_X52Y96         FDCE                                         r  Screen/DIV_CLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  Screen/DIV_CLK_reg[0]/Q
                         net (fo=2, routed)           0.185     1.809    Screen/DIV_CLK_reg[0]_0
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.854 r  Screen/DIV_CLK[0]_i_1/O
                         net (fo=1, routed)           0.000     1.854    Screen/DIV_CLK[0]_i_1_n_0
    SLICE_X52Y96         FDCE                                         r  Screen/DIV_CLK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.834     1.999    Screen/clk
    SLICE_X52Y96         FDCE                                         r  Screen/DIV_CLK_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.091     1.574    Screen/DIV_CLK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 Movex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Movex_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.254%)  route 0.234ns (55.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.633     1.553    clk_IBUF_BUFG
    SLICE_X20Y18         FDRE                                         r  Movex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  Movex_reg[0]/Q
                         net (fo=3, routed)           0.234     1.928    Movex_reg_n_0_[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.973 r  Movex[0]_i_1/O
                         net (fo=1, routed)           0.000     1.973    Movex[0]_i_1_n_0
    SLICE_X20Y18         FDRE                                         r  Movex_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.907     2.072    clk_IBUF_BUFG
    SLICE_X20Y18         FDRE                                         r  Movex_reg[0]/C
                         clock pessimism             -0.519     1.553    
    SLICE_X20Y18         FDRE (Hold_fdre_C_D)         0.091     1.644    Movex_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 Dirdelay_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.452%)  route 0.311ns (62.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.635     1.555    clk_IBUF_BUFG
    SLICE_X19Y33         FDCE                                         r  Dirdelay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  Dirdelay_reg[2]/Q
                         net (fo=42, routed)          0.311     2.007    p_0_in37_in
    SLICE_X13Y32         LUT3 (Prop_lut3_I1_O)        0.045     2.052 r  cd[13]_i_1/O
                         net (fo=1, routed)           0.000     2.052    cd[13]_i_1_n_0
    SLICE_X13Y32         FDCE                                         r  cd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.908     2.073    clk_IBUF_BUFG
    SLICE_X13Y32         FDCE                                         r  cd_reg[13]/C
                         clock pessimism             -0.483     1.590    
    SLICE_X13Y32         FDCE (Hold_fdce_C_D)         0.091     1.681    cd_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 Dirdelay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.952%)  route 0.268ns (59.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.626     1.546    clk_IBUF_BUFG
    SLICE_X53Y14         FDCE                                         r  Dirdelay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  Dirdelay_reg[1]/Q
                         net (fo=39, routed)          0.132     1.819    p_0_in30_in
    SLICE_X52Y14         LUT3 (Prop_lut3_I1_O)        0.045     1.864 r  cr[19]_i_1/O
                         net (fo=3, routed)           0.136     2.000    cr[19]_i_1_n_0
    SLICE_X52Y14         FDCE                                         r  cr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.899     2.064    clk_IBUF_BUFG
    SLICE_X52Y14         FDCE                                         r  cr_reg[19]/C
                         clock pessimism             -0.505     1.559    
    SLICE_X52Y14         FDCE (Hold_fdce_C_D)         0.070     1.629    cr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 Dirdelay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.884%)  route 0.292ns (61.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.626     1.546    clk_IBUF_BUFG
    SLICE_X53Y14         FDCE                                         r  Dirdelay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  Dirdelay_reg[1]/Q
                         net (fo=39, routed)          0.292     1.979    p_0_in30_in
    SLICE_X53Y13         LUT3 (Prop_lut3_I1_O)        0.045     2.024 r  cr[14]_i_1/O
                         net (fo=3, routed)           0.000     2.024    cr[14]_i_1_n_0
    SLICE_X53Y13         FDCE                                         r  cr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.899     2.064    clk_IBUF_BUFG
    SLICE_X53Y13         FDCE                                         r  cr_reg[14]/C
                         clock pessimism             -0.503     1.561    
    SLICE_X53Y13         FDCE (Hold_fdce_C_D)         0.092     1.653    cr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 Dirdelay_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.512%)  route 0.338ns (64.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.635     1.555    clk_IBUF_BUFG
    SLICE_X19Y33         FDCE                                         r  Dirdelay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  Dirdelay_reg[2]/Q
                         net (fo=42, routed)          0.338     2.034    p_0_in37_in
    SLICE_X15Y32         LUT3 (Prop_lut3_I1_O)        0.045     2.079 r  cd[31]_i_2/O
                         net (fo=1, routed)           0.000     2.079    cd[31]_i_2_n_0
    SLICE_X15Y32         FDCE                                         r  cd_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.908     2.073    clk_IBUF_BUFG
    SLICE_X15Y32         FDCE                                         r  cd_reg[31]/C
                         clock pessimism             -0.483     1.590    
    SLICE_X15Y32         FDCE (Hold_fdce_C_D)         0.092     1.682    cd_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 Dirdelay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.021%)  route 0.557ns (74.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.626     1.546    clk_IBUF_BUFG
    SLICE_X53Y14         FDCE                                         r  Dirdelay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  Dirdelay_reg[1]/Q
                         net (fo=39, routed)          0.356     2.043    p_0_in30_in
    SLICE_X53Y13         LUT3 (Prop_lut3_I1_O)        0.045     2.088 r  cr[15]_i_1/O
                         net (fo=3, routed)           0.201     2.289    cr[15]_i_1_n_0
    SLICE_X51Y13         FDCE                                         r  cr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.900     2.065    clk_IBUF_BUFG
    SLICE_X51Y13         FDCE                                         r  cr_reg[15]/C
                         clock pessimism             -0.254     1.811    
    SLICE_X51Y13         FDCE (Hold_fdce_C_D)         0.070     1.881    cr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 Dirdelay_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.766%)  route 0.334ns (64.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.635     1.555    clk_IBUF_BUFG
    SLICE_X19Y33         FDCE                                         r  Dirdelay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  Dirdelay_reg[2]/Q
                         net (fo=42, routed)          0.172     1.868    p_0_in37_in
    SLICE_X16Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.913 r  cd[19]_i_1/O
                         net (fo=2, routed)           0.162     2.075    cd[19]_i_1_n_0
    SLICE_X13Y34         FDCE                                         r  cd_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.910     2.075    clk_IBUF_BUFG
    SLICE_X13Y34         FDCE                                         r  cd_reg[19]/C
                         clock pessimism             -0.483     1.592    
    SLICE_X13Y34         FDCE (Hold_fdce_C_D)         0.070     1.662    cd_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.413    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y20     count_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y21     num_reg/CLK
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X57Y6     Ycor_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X55Y6     Ycor_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X57Y6     Ycor_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X57Y7     Ycor_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X57Y6     Ycor_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X57Y7     Ycor_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X55Y6     Ycor_reg[6]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X55Y18    cu_reg[12]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X55Y18    cu_reg[14]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X57Y20    cu_reg[16]_replica/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X57Y20    cu_reg[17]_replica/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X57Y19    cu_reg[18]_replica/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X57Y20    cu_reg[19]_replica/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X49Y18    Dirdelay_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X19Y33    Dirdelay_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y15    cr_reg[0]_replica_1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X55Y12    cr_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X55Y6     Ycor_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X57Y7     Ycor_reg[3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X57Y7     Ycor_reg[5]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X55Y6     Ycor_reg[6]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X20Y17    Dirdelay_reg[3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X57Y11    cr_reg[0]_replica/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X18Y18    Xflag_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X61Y13    cr_reg[12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X61Y13    cr_reg[12]_replica/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X61Y13    cr_reg[14]_replica/C



