{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 09:24:49 2019 " "Info: Processing started: Wed May 22 09:24:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off problem3_4ch -c problem3_4ch " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off problem3_4ch -c problem3_4ch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1M " "Info: Assuming node \"clk1M\" is an undefined clock" {  } { { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 8 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk1M register switchSync\[0\] register success\[0\] 167.53 MHz 5.969 ns Internal " "Info: Clock \"clk1M\" has Internal fmax of 167.53 MHz between source register \"switchSync\[0\]\" and destination register \"success\[0\]\" (period= 5.969 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.260 ns + Longest register register " "Info: + Longest register to register delay is 5.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns switchSync\[0\] 1 REG LC_X2_Y2_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N0; Fanout = 5; REG Node = 'switchSync\[0\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { switchSync[0] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(0.914 ns) 2.849 ns success\[0\]~8 2 COMB LC_X2_Y2_N5 1 " "Info: 2: + IC(1.935 ns) + CELL(0.914 ns) = 2.849 ns; Loc. = LC_X2_Y2_N5; Fanout = 1; COMB Node = 'success\[0\]~8'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { switchSync[0] success[0]~8 } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 3.354 ns success\[0\]~13 3 COMB LC_X2_Y2_N6 4 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 3.354 ns; Loc. = LC_X2_Y2_N6; Fanout = 4; COMB Node = 'success\[0\]~13'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { success[0]~8 success[0]~13 } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(1.243 ns) 5.260 ns success\[0\] 4 REG LC_X2_Y2_N2 1 " "Info: 4: + IC(0.663 ns) + CELL(1.243 ns) = 5.260 ns; Loc. = LC_X2_Y2_N2; Fanout = 1; REG Node = 'success\[0\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.906 ns" { success[0]~13 success[0] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.357 ns ( 44.81 % ) " "Info: Total cell delay = 2.357 ns ( 44.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.903 ns ( 55.19 % ) " "Info: Total interconnect delay = 2.903 ns ( 55.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.260 ns" { switchSync[0] success[0]~8 success[0]~13 success[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "5.260 ns" { switchSync[0] {} success[0]~8 {} success[0]~13 {} success[0] {} } { 0.000ns 1.935ns 0.305ns 0.663ns } { 0.000ns 0.914ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1M destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1M\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1M 1 CLK PIN_12 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 11; CLK Node = 'clk1M'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns success\[0\] 2 REG LC_X2_Y2_N2 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y2_N2; Fanout = 1; REG Node = 'success\[0\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk1M success[0] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M success[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} success[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1M source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"clk1M\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1M 1 CLK PIN_12 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 11; CLK Node = 'clk1M'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns switchSync\[0\] 2 REG LC_X2_Y2_N0 5 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y2_N0; Fanout = 5; REG Node = 'switchSync\[0\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk1M switchSync[0] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M switchSync[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} switchSync[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M success[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} success[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M switchSync[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} switchSync[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.260 ns" { switchSync[0] success[0]~8 success[0]~13 success[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "5.260 ns" { switchSync[0] {} success[0]~8 {} success[0]~13 {} success[0] {} } { 0.000ns 1.935ns 0.305ns 0.663ns } { 0.000ns 0.914ns 0.200ns 1.243ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M success[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} success[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M switchSync[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} switchSync[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "switchSync\[3\] switches\[3\] clk1M 2.227 ns register " "Info: tsu for register \"switchSync\[3\]\" (data pin = \"switches\[3\]\", clock pin = \"clk1M\") is 2.227 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.242 ns + Longest pin register " "Info: + Longest pin to register delay is 5.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns switches\[3\] 1 PIN PIN_5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_5; Fanout = 1; PIN Node = 'switches\[3\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { switches[3] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.830 ns) + CELL(0.280 ns) 5.242 ns switchSync\[3\] 2 REG LC_X2_Y2_N5 1 " "Info: 2: + IC(3.830 ns) + CELL(0.280 ns) = 5.242 ns; Loc. = LC_X2_Y2_N5; Fanout = 1; REG Node = 'switchSync\[3\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.110 ns" { switches[3] switchSync[3] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 26.94 % ) " "Info: Total cell delay = 1.412 ns ( 26.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.830 ns ( 73.06 % ) " "Info: Total interconnect delay = 3.830 ns ( 73.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.242 ns" { switches[3] switchSync[3] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "5.242 ns" { switches[3] {} switches[3]~combout {} switchSync[3] {} } { 0.000ns 0.000ns 3.830ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1M destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1M\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1M 1 CLK PIN_12 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 11; CLK Node = 'clk1M'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns switchSync\[3\] 2 REG LC_X2_Y2_N5 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y2_N5; Fanout = 1; REG Node = 'switchSync\[3\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk1M switchSync[3] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M switchSync[3] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} switchSync[3] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.242 ns" { switches[3] switchSync[3] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "5.242 ns" { switches[3] {} switches[3]~combout {} switchSync[3] {} } { 0.000ns 0.000ns 3.830ns } { 0.000ns 1.132ns 0.280ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M switchSync[3] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} switchSync[3] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk1M leds\[1\] success\[1\] 6.858 ns register " "Info: tco from clock \"clk1M\" to destination pin \"leds\[1\]\" through register \"success\[1\]\" is 6.858 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1M source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk1M\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1M 1 CLK PIN_12 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 11; CLK Node = 'clk1M'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns success\[1\] 2 REG LC_X2_Y2_N3 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y2_N3; Fanout = 1; REG Node = 'success\[1\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk1M success[1] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M success[1] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} success[1] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.134 ns + Longest register pin " "Info: + Longest register to pin delay is 3.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns success\[1\] 1 REG LC_X2_Y2_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N3; Fanout = 1; REG Node = 'success\[1\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { success[1] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(2.322 ns) 3.134 ns leds\[1\] 2 PIN PIN_15 0 " "Info: 2: + IC(0.812 ns) + CELL(2.322 ns) = 3.134 ns; Loc. = PIN_15; Fanout = 0; PIN Node = 'leds\[1\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { success[1] leds[1] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 74.09 % ) " "Info: Total cell delay = 2.322 ns ( 74.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.812 ns ( 25.91 % ) " "Info: Total interconnect delay = 0.812 ns ( 25.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { success[1] leds[1] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { success[1] {} leds[1] {} } { 0.000ns 0.812ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M success[1] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} success[1] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { success[1] leds[1] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { success[1] {} leds[1] {} } { 0.000ns 0.812ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "switchSync\[1\] switches\[1\] clk1M -1.235 ns register " "Info: th for register \"switchSync\[1\]\" (data pin = \"switches\[1\]\", clock pin = \"clk1M\") is -1.235 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1M destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk1M\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1M 1 CLK PIN_12 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 11; CLK Node = 'clk1M'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns switchSync\[1\] 2 REG LC_X2_Y2_N8 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y2_N8; Fanout = 4; REG Node = 'switchSync\[1\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk1M switchSync[1] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M switchSync[1] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} switchSync[1] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.804 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns switches\[1\] 1 PIN PIN_3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_3; Fanout = 1; PIN Node = 'switches\[1\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { switches[1] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.611 ns) + CELL(1.061 ns) 4.804 ns switchSync\[1\] 2 REG LC_X2_Y2_N8 4 " "Info: 2: + IC(2.611 ns) + CELL(1.061 ns) = 4.804 ns; Loc. = LC_X2_Y2_N8; Fanout = 4; REG Node = 'switchSync\[1\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.672 ns" { switches[1] switchSync[1] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 45.65 % ) " "Info: Total cell delay = 2.193 ns ( 45.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.611 ns ( 54.35 % ) " "Info: Total interconnect delay = 2.611 ns ( 54.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.804 ns" { switches[1] switchSync[1] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "4.804 ns" { switches[1] {} switches[1]~combout {} switchSync[1] {} } { 0.000ns 0.000ns 2.611ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M switchSync[1] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} switchSync[1] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.804 ns" { switches[1] switchSync[1] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "4.804 ns" { switches[1] {} switches[1]~combout {} switchSync[1] {} } { 0.000ns 0.000ns 2.611ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 09:24:49 2019 " "Info: Processing ended: Wed May 22 09:24:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
