#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe3df80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe3e110 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xe2f2d0 .functor NOT 1, L_0xe9b3c0, C4<0>, C4<0>, C4<0>;
L_0xe9b1a0 .functor XOR 2, L_0xe9b060, L_0xe9b100, C4<00>, C4<00>;
L_0xe9b2b0 .functor XOR 2, L_0xe9b1a0, L_0xe9b210, C4<00>, C4<00>;
v0xe92c60_0 .net *"_ivl_10", 1 0, L_0xe9b210;  1 drivers
v0xe92d60_0 .net *"_ivl_12", 1 0, L_0xe9b2b0;  1 drivers
v0xe92e40_0 .net *"_ivl_2", 1 0, L_0xe96020;  1 drivers
v0xe92f00_0 .net *"_ivl_4", 1 0, L_0xe9b060;  1 drivers
v0xe92fe0_0 .net *"_ivl_6", 1 0, L_0xe9b100;  1 drivers
v0xe93110_0 .net *"_ivl_8", 1 0, L_0xe9b1a0;  1 drivers
v0xe931f0_0 .net "a", 0 0, v0xe8d840_0;  1 drivers
v0xe93290_0 .net "b", 0 0, v0xe8d8e0_0;  1 drivers
v0xe93330_0 .net "c", 0 0, v0xe8d980_0;  1 drivers
v0xe933d0_0 .var "clk", 0 0;
v0xe93470_0 .net "d", 0 0, v0xe8dac0_0;  1 drivers
v0xe93510_0 .net "out_pos_dut", 0 0, L_0xe9af00;  1 drivers
v0xe935b0_0 .net "out_pos_ref", 0 0, L_0xe94ae0;  1 drivers
v0xe93650_0 .net "out_sop_dut", 0 0, L_0xe95a40;  1 drivers
v0xe936f0_0 .net "out_sop_ref", 0 0, L_0xe67ff0;  1 drivers
v0xe93790_0 .var/2u "stats1", 223 0;
v0xe93830_0 .var/2u "strobe", 0 0;
v0xe938d0_0 .net "tb_match", 0 0, L_0xe9b3c0;  1 drivers
v0xe939a0_0 .net "tb_mismatch", 0 0, L_0xe2f2d0;  1 drivers
v0xe93a40_0 .net "wavedrom_enable", 0 0, v0xe8dd90_0;  1 drivers
v0xe93b10_0 .net "wavedrom_title", 511 0, v0xe8de30_0;  1 drivers
L_0xe96020 .concat [ 1 1 0 0], L_0xe94ae0, L_0xe67ff0;
L_0xe9b060 .concat [ 1 1 0 0], L_0xe94ae0, L_0xe67ff0;
L_0xe9b100 .concat [ 1 1 0 0], L_0xe9af00, L_0xe95a40;
L_0xe9b210 .concat [ 1 1 0 0], L_0xe94ae0, L_0xe67ff0;
L_0xe9b3c0 .cmp/eeq 2, L_0xe96020, L_0xe9b2b0;
S_0xe3e2a0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xe3e110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe2f6b0 .functor AND 1, v0xe8d980_0, v0xe8dac0_0, C4<1>, C4<1>;
L_0xe2fa90 .functor NOT 1, v0xe8d840_0, C4<0>, C4<0>, C4<0>;
L_0xe2fe70 .functor NOT 1, v0xe8d8e0_0, C4<0>, C4<0>, C4<0>;
L_0xe300f0 .functor AND 1, L_0xe2fa90, L_0xe2fe70, C4<1>, C4<1>;
L_0xe48b90 .functor AND 1, L_0xe300f0, v0xe8d980_0, C4<1>, C4<1>;
L_0xe67ff0 .functor OR 1, L_0xe2f6b0, L_0xe48b90, C4<0>, C4<0>;
L_0xe93f60 .functor NOT 1, v0xe8d8e0_0, C4<0>, C4<0>, C4<0>;
L_0xe93fd0 .functor OR 1, L_0xe93f60, v0xe8dac0_0, C4<0>, C4<0>;
L_0xe940e0 .functor AND 1, v0xe8d980_0, L_0xe93fd0, C4<1>, C4<1>;
L_0xe941a0 .functor NOT 1, v0xe8d840_0, C4<0>, C4<0>, C4<0>;
L_0xe94270 .functor OR 1, L_0xe941a0, v0xe8d8e0_0, C4<0>, C4<0>;
L_0xe942e0 .functor AND 1, L_0xe940e0, L_0xe94270, C4<1>, C4<1>;
L_0xe94460 .functor NOT 1, v0xe8d8e0_0, C4<0>, C4<0>, C4<0>;
L_0xe944d0 .functor OR 1, L_0xe94460, v0xe8dac0_0, C4<0>, C4<0>;
L_0xe943f0 .functor AND 1, v0xe8d980_0, L_0xe944d0, C4<1>, C4<1>;
L_0xe94660 .functor NOT 1, v0xe8d840_0, C4<0>, C4<0>, C4<0>;
L_0xe94760 .functor OR 1, L_0xe94660, v0xe8dac0_0, C4<0>, C4<0>;
L_0xe94820 .functor AND 1, L_0xe943f0, L_0xe94760, C4<1>, C4<1>;
L_0xe949d0 .functor XNOR 1, L_0xe942e0, L_0xe94820, C4<0>, C4<0>;
v0xe2ec00_0 .net *"_ivl_0", 0 0, L_0xe2f6b0;  1 drivers
v0xe2f000_0 .net *"_ivl_12", 0 0, L_0xe93f60;  1 drivers
v0xe2f3e0_0 .net *"_ivl_14", 0 0, L_0xe93fd0;  1 drivers
v0xe2f7c0_0 .net *"_ivl_16", 0 0, L_0xe940e0;  1 drivers
v0xe2fba0_0 .net *"_ivl_18", 0 0, L_0xe941a0;  1 drivers
v0xe2ff80_0 .net *"_ivl_2", 0 0, L_0xe2fa90;  1 drivers
v0xe30200_0 .net *"_ivl_20", 0 0, L_0xe94270;  1 drivers
v0xe8bdb0_0 .net *"_ivl_24", 0 0, L_0xe94460;  1 drivers
v0xe8be90_0 .net *"_ivl_26", 0 0, L_0xe944d0;  1 drivers
v0xe8bf70_0 .net *"_ivl_28", 0 0, L_0xe943f0;  1 drivers
v0xe8c050_0 .net *"_ivl_30", 0 0, L_0xe94660;  1 drivers
v0xe8c130_0 .net *"_ivl_32", 0 0, L_0xe94760;  1 drivers
v0xe8c210_0 .net *"_ivl_36", 0 0, L_0xe949d0;  1 drivers
L_0x7f946230f018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe8c2d0_0 .net *"_ivl_38", 0 0, L_0x7f946230f018;  1 drivers
v0xe8c3b0_0 .net *"_ivl_4", 0 0, L_0xe2fe70;  1 drivers
v0xe8c490_0 .net *"_ivl_6", 0 0, L_0xe300f0;  1 drivers
v0xe8c570_0 .net *"_ivl_8", 0 0, L_0xe48b90;  1 drivers
v0xe8c650_0 .net "a", 0 0, v0xe8d840_0;  alias, 1 drivers
v0xe8c710_0 .net "b", 0 0, v0xe8d8e0_0;  alias, 1 drivers
v0xe8c7d0_0 .net "c", 0 0, v0xe8d980_0;  alias, 1 drivers
v0xe8c890_0 .net "d", 0 0, v0xe8dac0_0;  alias, 1 drivers
v0xe8c950_0 .net "out_pos", 0 0, L_0xe94ae0;  alias, 1 drivers
v0xe8ca10_0 .net "out_sop", 0 0, L_0xe67ff0;  alias, 1 drivers
v0xe8cad0_0 .net "pos0", 0 0, L_0xe942e0;  1 drivers
v0xe8cb90_0 .net "pos1", 0 0, L_0xe94820;  1 drivers
L_0xe94ae0 .functor MUXZ 1, L_0x7f946230f018, L_0xe942e0, L_0xe949d0, C4<>;
S_0xe8cd10 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xe3e110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xe8d840_0 .var "a", 0 0;
v0xe8d8e0_0 .var "b", 0 0;
v0xe8d980_0 .var "c", 0 0;
v0xe8da20_0 .net "clk", 0 0, v0xe933d0_0;  1 drivers
v0xe8dac0_0 .var "d", 0 0;
v0xe8dbb0_0 .var/2u "fail", 0 0;
v0xe8dc50_0 .var/2u "fail1", 0 0;
v0xe8dcf0_0 .net "tb_match", 0 0, L_0xe9b3c0;  alias, 1 drivers
v0xe8dd90_0 .var "wavedrom_enable", 0 0;
v0xe8de30_0 .var "wavedrom_title", 511 0;
E_0xe3c8f0/0 .event negedge, v0xe8da20_0;
E_0xe3c8f0/1 .event posedge, v0xe8da20_0;
E_0xe3c8f0 .event/or E_0xe3c8f0/0, E_0xe3c8f0/1;
S_0xe8d040 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xe8cd10;
 .timescale -12 -12;
v0xe8d280_0 .var/2s "i", 31 0;
E_0xe3c790 .event posedge, v0xe8da20_0;
S_0xe8d380 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xe8cd10;
 .timescale -12 -12;
v0xe8d580_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe8d660 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xe8cd10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe8e010 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xe3e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe94c90 .functor NOT 1, v0xe8d8e0_0, C4<0>, C4<0>, C4<0>;
L_0xe94e30 .functor AND 1, v0xe8d840_0, L_0xe94c90, C4<1>, C4<1>;
L_0xe94f10 .functor NOT 1, v0xe8d980_0, C4<0>, C4<0>, C4<0>;
L_0xe95090 .functor AND 1, L_0xe94e30, L_0xe94f10, C4<1>, C4<1>;
L_0xe951d0 .functor NOT 1, v0xe8dac0_0, C4<0>, C4<0>, C4<0>;
L_0xe95350 .functor AND 1, L_0xe95090, L_0xe951d0, C4<1>, C4<1>;
L_0xe954a0 .functor NOT 1, v0xe8d840_0, C4<0>, C4<0>, C4<0>;
L_0xe95620 .functor AND 1, L_0xe954a0, v0xe8d8e0_0, C4<1>, C4<1>;
L_0xe95730 .functor AND 1, L_0xe95620, v0xe8d980_0, C4<1>, C4<1>;
L_0xe957f0 .functor AND 1, L_0xe95730, v0xe8dac0_0, C4<1>, C4<1>;
L_0xe95910 .functor OR 1, L_0xe95350, L_0xe957f0, C4<0>, C4<0>;
L_0xe959d0 .functor AND 1, v0xe8d840_0, v0xe8d8e0_0, C4<1>, C4<1>;
L_0xe95ab0 .functor AND 1, L_0xe959d0, v0xe8d980_0, C4<1>, C4<1>;
L_0xe95b70 .functor AND 1, L_0xe95ab0, v0xe8dac0_0, C4<1>, C4<1>;
L_0xe95a40 .functor OR 1, L_0xe95910, L_0xe95b70, C4<0>, C4<0>;
L_0xe95da0 .functor NOT 1, v0xe8d840_0, C4<0>, C4<0>, C4<0>;
L_0xe95ea0 .functor NOT 1, v0xe8d8e0_0, C4<0>, C4<0>, C4<0>;
L_0xe95f10 .functor OR 1, L_0xe95da0, L_0xe95ea0, C4<0>, C4<0>;
L_0xe960c0 .functor NOT 1, v0xe8d980_0, C4<0>, C4<0>, C4<0>;
L_0xe96130 .functor OR 1, L_0xe95f10, L_0xe960c0, C4<0>, C4<0>;
L_0xe962f0 .functor NOT 1, v0xe8dac0_0, C4<0>, C4<0>, C4<0>;
L_0xe96360 .functor OR 1, L_0xe96130, L_0xe962f0, C4<0>, C4<0>;
L_0xe96530 .functor NOT 1, v0xe8d8e0_0, C4<0>, C4<0>, C4<0>;
L_0xe965a0 .functor OR 1, v0xe8d840_0, L_0xe96530, C4<0>, C4<0>;
L_0xe96730 .functor NOT 1, v0xe8d980_0, C4<0>, C4<0>, C4<0>;
L_0xe967a0 .functor OR 1, L_0xe965a0, L_0xe96730, C4<0>, C4<0>;
L_0xe96990 .functor NOT 1, v0xe8dac0_0, C4<0>, C4<0>, C4<0>;
L_0xe96a00 .functor OR 1, L_0xe967a0, L_0xe96990, C4<0>, C4<0>;
L_0xe96c00 .functor AND 1, L_0xe96360, L_0xe96a00, C4<1>, C4<1>;
L_0xe96d10 .functor OR 1, v0xe8d840_0, v0xe8d8e0_0, C4<0>, C4<0>;
L_0xe96e80 .functor NOT 1, v0xe8d980_0, C4<0>, C4<0>, C4<0>;
L_0xe96ef0 .functor OR 1, L_0xe96d10, L_0xe96e80, C4<0>, C4<0>;
L_0xe97110 .functor NOT 1, v0xe8dac0_0, C4<0>, C4<0>, C4<0>;
L_0xe97180 .functor OR 1, L_0xe96ef0, L_0xe97110, C4<0>, C4<0>;
L_0xe973b0 .functor AND 1, L_0xe96c00, L_0xe97180, C4<1>, C4<1>;
L_0xe974c0 .functor OR 1, v0xe8d840_0, v0xe8d8e0_0, C4<0>, C4<0>;
L_0xe97660 .functor OR 1, L_0xe974c0, v0xe8d980_0, C4<0>, C4<0>;
L_0xe97720 .functor NOT 1, v0xe8dac0_0, C4<0>, C4<0>, C4<0>;
L_0xe97530 .functor OR 1, L_0xe97660, L_0xe97720, C4<0>, C4<0>;
L_0xe978d0 .functor AND 1, L_0xe973b0, L_0xe97530, C4<1>, C4<1>;
L_0xe97b30 .functor OR 1, v0xe8d840_0, v0xe8d8e0_0, C4<0>, C4<0>;
L_0xe97ba0 .functor OR 1, L_0xe97b30, v0xe8d980_0, C4<0>, C4<0>;
L_0xe97dc0 .functor OR 1, L_0xe97ba0, v0xe8dac0_0, C4<0>, C4<0>;
L_0xe97e80 .functor AND 1, L_0xe978d0, L_0xe97dc0, C4<1>, C4<1>;
L_0xe98100 .functor NOT 1, v0xe8d840_0, C4<0>, C4<0>, C4<0>;
L_0xe98170 .functor NOT 1, v0xe8d8e0_0, C4<0>, C4<0>, C4<0>;
L_0xe98360 .functor OR 1, L_0xe98100, L_0xe98170, C4<0>, C4<0>;
L_0xe98470 .functor NOT 1, v0xe8d980_0, C4<0>, C4<0>, C4<0>;
L_0xe98880 .functor OR 1, L_0xe98360, L_0xe98470, C4<0>, C4<0>;
L_0xe98990 .functor OR 1, L_0xe98880, v0xe8dac0_0, C4<0>, C4<0>;
L_0xe98e00 .functor AND 1, L_0xe97e80, L_0xe98990, C4<1>, C4<1>;
L_0xe98f10 .functor NOT 1, v0xe8d840_0, C4<0>, C4<0>, C4<0>;
L_0xe99340 .functor NOT 1, v0xe8d8e0_0, C4<0>, C4<0>, C4<0>;
L_0xe993b0 .functor OR 1, L_0xe98f10, L_0xe99340, C4<0>, C4<0>;
L_0xe99680 .functor OR 1, L_0xe993b0, v0xe8d980_0, C4<0>, C4<0>;
L_0xe99740 .functor OR 1, L_0xe99680, v0xe8dac0_0, C4<0>, C4<0>;
L_0xe999d0 .functor AND 1, L_0xe98e00, L_0xe99740, C4<1>, C4<1>;
L_0xe99ae0 .functor NOT 1, v0xe8d840_0, C4<0>, C4<0>, C4<0>;
L_0xe99d30 .functor OR 1, L_0xe99ae0, v0xe8d8e0_0, C4<0>, C4<0>;
L_0xe99df0 .functor NOT 1, v0xe8d980_0, C4<0>, C4<0>, C4<0>;
L_0xe9a050 .functor OR 1, L_0xe99d30, L_0xe99df0, C4<0>, C4<0>;
L_0xe9a160 .functor OR 1, L_0xe9a050, v0xe8dac0_0, C4<0>, C4<0>;
L_0xe9a420 .functor AND 1, L_0xe999d0, L_0xe9a160, C4<1>, C4<1>;
L_0xe9a530 .functor NOT 1, v0xe8d840_0, C4<0>, C4<0>, C4<0>;
L_0xe9a7b0 .functor OR 1, L_0xe9a530, v0xe8d8e0_0, C4<0>, C4<0>;
L_0xe9a870 .functor OR 1, L_0xe9a7b0, v0xe8d980_0, C4<0>, C4<0>;
L_0xe9ab50 .functor NOT 1, v0xe8dac0_0, C4<0>, C4<0>, C4<0>;
L_0xe9abc0 .functor OR 1, L_0xe9a870, L_0xe9ab50, C4<0>, C4<0>;
L_0xe9af00 .functor AND 1, L_0xe9a420, L_0xe9abc0, C4<1>, C4<1>;
v0xe8e1d0_0 .net *"_ivl_0", 0 0, L_0xe94c90;  1 drivers
v0xe8e2b0_0 .net *"_ivl_10", 0 0, L_0xe95350;  1 drivers
v0xe8e390_0 .net *"_ivl_100", 0 0, L_0xe98e00;  1 drivers
v0xe8e480_0 .net *"_ivl_102", 0 0, L_0xe98f10;  1 drivers
v0xe8e560_0 .net *"_ivl_104", 0 0, L_0xe99340;  1 drivers
v0xe8e690_0 .net *"_ivl_106", 0 0, L_0xe993b0;  1 drivers
v0xe8e770_0 .net *"_ivl_108", 0 0, L_0xe99680;  1 drivers
v0xe8e850_0 .net *"_ivl_110", 0 0, L_0xe99740;  1 drivers
v0xe8e930_0 .net *"_ivl_112", 0 0, L_0xe999d0;  1 drivers
v0xe8eaa0_0 .net *"_ivl_114", 0 0, L_0xe99ae0;  1 drivers
v0xe8eb80_0 .net *"_ivl_116", 0 0, L_0xe99d30;  1 drivers
v0xe8ec60_0 .net *"_ivl_118", 0 0, L_0xe99df0;  1 drivers
v0xe8ed40_0 .net *"_ivl_12", 0 0, L_0xe954a0;  1 drivers
v0xe8ee20_0 .net *"_ivl_120", 0 0, L_0xe9a050;  1 drivers
v0xe8ef00_0 .net *"_ivl_122", 0 0, L_0xe9a160;  1 drivers
v0xe8efe0_0 .net *"_ivl_124", 0 0, L_0xe9a420;  1 drivers
v0xe8f0c0_0 .net *"_ivl_126", 0 0, L_0xe9a530;  1 drivers
v0xe8f2b0_0 .net *"_ivl_128", 0 0, L_0xe9a7b0;  1 drivers
v0xe8f390_0 .net *"_ivl_130", 0 0, L_0xe9a870;  1 drivers
v0xe8f470_0 .net *"_ivl_132", 0 0, L_0xe9ab50;  1 drivers
v0xe8f550_0 .net *"_ivl_134", 0 0, L_0xe9abc0;  1 drivers
v0xe8f630_0 .net *"_ivl_14", 0 0, L_0xe95620;  1 drivers
v0xe8f710_0 .net *"_ivl_16", 0 0, L_0xe95730;  1 drivers
v0xe8f7f0_0 .net *"_ivl_18", 0 0, L_0xe957f0;  1 drivers
v0xe8f8d0_0 .net *"_ivl_2", 0 0, L_0xe94e30;  1 drivers
v0xe8f9b0_0 .net *"_ivl_20", 0 0, L_0xe95910;  1 drivers
v0xe8fa90_0 .net *"_ivl_22", 0 0, L_0xe959d0;  1 drivers
v0xe8fb70_0 .net *"_ivl_24", 0 0, L_0xe95ab0;  1 drivers
v0xe8fc50_0 .net *"_ivl_26", 0 0, L_0xe95b70;  1 drivers
v0xe8fd30_0 .net *"_ivl_30", 0 0, L_0xe95da0;  1 drivers
v0xe8fe10_0 .net *"_ivl_32", 0 0, L_0xe95ea0;  1 drivers
v0xe8fef0_0 .net *"_ivl_34", 0 0, L_0xe95f10;  1 drivers
v0xe8ffd0_0 .net *"_ivl_36", 0 0, L_0xe960c0;  1 drivers
v0xe902c0_0 .net *"_ivl_38", 0 0, L_0xe96130;  1 drivers
v0xe903a0_0 .net *"_ivl_4", 0 0, L_0xe94f10;  1 drivers
v0xe90480_0 .net *"_ivl_40", 0 0, L_0xe962f0;  1 drivers
v0xe90560_0 .net *"_ivl_42", 0 0, L_0xe96360;  1 drivers
v0xe90640_0 .net *"_ivl_44", 0 0, L_0xe96530;  1 drivers
v0xe90720_0 .net *"_ivl_46", 0 0, L_0xe965a0;  1 drivers
v0xe90800_0 .net *"_ivl_48", 0 0, L_0xe96730;  1 drivers
v0xe908e0_0 .net *"_ivl_50", 0 0, L_0xe967a0;  1 drivers
v0xe909c0_0 .net *"_ivl_52", 0 0, L_0xe96990;  1 drivers
v0xe90aa0_0 .net *"_ivl_54", 0 0, L_0xe96a00;  1 drivers
v0xe90b80_0 .net *"_ivl_56", 0 0, L_0xe96c00;  1 drivers
v0xe90c60_0 .net *"_ivl_58", 0 0, L_0xe96d10;  1 drivers
v0xe90d40_0 .net *"_ivl_6", 0 0, L_0xe95090;  1 drivers
v0xe90e20_0 .net *"_ivl_60", 0 0, L_0xe96e80;  1 drivers
v0xe90f00_0 .net *"_ivl_62", 0 0, L_0xe96ef0;  1 drivers
v0xe90fe0_0 .net *"_ivl_64", 0 0, L_0xe97110;  1 drivers
v0xe910c0_0 .net *"_ivl_66", 0 0, L_0xe97180;  1 drivers
v0xe911a0_0 .net *"_ivl_68", 0 0, L_0xe973b0;  1 drivers
v0xe91280_0 .net *"_ivl_70", 0 0, L_0xe974c0;  1 drivers
v0xe91360_0 .net *"_ivl_72", 0 0, L_0xe97660;  1 drivers
v0xe91440_0 .net *"_ivl_74", 0 0, L_0xe97720;  1 drivers
v0xe91520_0 .net *"_ivl_76", 0 0, L_0xe97530;  1 drivers
v0xe91600_0 .net *"_ivl_78", 0 0, L_0xe978d0;  1 drivers
v0xe916e0_0 .net *"_ivl_8", 0 0, L_0xe951d0;  1 drivers
v0xe917c0_0 .net *"_ivl_80", 0 0, L_0xe97b30;  1 drivers
v0xe918a0_0 .net *"_ivl_82", 0 0, L_0xe97ba0;  1 drivers
v0xe91980_0 .net *"_ivl_84", 0 0, L_0xe97dc0;  1 drivers
v0xe91a60_0 .net *"_ivl_86", 0 0, L_0xe97e80;  1 drivers
v0xe91b40_0 .net *"_ivl_88", 0 0, L_0xe98100;  1 drivers
v0xe91c20_0 .net *"_ivl_90", 0 0, L_0xe98170;  1 drivers
v0xe91d00_0 .net *"_ivl_92", 0 0, L_0xe98360;  1 drivers
v0xe91de0_0 .net *"_ivl_94", 0 0, L_0xe98470;  1 drivers
v0xe922d0_0 .net *"_ivl_96", 0 0, L_0xe98880;  1 drivers
v0xe923b0_0 .net *"_ivl_98", 0 0, L_0xe98990;  1 drivers
v0xe92490_0 .net "a", 0 0, v0xe8d840_0;  alias, 1 drivers
v0xe92530_0 .net "b", 0 0, v0xe8d8e0_0;  alias, 1 drivers
v0xe92620_0 .net "c", 0 0, v0xe8d980_0;  alias, 1 drivers
v0xe92710_0 .net "d", 0 0, v0xe8dac0_0;  alias, 1 drivers
v0xe92800_0 .net "out_pos", 0 0, L_0xe9af00;  alias, 1 drivers
v0xe928c0_0 .net "out_sop", 0 0, L_0xe95a40;  alias, 1 drivers
S_0xe92a40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xe3e110;
 .timescale -12 -12;
E_0xe249f0 .event anyedge, v0xe93830_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe93830_0;
    %nor/r;
    %assign/vec4 v0xe93830_0, 0;
    %wait E_0xe249f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe8cd10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe8dbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe8dc50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe8cd10;
T_4 ;
    %wait E_0xe3c8f0;
    %load/vec4 v0xe8dcf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe8dbb0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe8cd10;
T_5 ;
    %wait E_0xe3c790;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8dac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d8e0_0, 0;
    %assign/vec4 v0xe8d840_0, 0;
    %wait E_0xe3c790;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8dac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d8e0_0, 0;
    %assign/vec4 v0xe8d840_0, 0;
    %wait E_0xe3c790;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8dac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d8e0_0, 0;
    %assign/vec4 v0xe8d840_0, 0;
    %wait E_0xe3c790;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8dac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d8e0_0, 0;
    %assign/vec4 v0xe8d840_0, 0;
    %wait E_0xe3c790;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8dac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d8e0_0, 0;
    %assign/vec4 v0xe8d840_0, 0;
    %wait E_0xe3c790;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8dac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d8e0_0, 0;
    %assign/vec4 v0xe8d840_0, 0;
    %wait E_0xe3c790;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8dac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d8e0_0, 0;
    %assign/vec4 v0xe8d840_0, 0;
    %wait E_0xe3c790;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8dac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d8e0_0, 0;
    %assign/vec4 v0xe8d840_0, 0;
    %wait E_0xe3c790;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8dac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d8e0_0, 0;
    %assign/vec4 v0xe8d840_0, 0;
    %wait E_0xe3c790;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8dac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d8e0_0, 0;
    %assign/vec4 v0xe8d840_0, 0;
    %wait E_0xe3c790;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8dac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d8e0_0, 0;
    %assign/vec4 v0xe8d840_0, 0;
    %wait E_0xe3c790;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8dac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d8e0_0, 0;
    %assign/vec4 v0xe8d840_0, 0;
    %wait E_0xe3c790;
    %load/vec4 v0xe8dbb0_0;
    %store/vec4 v0xe8dc50_0, 0, 1;
    %fork t_1, S_0xe8d040;
    %jmp t_0;
    .scope S_0xe8d040;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe8d280_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xe8d280_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xe3c790;
    %load/vec4 v0xe8d280_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe8dac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d8e0_0, 0;
    %assign/vec4 v0xe8d840_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe8d280_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe8d280_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xe8cd10;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe3c8f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe8dac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8d8e0_0, 0;
    %assign/vec4 v0xe8d840_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xe8dbb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xe8dc50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe3e110;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe933d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe93830_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe3e110;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xe933d0_0;
    %inv;
    %store/vec4 v0xe933d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xe3e110;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe8da20_0, v0xe939a0_0, v0xe931f0_0, v0xe93290_0, v0xe93330_0, v0xe93470_0, v0xe936f0_0, v0xe93650_0, v0xe935b0_0, v0xe93510_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xe3e110;
T_9 ;
    %load/vec4 v0xe93790_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xe93790_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe93790_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xe93790_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xe93790_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe93790_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xe93790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe93790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe93790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe93790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xe3e110;
T_10 ;
    %wait E_0xe3c8f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe93790_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe93790_0, 4, 32;
    %load/vec4 v0xe938d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xe93790_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe93790_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe93790_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe93790_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xe936f0_0;
    %load/vec4 v0xe936f0_0;
    %load/vec4 v0xe93650_0;
    %xor;
    %load/vec4 v0xe936f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xe93790_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe93790_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xe93790_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe93790_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xe935b0_0;
    %load/vec4 v0xe935b0_0;
    %load/vec4 v0xe93510_0;
    %xor;
    %load/vec4 v0xe935b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xe93790_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe93790_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xe93790_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe93790_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter5/response2/top_module.sv";
