Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : divider_4bit_ref
Version: T-2022.03-SP2
Date   : Mon May 12 02:40:06 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.27
  Critical Path Slack:          -0.17
  Critical Path Clk Period:       n/a
  Total Negative Slack:         -0.59
  No. of Violating Paths:        6.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 64
  Buf/Inv Cell Count:              28
  Buf Cell Count:                   3
  Inv Cell Count:                  25
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        64
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       56.126000
  Noncombinational Area:     0.000000
  Buf/Inv Area:             15.960000
  Total Buffer Area:             2.66
  Total Inverter Area:          13.30
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:                56.126000
  Design Area:              56.126000


  Design Rules
  -----------------------------------
  Total Number of Nets:            70
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.43
  Logic Optimization:                  0.96
  Mapping Optimization:                0.29
  -----------------------------------------
  Overall Compile Time:                2.09
  Overall Compile Wall Clock Time:     2.29

  --------------------------------------------------------------------

  Design  WNS: 0.17  TNS: 0.59  Number of Violating Paths: 6


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
