# Thirunavukarasu__RISC-V-SoC-Tapeout-Program_VSD
Documentation and lab snapshots for RISC-V SoC Tapeout Program (VSD)
â–¶ï¸ ğŸ› ï¸ **Foundation Week: Environment Setup and Tool Installation**

ğŸ¯ **Program Objectives & Scope**

| Aspect             | Details                                          |
|--------------------|-------------------------------------------------|
| ğŸ“ **Learning Path**  | Complete SoC Design: RTL â†’ Synthesis â†’ Physical Design â†’ Tapeout |
| ğŸ› ï¸ **Tools Focus**    | Open-Source EDA Ecosystem (Yosys, OpenLane, Magic, etc.) |
| ğŸ¢ **Industry Relevance** | Real-world semiconductor design methodologies     |
| ğŸ¤ **Collaboration**    | Part of India's largest RISC-V tapeout initiative   |
| ğŸ“Š **Scale**            | 3500+ participants contributing to silicon advancement |
| IN **National Impact**   | Advancing India's semiconductor ecosystem         |

---

ğŸ™ **Acknowledgment**

ğŸ† **Program Leadership & Support**

I am thankful to [Kunal Ghosh](https://github.com/kunal-ghosh) and Team [VLSI System Design (VSD)](https://github.com/VLSI-System-Design) for the opportunity to participate in the ongoing RISC-V SoC Tapeout Program.

---

ğŸ“ˆ **Weekly Progress Tracker**

| Week 0       | Tools Setup               |
|--------------|---------------------------|
| Week 1       | Coming Soon               |
| Week 2       | Upcoming                  |

ğŸš€ **Journey Continues...**
