\documentclass{article}
\usepackage[super]{nth}
\usepackage{changepage}
\oddsidemargin=.15in
\evensidemargin=.15in
\textwidth=6in
\topmargin=-.9in
\textheight=10in
\parindent=0in

\pagestyle{empty}

\begin{document}

\begin{center}
	\Huge{Isaiah Robert Grace}\\
	\vspace{6pt}
	\large{(617) 901-2132 \hfill github.com/IsaiahGrace \hfill igrace@purdue.edu}
\end{center}

% ------------------------------------------------------- Education -------------------------------------------------
{\large \bf Education}\\*[-.8pc]
\underline{\hspace{6in}} \\
Purdue University, West Lafayette IN \hfill {\bf GPA: 3.36}\\
Bachelor of Science in Computer Engineering, Minor in History \hfill Aug 2015 -- Dec 2019
\vspace{8pt}\\
{\large \bf Technical Skills} \\*[-.8pc]
\underline{\hspace{6in}} \\
%@{\extracolsep{\fill}}
\begin{tabular*}{\textwidth}{l @{\extracolsep{6pt}} l @{\extracolsep{6pt}} l @{\extracolsep{\fill}} l @{\extracolsep{\fill}} l}	
\multicolumn{3}{l}{\textbf{Proficient}}                     & \textbf{Familiar} & \textbf{Relevant Coursework}\\
	C/C\texttt{++} & Java             & ARM Assembly        & Scheme            & Data Structures \& Algorithms\\
 	Python         & Bash             & SystemVerilog       & RapidXML          & ASIC Design Lab\\
 	\LaTeX         & Matlab           & Regular Expressions & OpenMP            & Microcontrollers\\
 	Git            &                  & Microsoft Office    & Cadence software  & Object Oriented Programming\\
\end{tabular*}

% ------------------------------------------------ Research and Project Ecperience ----------------------------------
\vspace{8pt}{\large \bf Research and Project Experience} \\*[-.8pc]
\underline{\hspace{6in}}

\vspace{1pt}
{\bf Polymorphic Logic integration, senior design project} \hfill Feb 2019 -- Present\\
\vspace{-10pt}
\begin{adjustwidth}{20pt}{}
Investigating novel transistor designs for digital logic synthesis. Creating full custom logic elements to be integrated in a System on Chip fabrication run.\\
\end{adjustwidth}
\vspace{-5pt}

\vspace{-5pt}
{\bf \nth{3} place in Spark challenge: Tetris hand-held console} \hfill Mar -- May 2019\\
\vspace{-10pt}
\begin{adjustwidth}{20pt}{}
Led a team of four in developing a STM32-based handheld Tetris console. Created an SPI driver for an LED display using C\texttt{++} and assembly.\\
\end{adjustwidth}
\vspace{-5pt}

\vspace{-5pt}
{\bf USB to AHB ASIC Module Design} \hfill Nov 2018\\
\vspace{-10pt}
\begin{adjustwidth}{20pt}{}
Collaborated to design and test a USB interface module suitable for use on a SoC.\\
Personally designed and wrote SystemVerilog code for the USB receiving and decoding module.\\
\end{adjustwidth}
\vspace{-5pt}

\vspace{-5pt}
{\bf Zork Text Adventure} \hfill Oct 2018\\
\vspace{-10pt}
\begin{adjustwidth}{20pt}{}
Partnered with another student to create a C\texttt{++} version of the 1977 Zork text adventure game.\\ 
\end{adjustwidth}
\vspace{-5pt}

\vspace{-5pt}
{\bf \nth{1} place in Data Structures Big Data Challenge} \hfill Oct 2017\\
\vspace{-10pt}
\begin{adjustwidth}{20pt}{}
Optimized Huffman coding of arbitrarily large data input with multi-threading. \\
Applied principals of data structures and algorithms to heavily optimize C code.\\
Placed first in class-wide competition to compress 64GB of data.
\end{adjustwidth}

% ------------------------------------------------- Work Experience -------------------------------------------------
\vspace{8pt}{\large \bf Work Experience} \\*[-.8pc]
\underline{\hspace{6in}}

\textbf{Undergraduate researcher, SoCET design team:} Purdue\hfill Jun -- Aug 2019\\
\vspace{-12pt}
\begin{adjustwidth}{20pt}{}
Created TCL synthesis scripts for place and route of custom IC. Worked to create power distribution and mitigate via corrosion during fabrication.\\
\end{adjustwidth}

\vspace{-9pt}
\textbf{Grader, ECE369: Discrete Mathematics} \hfill Jan -- May 2019\\
\vspace{-12pt}
\begin{adjustwidth}{20pt}{}
Student grader for Discrete Mathematics course covering theory of computation.\\
\end{adjustwidth}
\vspace{-9pt}

\textbf{Raft Guide:} Outdoor Adventure Rafting \hfill May -- Aug 2018\\
\vspace{-12pt}
\begin{adjustwidth}{20pt}{}
Guide on class IV-V whitewater. Responsible for customer satisfaction and safety in demanding and dynamic workplace environment. Trained in swift water rescue (SWR).\\
\end{adjustwidth}
\vspace{-9pt}

\textbf{Operator:} Purdue Rare Isotope Measurement Laboratory \hfill Jan 2016 -- May 2018\\
\vspace{-12pt}
\begin{adjustwidth}{20pt}{}
Monitored data collection and operation of the particle accelerator during overnight shifts and responded to emergency shutdowns.\\
\end{adjustwidth}
\vspace{-9pt}

\textbf{Hang Gliding Instructor:} Kitty Hawk Kites \hfill  May -- Aug 2017\\
\vspace{-12pt}
\begin{adjustwidth}{20pt}{}
Instructor for a beginner class in hang gliding.
\end{adjustwidth}

% -------------------------------------------------- Leadership and Certifications ----------------------------------
\vspace{8pt}{\large \bf Leadership \& Certifications} \\*[-.8pc]
\underline{\hspace{6in}}

\vspace{3pt}
\textbf{Eagle Scout, BSA} \hfill 2014\\
\textbf{HAM Amateur Radio Operator, call sign KD9FMZ} \hfill 2016\\
\textbf{Certified Wilderness First Responder (WFR)} \hfill 2018\\

\vspace{-7pt}
\textbf{Whitewater Kayaking \& Caving Consultant} \hfill Purdue Outing Club \hfill May 2016 -- Present\\
\vspace{-12pt}
\begin{adjustwidth}{20pt}{}
Organized and led caving and whitewater kayaking trips. Established a culture that fostered collective leadership and decision making.\\
\end{adjustwidth}
\vspace{-9pt}
\textbf{Facilitator, participant} \hfill EMV Sophomore Leadership Retreat \hfill 2016, 2017, 2018\\
\vspace{-12pt}
\begin{adjustwidth}{20pt}{}
Participant, and twice facilitator in a leadership retreat exploring inclusive leadership in the classroom and workplace.
\end{adjustwidth}
\end{document}