Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 16 16:14:39 2020
| Host         : DESKTOP-QP819M2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.536        0.000                      0                  183        0.186        0.000                      0                  183        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.536        0.000                      0                  183        0.186        0.000                      0                  183        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 btn_cond_p1/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p1/M_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.704ns (22.016%)  route 2.494ns (77.984%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.209    btn_cond_p1/clk_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  btn_cond_p1/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.827     6.492    btn_cond_p1/M_ctr_q_reg[15]
    SLICE_X61Y92         LUT4 (Prop_lut4_I2_O)        0.124     6.616 r  btn_cond_p1/M_last_q_i_3/O
                         net (fo=3, routed)           1.015     7.630    btn_cond_p1/M_last_q_i_3_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I1_O)        0.124     7.754 r  btn_cond_p1/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.652     8.407    btn_cond_p1/sel
    SLICE_X63Y89         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.507    14.911    btn_cond_p1/clk_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[0]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X63Y89         FDRE (Setup_fdre_C_CE)      -0.205    14.943    btn_cond_p1/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  6.536    

Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 btn_cond_p1/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p1/M_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.704ns (22.016%)  route 2.494ns (77.984%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.209    btn_cond_p1/clk_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  btn_cond_p1/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.827     6.492    btn_cond_p1/M_ctr_q_reg[15]
    SLICE_X61Y92         LUT4 (Prop_lut4_I2_O)        0.124     6.616 r  btn_cond_p1/M_last_q_i_3/O
                         net (fo=3, routed)           1.015     7.630    btn_cond_p1/M_last_q_i_3_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I1_O)        0.124     7.754 r  btn_cond_p1/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.652     8.407    btn_cond_p1/sel
    SLICE_X63Y89         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.507    14.911    btn_cond_p1/clk_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[1]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X63Y89         FDRE (Setup_fdre_C_CE)      -0.205    14.943    btn_cond_p1/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  6.536    

Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 btn_cond_p1/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p1/M_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.704ns (22.016%)  route 2.494ns (77.984%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.209    btn_cond_p1/clk_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  btn_cond_p1/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.827     6.492    btn_cond_p1/M_ctr_q_reg[15]
    SLICE_X61Y92         LUT4 (Prop_lut4_I2_O)        0.124     6.616 r  btn_cond_p1/M_last_q_i_3/O
                         net (fo=3, routed)           1.015     7.630    btn_cond_p1/M_last_q_i_3_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I1_O)        0.124     7.754 r  btn_cond_p1/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.652     8.407    btn_cond_p1/sel
    SLICE_X63Y89         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.507    14.911    btn_cond_p1/clk_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[2]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X63Y89         FDRE (Setup_fdre_C_CE)      -0.205    14.943    btn_cond_p1/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  6.536    

Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 btn_cond_p1/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p1/M_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.704ns (22.016%)  route 2.494ns (77.984%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.209    btn_cond_p1/clk_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  btn_cond_p1/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.827     6.492    btn_cond_p1/M_ctr_q_reg[15]
    SLICE_X61Y92         LUT4 (Prop_lut4_I2_O)        0.124     6.616 r  btn_cond_p1/M_last_q_i_3/O
                         net (fo=3, routed)           1.015     7.630    btn_cond_p1/M_last_q_i_3_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I1_O)        0.124     7.754 r  btn_cond_p1/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.652     8.407    btn_cond_p1/sel
    SLICE_X63Y89         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.507    14.911    btn_cond_p1/clk_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[3]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X63Y89         FDRE (Setup_fdre_C_CE)      -0.205    14.943    btn_cond_p1/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  6.536    

Slack (MET) :             6.615ns  (required time - arrival time)
  Source:                 btn_cond_p2/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_M_game_fsm_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.890ns (26.648%)  route 2.450ns (73.352%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.209    btn_cond_p2/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  btn_cond_p2/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.683     6.410    btn_cond_p2/M_ctr_q_reg[12]
    SLICE_X65Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.534 f  btn_cond_p2/M_last_q_i_3__0/O
                         net (fo=3, routed)           0.816     7.350    btn_cond_p2/M_last_q_i_3__0_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.474 r  btn_cond_p2/FSM_sequential_M_game_fsm_q[1]_i_2/O
                         net (fo=1, routed)           0.951     8.425    btn_cond_p2/M_edge_dt_btn_p2_out
    SLICE_X61Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.549 r  btn_cond_p2/FSM_sequential_M_game_fsm_q[1]_i_1/O
                         net (fo=1, routed)           0.000     8.549    btn_cond_p2_n_0
    SLICE_X61Y93         FDRE                                         r  FSM_sequential_M_game_fsm_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508    14.912    clk_IBUF_BUFG
    SLICE_X61Y93         FDRE                                         r  FSM_sequential_M_game_fsm_q_reg[1]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X61Y93         FDRE (Setup_fdre_C_D)        0.029    15.164    FSM_sequential_M_game_fsm_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  6.615    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 btn_cond_p2/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p2/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.766ns (24.321%)  route 2.384ns (75.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.209    btn_cond_p2/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.518     5.727 f  btn_cond_p2/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.683     6.410    btn_cond_p2/M_ctr_q_reg[12]
    SLICE_X65Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.534 r  btn_cond_p2/M_last_q_i_3__0/O
                         net (fo=3, routed)           0.967     7.501    btn_cond_p2/M_last_q_i_3__0_n_0
    SLICE_X65Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.625 r  btn_cond_p2/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.733     8.359    btn_cond_p2/M_ctr_q[0]_i_2__1_n_0
    SLICE_X64Y93         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.913    btn_cond_p2/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[16]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y93         FDRE (Setup_fdre_C_CE)      -0.169    14.981    btn_cond_p2/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 btn_cond_p2/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p2/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.766ns (24.321%)  route 2.384ns (75.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.209    btn_cond_p2/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.518     5.727 f  btn_cond_p2/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.683     6.410    btn_cond_p2/M_ctr_q_reg[12]
    SLICE_X65Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.534 r  btn_cond_p2/M_last_q_i_3__0/O
                         net (fo=3, routed)           0.967     7.501    btn_cond_p2/M_last_q_i_3__0_n_0
    SLICE_X65Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.625 r  btn_cond_p2/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.733     8.359    btn_cond_p2/M_ctr_q[0]_i_2__1_n_0
    SLICE_X64Y93         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.913    btn_cond_p2/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[17]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y93         FDRE (Setup_fdre_C_CE)      -0.169    14.981    btn_cond_p2/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 btn_cond_p2/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p2/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.766ns (24.321%)  route 2.384ns (75.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.209    btn_cond_p2/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.518     5.727 f  btn_cond_p2/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.683     6.410    btn_cond_p2/M_ctr_q_reg[12]
    SLICE_X65Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.534 r  btn_cond_p2/M_last_q_i_3__0/O
                         net (fo=3, routed)           0.967     7.501    btn_cond_p2/M_last_q_i_3__0_n_0
    SLICE_X65Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.625 r  btn_cond_p2/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.733     8.359    btn_cond_p2/M_ctr_q[0]_i_2__1_n_0
    SLICE_X64Y93         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.913    btn_cond_p2/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[18]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y93         FDRE (Setup_fdre_C_CE)      -0.169    14.981    btn_cond_p2/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 btn_cond_p2/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p2/M_ctr_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.766ns (24.321%)  route 2.384ns (75.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.209    btn_cond_p2/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.518     5.727 f  btn_cond_p2/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.683     6.410    btn_cond_p2/M_ctr_q_reg[12]
    SLICE_X65Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.534 r  btn_cond_p2/M_last_q_i_3__0/O
                         net (fo=3, routed)           0.967     7.501    btn_cond_p2/M_last_q_i_3__0_n_0
    SLICE_X65Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.625 r  btn_cond_p2/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.733     8.359    btn_cond_p2/M_ctr_q[0]_i_2__1_n_0
    SLICE_X64Y93         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.913    btn_cond_p2/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[19]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y93         FDRE (Setup_fdre_C_CE)      -0.169    14.981    btn_cond_p2/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.644ns  (required time - arrival time)
  Source:                 btn_cond_p2/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p2/M_ctr_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.766ns (24.508%)  route 2.360ns (75.492%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.210    btn_cond_p2/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518     5.728 f  btn_cond_p2/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.679     6.407    btn_cond_p2/M_ctr_q_reg[19]
    SLICE_X65Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.531 r  btn_cond_p2/M_last_q_i_4__0/O
                         net (fo=3, routed)           0.959     7.489    btn_cond_p2/M_last_q_i_4__0_n_0
    SLICE_X65Y90         LUT5 (Prop_lut5_I2_O)        0.124     7.613 r  btn_cond_p2/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.722     8.336    btn_cond_p2/M_ctr_q[0]_i_2__1_n_0
    SLICE_X64Y92         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508    14.912    btn_cond_p2/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[12]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X64Y92         FDRE (Setup_fdre_C_CE)      -0.169    14.980    btn_cond_p2/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  6.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 FSM_sequential_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_M_game_fsm_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.592     1.536    clk_IBUF_BUFG
    SLICE_X61Y93         FDRE                                         r  FSM_sequential_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  FSM_sequential_M_game_fsm_q_reg[1]/Q
                         net (fo=6, routed)           0.133     1.809    btn_cond_p1/M_game_fsm_q[1]
    SLICE_X60Y93         LUT5 (Prop_lut5_I2_O)        0.045     1.854 r  btn_cond_p1/FSM_sequential_M_game_fsm_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.854    btn_cond_p1_n_0
    SLICE_X60Y93         FDRE                                         r  FSM_sequential_M_game_fsm_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.861     2.051    clk_IBUF_BUFG
    SLICE_X60Y93         FDRE                                         r  FSM_sequential_M_game_fsm_q_reg[0]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X60Y93         FDRE (Hold_fdre_C_D)         0.120     1.669    FSM_sequential_M_game_fsm_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 FSM_sequential_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_M_game_fsm_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.592     1.536    clk_IBUF_BUFG
    SLICE_X61Y93         FDRE                                         r  FSM_sequential_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  FSM_sequential_M_game_fsm_q_reg[1]/Q
                         net (fo=6, routed)           0.137     1.813    timer/M_game_fsm_q[1]
    SLICE_X60Y93         LUT4 (Prop_lut4_I1_O)        0.045     1.858 r  timer/FSM_sequential_M_game_fsm_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.858    timer_n_1
    SLICE_X60Y93         FDRE                                         r  FSM_sequential_M_game_fsm_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.861     2.051    clk_IBUF_BUFG
    SLICE_X60Y93         FDRE                                         r  FSM_sequential_M_game_fsm_q_reg[2]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X60Y93         FDRE (Hold_fdre_C_D)         0.121     1.670    FSM_sequential_M_game_fsm_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_M_game_fsm_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.592     1.536    clk_IBUF_BUFG
    SLICE_X60Y93         FDRE                                         r  FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.164     1.700 f  FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=6, routed)           0.127     1.826    btn_cond_p2/M_game_fsm_q[0]
    SLICE_X61Y93         LUT6 (Prop_lut6_I4_O)        0.045     1.871 r  btn_cond_p2/FSM_sequential_M_game_fsm_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.871    btn_cond_p2_n_0
    SLICE_X61Y93         FDRE                                         r  FSM_sequential_M_game_fsm_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.861     2.051    clk_IBUF_BUFG
    SLICE_X61Y93         FDRE                                         r  FSM_sequential_M_game_fsm_q_reg[1]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X61Y93         FDRE (Hold_fdre_C_D)         0.091     1.640    FSM_sequential_M_game_fsm_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 btn_cond_p2/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p2/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.630%)  route 0.198ns (58.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.537    btn_cond_p2/sync/clk_IBUF_BUFG
    SLICE_X65Y94         FDRE                                         r  btn_cond_p2/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  btn_cond_p2/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.198     1.875    btn_cond_p2/sync/M_pipe_d__0[1]
    SLICE_X65Y89         FDRE                                         r  btn_cond_p2/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.861     2.051    btn_cond_p2/sync/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  btn_cond_p2/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X65Y89         FDRE (Hold_fdre_C_D)         0.070     1.621    btn_cond_p2/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 btn_cond_p1/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p1/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.592     1.536    btn_cond_p1/clk_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  btn_cond_p1/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.118     1.795    btn_cond_p1/M_ctr_q_reg[11]
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  btn_cond_p1/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.903    btn_cond_p1/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X63Y91         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.862     2.052    btn_cond_p1/clk_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X63Y91         FDRE (Hold_fdre_C_D)         0.105     1.641    btn_cond_p1/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_cond_p1/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p1/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.592     1.536    btn_cond_p1/clk_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  btn_cond_p1/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.797    btn_cond_p1/M_ctr_q_reg[15]
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  btn_cond_p1/M_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.905    btn_cond_p1/M_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X63Y92         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.862     2.052    btn_cond_p1/clk_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X63Y92         FDRE (Hold_fdre_C_D)         0.105     1.641    btn_cond_p1/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_cond_p1/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p1/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.592     1.536    btn_cond_p1/clk_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  btn_cond_p1/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.797    btn_cond_p1/M_ctr_q_reg[7]
    SLICE_X63Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  btn_cond_p1/M_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.905    btn_cond_p1/M_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X63Y90         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.862     2.052    btn_cond_p1/clk_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X63Y90         FDRE (Hold_fdre_C_D)         0.105     1.641    btn_cond_p1/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_cond_p1/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p1/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.591     1.535    btn_cond_p1/clk_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  btn_cond_p1/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.796    btn_cond_p1/M_ctr_q_reg[3]
    SLICE_X63Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  btn_cond_p1/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.904    btn_cond_p1/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X63Y89         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.861     2.051    btn_cond_p1/clk_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X63Y89         FDRE (Hold_fdre_C_D)         0.105     1.640    btn_cond_p1/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_cond_p1/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p1/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.537    btn_cond_p1/clk_IBUF_BUFG
    SLICE_X63Y93         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  btn_cond_p1/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.120     1.798    btn_cond_p1/M_ctr_q_reg[19]
    SLICE_X63Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  btn_cond_p1/M_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.906    btn_cond_p1/M_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X63Y93         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.053    btn_cond_p1/clk_IBUF_BUFG
    SLICE_X63Y93         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[19]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X63Y93         FDRE (Hold_fdre_C_D)         0.105     1.642    btn_cond_p1/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.163%)  route 0.177ns (51.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.533    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDSE (Prop_fdse_C_Q)         0.164     1.697 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.177     1.873    reset_cond/M_stage_d[3]
    SLICE_X60Y89         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.860     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y89         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.550    
    SLICE_X60Y89         FDSE (Hold_fdse_C_D)         0.059     1.609    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y93   FSM_sequential_M_game_fsm_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y93   FSM_sequential_M_game_fsm_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y93   FSM_sequential_M_game_fsm_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y89   btn_cond_p1/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y91   btn_cond_p1/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y91   btn_cond_p1/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y92   btn_cond_p1/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y92   btn_cond_p1/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y92   btn_cond_p1/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   FSM_sequential_M_game_fsm_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y93   FSM_sequential_M_game_fsm_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   FSM_sequential_M_game_fsm_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   btn_cond_p1/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y89   btn_cond_p1/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y91   btn_cond_p1/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y91   btn_cond_p1/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   btn_cond_p1/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   btn_cond_p1/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   btn_cond_p1/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   FSM_sequential_M_game_fsm_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y93   FSM_sequential_M_game_fsm_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   FSM_sequential_M_game_fsm_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y91   btn_cond_p1/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y91   btn_cond_p1/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   btn_cond_p1/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   btn_cond_p1/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   btn_cond_p1/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   btn_cond_p1/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y93   btn_cond_p1/M_ctr_q_reg[16]/C



