--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml HW4_top.twx HW4_top.ncd -o HW4_top.twr HW4_top.pcf

Design file:              HW4_top.ncd
Physical constraint file: HW4_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CK_50MHz = PERIOD TIMEGRP "CK_50MHz" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.388ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CK_50MHz = PERIOD TIMEGRP "CK_50MHz" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.612ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.694ns (Tcl)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X35Y82.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.612ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.694ns (Tch)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X35Y82.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.612ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.388ns (720.461MHz) (Tcp)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X35Y82.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP         
"clock_divider/half_ck_signal" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 289270 paths analyzed, 4608 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.319ns.
--------------------------------------------------------------------------------

Paths for end point hostintf/Tx_data_reg_0 (SLICE_X2Y52.F4), 3838 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          hostintf/Tx_data_reg_0 (FF)
  Requirement:          30.000ns
  Data Path Delay:      17.319ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to hostintf/Tx_data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA17    Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X13Y29.F1      net (fanout=1)        1.123   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<17>
    SLICE_X13Y29.X       Tilo                  0.612   Rt_pEX<1>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data91
    SLICE_X12Y14.F2      net (fanout=71)       2.513   IMem_rd_data<17>
    SLICE_X12Y14.X       Tilo                  0.660   GPR_file/N39
                                                       GPR_file/GPR_file/Mram_Memory_array_ren18.SLICEM_F
    SLICE_X14Y22.G2      net (fanout=1)        0.807   GPR_file/N39
    SLICE_X14Y22.Y       Tilo                  0.660   B_reg<9>
                                                       GPR_file/GPR_data_out2<8>1
    SLICE_X23Y31.F1      net (fanout=2)        1.230   GPR_rd_data2<8>
    SLICE_X23Y31.COUT    Topcyf                1.011   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X23Y32.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X23Y32.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X23Y33.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X23Y33.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X23Y34.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X23Y34.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y35.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y35.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y36.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y36.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X17Y28.G1      net (fanout=3)        1.396   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X17Y28.F5      Tif5                  0.759   hostintf/Mmux_Host_RDBK_data_5_f51
                                                       hostintf/Mmux_Host_RDBK_data_71
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_0
    SLICE_X17Y28.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f51
    SLICE_X17Y28.FX      Tinafx                0.401   hostintf/Mmux_Host_RDBK_data_5_f51
                                                       hostintf/Mmux_Host_RDBK_data_4_f6
    SLICE_X16Y29.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_4_f6
    SLICE_X16Y29.Y       Tif6y                 0.354   hostintf/Host_RDBK_data<0>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7
    SLICE_X2Y52.G1       net (fanout=1)        1.376   hostintf/Host_RDBK_data<0>
    SLICE_X2Y52.Y        Tilo                  0.660   hostintf/Tx_data_reg<0>
                                                       hostintf/Host_MIPS_rd_data<0>_SW0_SW0
    SLICE_X2Y52.F4       net (fanout=1)        0.020   hostintf/Host_MIPS_rd_data<0>_SW0_SW0/O
    SLICE_X2Y52.CLK      Tfck                  0.776   hostintf/Tx_data_reg<0>
                                                       hostintf/Host_MIPS_rd_data<0>
                                                       hostintf/Tx_data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     17.319ns (8.854ns logic, 8.465ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          hostintf/Tx_data_reg_0 (FF)
  Requirement:          30.000ns
  Data Path Delay:      17.262ns (Levels of Logic = 14)
  Clock Path Skew:      -0.003ns (0.119 - 0.122)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to hostintf/Tx_data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOPA1    Tbcko                 2.446   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X13Y29.F3      net (fanout=1)        1.066   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<17>
    SLICE_X13Y29.X       Tilo                  0.612   Rt_pEX<1>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data91
    SLICE_X12Y14.F2      net (fanout=71)       2.513   IMem_rd_data<17>
    SLICE_X12Y14.X       Tilo                  0.660   GPR_file/N39
                                                       GPR_file/GPR_file/Mram_Memory_array_ren18.SLICEM_F
    SLICE_X14Y22.G2      net (fanout=1)        0.807   GPR_file/N39
    SLICE_X14Y22.Y       Tilo                  0.660   B_reg<9>
                                                       GPR_file/GPR_data_out2<8>1
    SLICE_X23Y31.F1      net (fanout=2)        1.230   GPR_rd_data2<8>
    SLICE_X23Y31.COUT    Topcyf                1.011   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X23Y32.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X23Y32.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X23Y33.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X23Y33.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X23Y34.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X23Y34.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y35.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y35.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y36.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y36.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X17Y28.G1      net (fanout=3)        1.396   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X17Y28.F5      Tif5                  0.759   hostintf/Mmux_Host_RDBK_data_5_f51
                                                       hostintf/Mmux_Host_RDBK_data_71
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_0
    SLICE_X17Y28.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f51
    SLICE_X17Y28.FX      Tinafx                0.401   hostintf/Mmux_Host_RDBK_data_5_f51
                                                       hostintf/Mmux_Host_RDBK_data_4_f6
    SLICE_X16Y29.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_4_f6
    SLICE_X16Y29.Y       Tif6y                 0.354   hostintf/Host_RDBK_data<0>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7
    SLICE_X2Y52.G1       net (fanout=1)        1.376   hostintf/Host_RDBK_data<0>
    SLICE_X2Y52.Y        Tilo                  0.660   hostintf/Tx_data_reg<0>
                                                       hostintf/Host_MIPS_rd_data<0>_SW0_SW0
    SLICE_X2Y52.F4       net (fanout=1)        0.020   hostintf/Host_MIPS_rd_data<0>_SW0_SW0/O
    SLICE_X2Y52.CLK      Tfck                  0.776   hostintf/Tx_data_reg<0>
                                                       hostintf/Host_MIPS_rd_data<0>
                                                       hostintf/Tx_data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     17.262ns (8.854ns logic, 8.408ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          hostintf/Tx_data_reg_0 (FF)
  Requirement:          30.000ns
  Data Path Delay:      17.028ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to hostintf/Tx_data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA21    Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X13Y30.F1      net (fanout=1)        0.995   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<21>
    SLICE_X13Y30.X       Tilo                  0.612   IMem_rd_data<21>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data141
    SLICE_X21Y17.G4      net (fanout=71)       1.710   IMem_rd_data<21>
    SLICE_X21Y17.Y       Tilo                  0.612   A_reg<0>
                                                       GPR_file/GPR_data_out1<1>1_SW0_1
    SLICE_X15Y26.G3      net (fanout=13)       1.590   GPR_file/GPR_data_out1<1>1_SW0
    SLICE_X15Y26.Y       Tilo                  0.612   A_reg<7>
                                                       GPR_file/GPR_data_out1<6>1
    SLICE_X23Y30.G1      net (fanout=2)        1.220   GPR_rd_data1<6>
    SLICE_X23Y30.COUT    Topcyg                0.871   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<3>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X23Y31.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X23Y31.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X23Y32.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X23Y32.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X23Y33.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X23Y33.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X23Y34.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X23Y34.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y35.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y35.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y36.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y36.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X17Y28.G1      net (fanout=3)        1.396   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X17Y28.F5      Tif5                  0.759   hostintf/Mmux_Host_RDBK_data_5_f51
                                                       hostintf/Mmux_Host_RDBK_data_71
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_0
    SLICE_X17Y28.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f51
    SLICE_X17Y28.FX      Tinafx                0.401   hostintf/Mmux_Host_RDBK_data_5_f51
                                                       hostintf/Mmux_Host_RDBK_data_4_f6
    SLICE_X16Y29.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_4_f6
    SLICE_X16Y29.Y       Tif6y                 0.354   hostintf/Host_RDBK_data<0>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7
    SLICE_X2Y52.G1       net (fanout=1)        1.376   hostintf/Host_RDBK_data<0>
    SLICE_X2Y52.Y        Tilo                  0.660   hostintf/Tx_data_reg<0>
                                                       hostintf/Host_MIPS_rd_data<0>_SW0_SW0
    SLICE_X2Y52.F4       net (fanout=1)        0.020   hostintf/Host_MIPS_rd_data<0>_SW0_SW0/O
    SLICE_X2Y52.CLK      Tfck                  0.776   hostintf/Tx_data_reg<0>
                                                       hostintf/Host_MIPS_rd_data<0>
                                                       hostintf/Tx_data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     17.028ns (8.721ns logic, 8.307ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point fetch_unit_imp/PC_reg_30 (SLICE_X41Y43.F4), 3606 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_30 (FF)
  Requirement:          30.000ns
  Data Path Delay:      17.246ns (Levels of Logic = 12)
  Clock Path Skew:      -0.008ns (0.099 - 0.107)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA17    Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X13Y29.F1      net (fanout=1)        1.123   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<17>
    SLICE_X13Y29.X       Tilo                  0.612   Rt_pEX<1>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data91
    SLICE_X12Y14.F2      net (fanout=71)       2.513   IMem_rd_data<17>
    SLICE_X12Y14.X       Tilo                  0.660   GPR_file/N39
                                                       GPR_file/GPR_file/Mram_Memory_array_ren18.SLICEM_F
    SLICE_X14Y22.G2      net (fanout=1)        0.807   GPR_file/N39
    SLICE_X14Y22.Y       Tilo                  0.660   B_reg<9>
                                                       GPR_file/GPR_data_out2<8>1
    SLICE_X23Y31.F1      net (fanout=2)        1.230   GPR_rd_data2<8>
    SLICE_X23Y31.COUT    Topcyf                1.011   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X23Y32.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X23Y32.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X23Y33.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X23Y33.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X23Y34.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X23Y34.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y35.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y35.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y36.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y36.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X30Y30.G2      net (fanout=3)        1.324   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X30Y30.Y       Tilo                  0.660   N309
                                                       fetch_unit_imp/PC_Source<0>76
    SLICE_X41Y43.G1      net (fanout=32)       2.325   fetch_unit_imp/PC_Source<0>
    SLICE_X41Y43.Y       Tilo                  0.612   fetch_unit_imp/PC_reg<30>
                                                       fetch_unit_imp/PC_mux_out<30>_SW0_SW0
    SLICE_X41Y43.F4      net (fanout=1)        0.020   fetch_unit_imp/PC_mux_out<30>_SW0_SW0/O
    SLICE_X41Y43.CLK     Tfck                  0.728   fetch_unit_imp/PC_reg<30>
                                                       fetch_unit_imp/PC_mux_out<30>
                                                       fetch_unit_imp/PC_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     17.246ns (7.904ns logic, 9.342ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_30 (FF)
  Requirement:          30.000ns
  Data Path Delay:      17.189ns (Levels of Logic = 12)
  Clock Path Skew:      -0.023ns (0.099 - 0.122)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to fetch_unit_imp/PC_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOPA1    Tbcko                 2.446   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X13Y29.F3      net (fanout=1)        1.066   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<17>
    SLICE_X13Y29.X       Tilo                  0.612   Rt_pEX<1>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data91
    SLICE_X12Y14.F2      net (fanout=71)       2.513   IMem_rd_data<17>
    SLICE_X12Y14.X       Tilo                  0.660   GPR_file/N39
                                                       GPR_file/GPR_file/Mram_Memory_array_ren18.SLICEM_F
    SLICE_X14Y22.G2      net (fanout=1)        0.807   GPR_file/N39
    SLICE_X14Y22.Y       Tilo                  0.660   B_reg<9>
                                                       GPR_file/GPR_data_out2<8>1
    SLICE_X23Y31.F1      net (fanout=2)        1.230   GPR_rd_data2<8>
    SLICE_X23Y31.COUT    Topcyf                1.011   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X23Y32.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X23Y32.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X23Y33.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X23Y33.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X23Y34.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X23Y34.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y35.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y35.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y36.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y36.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X30Y30.G2      net (fanout=3)        1.324   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X30Y30.Y       Tilo                  0.660   N309
                                                       fetch_unit_imp/PC_Source<0>76
    SLICE_X41Y43.G1      net (fanout=32)       2.325   fetch_unit_imp/PC_Source<0>
    SLICE_X41Y43.Y       Tilo                  0.612   fetch_unit_imp/PC_reg<30>
                                                       fetch_unit_imp/PC_mux_out<30>_SW0_SW0
    SLICE_X41Y43.F4      net (fanout=1)        0.020   fetch_unit_imp/PC_mux_out<30>_SW0_SW0/O
    SLICE_X41Y43.CLK     Tfck                  0.728   fetch_unit_imp/PC_reg<30>
                                                       fetch_unit_imp/PC_mux_out<30>
                                                       fetch_unit_imp/PC_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     17.189ns (7.904ns logic, 9.285ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_30 (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.955ns (Levels of Logic = 13)
  Clock Path Skew:      -0.008ns (0.099 - 0.107)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA21    Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X13Y30.F1      net (fanout=1)        0.995   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<21>
    SLICE_X13Y30.X       Tilo                  0.612   IMem_rd_data<21>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data141
    SLICE_X21Y17.G4      net (fanout=71)       1.710   IMem_rd_data<21>
    SLICE_X21Y17.Y       Tilo                  0.612   A_reg<0>
                                                       GPR_file/GPR_data_out1<1>1_SW0_1
    SLICE_X15Y26.G3      net (fanout=13)       1.590   GPR_file/GPR_data_out1<1>1_SW0
    SLICE_X15Y26.Y       Tilo                  0.612   A_reg<7>
                                                       GPR_file/GPR_data_out1<6>1
    SLICE_X23Y30.G1      net (fanout=2)        1.220   GPR_rd_data1<6>
    SLICE_X23Y30.COUT    Topcyg                0.871   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<3>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X23Y31.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X23Y31.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X23Y32.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X23Y32.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X23Y33.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X23Y33.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X23Y34.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X23Y34.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y35.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y35.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y36.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y36.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X30Y30.G2      net (fanout=3)        1.324   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X30Y30.Y       Tilo                  0.660   N309
                                                       fetch_unit_imp/PC_Source<0>76
    SLICE_X41Y43.G1      net (fanout=32)       2.325   fetch_unit_imp/PC_Source<0>
    SLICE_X41Y43.Y       Tilo                  0.612   fetch_unit_imp/PC_reg<30>
                                                       fetch_unit_imp/PC_mux_out<30>_SW0_SW0
    SLICE_X41Y43.F4      net (fanout=1)        0.020   fetch_unit_imp/PC_mux_out<30>_SW0_SW0/O
    SLICE_X41Y43.CLK     Tfck                  0.728   fetch_unit_imp/PC_reg<30>
                                                       fetch_unit_imp/PC_mux_out<30>
                                                       fetch_unit_imp/PC_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     16.955ns (7.771ns logic, 9.184ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point fetch_unit_imp/PC_reg_16 (SLICE_X37Y34.F4), 3595 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_16 (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.921ns (Levels of Logic = 12)
  Clock Path Skew:      -0.008ns (0.099 - 0.107)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA17    Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X13Y29.F1      net (fanout=1)        1.123   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<17>
    SLICE_X13Y29.X       Tilo                  0.612   Rt_pEX<1>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data91
    SLICE_X12Y14.F2      net (fanout=71)       2.513   IMem_rd_data<17>
    SLICE_X12Y14.X       Tilo                  0.660   GPR_file/N39
                                                       GPR_file/GPR_file/Mram_Memory_array_ren18.SLICEM_F
    SLICE_X14Y22.G2      net (fanout=1)        0.807   GPR_file/N39
    SLICE_X14Y22.Y       Tilo                  0.660   B_reg<9>
                                                       GPR_file/GPR_data_out2<8>1
    SLICE_X23Y31.F1      net (fanout=2)        1.230   GPR_rd_data2<8>
    SLICE_X23Y31.COUT    Topcyf                1.011   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X23Y32.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X23Y32.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X23Y33.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X23Y33.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X23Y34.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X23Y34.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y35.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y35.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y36.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y36.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X30Y30.G2      net (fanout=3)        1.324   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X30Y30.Y       Tilo                  0.660   N309
                                                       fetch_unit_imp/PC_Source<0>76
    SLICE_X37Y34.G4      net (fanout=32)       1.722   fetch_unit_imp/PC_Source<0>
    SLICE_X37Y34.Y       Tilo                  0.612   fetch_unit_imp/PC_reg<16>
                                                       fetch_unit_imp/PC_mux_out<16>_SW0_SW0
    SLICE_X37Y34.F4      net (fanout=1)        0.298   fetch_unit_imp/PC_mux_out<16>_SW0_SW0/O
    SLICE_X37Y34.CLK     Tfck                  0.728   fetch_unit_imp/PC_reg<16>
                                                       fetch_unit_imp/PC_mux_out<16>
                                                       fetch_unit_imp/PC_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     16.921ns (7.904ns logic, 9.017ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_16 (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.864ns (Levels of Logic = 12)
  Clock Path Skew:      -0.023ns (0.099 - 0.122)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to fetch_unit_imp/PC_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOPA1    Tbcko                 2.446   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X13Y29.F3      net (fanout=1)        1.066   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<17>
    SLICE_X13Y29.X       Tilo                  0.612   Rt_pEX<1>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data91
    SLICE_X12Y14.F2      net (fanout=71)       2.513   IMem_rd_data<17>
    SLICE_X12Y14.X       Tilo                  0.660   GPR_file/N39
                                                       GPR_file/GPR_file/Mram_Memory_array_ren18.SLICEM_F
    SLICE_X14Y22.G2      net (fanout=1)        0.807   GPR_file/N39
    SLICE_X14Y22.Y       Tilo                  0.660   B_reg<9>
                                                       GPR_file/GPR_data_out2<8>1
    SLICE_X23Y31.F1      net (fanout=2)        1.230   GPR_rd_data2<8>
    SLICE_X23Y31.COUT    Topcyf                1.011   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X23Y32.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X23Y32.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X23Y33.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X23Y33.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X23Y34.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X23Y34.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y35.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y35.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y36.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y36.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X30Y30.G2      net (fanout=3)        1.324   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X30Y30.Y       Tilo                  0.660   N309
                                                       fetch_unit_imp/PC_Source<0>76
    SLICE_X37Y34.G4      net (fanout=32)       1.722   fetch_unit_imp/PC_Source<0>
    SLICE_X37Y34.Y       Tilo                  0.612   fetch_unit_imp/PC_reg<16>
                                                       fetch_unit_imp/PC_mux_out<16>_SW0_SW0
    SLICE_X37Y34.F4      net (fanout=1)        0.298   fetch_unit_imp/PC_mux_out<16>_SW0_SW0/O
    SLICE_X37Y34.CLK     Tfck                  0.728   fetch_unit_imp/PC_reg<16>
                                                       fetch_unit_imp/PC_mux_out<16>
                                                       fetch_unit_imp/PC_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     16.864ns (7.904ns logic, 8.960ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_16 (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.630ns (Levels of Logic = 13)
  Clock Path Skew:      -0.008ns (0.099 - 0.107)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA21    Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X13Y30.F1      net (fanout=1)        0.995   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<21>
    SLICE_X13Y30.X       Tilo                  0.612   IMem_rd_data<21>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data141
    SLICE_X21Y17.G4      net (fanout=71)       1.710   IMem_rd_data<21>
    SLICE_X21Y17.Y       Tilo                  0.612   A_reg<0>
                                                       GPR_file/GPR_data_out1<1>1_SW0_1
    SLICE_X15Y26.G3      net (fanout=13)       1.590   GPR_file/GPR_data_out1<1>1_SW0
    SLICE_X15Y26.Y       Tilo                  0.612   A_reg<7>
                                                       GPR_file/GPR_data_out1<6>1
    SLICE_X23Y30.G1      net (fanout=2)        1.220   GPR_rd_data1<6>
    SLICE_X23Y30.COUT    Topcyg                0.871   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<3>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X23Y31.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X23Y31.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X23Y32.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X23Y32.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X23Y33.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X23Y33.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X23Y34.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X23Y34.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y35.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y35.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y36.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y36.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X30Y30.G2      net (fanout=3)        1.324   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X30Y30.Y       Tilo                  0.660   N309
                                                       fetch_unit_imp/PC_Source<0>76
    SLICE_X37Y34.G4      net (fanout=32)       1.722   fetch_unit_imp/PC_Source<0>
    SLICE_X37Y34.Y       Tilo                  0.612   fetch_unit_imp/PC_reg<16>
                                                       fetch_unit_imp/PC_mux_out<16>_SW0_SW0
    SLICE_X37Y34.F4      net (fanout=1)        0.298   fetch_unit_imp/PC_mux_out<16>_SW0_SW0/O
    SLICE_X37Y34.CLK     Tfck                  0.728   fetch_unit_imp/PC_reg<16>
                                                       fetch_unit_imp/PC_mux_out<16>
                                                       fetch_unit_imp/PC_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     16.630ns (7.771ns logic, 8.859ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        "clock_divider/half_ck_signal" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point GPR_file/GPR_file/Mram_Memory_array32.SLICEM_G (SLICE_X26Y29.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.662ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ALUout_reg_15 (FF)
  Destination:          GPR_file/GPR_file/Mram_Memory_array32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.667ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.028 - 0.023)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ALUout_reg_15 to GPR_file/GPR_file/Mram_Memory_array32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.XQ      Tcko                  0.412   ALUout_reg<15>
                                                       ALUout_reg_15
    SLICE_X26Y29.BY      net (fanout=5)        0.365   ALUout_reg<15>
    SLICE_X26Y29.CLK     Tdh         (-Th)     0.110   GPR_file/N197
                                                       GPR_file/GPR_file/Mram_Memory_array32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.667ns (0.302ns logic, 0.365ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point GPR_file/GPR_file/Mram_Memory_array47.SLICEM_G (SLICE_X22Y36.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.663ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ALUout_reg_23 (FF)
  Destination:          GPR_file/GPR_file/Mram_Memory_array47.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.669ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.027 - 0.021)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ALUout_reg_23 to GPR_file/GPR_file/Mram_Memory_array47.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.XQ      Tcko                  0.412   ALUout_reg<23>
                                                       ALUout_reg_23
    SLICE_X22Y36.BY      net (fanout=5)        0.367   ALUout_reg<23>
    SLICE_X22Y36.CLK     Tdh         (-Th)     0.110   GPR_file/N227
                                                       GPR_file/GPR_file/Mram_Memory_array47.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.669ns (0.302ns logic, 0.367ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point GPR_file/GPR_file/Mram_Memory_array_ren44.SLICEM_G (SLICE_X28Y35.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.663ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ALUout_reg_21 (FF)
  Destination:          GPR_file/GPR_file/Mram_Memory_array_ren44.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.666ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.038 - 0.035)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ALUout_reg_21 to GPR_file/GPR_file/Mram_Memory_array_ren44.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y34.XQ      Tcko                  0.411   ALUout_reg<21>
                                                       ALUout_reg_21
    SLICE_X28Y35.BY      net (fanout=5)        0.365   ALUout_reg<21>
    SLICE_X28Y35.CLK     Tdh         (-Th)     0.110   GPR_file/N91
                                                       GPR_file/GPR_file/Mram_Memory_array_ren44.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.666ns (0.301ns logic, 0.365ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        "clock_divider/half_ck_signal" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd87/SR
  Logical resource: hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd87/SR
  Location pin: SLICE_X2Y55.SR
  Clock network: RESET_from_Host_Intf
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd87/SR
  Logical resource: hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd87/SR
  Location pin: SLICE_X2Y55.SR
  Clock network: RESET_from_Host_Intf
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fetch_unit_imp/PC_plus_4_pID<1>/SR
  Logical resource: fetch_unit_imp/PC_plus_4_pID_1/SR
  Location pin: SLICE_X38Y29.SR
  Clock network: RESET
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CK_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CK_50MHz       |    1.946|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 289270 paths, 0 nets, and 8804 connections

Design statistics:
   Minimum period:  17.319ns{1}   (Maximum frequency:  57.740MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 06 20:37:39 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4544 MB



