#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xea8170 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe77320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xe7e6b0 .functor NOT 1, L_0xed4340, C4<0>, C4<0>, C4<0>;
L_0xed4120 .functor XOR 2, L_0xed3fe0, L_0xed4080, C4<00>, C4<00>;
L_0xed4230 .functor XOR 2, L_0xed4120, L_0xed4190, C4<00>, C4<00>;
v0xed0a30_0 .net *"_ivl_10", 1 0, L_0xed4190;  1 drivers
v0xed0b30_0 .net *"_ivl_12", 1 0, L_0xed4230;  1 drivers
v0xed0c10_0 .net *"_ivl_2", 1 0, L_0xed3f40;  1 drivers
v0xed0cd0_0 .net *"_ivl_4", 1 0, L_0xed3fe0;  1 drivers
v0xed0db0_0 .net *"_ivl_6", 1 0, L_0xed4080;  1 drivers
v0xed0ee0_0 .net *"_ivl_8", 1 0, L_0xed4120;  1 drivers
v0xed0fc0_0 .net "a", 0 0, v0xece9d0_0;  1 drivers
v0xed1060_0 .net "b", 0 0, v0xecea70_0;  1 drivers
v0xed1100_0 .net "c", 0 0, v0xeceb10_0;  1 drivers
v0xed11a0_0 .var "clk", 0 0;
v0xed1240_0 .net "d", 0 0, v0xecec50_0;  1 drivers
v0xed12e0_0 .net "out_pos_dut", 0 0, L_0xed3db0;  1 drivers
v0xed1380_0 .net "out_pos_ref", 0 0, L_0xed29c0;  1 drivers
v0xed1420_0 .net "out_sop_dut", 0 0, L_0xed3240;  1 drivers
v0xed14c0_0 .net "out_sop_ref", 0 0, L_0xea9680;  1 drivers
v0xed1560_0 .var/2u "stats1", 223 0;
v0xed1600_0 .var/2u "strobe", 0 0;
v0xed17b0_0 .net "tb_match", 0 0, L_0xed4340;  1 drivers
v0xed1880_0 .net "tb_mismatch", 0 0, L_0xe7e6b0;  1 drivers
v0xed1920_0 .net "wavedrom_enable", 0 0, v0xecef20_0;  1 drivers
v0xed19f0_0 .net "wavedrom_title", 511 0, v0xecefc0_0;  1 drivers
L_0xed3f40 .concat [ 1 1 0 0], L_0xed29c0, L_0xea9680;
L_0xed3fe0 .concat [ 1 1 0 0], L_0xed29c0, L_0xea9680;
L_0xed4080 .concat [ 1 1 0 0], L_0xed3db0, L_0xed3240;
L_0xed4190 .concat [ 1 1 0 0], L_0xed29c0, L_0xea9680;
L_0xed4340 .cmp/eeq 2, L_0xed3f40, L_0xed4230;
S_0xe7b3e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xe77320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe7ea90 .functor AND 1, v0xeceb10_0, v0xecec50_0, C4<1>, C4<1>;
L_0xe7ee70 .functor NOT 1, v0xece9d0_0, C4<0>, C4<0>, C4<0>;
L_0xe7f250 .functor NOT 1, v0xecea70_0, C4<0>, C4<0>, C4<0>;
L_0xe7f4d0 .functor AND 1, L_0xe7ee70, L_0xe7f250, C4<1>, C4<1>;
L_0xe96250 .functor AND 1, L_0xe7f4d0, v0xeceb10_0, C4<1>, C4<1>;
L_0xea9680 .functor OR 1, L_0xe7ea90, L_0xe96250, C4<0>, C4<0>;
L_0xed1e40 .functor NOT 1, v0xecea70_0, C4<0>, C4<0>, C4<0>;
L_0xed1eb0 .functor OR 1, L_0xed1e40, v0xecec50_0, C4<0>, C4<0>;
L_0xed1fc0 .functor AND 1, v0xeceb10_0, L_0xed1eb0, C4<1>, C4<1>;
L_0xed2080 .functor NOT 1, v0xece9d0_0, C4<0>, C4<0>, C4<0>;
L_0xed2150 .functor OR 1, L_0xed2080, v0xecea70_0, C4<0>, C4<0>;
L_0xed21c0 .functor AND 1, L_0xed1fc0, L_0xed2150, C4<1>, C4<1>;
L_0xed2340 .functor NOT 1, v0xecea70_0, C4<0>, C4<0>, C4<0>;
L_0xed23b0 .functor OR 1, L_0xed2340, v0xecec50_0, C4<0>, C4<0>;
L_0xed22d0 .functor AND 1, v0xeceb10_0, L_0xed23b0, C4<1>, C4<1>;
L_0xed2540 .functor NOT 1, v0xece9d0_0, C4<0>, C4<0>, C4<0>;
L_0xed2640 .functor OR 1, L_0xed2540, v0xecec50_0, C4<0>, C4<0>;
L_0xed2700 .functor AND 1, L_0xed22d0, L_0xed2640, C4<1>, C4<1>;
L_0xed28b0 .functor XNOR 1, L_0xed21c0, L_0xed2700, C4<0>, C4<0>;
v0xe7dfe0_0 .net *"_ivl_0", 0 0, L_0xe7ea90;  1 drivers
v0xe7e3e0_0 .net *"_ivl_12", 0 0, L_0xed1e40;  1 drivers
v0xe7e7c0_0 .net *"_ivl_14", 0 0, L_0xed1eb0;  1 drivers
v0xe7eba0_0 .net *"_ivl_16", 0 0, L_0xed1fc0;  1 drivers
v0xe7ef80_0 .net *"_ivl_18", 0 0, L_0xed2080;  1 drivers
v0xe7f360_0 .net *"_ivl_2", 0 0, L_0xe7ee70;  1 drivers
v0xe7f5e0_0 .net *"_ivl_20", 0 0, L_0xed2150;  1 drivers
v0xeccf40_0 .net *"_ivl_24", 0 0, L_0xed2340;  1 drivers
v0xecd020_0 .net *"_ivl_26", 0 0, L_0xed23b0;  1 drivers
v0xecd100_0 .net *"_ivl_28", 0 0, L_0xed22d0;  1 drivers
v0xecd1e0_0 .net *"_ivl_30", 0 0, L_0xed2540;  1 drivers
v0xecd2c0_0 .net *"_ivl_32", 0 0, L_0xed2640;  1 drivers
v0xecd3a0_0 .net *"_ivl_36", 0 0, L_0xed28b0;  1 drivers
L_0x7f731cf53018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xecd460_0 .net *"_ivl_38", 0 0, L_0x7f731cf53018;  1 drivers
v0xecd540_0 .net *"_ivl_4", 0 0, L_0xe7f250;  1 drivers
v0xecd620_0 .net *"_ivl_6", 0 0, L_0xe7f4d0;  1 drivers
v0xecd700_0 .net *"_ivl_8", 0 0, L_0xe96250;  1 drivers
v0xecd7e0_0 .net "a", 0 0, v0xece9d0_0;  alias, 1 drivers
v0xecd8a0_0 .net "b", 0 0, v0xecea70_0;  alias, 1 drivers
v0xecd960_0 .net "c", 0 0, v0xeceb10_0;  alias, 1 drivers
v0xecda20_0 .net "d", 0 0, v0xecec50_0;  alias, 1 drivers
v0xecdae0_0 .net "out_pos", 0 0, L_0xed29c0;  alias, 1 drivers
v0xecdba0_0 .net "out_sop", 0 0, L_0xea9680;  alias, 1 drivers
v0xecdc60_0 .net "pos0", 0 0, L_0xed21c0;  1 drivers
v0xecdd20_0 .net "pos1", 0 0, L_0xed2700;  1 drivers
L_0xed29c0 .functor MUXZ 1, L_0x7f731cf53018, L_0xed21c0, L_0xed28b0, C4<>;
S_0xecdea0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xe77320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xece9d0_0 .var "a", 0 0;
v0xecea70_0 .var "b", 0 0;
v0xeceb10_0 .var "c", 0 0;
v0xecebb0_0 .net "clk", 0 0, v0xed11a0_0;  1 drivers
v0xecec50_0 .var "d", 0 0;
v0xeced40_0 .var/2u "fail", 0 0;
v0xecede0_0 .var/2u "fail1", 0 0;
v0xecee80_0 .net "tb_match", 0 0, L_0xed4340;  alias, 1 drivers
v0xecef20_0 .var "wavedrom_enable", 0 0;
v0xecefc0_0 .var "wavedrom_title", 511 0;
E_0xe89d50/0 .event negedge, v0xecebb0_0;
E_0xe89d50/1 .event posedge, v0xecebb0_0;
E_0xe89d50 .event/or E_0xe89d50/0, E_0xe89d50/1;
S_0xece1d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xecdea0;
 .timescale -12 -12;
v0xece410_0 .var/2s "i", 31 0;
E_0xe89bf0 .event posedge, v0xecebb0_0;
S_0xece510 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xecdea0;
 .timescale -12 -12;
v0xece710_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xece7f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xecdea0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xecf1a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xe77320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xed2b70 .functor AND 1, v0xeceb10_0, v0xecec50_0, C4<1>, C4<1>;
L_0xed3070 .functor AND 1, L_0xed2e20, L_0xed2ec0, C4<1>, C4<1>;
L_0xed3180 .functor AND 1, L_0xed3070, v0xeceb10_0, C4<1>, C4<1>;
L_0xed3240 .functor OR 1, L_0xed2b70, L_0xed3180, C4<0>, C4<0>;
L_0xed3440 .functor OR 1, L_0xed33a0, v0xecec50_0, C4<0>, C4<0>;
L_0xed3500 .functor AND 1, v0xeceb10_0, L_0xed3440, C4<1>, C4<1>;
L_0xed37e0 .functor AND 1, L_0xed3600, v0xecea70_0, C4<1>, C4<1>;
L_0xed38a0 .functor OR 1, L_0xed3500, L_0xed37e0, C4<0>, C4<0>;
L_0xed3aa0 .functor OR 1, L_0xed3a00, v0xecec50_0, C4<0>, C4<0>;
L_0xed3b60 .functor AND 1, v0xeceb10_0, L_0xed3aa0, C4<1>, C4<1>;
v0xecf360_0 .net *"_ivl_0", 0 0, L_0xed2b70;  1 drivers
v0xecf440_0 .net *"_ivl_13", 0 0, L_0xed33a0;  1 drivers
v0xecf500_0 .net *"_ivl_14", 0 0, L_0xed3440;  1 drivers
v0xecf5f0_0 .net *"_ivl_16", 0 0, L_0xed3500;  1 drivers
v0xecf6d0_0 .net *"_ivl_19", 0 0, L_0xed3600;  1 drivers
v0xecf7e0_0 .net *"_ivl_20", 0 0, L_0xed37e0;  1 drivers
v0xecf8c0_0 .net *"_ivl_25", 0 0, L_0xed3a00;  1 drivers
v0xecf980_0 .net *"_ivl_26", 0 0, L_0xed3aa0;  1 drivers
v0xecfa60_0 .net *"_ivl_3", 0 0, L_0xed2e20;  1 drivers
v0xecfbb0_0 .net *"_ivl_30", 0 0, L_0xed3c80;  1 drivers
L_0x7f731cf53060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xecfc70_0 .net *"_ivl_32", 0 0, L_0x7f731cf53060;  1 drivers
v0xecfd50_0 .net *"_ivl_5", 0 0, L_0xed2ec0;  1 drivers
v0xecfe10_0 .net *"_ivl_6", 0 0, L_0xed3070;  1 drivers
v0xecfef0_0 .net *"_ivl_8", 0 0, L_0xed3180;  1 drivers
v0xecffd0_0 .net "a", 0 0, v0xece9d0_0;  alias, 1 drivers
v0xed0070_0 .net "b", 0 0, v0xecea70_0;  alias, 1 drivers
v0xed0160_0 .net "c", 0 0, v0xeceb10_0;  alias, 1 drivers
v0xed0360_0 .net "d", 0 0, v0xecec50_0;  alias, 1 drivers
v0xed0450_0 .net "out_pos", 0 0, L_0xed3db0;  alias, 1 drivers
v0xed0510_0 .net "out_sop", 0 0, L_0xed3240;  alias, 1 drivers
v0xed05d0_0 .net "pos0", 0 0, L_0xed38a0;  1 drivers
v0xed0690_0 .net "pos1", 0 0, L_0xed3b60;  1 drivers
L_0xed2e20 .reduce/nor v0xece9d0_0;
L_0xed2ec0 .reduce/nor v0xecea70_0;
L_0xed33a0 .reduce/nor v0xecea70_0;
L_0xed3600 .reduce/nor v0xece9d0_0;
L_0xed3a00 .reduce/nor v0xece9d0_0;
L_0xed3c80 .cmp/eeq 1, L_0xed38a0, L_0xed3b60;
L_0xed3db0 .functor MUXZ 1, L_0x7f731cf53060, L_0xed38a0, L_0xed3c80, C4<>;
S_0xed0810 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xe77320;
 .timescale -12 -12;
E_0xe739f0 .event anyedge, v0xed1600_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xed1600_0;
    %nor/r;
    %assign/vec4 v0xed1600_0, 0;
    %wait E_0xe739f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xecdea0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeced40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xecede0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xecdea0;
T_4 ;
    %wait E_0xe89d50;
    %load/vec4 v0xecee80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xeced40_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xecdea0;
T_5 ;
    %wait E_0xe89bf0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe89bf0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe89bf0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe89bf0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe89bf0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe89bf0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe89bf0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe89bf0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe89bf0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe89bf0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe89bf0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe89bf0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe89bf0;
    %load/vec4 v0xeced40_0;
    %store/vec4 v0xecede0_0, 0, 1;
    %fork t_1, S_0xece1d0;
    %jmp t_0;
    .scope S_0xece1d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xece410_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xece410_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xe89bf0;
    %load/vec4 v0xece410_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xece410_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xece410_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xecdea0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe89d50;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xeced40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xecede0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe77320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xed11a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xed1600_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe77320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xed11a0_0;
    %inv;
    %store/vec4 v0xed11a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xe77320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xecebb0_0, v0xed1880_0, v0xed0fc0_0, v0xed1060_0, v0xed1100_0, v0xed1240_0, v0xed14c0_0, v0xed1420_0, v0xed1380_0, v0xed12e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xe77320;
T_9 ;
    %load/vec4 v0xed1560_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xed1560_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xed1560_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xed1560_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xed1560_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xed1560_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xed1560_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xed1560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xed1560_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xed1560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xe77320;
T_10 ;
    %wait E_0xe89d50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xed1560_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed1560_0, 4, 32;
    %load/vec4 v0xed17b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xed1560_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed1560_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xed1560_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed1560_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xed14c0_0;
    %load/vec4 v0xed14c0_0;
    %load/vec4 v0xed1420_0;
    %xor;
    %load/vec4 v0xed14c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xed1560_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed1560_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xed1560_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed1560_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xed1380_0;
    %load/vec4 v0xed1380_0;
    %load/vec4 v0xed12e0_0;
    %xor;
    %load/vec4 v0xed1380_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xed1560_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed1560_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xed1560_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed1560_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/machine/ece241_2013_q2/iter0/response4/top_module.sv";
