# SystemVerilog RISC-V CPU
![Alt Text](riscv code.gif)
