#-----------------------------------------------------------
# Vivado v2024.2.2 (64-bit)
# SW Build 6060944 on Thu Mar 06 19:10:01 MST 2025
# IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
# SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
# Start of session at: Mon Jun 23 18:18:42 2025
# Process ID         : 68064
# Current directory  : E:/final_prj/final_prj_pl
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent48640 E:\final_prj\final_prj_pl\final_prj_pl.xpr
# Log file           : E:/final_prj/final_prj_pl/vivado.log
# Journal file       : E:/final_prj/final_prj_pl\vivado.jou
# Running On         : LAPTOP-VEGJAO5A
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i9-14900HX
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 102673 MB
# Swap memory        : 6442 MB
# Total Virtual      : 109116 MB
# Available Virtual  : 89419 MB
#-----------------------------------------------------------
start_gui
Sourcing tcl script 'D:/Xilinx/Vivado/2024.2/scripts/Vivado_init.tcl'
open_project E:/final_prj/final_prj_pl/final_prj_pl.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'slave_map' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'slave_map' (customized with software release 2021.1.1) has a different revision in the IP Catalog. * Current project part 'xczu9eg-ffvb1156-2-i' and the part 'xc7z035ffg676-2' used to customize the IP 'slave_map' do not match.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 1797.605 ; gain = 535.895
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/final_prj/final_prj_pl/final_prj_pl.srcs/utils_1/imports/synth_1/ADC_TOP_test.dcp with file E:/final_prj/final_prj_pl/final_prj_pl.runs/synth_1/ADC_TOP.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/final_prj/final_prj_pl/final_prj_pl.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: slave_map
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/ip/slave_map/slave_map.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/ip/vio_0/vio_0.xci' is already up-to-date
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/ip/slave_map/slave_map.xci

[Mon Jun 23 18:29:11 2025] Launched synth_1...
Run output will be captured here: E:/final_prj/final_prj_pl/final_prj_pl.runs/synth_1/runme.log
[Mon Jun 23 18:29:11 2025] Launched impl_1...
Run output will be captured here: E:/final_prj/final_prj_pl/final_prj_pl.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/final_prj/final_prj_pl/final_prj_pl.srcs/utils_1/imports/synth_1/ADC_TOP_test.dcp with file E:/final_prj/final_prj_pl/final_prj_pl.runs/synth_1/ADC_TOP.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/final_prj/final_prj_pl/final_prj_pl.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: slave_map
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/ip/slave_map/slave_map.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/ip/vio_0/vio_0.xci' is already up-to-date
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/ip/slave_map/slave_map.xci

[Mon Jun 23 18:34:40 2025] Launched synth_1...
Run output will be captured here: E:/final_prj/final_prj_pl/final_prj_pl.runs/synth_1/runme.log
[Mon Jun 23 18:34:41 2025] Launched impl_1...
Run output will be captured here: E:/final_prj/final_prj_pl/final_prj_pl.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

set_property CONFIG.C_NUM_PROBE_OUT {2} [get_ips ADC_TOP_VIO]
generate_target all [get_files  E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/ip/ADC_TOP_VIO/ADC_TOP_VIO.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ADC_TOP_VIO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ADC_TOP_VIO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ADC_TOP_VIO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ADC_TOP_VIO'...
catch { config_ip_cache -export [get_ips -all ADC_TOP_VIO] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADC_TOP_VIO
export_ip_user_files -of_objects [get_files E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/ip/ADC_TOP_VIO/ADC_TOP_VIO.xci] -no_script -sync -force -quiet
reset_run ADC_TOP_VIO_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/final_prj/final_prj_pl/final_prj_pl.runs/ADC_TOP_VIO_synth_1

launch_runs ADC_TOP_VIO_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADC_TOP_VIO
[Mon Jun 23 18:36:14 2025] Launched ADC_TOP_VIO_synth_1...
Run output will be captured here: E:/final_prj/final_prj_pl/final_prj_pl.runs/ADC_TOP_VIO_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=E:/final_prj/final_prj_pl/final_prj_pl.cache/compile_simlib/modelsim} {questa=E:/final_prj/final_prj_pl/final_prj_pl.cache/compile_simlib/questa} {riviera=E:/final_prj/final_prj_pl/final_prj_pl.cache/compile_simlib/riviera} {activehdl=E:/final_prj/final_prj_pl/final_prj_pl.cache/compile_simlib/activehdl}] -of_objects [get_files E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/ip/ADC_TOP_VIO/ADC_TOP_VIO.xci] -directory E:/final_prj/final_prj_pl/final_prj_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/final_prj/final_prj_pl/final_prj_pl.ip_user_files -ipstatic_source_dir E:/final_prj/final_prj_pl/final_prj_pl.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/final_prj/final_prj_pl/final_prj_pl.srcs/utils_1/imports/synth_1/ADC_TOP_test.dcp with file E:/final_prj/final_prj_pl/final_prj_pl.runs/synth_1/ADC_TOP.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/final_prj/final_prj_pl/final_prj_pl.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: slave_map
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/ip/slave_map/slave_map.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/ip/vio_0/vio_0.xci' is already up-to-date
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/final_prj/final_prj_pl/final_prj_pl.srcs/sources_1/ip/slave_map/slave_map.xci

[Mon Jun 23 18:39:58 2025] Launched synth_1...
Run output will be captured here: E:/final_prj/final_prj_pl/final_prj_pl.runs/synth_1/runme.log
[Mon Jun 23 18:39:58 2025] Launched impl_1...
Run output will be captured here: E:/final_prj/final_prj_pl/final_prj_pl.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 2873.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 623 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2873.820 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3139.875 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3139.875 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 3148.098 ; gain = 8.223
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.098 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3655.363 ; gain = 507.266
Read Physdb Files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3655.363 ; gain = 515.488
Restored from archive | CPU: 6.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3655.363 ; gain = 515.488
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3655.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 404 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 364 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 9 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 20 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 4142.332 ; gain = 2282.188
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 23 18:48:05 2025...
