--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml s410504001_Lab3Demo.twx s410504001_Lab3Demo.ncd -o
s410504001_Lab3Demo.twr s410504001_Lab3Demo.pcf -ucf Basys2.ucf

Design file:              s410504001_Lab3Demo.ncd
Physical constraint file: s410504001_Lab3Demo.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock mclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |    9.723(R)|mclk_BUFGP        |   0.000|
an<1>       |    9.892(R)|mclk_BUFGP        |   0.000|
an<2>       |    9.964(R)|mclk_BUFGP        |   0.000|
an<3>       |   10.169(R)|mclk_BUFGP        |   0.000|
seg<0>      |   11.743(R)|mclk_BUFGP        |   0.000|
seg<1>      |   11.889(R)|mclk_BUFGP        |   0.000|
seg<2>      |   11.762(R)|mclk_BUFGP        |   0.000|
seg<3>      |   11.325(R)|mclk_BUFGP        |   0.000|
seg<4>      |   11.519(R)|mclk_BUFGP        |   0.000|
seg<5>      |   11.879(R)|mclk_BUFGP        |   0.000|
seg<6>      |   11.542(R)|mclk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    3.538|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |an<2>          |    8.059|
sw<0>          |seg<0>         |    8.577|
sw<0>          |seg<1>         |    8.723|
sw<0>          |seg<2>         |    8.032|
sw<0>          |seg<3>         |    8.159|
sw<0>          |seg<4>         |    8.353|
sw<0>          |seg<5>         |    8.713|
sw<0>          |seg<6>         |    8.264|
sw<1>          |an<2>          |    8.988|
sw<1>          |seg<0>         |    9.629|
sw<1>          |seg<1>         |    9.624|
sw<1>          |seg<2>         |    9.565|
sw<1>          |seg<3>         |    9.488|
sw<1>          |seg<4>         |    9.571|
sw<1>          |seg<5>         |    9.609|
sw<1>          |seg<6>         |    9.854|
sw<2>          |an<2>          |    7.970|
sw<2>          |seg<0>         |    8.831|
sw<2>          |seg<1>         |    8.937|
sw<2>          |seg<2>         |    8.861|
sw<2>          |seg<3>         |    7.945|
sw<2>          |seg<4>         |    7.980|
sw<2>          |seg<5>         |    8.956|
sw<2>          |seg<6>         |    8.641|
sw<3>          |an<2>          |    7.738|
sw<3>          |seg<0>         |    9.033|
sw<3>          |seg<1>         |    8.980|
sw<3>          |seg<2>         |    8.607|
sw<3>          |seg<3>         |    8.131|
sw<3>          |seg<4>         |    8.365|
sw<3>          |seg<5>         |    9.021|
sw<3>          |seg<6>         |    8.820|
sw<4>          |an<2>          |    9.444|
sw<4>          |an<3>          |    8.124|
sw<4>          |seg<0>         |    8.663|
sw<4>          |seg<1>         |    8.809|
sw<4>          |seg<2>         |    8.118|
sw<4>          |seg<3>         |    8.245|
sw<4>          |seg<4>         |    8.439|
sw<4>          |seg<5>         |    8.799|
sw<4>          |seg<6>         |    8.350|
sw<5>          |an<2>          |    9.448|
sw<5>          |an<3>          |    8.128|
sw<5>          |seg<0>         |    8.814|
sw<5>          |seg<1>         |    8.809|
sw<5>          |seg<2>         |    8.750|
sw<5>          |seg<3>         |    8.673|
sw<5>          |seg<4>         |    8.756|
sw<5>          |seg<5>         |    8.794|
sw<5>          |seg<6>         |    9.039|
sw<6>          |an<2>          |    9.275|
sw<6>          |an<3>          |    7.955|
sw<6>          |seg<0>         |    9.075|
sw<6>          |seg<1>         |    9.181|
sw<6>          |seg<2>         |    9.105|
sw<6>          |seg<3>         |    8.189|
sw<6>          |seg<4>         |    8.224|
sw<6>          |seg<5>         |    9.200|
sw<6>          |seg<6>         |    8.885|
sw<7>          |an<2>          |    9.581|
sw<7>          |an<3>          |    8.261|
sw<7>          |seg<0>         |    9.154|
sw<7>          |seg<1>         |    9.101|
sw<7>          |seg<2>         |    8.728|
sw<7>          |seg<3>         |    8.252|
sw<7>          |seg<4>         |    8.486|
sw<7>          |seg<5>         |    9.142|
sw<7>          |seg<6>         |    8.941|
---------------+---------------+---------+


Analysis completed Tue Oct 29 22:34:00 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4501 MB



