Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  9 10:16:59 2024
| Host         : kittipat running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Display_system_timing_summary_routed.rpt -pb Display_system_timing_summary_routed.pb -rpx Display_system_timing_summary_routed.rpx -warn_on_violation
| Design       : Display_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       258         
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-18  Warning           Missing input or output delay     15          
TIMING-20  Warning           Non-clocked latch                 8           
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (406)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (628)
5. checking no_input_delay (12)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (406)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg_rep/DOADO[0] (HIGH)

 There are 236 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divClock_inst/clk_out_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (628)
--------------------------------------------------
 There are 628 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.262        0.000                      0                 3308        0.035        0.000                      0                 3308        4.500        0.000                       0                  1712  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.262        0.000                      0                 3308        0.035        0.000                      0                 3308        4.500        0.000                       0                  1712  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 cdisplay/memory/memory_array_reg[0][9][22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/col_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.462ns  (logic 1.740ns (20.563%)  route 6.722ns (79.437%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.564     5.085    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X52Y34         FDCE                                         r  cdisplay/memory/memory_array_reg[0][9][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  cdisplay/memory/memory_array_reg[0][9][22]/Q
                         net (fo=2, routed)           0.776     6.379    cdisplay/memory/memory_array_reg[0][9][23]_0[0]
    SLICE_X52Y29         LUT4 (Prop_lut4_I1_O)        0.124     6.503 r  cdisplay/memory/col[31]_i_283/O
                         net (fo=1, routed)           0.455     6.958    cdisplay/memory/col[31]_i_283_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.082 r  cdisplay/memory/col[31]_i_226/O
                         net (fo=1, routed)           0.410     7.493    cdisplay/memory/col[31]_i_226_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  cdisplay/memory/col[31]_i_154/O
                         net (fo=1, routed)           0.441     8.058    cdisplay/memory/col[31]_i_154_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.182 f  cdisplay/memory/col[31]_i_91/O
                         net (fo=1, routed)           0.776     8.958    cdisplay/memory/col[31]_i_91_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.082 r  cdisplay/memory/col[31]_i_53/O
                         net (fo=3, routed)           1.461    10.542    cdisplay/memory/col[31]_i_53_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.152    10.694 r  cdisplay/memory/col[31]_i_25/O
                         net (fo=10, routed)          1.156    11.851    cdisplay/memory/col[31]_i_25_n_0
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.326    12.177 f  cdisplay/memory/col[31]_i_5/O
                         net (fo=1, routed)           0.488    12.665    cdisplay/memory/col[31]_i_5_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.789 r  cdisplay/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.758    13.547    cdisplay/memory/col[31]_i_1_n_0
    SLICE_X40Y47         FDCE                                         r  cdisplay/memory/col_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.448    14.789    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X40Y47         FDCE                                         r  cdisplay/memory/col_reg[28]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X40Y47         FDCE (Setup_fdce_C_CE)      -0.205    14.809    cdisplay/memory/col_reg[28]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -13.547    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 cdisplay/memory/memory_array_reg[0][9][22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/col_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 1.740ns (20.604%)  route 6.705ns (79.396%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.564     5.085    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X52Y34         FDCE                                         r  cdisplay/memory/memory_array_reg[0][9][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  cdisplay/memory/memory_array_reg[0][9][22]/Q
                         net (fo=2, routed)           0.776     6.379    cdisplay/memory/memory_array_reg[0][9][23]_0[0]
    SLICE_X52Y29         LUT4 (Prop_lut4_I1_O)        0.124     6.503 r  cdisplay/memory/col[31]_i_283/O
                         net (fo=1, routed)           0.455     6.958    cdisplay/memory/col[31]_i_283_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.082 r  cdisplay/memory/col[31]_i_226/O
                         net (fo=1, routed)           0.410     7.493    cdisplay/memory/col[31]_i_226_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  cdisplay/memory/col[31]_i_154/O
                         net (fo=1, routed)           0.441     8.058    cdisplay/memory/col[31]_i_154_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.182 f  cdisplay/memory/col[31]_i_91/O
                         net (fo=1, routed)           0.776     8.958    cdisplay/memory/col[31]_i_91_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.082 r  cdisplay/memory/col[31]_i_53/O
                         net (fo=3, routed)           1.461    10.542    cdisplay/memory/col[31]_i_53_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.152    10.694 r  cdisplay/memory/col[31]_i_25/O
                         net (fo=10, routed)          1.156    11.851    cdisplay/memory/col[31]_i_25_n_0
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.326    12.177 f  cdisplay/memory/col[31]_i_5/O
                         net (fo=1, routed)           0.488    12.665    cdisplay/memory/col[31]_i_5_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.789 r  cdisplay/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.741    13.530    cdisplay/memory/col[31]_i_1_n_0
    SLICE_X37Y42         FDCE                                         r  cdisplay/memory/col_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.444    14.785    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X37Y42         FDCE                                         r  cdisplay/memory/col_reg[10]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X37Y42         FDCE (Setup_fdce_C_CE)      -0.205    14.805    cdisplay/memory/col_reg[10]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -13.530    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 cdisplay/memory/memory_array_reg[0][9][22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/col_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 1.740ns (20.604%)  route 6.705ns (79.396%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.564     5.085    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X52Y34         FDCE                                         r  cdisplay/memory/memory_array_reg[0][9][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  cdisplay/memory/memory_array_reg[0][9][22]/Q
                         net (fo=2, routed)           0.776     6.379    cdisplay/memory/memory_array_reg[0][9][23]_0[0]
    SLICE_X52Y29         LUT4 (Prop_lut4_I1_O)        0.124     6.503 r  cdisplay/memory/col[31]_i_283/O
                         net (fo=1, routed)           0.455     6.958    cdisplay/memory/col[31]_i_283_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.082 r  cdisplay/memory/col[31]_i_226/O
                         net (fo=1, routed)           0.410     7.493    cdisplay/memory/col[31]_i_226_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  cdisplay/memory/col[31]_i_154/O
                         net (fo=1, routed)           0.441     8.058    cdisplay/memory/col[31]_i_154_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.182 f  cdisplay/memory/col[31]_i_91/O
                         net (fo=1, routed)           0.776     8.958    cdisplay/memory/col[31]_i_91_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.082 r  cdisplay/memory/col[31]_i_53/O
                         net (fo=3, routed)           1.461    10.542    cdisplay/memory/col[31]_i_53_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.152    10.694 r  cdisplay/memory/col[31]_i_25/O
                         net (fo=10, routed)          1.156    11.851    cdisplay/memory/col[31]_i_25_n_0
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.326    12.177 f  cdisplay/memory/col[31]_i_5/O
                         net (fo=1, routed)           0.488    12.665    cdisplay/memory/col[31]_i_5_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.789 r  cdisplay/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.741    13.530    cdisplay/memory/col[31]_i_1_n_0
    SLICE_X37Y42         FDCE                                         r  cdisplay/memory/col_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.444    14.785    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X37Y42         FDCE                                         r  cdisplay/memory/col_reg[11]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X37Y42         FDCE (Setup_fdce_C_CE)      -0.205    14.805    cdisplay/memory/col_reg[11]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -13.530    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 cdisplay/memory/memory_array_reg[0][9][22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/col_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.429ns  (logic 1.740ns (20.642%)  route 6.689ns (79.358%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.564     5.085    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X52Y34         FDCE                                         r  cdisplay/memory/memory_array_reg[0][9][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  cdisplay/memory/memory_array_reg[0][9][22]/Q
                         net (fo=2, routed)           0.776     6.379    cdisplay/memory/memory_array_reg[0][9][23]_0[0]
    SLICE_X52Y29         LUT4 (Prop_lut4_I1_O)        0.124     6.503 r  cdisplay/memory/col[31]_i_283/O
                         net (fo=1, routed)           0.455     6.958    cdisplay/memory/col[31]_i_283_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.082 r  cdisplay/memory/col[31]_i_226/O
                         net (fo=1, routed)           0.410     7.493    cdisplay/memory/col[31]_i_226_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  cdisplay/memory/col[31]_i_154/O
                         net (fo=1, routed)           0.441     8.058    cdisplay/memory/col[31]_i_154_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.182 f  cdisplay/memory/col[31]_i_91/O
                         net (fo=1, routed)           0.776     8.958    cdisplay/memory/col[31]_i_91_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.082 r  cdisplay/memory/col[31]_i_53/O
                         net (fo=3, routed)           1.461    10.542    cdisplay/memory/col[31]_i_53_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.152    10.694 r  cdisplay/memory/col[31]_i_25/O
                         net (fo=10, routed)          1.156    11.851    cdisplay/memory/col[31]_i_25_n_0
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.326    12.177 f  cdisplay/memory/col[31]_i_5/O
                         net (fo=1, routed)           0.488    12.665    cdisplay/memory/col[31]_i_5_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.789 r  cdisplay/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.726    13.515    cdisplay/memory/col[31]_i_1_n_0
    SLICE_X43Y41         FDCE                                         r  cdisplay/memory/col_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.446    14.787    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  cdisplay/memory/col_reg[1]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X43Y41         FDCE (Setup_fdce_C_CE)      -0.205    14.807    cdisplay/memory/col_reg[1]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -13.515    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 cdisplay/memory/memory_array_reg[0][9][22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/col_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 1.740ns (20.645%)  route 6.688ns (79.355%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.564     5.085    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X52Y34         FDCE                                         r  cdisplay/memory/memory_array_reg[0][9][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  cdisplay/memory/memory_array_reg[0][9][22]/Q
                         net (fo=2, routed)           0.776     6.379    cdisplay/memory/memory_array_reg[0][9][23]_0[0]
    SLICE_X52Y29         LUT4 (Prop_lut4_I1_O)        0.124     6.503 r  cdisplay/memory/col[31]_i_283/O
                         net (fo=1, routed)           0.455     6.958    cdisplay/memory/col[31]_i_283_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.082 r  cdisplay/memory/col[31]_i_226/O
                         net (fo=1, routed)           0.410     7.493    cdisplay/memory/col[31]_i_226_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  cdisplay/memory/col[31]_i_154/O
                         net (fo=1, routed)           0.441     8.058    cdisplay/memory/col[31]_i_154_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.182 f  cdisplay/memory/col[31]_i_91/O
                         net (fo=1, routed)           0.776     8.958    cdisplay/memory/col[31]_i_91_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.082 r  cdisplay/memory/col[31]_i_53/O
                         net (fo=3, routed)           1.461    10.542    cdisplay/memory/col[31]_i_53_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.152    10.694 r  cdisplay/memory/col[31]_i_25/O
                         net (fo=10, routed)          1.156    11.851    cdisplay/memory/col[31]_i_25_n_0
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.326    12.177 f  cdisplay/memory/col[31]_i_5/O
                         net (fo=1, routed)           0.488    12.665    cdisplay/memory/col[31]_i_5_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.789 r  cdisplay/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.725    13.513    cdisplay/memory/col[31]_i_1_n_0
    SLICE_X37Y44         FDCE                                         r  cdisplay/memory/col_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.445    14.786    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X37Y44         FDCE                                         r  cdisplay/memory/col_reg[19]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X37Y44         FDCE (Setup_fdce_C_CE)      -0.205    14.806    cdisplay/memory/col_reg[19]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -13.513    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 cdisplay/memory/memory_array_reg[0][9][22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/col_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 1.740ns (20.648%)  route 6.687ns (79.352%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.564     5.085    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X52Y34         FDCE                                         r  cdisplay/memory/memory_array_reg[0][9][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  cdisplay/memory/memory_array_reg[0][9][22]/Q
                         net (fo=2, routed)           0.776     6.379    cdisplay/memory/memory_array_reg[0][9][23]_0[0]
    SLICE_X52Y29         LUT4 (Prop_lut4_I1_O)        0.124     6.503 r  cdisplay/memory/col[31]_i_283/O
                         net (fo=1, routed)           0.455     6.958    cdisplay/memory/col[31]_i_283_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.082 r  cdisplay/memory/col[31]_i_226/O
                         net (fo=1, routed)           0.410     7.493    cdisplay/memory/col[31]_i_226_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  cdisplay/memory/col[31]_i_154/O
                         net (fo=1, routed)           0.441     8.058    cdisplay/memory/col[31]_i_154_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.182 f  cdisplay/memory/col[31]_i_91/O
                         net (fo=1, routed)           0.776     8.958    cdisplay/memory/col[31]_i_91_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.082 r  cdisplay/memory/col[31]_i_53/O
                         net (fo=3, routed)           1.461    10.542    cdisplay/memory/col[31]_i_53_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.152    10.694 r  cdisplay/memory/col[31]_i_25/O
                         net (fo=10, routed)          1.156    11.851    cdisplay/memory/col[31]_i_25_n_0
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.326    12.177 f  cdisplay/memory/col[31]_i_5/O
                         net (fo=1, routed)           0.488    12.665    cdisplay/memory/col[31]_i_5_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.789 r  cdisplay/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.723    13.512    cdisplay/memory/col[31]_i_1_n_0
    SLICE_X40Y41         FDCE                                         r  cdisplay/memory/col_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.446    14.787    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  cdisplay/memory/col_reg[5]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X40Y41         FDCE (Setup_fdce_C_CE)      -0.205    14.807    cdisplay/memory/col_reg[5]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -13.512    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 cdisplay/memory/memory_array_reg[0][9][22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/col_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 1.740ns (20.648%)  route 6.687ns (79.352%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.564     5.085    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X52Y34         FDCE                                         r  cdisplay/memory/memory_array_reg[0][9][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  cdisplay/memory/memory_array_reg[0][9][22]/Q
                         net (fo=2, routed)           0.776     6.379    cdisplay/memory/memory_array_reg[0][9][23]_0[0]
    SLICE_X52Y29         LUT4 (Prop_lut4_I1_O)        0.124     6.503 r  cdisplay/memory/col[31]_i_283/O
                         net (fo=1, routed)           0.455     6.958    cdisplay/memory/col[31]_i_283_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.082 r  cdisplay/memory/col[31]_i_226/O
                         net (fo=1, routed)           0.410     7.493    cdisplay/memory/col[31]_i_226_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  cdisplay/memory/col[31]_i_154/O
                         net (fo=1, routed)           0.441     8.058    cdisplay/memory/col[31]_i_154_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.182 f  cdisplay/memory/col[31]_i_91/O
                         net (fo=1, routed)           0.776     8.958    cdisplay/memory/col[31]_i_91_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.082 r  cdisplay/memory/col[31]_i_53/O
                         net (fo=3, routed)           1.461    10.542    cdisplay/memory/col[31]_i_53_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.152    10.694 r  cdisplay/memory/col[31]_i_25/O
                         net (fo=10, routed)          1.156    11.851    cdisplay/memory/col[31]_i_25_n_0
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.326    12.177 f  cdisplay/memory/col[31]_i_5/O
                         net (fo=1, routed)           0.488    12.665    cdisplay/memory/col[31]_i_5_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.789 r  cdisplay/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.723    13.512    cdisplay/memory/col[31]_i_1_n_0
    SLICE_X40Y41         FDCE                                         r  cdisplay/memory/col_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.446    14.787    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  cdisplay/memory/col_reg[6]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X40Y41         FDCE (Setup_fdce_C_CE)      -0.205    14.807    cdisplay/memory/col_reg[6]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -13.512    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 cdisplay/memory/memory_array_reg[0][9][22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/col_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 1.740ns (20.648%)  route 6.687ns (79.352%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.564     5.085    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X52Y34         FDCE                                         r  cdisplay/memory/memory_array_reg[0][9][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  cdisplay/memory/memory_array_reg[0][9][22]/Q
                         net (fo=2, routed)           0.776     6.379    cdisplay/memory/memory_array_reg[0][9][23]_0[0]
    SLICE_X52Y29         LUT4 (Prop_lut4_I1_O)        0.124     6.503 r  cdisplay/memory/col[31]_i_283/O
                         net (fo=1, routed)           0.455     6.958    cdisplay/memory/col[31]_i_283_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.082 r  cdisplay/memory/col[31]_i_226/O
                         net (fo=1, routed)           0.410     7.493    cdisplay/memory/col[31]_i_226_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  cdisplay/memory/col[31]_i_154/O
                         net (fo=1, routed)           0.441     8.058    cdisplay/memory/col[31]_i_154_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.182 f  cdisplay/memory/col[31]_i_91/O
                         net (fo=1, routed)           0.776     8.958    cdisplay/memory/col[31]_i_91_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.082 r  cdisplay/memory/col[31]_i_53/O
                         net (fo=3, routed)           1.461    10.542    cdisplay/memory/col[31]_i_53_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.152    10.694 r  cdisplay/memory/col[31]_i_25/O
                         net (fo=10, routed)          1.156    11.851    cdisplay/memory/col[31]_i_25_n_0
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.326    12.177 f  cdisplay/memory/col[31]_i_5/O
                         net (fo=1, routed)           0.488    12.665    cdisplay/memory/col[31]_i_5_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.789 r  cdisplay/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.723    13.512    cdisplay/memory/col[31]_i_1_n_0
    SLICE_X40Y41         FDCE                                         r  cdisplay/memory/col_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.446    14.787    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  cdisplay/memory/col_reg[7]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X40Y41         FDCE (Setup_fdce_C_CE)      -0.205    14.807    cdisplay/memory/col_reg[7]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -13.512    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 cdisplay/memory/memory_array_reg[0][9][22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/col_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 1.740ns (20.648%)  route 6.687ns (79.352%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.564     5.085    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X52Y34         FDCE                                         r  cdisplay/memory/memory_array_reg[0][9][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  cdisplay/memory/memory_array_reg[0][9][22]/Q
                         net (fo=2, routed)           0.776     6.379    cdisplay/memory/memory_array_reg[0][9][23]_0[0]
    SLICE_X52Y29         LUT4 (Prop_lut4_I1_O)        0.124     6.503 r  cdisplay/memory/col[31]_i_283/O
                         net (fo=1, routed)           0.455     6.958    cdisplay/memory/col[31]_i_283_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.082 r  cdisplay/memory/col[31]_i_226/O
                         net (fo=1, routed)           0.410     7.493    cdisplay/memory/col[31]_i_226_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  cdisplay/memory/col[31]_i_154/O
                         net (fo=1, routed)           0.441     8.058    cdisplay/memory/col[31]_i_154_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.182 f  cdisplay/memory/col[31]_i_91/O
                         net (fo=1, routed)           0.776     8.958    cdisplay/memory/col[31]_i_91_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.082 r  cdisplay/memory/col[31]_i_53/O
                         net (fo=3, routed)           1.461    10.542    cdisplay/memory/col[31]_i_53_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.152    10.694 r  cdisplay/memory/col[31]_i_25/O
                         net (fo=10, routed)          1.156    11.851    cdisplay/memory/col[31]_i_25_n_0
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.326    12.177 f  cdisplay/memory/col[31]_i_5/O
                         net (fo=1, routed)           0.488    12.665    cdisplay/memory/col[31]_i_5_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.789 r  cdisplay/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.723    13.512    cdisplay/memory/col[31]_i_1_n_0
    SLICE_X40Y41         FDCE                                         r  cdisplay/memory/col_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.446    14.787    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  cdisplay/memory/col_reg[8]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X40Y41         FDCE (Setup_fdce_C_CE)      -0.205    14.807    cdisplay/memory/col_reg[8]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -13.512    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 cdisplay/memory/col_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[3][6][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.329ns  (logic 2.274ns (27.304%)  route 6.055ns (72.696%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.567     5.088    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X40Y47         FDCE                                         r  cdisplay/memory/col_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDCE (Prop_fdce_C_Q)         0.456     5.544 f  cdisplay/memory/col_reg[28]/Q
                         net (fo=7, routed)           0.842     6.386    cdisplay/memory/col[28]
    SLICE_X43Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.510 f  cdisplay/memory/row[31]_i_10/O
                         net (fo=4, routed)           0.778     7.288    cdisplay/memory/row[31]_i_10_n_0
    SLICE_X45Y42         LUT5 (Prop_lut5_I3_O)        0.118     7.406 f  cdisplay/memory/memory_array[0][13][23]_i_7/O
                         net (fo=7, routed)           0.468     7.873    cdisplay/memory/memory_array[0][13][23]_i_7_n_0
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.326     8.199 f  cdisplay/memory/memory_array[0][10][23]_i_5/O
                         net (fo=3, routed)           0.733     8.933    cdisplay/memory/memory_array[0][10][23]_i_5_n_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I0_O)        0.117     9.050 f  cdisplay/memory/memory_array[0][15][23]_i_7/O
                         net (fo=2, routed)           0.305     9.354    cdisplay/memory/memory_array[0][15][23]_i_7_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I0_O)        0.348     9.702 f  cdisplay/memory/memory_array[2][7][23]_i_6/O
                         net (fo=7, routed)           0.844    10.546    cdisplay/memory/memory_array[2][7][23]_i_6_n_0
    SLICE_X42Y47         LUT2 (Prop_lut2_I1_O)        0.117    10.663 r  cdisplay/memory/memory_array[3][7][23]_i_3/O
                         net (fo=2, routed)           0.625    11.288    cdisplay/memory/memory_array[3][7][23]_i_3_n_0
    SLICE_X42Y47         LUT3 (Prop_lut3_I1_O)        0.340    11.628 r  cdisplay/memory/memory_array[3][6][23]_i_2/O
                         net (fo=1, routed)           0.567    12.195    cdisplay/memory/memory_array[3][6][23]_i_2_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.328    12.523 r  cdisplay/memory/memory_array[3][6][23]_i_1/O
                         net (fo=24, routed)          0.894    13.417    cdisplay/memory/memory_array[3][6][23]_i_1_n_0
    SLICE_X33Y56         FDCE                                         r  cdisplay/memory/memory_array_reg[3][6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.435    14.776    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X33Y56         FDCE                                         r  cdisplay/memory/memory_array_reg[3][6][0]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X33Y56         FDCE (Setup_fdce_C_CE)      -0.205    14.715    cdisplay/memory/memory_array_reg[3][6][0]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -13.417    
  -------------------------------------------------------------------
                         slack                                  1.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[2][5][19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[1][5][19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.067%)  route 0.185ns (46.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.567     1.450    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X14Y49         FDCE                                         r  cdisplay/memory/memory_array_reg[2][5][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  cdisplay/memory/memory_array_reg[2][5][19]/Q
                         net (fo=3, routed)           0.185     1.799    cdisplay/memory/memory_array_reg_n_0_[2][5][19]
    SLICE_X15Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  cdisplay/memory/memory_array[1][5][19]_i_1/O
                         net (fo=1, routed)           0.000     1.844    cdisplay/memory/memory_array[1][5][19]_i_1_n_0
    SLICE_X15Y50         FDCE                                         r  cdisplay/memory/memory_array_reg[1][5][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.834     1.962    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X15Y50         FDCE                                         r  cdisplay/memory/memory_array_reg[1][5][19]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDCE (Hold_fdce_C_D)         0.091     1.809    cdisplay/memory/memory_array_reg[1][5][19]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[2][13][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[1][13][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.381%)  route 0.243ns (56.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.558     1.441    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  cdisplay/memory/memory_array_reg[2][13][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  cdisplay/memory/memory_array_reg[2][13][2]/Q
                         net (fo=3, routed)           0.243     1.825    cdisplay/memory/memory_array_reg_n_0_[2][13][2]
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.870 r  cdisplay/memory/memory_array[1][13][2]_i_1/O
                         net (fo=1, routed)           0.000     1.870    cdisplay/memory/memory_array[1][13][2]_i_1_n_0
    SLICE_X37Y36         FDCE                                         r  cdisplay/memory/memory_array_reg[1][13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.827     1.954    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X37Y36         FDCE                                         r  cdisplay/memory/memory_array_reg[1][13][2]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X37Y36         FDCE (Hold_fdce_C_D)         0.091     1.796    cdisplay/memory/memory_array_reg[1][13][2]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][0][12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][0][12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.062%)  route 0.246ns (56.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.569     1.452    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X57Y49         FDCE                                         r  cdisplay/memory/memory_array_reg[1][0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  cdisplay/memory/memory_array_reg[1][0][12]/Q
                         net (fo=3, routed)           0.246     1.839    cdisplay/memory/memory_array_reg_n_0_[1][0][12]
    SLICE_X57Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.884 r  cdisplay/memory/memory_array[0][0][12]_i_1/O
                         net (fo=1, routed)           0.000     1.884    cdisplay/memory/memory_array[0][0][12]_i_1_n_0
    SLICE_X57Y50         FDCE                                         r  cdisplay/memory/memory_array_reg[0][0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.835     1.963    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X57Y50         FDCE                                         r  cdisplay/memory/memory_array_reg[0][0][12]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X57Y50         FDCE (Hold_fdce_C_D)         0.091     1.810    cdisplay/memory/memory_array_reg[0][0][12]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][6][19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][6][19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.737%)  route 0.229ns (52.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.560     1.443    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y56         FDCE                                         r  cdisplay/memory/memory_array_reg[1][6][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  cdisplay/memory/memory_array_reg[1][6][19]/Q
                         net (fo=3, routed)           0.229     1.836    cdisplay/memory/memory_array_reg_n_0_[1][6][19]
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.881 r  cdisplay/memory/memory_array[0][6][19]_i_1/O
                         net (fo=1, routed)           0.000     1.881    cdisplay/memory/memory_array[0][6][19]_i_1_n_0
    SLICE_X37Y58         FDCE                                         r  cdisplay/memory/memory_array_reg[0][6][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.828     1.956    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X37Y58         FDCE                                         r  cdisplay/memory/memory_array_reg[0][6][19]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X37Y58         FDCE (Hold_fdce_C_D)         0.091     1.798    cdisplay/memory/memory_array_reg[0][6][19]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[2][5][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[1][5][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.577%)  route 0.261ns (58.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.562     1.445    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X32Y51         FDCE                                         r  cdisplay/memory/memory_array_reg[2][5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  cdisplay/memory/memory_array_reg[2][5][3]/Q
                         net (fo=3, routed)           0.261     1.848    cdisplay/memory/memory_array_reg_n_0_[2][5][3]
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.893 r  cdisplay/memory/memory_array[1][5][3]_i_1/O
                         net (fo=1, routed)           0.000     1.893    cdisplay/memory/memory_array[1][5][3]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  cdisplay/memory/memory_array_reg[1][5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.833     1.960    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  cdisplay/memory/memory_array_reg[1][5][3]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.092     1.808    cdisplay/memory/memory_array_reg[1][5][3]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[3][6][23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[2][6][23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.420%)  route 0.274ns (59.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.561     1.444    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X37Y54         FDCE                                         r  cdisplay/memory/memory_array_reg[3][6][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  cdisplay/memory/memory_array_reg[3][6][23]/Q
                         net (fo=3, routed)           0.274     1.859    cdisplay/memory/memory_array_reg_n_0_[3][6][23]
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.045     1.904 r  cdisplay/memory/memory_array[2][6][23]_i_2/O
                         net (fo=1, routed)           0.000     1.904    cdisplay/memory/memory_array[2][6][23]_i_2_n_0
    SLICE_X33Y54         FDCE                                         r  cdisplay/memory/memory_array_reg[2][6][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.829     1.957    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X33Y54         FDCE                                         r  cdisplay/memory/memory_array_reg[2][6][23]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X33Y54         FDCE (Hold_fdce_C_D)         0.092     1.800    cdisplay/memory/memory_array_reg[2][6][23]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][4][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][4][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.271%)  route 0.276ns (59.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.562     1.445    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  cdisplay/memory/memory_array_reg[1][4][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  cdisplay/memory/memory_array_reg[1][4][15]/Q
                         net (fo=3, routed)           0.276     1.862    cdisplay/memory/memory_array_reg_n_0_[1][4][15]
    SLICE_X36Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.907 r  cdisplay/memory/memory_array[0][4][15]_i_1/O
                         net (fo=1, routed)           0.000     1.907    cdisplay/memory/memory_array[0][4][15]_i_1_n_0
    SLICE_X36Y47         FDCE                                         r  cdisplay/memory/memory_array_reg[0][4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.833     1.960    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  cdisplay/memory/memory_array_reg[0][4][15]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X36Y47         FDCE (Hold_fdce_C_D)         0.091     1.802    cdisplay/memory/memory_array_reg[0][4][15]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[2][14][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[1][14][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.600%)  route 0.309ns (62.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.561     1.444    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  cdisplay/memory/memory_array_reg[2][14][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  cdisplay/memory/memory_array_reg[2][14][1]/Q
                         net (fo=3, routed)           0.309     1.894    cdisplay/memory/memory_array_reg_n_0_[2][14][1]
    SLICE_X38Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.939 r  cdisplay/memory/memory_array[1][14][1]_i_1/O
                         net (fo=1, routed)           0.000     1.939    cdisplay/memory/memory_array[1][14][1]_i_1_n_0
    SLICE_X38Y40         FDCE                                         r  cdisplay/memory/memory_array_reg[1][14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.831     1.958    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X38Y40         FDCE                                         r  cdisplay/memory/memory_array_reg[1][14][1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X38Y40         FDCE (Hold_fdce_C_D)         0.121     1.830    cdisplay/memory/memory_array_reg[1][14][1]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[3][7][21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[2][7][21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.562     1.445    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X43Y52         FDCE                                         r  cdisplay/memory/memory_array_reg[3][7][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  cdisplay/memory/memory_array_reg[3][7][21]/Q
                         net (fo=3, routed)           0.066     1.652    cdisplay/memory/memory_array_reg[3][7][21]_0[0]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.697 r  cdisplay/memory/memory_array[2][7][21]_i_1/O
                         net (fo=1, routed)           0.000     1.697    cdisplay/memory/memory_array[2][7][21]_i_1_n_0
    SLICE_X42Y52         FDCE                                         r  cdisplay/memory/memory_array_reg[2][7][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.832     1.959    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X42Y52         FDCE                                         r  cdisplay/memory/memory_array_reg[2][7][21]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X42Y52         FDCE (Hold_fdce_C_D)         0.121     1.579    cdisplay/memory/memory_array_reg[2][7][21]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[3][15][10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[2][15][10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.984%)  route 0.291ns (61.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.560     1.443    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X35Y38         FDCE                                         r  cdisplay/memory/memory_array_reg[3][15][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  cdisplay/memory/memory_array_reg[3][15][10]/Q
                         net (fo=3, routed)           0.291     1.875    cdisplay/memory/memory_array_reg_n_0_[3][15][10]
    SLICE_X36Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.920 r  cdisplay/memory/memory_array[2][15][10]_i_1/O
                         net (fo=1, routed)           0.000     1.920    cdisplay/memory/memory_array[2][15][10]_i_1_n_0
    SLICE_X36Y38         FDCE                                         r  cdisplay/memory/memory_array_reg[2][15][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.830     1.957    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  cdisplay/memory/memory_array_reg[2][15][10]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y38         FDCE (Hold_fdce_C_D)         0.091     1.799    cdisplay/memory/memory_array_reg[2][15][10]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22   cdisplay/rom2/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y51   rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y51   rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y51   rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y51   rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y51   rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y51   rgb_reg_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y51   rgb_reg_reg[11]_lopt_replica_5/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y51   rgb_reg_reg[11]_lopt_replica_6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y51   rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y51   rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y51   rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y51   rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51   rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51   rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51   rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51   rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51   rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51   rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y51   rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y51   rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y51   rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y51   rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51   rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51   rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51   rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51   rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51   rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51   rgb_reg_reg[11]_lopt_replica_3/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           603 Endpoints
Min Delay           603 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tx_inst_RsRx/bit_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.990ns  (logic 1.441ns (13.115%)  route 9.549ns (86.885%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1813, routed)        9.549    10.990    tx_inst_RsRx/btnC_IBUF
    SLICE_X43Y27         FDCE                                         f  tx_inst_RsRx/bit_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tx_inst_RsRx/tx_byte_count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.990ns  (logic 1.441ns (13.115%)  route 9.549ns (86.885%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1813, routed)        9.549    10.990    tx_inst_RsRx/btnC_IBUF
    SLICE_X42Y27         FDCE                                         f  tx_inst_RsRx/tx_byte_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.075ns  (logic 4.239ns (42.076%)  route 5.836ns (57.924%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE                         0.000     0.000 r  tx_utf8_data_reg[14]/C
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[14]/Q
                         net (fo=59, routed)          2.430     2.886    quadSevenSeg_inst/Q[14]
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.124     3.010 r  quadSevenSeg_inst/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.631     3.641    quadSevenSeg_inst/seg_OBUF[2]_inst_i_4_n_0
    SLICE_X42Y30         LUT4 (Prop_lut4_I2_O)        0.124     3.765 r  quadSevenSeg_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.775     6.540    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.075 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.075    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.771ns  (logic 4.240ns (43.391%)  route 5.531ns (56.609%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE                         0.000     0.000 r  tx_utf8_data_reg[15]/C
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[15]/Q
                         net (fo=59, routed)          2.075     2.531    quadSevenSeg_inst/Q[15]
    SLICE_X37Y28         LUT6 (Prop_lut6_I3_O)        0.124     2.655 r  quadSevenSeg_inst/seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.870     3.525    quadSevenSeg_inst/seg_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y28         LUT4 (Prop_lut4_I2_O)        0.124     3.649 r  quadSevenSeg_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.586     6.235    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.771 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.771    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 quadSevenSeg_inst/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.711ns  (logic 4.208ns (43.334%)  route 5.503ns (56.666%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE                         0.000     0.000 r  quadSevenSeg_inst/ps_reg[1]/C
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  quadSevenSeg_inst/ps_reg[1]/Q
                         net (fo=33, routed)          1.585     2.041    quadSevenSeg_inst/ps[1]
    SLICE_X33Y28         LUT6 (Prop_lut6_I4_O)        0.124     2.165 r  quadSevenSeg_inst/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.030     3.195    quadSevenSeg_inst/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X34Y28         LUT4 (Prop_lut4_I2_O)        0.124     3.319 r  quadSevenSeg_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.888     6.207    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.711 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.711    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.711ns  (logic 4.350ns (44.790%)  route 5.362ns (55.210%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  tx_utf8_data_reg[6]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx_utf8_data_reg[6]/Q
                         net (fo=58, routed)          2.089     2.508    quadSevenSeg_inst/Q[6]
    SLICE_X45Y28         LUT6 (Prop_lut6_I2_O)        0.296     2.804 r  quadSevenSeg_inst/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.670     3.475    quadSevenSeg_inst/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X45Y28         LUT4 (Prop_lut4_I0_O)        0.124     3.599 r  quadSevenSeg_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.602     6.201    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.711 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.711    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tx_inst_RsRx/tx_busy_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.665ns  (logic 1.441ns (14.913%)  route 8.224ns (85.087%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1813, routed)        8.224     9.665    tx_inst_RsRx/btnC_IBUF
    SLICE_X40Y28         FDCE                                         f  tx_inst_RsRx/tx_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tx_inst_RsRx/tx_shift_reg_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.661ns  (logic 1.441ns (14.919%)  route 8.219ns (85.081%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1813, routed)        8.219     9.661    tx_inst_RsRx/btnC_IBUF
    SLICE_X41Y28         FDPE                                         f  tx_inst_RsRx/tx_shift_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tx_inst_RsRx/tx_shift_reg_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.661ns  (logic 1.441ns (14.919%)  route 8.219ns (85.081%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1813, routed)        8.219     9.661    tx_inst_RsRx/btnC_IBUF
    SLICE_X41Y28         FDPE                                         f  tx_inst_RsRx/tx_shift_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.661ns  (logic 4.371ns (45.251%)  route 5.289ns (54.749%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE                         0.000     0.000 r  tx_utf8_data_reg[7]/C
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx_utf8_data_reg[7]/Q
                         net (fo=59, routed)          1.481     1.900    quadSevenSeg_inst/Q[7]
    SLICE_X37Y28         LUT6 (Prop_lut6_I3_O)        0.297     2.197 r  quadSevenSeg_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.652     2.849    quadSevenSeg_inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.124     2.973 r  quadSevenSeg_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.156     6.129    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.661 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.661    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.830%)  route 0.110ns (46.170%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[23]/C
    SLICE_X9Y14          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  rx_inst/utf8_buffer_reg[23]/Q
                         net (fo=1, routed)           0.110     0.238    rx_inst/utf8_buffer[23]
    SLICE_X9Y15          FDRE                                         r  rx_inst/rx_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst2/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.466%)  route 0.116ns (47.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE                         0.000     0.000 r  rx_inst2/rx_data_reg[9]/C
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rx_inst2/rx_data_reg[9]/Q
                         net (fo=1, routed)           0.116     0.244    rx_utf8_data2[9]
    SLICE_X33Y27         FDRE                                         r  tx_utf8_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst2/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE                         0.000     0.000 r  rx_inst2/rx_data_reg[2]/C
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rx_inst2/rx_data_reg[2]/Q
                         net (fo=1, routed)           0.117     0.245    rx_utf8_data2[2]
    SLICE_X33Y27         FDRE                                         r  tx_utf8_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst2/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.039%)  route 0.118ns (47.961%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE                         0.000     0.000 r  rx_inst2/rx_data_reg[6]/C
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rx_inst2/rx_data_reg[6]/Q
                         net (fo=1, routed)           0.118     0.246    rx_utf8_data2[6]
    SLICE_X32Y29         FDRE                                         r  tx_utf8_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst2/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.593%)  route 0.120ns (48.407%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE                         0.000     0.000 r  rx_inst2/rx_data_reg[5]/C
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rx_inst2/rx_data_reg[5]/Q
                         net (fo=1, routed)           0.120     0.248    rx_utf8_data2[5]
    SLICE_X34Y28         FDRE                                         r  tx_utf8_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst2/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE                         0.000     0.000 r  rx_inst2/rx_data_reg[0]/C
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst2/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.109     0.250    rx_utf8_data2[0]
    SLICE_X33Y27         FDRE                                         r  tx_utf8_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst2/rx_data_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.952%)  route 0.111ns (44.048%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE                         0.000     0.000 r  rx_inst2/rx_data_reg[17]/C
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst2/rx_data_reg[17]/Q
                         net (fo=1, routed)           0.111     0.252    rx_utf8_data2[17]
    SLICE_X33Y27         FDRE                                         r  tx_utf8_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst2/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE                         0.000     0.000 r  rx_inst2/rx_data_reg[3]/C
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rx_inst2/rx_data_reg[3]/Q
                         net (fo=1, routed)           0.124     0.252    rx_utf8_data2[3]
    SLICE_X33Y27         FDRE                                         r  tx_utf8_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst2/rx_data_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE                         0.000     0.000 r  rx_inst2/rx_data_reg[18]/C
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst2/rx_data_reg[18]/Q
                         net (fo=1, routed)           0.115     0.256    rx_utf8_data2[18]
    SLICE_X32Y29         FDRE                                         r  tx_utf8_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst2/utf8_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst2/rx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE                         0.000     0.000 r  rx_inst2/utf8_buffer_reg[2]/C
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst2/utf8_buffer_reg[2]/Q
                         net (fo=2, routed)           0.117     0.258    rx_inst2/utf8_buffer[2]
    SLICE_X32Y27         FDRE                                         r  rx_inst2/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.971ns  (logic 3.953ns (56.700%)  route 3.018ns (43.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.567     5.088    vga/clk_IBUF_BUFG
    SLICE_X28Y49         FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           3.018     8.563    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    12.059 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.059    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.980ns  (logic 4.096ns (58.688%)  route 2.884ns (41.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.555     5.076    clk_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.419     5.495 r  rgb_reg_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           2.884     8.378    rgb_reg_reg[11]_lopt_replica_7_1
    N19                  OBUF (Prop_obuf_I_O)         3.677    12.056 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.056    rgb[8]
    N19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.955ns  (logic 4.021ns (57.817%)  route 2.934ns (42.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.557     5.078    vga/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.934     8.530    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    12.033 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.033    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.853ns  (logic 3.981ns (58.086%)  route 2.872ns (41.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.555     5.076    clk_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.872     8.404    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.929 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.929    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.822ns  (logic 4.118ns (60.358%)  route 2.705ns (39.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.555     5.076    clk_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.419     5.495 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.705     8.199    rgb_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.699    11.898 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.898    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.818ns  (logic 3.977ns (58.330%)  route 2.841ns (41.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.555     5.076    clk_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  rgb_reg_reg[11]_lopt_replica_6/Q
                         net (fo=1, routed)           2.841     8.373    rgb_reg_reg[11]_lopt_replica_6_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.894 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.894    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.779ns  (logic 3.985ns (58.786%)  route 2.794ns (41.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.555     5.076    clk_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  rgb_reg_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           2.794     8.326    rgb_reg_reg[11]_lopt_replica_4_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.855 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.855    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.625ns  (logic 3.980ns (60.075%)  route 2.645ns (39.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.555     5.076    clk_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.645     8.177    rgb_reg_reg[11]_lopt_replica_2_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.700 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.700    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cdisplay/rom1/addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/rom2/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.620ns  (logic 1.612ns (24.349%)  route 5.008ns (75.651%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.554     5.075    cdisplay/rom1/clk_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  cdisplay/rom1/addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  cdisplay/rom1/addr_reg_reg[5]/Q
                         net (fo=119, routed)         2.242     7.773    cdisplay/rom1/addr_reg__0[5]
    SLICE_X28Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.897 r  cdisplay/rom1/data_reg[2]_i_32/O
                         net (fo=1, routed)           0.000     7.897    cdisplay/rom1/data_reg[2]_i_32_n_0
    SLICE_X28Y63         MUXF7 (Prop_muxf7_I1_O)      0.217     8.114 r  cdisplay/rom1/data_reg[2]_i_25/O
                         net (fo=1, routed)           0.828     8.942    cdisplay/rom1/data_reg[2]_i_25_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I3_O)        0.299     9.241 r  cdisplay/rom1/data_reg[2]_i_11/O
                         net (fo=1, routed)           0.000     9.241    cdisplay/rom1/data_reg[2]_i_11_n_0
    SLICE_X28Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     9.458 r  cdisplay/rom1/data_reg[2]_i_4/O
                         net (fo=1, routed)           1.247    10.705    cdisplay/rom1/data_reg[2]_i_4_n_0
    SLICE_X28Y59         LUT6 (Prop_lut6_I5_O)        0.299    11.004 r  cdisplay/rom1/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.691    11.695    cdisplay/rom2/D[2]
    SLICE_X30Y57         LDCE                                         r  cdisplay/rom2/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.607ns  (logic 3.961ns (59.954%)  route 2.646ns (40.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.555     5.076    clk_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  rgb_reg_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           2.646     8.178    rgb_reg_reg[11]_lopt_replica_5_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.683 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.683    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.186ns (64.146%)  route 0.104ns (35.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X29Y52         FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[6]/Q
                         net (fo=31, routed)          0.104     1.690    vga/x[6]
    SLICE_X28Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.735 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.735    vga/h_count_next[8]
    SLICE_X28Y52         FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.607%)  route 0.116ns (38.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X29Y52         FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[5]/Q
                         net (fo=49, routed)          0.116     1.702    vga/x[5]
    SLICE_X28Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.747 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.747    vga/h_count_next[9]
    SLICE_X28Y52         FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.373%)  route 0.117ns (38.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X29Y52         FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[5]/Q
                         net (fo=49, routed)          0.117     1.703    vga/x[5]
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.748 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.748    vga/h_count_next[5]
    SLICE_X28Y52         FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.561     1.444    vga/clk_IBUF_BUFG
    SLICE_X29Y55         FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  vga/v_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.139     1.724    vga/w_y[9]
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.045     1.769 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.769    vga/v_count_next[9]_i_2_n_0
    SLICE_X29Y54         FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.722%)  route 0.204ns (52.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X29Y52         FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[5]/Q
                         net (fo=49, routed)          0.204     1.790    vga/x[5]
    SLICE_X28Y52         LUT3 (Prop_lut3_I0_O)        0.045     1.835 r  vga/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.835    vga/h_count_next[6]
    SLICE_X28Y52         FDCE                                         r  vga/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.187ns (47.856%)  route 0.204ns (52.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X29Y52         FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[5]/Q
                         net (fo=49, routed)          0.204     1.790    vga/x[5]
    SLICE_X28Y52         LUT4 (Prop_lut4_I1_O)        0.046     1.836 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.836    vga/h_count_next[7]
    SLICE_X28Y52         FDCE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.226ns (56.381%)  route 0.175ns (43.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X29Y52         FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  vga/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.175     1.748    vga/w_y[7]
    SLICE_X29Y53         LUT4 (Prop_lut4_I3_O)        0.098     1.846 r  vga/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.846    vga/v_count_next[7]_i_1_n_0
    SLICE_X29Y53         FDCE                                         r  vga/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.230ns (56.812%)  route 0.175ns (43.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X29Y52         FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  vga/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.175     1.748    vga/w_y[7]
    SLICE_X29Y53         LUT5 (Prop_lut5_I2_O)        0.102     1.850 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.850    vga/v_count_next[8]_i_1_n_0
    SLICE_X29Y53         FDCE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.186ns (44.844%)  route 0.229ns (55.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X13Y54         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  vga/v_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.229     1.817    vga/y[0]
    SLICE_X14Y54         LUT5 (Prop_lut5_I3_O)        0.045     1.862 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    vga/v_count_next[0]_i_1_n_0
    SLICE_X14Y54         FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.189ns (45.240%)  route 0.229ns (54.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X13Y54         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga/v_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.229     1.817    vga/y[0]
    SLICE_X14Y54         LUT2 (Prop_lut2_I0_O)        0.048     1.865 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.865    vga/v_count_next[1]_i_1_n_0
    SLICE_X14Y54         FDCE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4901 Endpoints
Min Delay          4901 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_utf8_data_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][12][15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.266ns  (logic 1.609ns (10.540%)  route 13.657ns (89.460%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE                         0.000     0.000 r  tx_utf8_data_reg[23]/C
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  tx_utf8_data_reg[23]/Q
                         net (fo=52, routed)          4.855     5.274    cdisplay/memory/memory_array_reg[1][2][23]_0[23]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.296     5.570 f  cdisplay/memory/memory_array[2][15][22]_i_5/O
                         net (fo=13, routed)          0.937     6.507    cdisplay/memory/memory_array[2][15][22]_i_5_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.631 f  cdisplay/memory/memory_array[2][5][20]_i_2/O
                         net (fo=111, routed)         1.170     7.801    cdisplay/memory/memory_array[2][5][20]_i_2_n_0
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.925 f  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           0.607     8.532    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X44Y47         LUT3 (Prop_lut3_I2_O)        0.124     8.656 r  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=10, routed)          1.247     9.903    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.027 r  cdisplay/memory/row[31]_i_5/O
                         net (fo=50, routed)          1.719    11.747    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X45Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.871 r  cdisplay/memory/memory_array[2][14][23]_i_4/O
                         net (fo=51, routed)          1.300    13.170    cdisplay/memory/memory_array[2][14][23]_i_4_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.294 f  cdisplay/memory/memory_array[3][12][23]_i_2/O
                         net (fo=1, routed)           0.940    14.234    cdisplay/memory/memory_array[3][12][23]_i_2_n_0
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.150    14.384 r  cdisplay/memory/memory_array[3][12][23]_i_1/O
                         net (fo=24, routed)          0.882    15.266    cdisplay/memory/memory_array[3][12][23]_i_1_n_0
    SLICE_X29Y32         FDCE                                         r  cdisplay/memory/memory_array_reg[3][12][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.439     4.780    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X29Y32         FDCE                                         r  cdisplay/memory/memory_array_reg[3][12][15]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][12][6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.266ns  (logic 1.609ns (10.540%)  route 13.657ns (89.460%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE                         0.000     0.000 r  tx_utf8_data_reg[23]/C
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  tx_utf8_data_reg[23]/Q
                         net (fo=52, routed)          4.855     5.274    cdisplay/memory/memory_array_reg[1][2][23]_0[23]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.296     5.570 f  cdisplay/memory/memory_array[2][15][22]_i_5/O
                         net (fo=13, routed)          0.937     6.507    cdisplay/memory/memory_array[2][15][22]_i_5_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.631 f  cdisplay/memory/memory_array[2][5][20]_i_2/O
                         net (fo=111, routed)         1.170     7.801    cdisplay/memory/memory_array[2][5][20]_i_2_n_0
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.925 f  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           0.607     8.532    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X44Y47         LUT3 (Prop_lut3_I2_O)        0.124     8.656 r  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=10, routed)          1.247     9.903    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.027 r  cdisplay/memory/row[31]_i_5/O
                         net (fo=50, routed)          1.719    11.747    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X45Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.871 r  cdisplay/memory/memory_array[2][14][23]_i_4/O
                         net (fo=51, routed)          1.300    13.170    cdisplay/memory/memory_array[2][14][23]_i_4_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.294 f  cdisplay/memory/memory_array[3][12][23]_i_2/O
                         net (fo=1, routed)           0.940    14.234    cdisplay/memory/memory_array[3][12][23]_i_2_n_0
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.150    14.384 r  cdisplay/memory/memory_array[3][12][23]_i_1/O
                         net (fo=24, routed)          0.882    15.266    cdisplay/memory/memory_array[3][12][23]_i_1_n_0
    SLICE_X29Y32         FDCE                                         r  cdisplay/memory/memory_array_reg[3][12][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.439     4.780    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X29Y32         FDCE                                         r  cdisplay/memory/memory_array_reg[3][12][6]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][12][20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.245ns  (logic 1.609ns (10.555%)  route 13.636ns (89.445%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE                         0.000     0.000 r  tx_utf8_data_reg[23]/C
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  tx_utf8_data_reg[23]/Q
                         net (fo=52, routed)          4.855     5.274    cdisplay/memory/memory_array_reg[1][2][23]_0[23]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.296     5.570 f  cdisplay/memory/memory_array[2][15][22]_i_5/O
                         net (fo=13, routed)          0.937     6.507    cdisplay/memory/memory_array[2][15][22]_i_5_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.631 f  cdisplay/memory/memory_array[2][5][20]_i_2/O
                         net (fo=111, routed)         1.170     7.801    cdisplay/memory/memory_array[2][5][20]_i_2_n_0
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.925 f  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           0.607     8.532    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X44Y47         LUT3 (Prop_lut3_I2_O)        0.124     8.656 r  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=10, routed)          1.247     9.903    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.027 r  cdisplay/memory/row[31]_i_5/O
                         net (fo=50, routed)          1.719    11.747    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X45Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.871 r  cdisplay/memory/memory_array[2][14][23]_i_4/O
                         net (fo=51, routed)          1.300    13.170    cdisplay/memory/memory_array[2][14][23]_i_4_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.294 f  cdisplay/memory/memory_array[3][12][23]_i_2/O
                         net (fo=1, routed)           0.940    14.234    cdisplay/memory/memory_array[3][12][23]_i_2_n_0
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.150    14.384 r  cdisplay/memory/memory_array[3][12][23]_i_1/O
                         net (fo=24, routed)          0.861    15.245    cdisplay/memory/memory_array[3][12][23]_i_1_n_0
    SLICE_X33Y31         FDCE                                         r  cdisplay/memory/memory_array_reg[3][12][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.435     4.776    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X33Y31         FDCE                                         r  cdisplay/memory/memory_array_reg[3][12][20]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][12][7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.245ns  (logic 1.609ns (10.555%)  route 13.636ns (89.445%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE                         0.000     0.000 r  tx_utf8_data_reg[23]/C
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  tx_utf8_data_reg[23]/Q
                         net (fo=52, routed)          4.855     5.274    cdisplay/memory/memory_array_reg[1][2][23]_0[23]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.296     5.570 f  cdisplay/memory/memory_array[2][15][22]_i_5/O
                         net (fo=13, routed)          0.937     6.507    cdisplay/memory/memory_array[2][15][22]_i_5_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.631 f  cdisplay/memory/memory_array[2][5][20]_i_2/O
                         net (fo=111, routed)         1.170     7.801    cdisplay/memory/memory_array[2][5][20]_i_2_n_0
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.925 f  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           0.607     8.532    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X44Y47         LUT3 (Prop_lut3_I2_O)        0.124     8.656 r  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=10, routed)          1.247     9.903    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.027 r  cdisplay/memory/row[31]_i_5/O
                         net (fo=50, routed)          1.719    11.747    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X45Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.871 r  cdisplay/memory/memory_array[2][14][23]_i_4/O
                         net (fo=51, routed)          1.300    13.170    cdisplay/memory/memory_array[2][14][23]_i_4_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.294 f  cdisplay/memory/memory_array[3][12][23]_i_2/O
                         net (fo=1, routed)           0.940    14.234    cdisplay/memory/memory_array[3][12][23]_i_2_n_0
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.150    14.384 r  cdisplay/memory/memory_array[3][12][23]_i_1/O
                         net (fo=24, routed)          0.861    15.245    cdisplay/memory/memory_array[3][12][23]_i_1_n_0
    SLICE_X33Y31         FDCE                                         r  cdisplay/memory/memory_array_reg[3][12][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.435     4.776    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X33Y31         FDCE                                         r  cdisplay/memory/memory_array_reg[3][12][7]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][11][12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.125ns  (logic 1.611ns (10.651%)  route 13.514ns (89.349%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE                         0.000     0.000 r  tx_utf8_data_reg[23]/C
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  tx_utf8_data_reg[23]/Q
                         net (fo=52, routed)          4.855     5.274    cdisplay/memory/memory_array_reg[1][2][23]_0[23]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.296     5.570 f  cdisplay/memory/memory_array[2][15][22]_i_5/O
                         net (fo=13, routed)          0.937     6.507    cdisplay/memory/memory_array[2][15][22]_i_5_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.631 f  cdisplay/memory/memory_array[2][5][20]_i_2/O
                         net (fo=111, routed)         1.170     7.801    cdisplay/memory/memory_array[2][5][20]_i_2_n_0
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.925 f  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           0.607     8.532    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X44Y47         LUT3 (Prop_lut3_I2_O)        0.124     8.656 r  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=10, routed)          1.247     9.903    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.027 r  cdisplay/memory/row[31]_i_5/O
                         net (fo=50, routed)          1.719    11.747    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X45Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.871 r  cdisplay/memory/memory_array[2][14][23]_i_4/O
                         net (fo=51, routed)          1.210    13.081    cdisplay/memory/memory_array[2][14][23]_i_4_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.205 f  cdisplay/memory/memory_array[3][11][23]_i_2/O
                         net (fo=1, routed)           0.665    13.870    cdisplay/memory/memory_array[3][11][23]_i_2_n_0
    SLICE_X45Y38         LUT3 (Prop_lut3_I2_O)        0.152    14.022 r  cdisplay/memory/memory_array[3][11][23]_i_1/O
                         net (fo=24, routed)          1.103    15.125    cdisplay/memory/memory_array[3][11][23]_i_1_n_0
    SLICE_X57Y38         FDCE                                         r  cdisplay/memory/memory_array_reg[3][11][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.450     4.791    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  cdisplay/memory/memory_array_reg[3][11][12]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][11][15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.125ns  (logic 1.611ns (10.651%)  route 13.514ns (89.349%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE                         0.000     0.000 r  tx_utf8_data_reg[23]/C
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  tx_utf8_data_reg[23]/Q
                         net (fo=52, routed)          4.855     5.274    cdisplay/memory/memory_array_reg[1][2][23]_0[23]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.296     5.570 f  cdisplay/memory/memory_array[2][15][22]_i_5/O
                         net (fo=13, routed)          0.937     6.507    cdisplay/memory/memory_array[2][15][22]_i_5_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.631 f  cdisplay/memory/memory_array[2][5][20]_i_2/O
                         net (fo=111, routed)         1.170     7.801    cdisplay/memory/memory_array[2][5][20]_i_2_n_0
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.925 f  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           0.607     8.532    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X44Y47         LUT3 (Prop_lut3_I2_O)        0.124     8.656 r  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=10, routed)          1.247     9.903    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.027 r  cdisplay/memory/row[31]_i_5/O
                         net (fo=50, routed)          1.719    11.747    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X45Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.871 r  cdisplay/memory/memory_array[2][14][23]_i_4/O
                         net (fo=51, routed)          1.210    13.081    cdisplay/memory/memory_array[2][14][23]_i_4_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.205 f  cdisplay/memory/memory_array[3][11][23]_i_2/O
                         net (fo=1, routed)           0.665    13.870    cdisplay/memory/memory_array[3][11][23]_i_2_n_0
    SLICE_X45Y38         LUT3 (Prop_lut3_I2_O)        0.152    14.022 r  cdisplay/memory/memory_array[3][11][23]_i_1/O
                         net (fo=24, routed)          1.103    15.125    cdisplay/memory/memory_array[3][11][23]_i_1_n_0
    SLICE_X57Y38         FDCE                                         r  cdisplay/memory/memory_array_reg[3][11][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.450     4.791    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  cdisplay/memory/memory_array_reg[3][11][15]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][11][17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.125ns  (logic 1.611ns (10.651%)  route 13.514ns (89.349%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE                         0.000     0.000 r  tx_utf8_data_reg[23]/C
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  tx_utf8_data_reg[23]/Q
                         net (fo=52, routed)          4.855     5.274    cdisplay/memory/memory_array_reg[1][2][23]_0[23]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.296     5.570 f  cdisplay/memory/memory_array[2][15][22]_i_5/O
                         net (fo=13, routed)          0.937     6.507    cdisplay/memory/memory_array[2][15][22]_i_5_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.631 f  cdisplay/memory/memory_array[2][5][20]_i_2/O
                         net (fo=111, routed)         1.170     7.801    cdisplay/memory/memory_array[2][5][20]_i_2_n_0
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.925 f  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           0.607     8.532    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X44Y47         LUT3 (Prop_lut3_I2_O)        0.124     8.656 r  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=10, routed)          1.247     9.903    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.027 r  cdisplay/memory/row[31]_i_5/O
                         net (fo=50, routed)          1.719    11.747    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X45Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.871 r  cdisplay/memory/memory_array[2][14][23]_i_4/O
                         net (fo=51, routed)          1.210    13.081    cdisplay/memory/memory_array[2][14][23]_i_4_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.205 f  cdisplay/memory/memory_array[3][11][23]_i_2/O
                         net (fo=1, routed)           0.665    13.870    cdisplay/memory/memory_array[3][11][23]_i_2_n_0
    SLICE_X45Y38         LUT3 (Prop_lut3_I2_O)        0.152    14.022 r  cdisplay/memory/memory_array[3][11][23]_i_1/O
                         net (fo=24, routed)          1.103    15.125    cdisplay/memory/memory_array[3][11][23]_i_1_n_0
    SLICE_X57Y38         FDCE                                         r  cdisplay/memory/memory_array_reg[3][11][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.450     4.791    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  cdisplay/memory/memory_array_reg[3][11][17]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][11][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.125ns  (logic 1.611ns (10.651%)  route 13.514ns (89.349%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE                         0.000     0.000 r  tx_utf8_data_reg[23]/C
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  tx_utf8_data_reg[23]/Q
                         net (fo=52, routed)          4.855     5.274    cdisplay/memory/memory_array_reg[1][2][23]_0[23]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.296     5.570 f  cdisplay/memory/memory_array[2][15][22]_i_5/O
                         net (fo=13, routed)          0.937     6.507    cdisplay/memory/memory_array[2][15][22]_i_5_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.631 f  cdisplay/memory/memory_array[2][5][20]_i_2/O
                         net (fo=111, routed)         1.170     7.801    cdisplay/memory/memory_array[2][5][20]_i_2_n_0
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.925 f  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           0.607     8.532    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X44Y47         LUT3 (Prop_lut3_I2_O)        0.124     8.656 r  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=10, routed)          1.247     9.903    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.027 r  cdisplay/memory/row[31]_i_5/O
                         net (fo=50, routed)          1.719    11.747    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X45Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.871 r  cdisplay/memory/memory_array[2][14][23]_i_4/O
                         net (fo=51, routed)          1.210    13.081    cdisplay/memory/memory_array[2][14][23]_i_4_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.205 f  cdisplay/memory/memory_array[3][11][23]_i_2/O
                         net (fo=1, routed)           0.665    13.870    cdisplay/memory/memory_array[3][11][23]_i_2_n_0
    SLICE_X45Y38         LUT3 (Prop_lut3_I2_O)        0.152    14.022 r  cdisplay/memory/memory_array[3][11][23]_i_1/O
                         net (fo=24, routed)          1.103    15.125    cdisplay/memory/memory_array[3][11][23]_i_1_n_0
    SLICE_X57Y38         FDCE                                         r  cdisplay/memory/memory_array_reg[3][11][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.450     4.791    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  cdisplay/memory/memory_array_reg[3][11][1]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][11][20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.125ns  (logic 1.611ns (10.651%)  route 13.514ns (89.349%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE                         0.000     0.000 r  tx_utf8_data_reg[23]/C
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  tx_utf8_data_reg[23]/Q
                         net (fo=52, routed)          4.855     5.274    cdisplay/memory/memory_array_reg[1][2][23]_0[23]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.296     5.570 f  cdisplay/memory/memory_array[2][15][22]_i_5/O
                         net (fo=13, routed)          0.937     6.507    cdisplay/memory/memory_array[2][15][22]_i_5_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.631 f  cdisplay/memory/memory_array[2][5][20]_i_2/O
                         net (fo=111, routed)         1.170     7.801    cdisplay/memory/memory_array[2][5][20]_i_2_n_0
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.925 f  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           0.607     8.532    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X44Y47         LUT3 (Prop_lut3_I2_O)        0.124     8.656 r  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=10, routed)          1.247     9.903    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.027 r  cdisplay/memory/row[31]_i_5/O
                         net (fo=50, routed)          1.719    11.747    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X45Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.871 r  cdisplay/memory/memory_array[2][14][23]_i_4/O
                         net (fo=51, routed)          1.210    13.081    cdisplay/memory/memory_array[2][14][23]_i_4_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.205 f  cdisplay/memory/memory_array[3][11][23]_i_2/O
                         net (fo=1, routed)           0.665    13.870    cdisplay/memory/memory_array[3][11][23]_i_2_n_0
    SLICE_X45Y38         LUT3 (Prop_lut3_I2_O)        0.152    14.022 r  cdisplay/memory/memory_array[3][11][23]_i_1/O
                         net (fo=24, routed)          1.103    15.125    cdisplay/memory/memory_array[3][11][23]_i_1_n_0
    SLICE_X57Y38         FDCE                                         r  cdisplay/memory/memory_array_reg[3][11][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.450     4.791    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  cdisplay/memory/memory_array_reg[3][11][20]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][11][22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.125ns  (logic 1.611ns (10.651%)  route 13.514ns (89.349%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE                         0.000     0.000 r  tx_utf8_data_reg[23]/C
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  tx_utf8_data_reg[23]/Q
                         net (fo=52, routed)          4.855     5.274    cdisplay/memory/memory_array_reg[1][2][23]_0[23]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.296     5.570 f  cdisplay/memory/memory_array[2][15][22]_i_5/O
                         net (fo=13, routed)          0.937     6.507    cdisplay/memory/memory_array[2][15][22]_i_5_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.631 f  cdisplay/memory/memory_array[2][5][20]_i_2/O
                         net (fo=111, routed)         1.170     7.801    cdisplay/memory/memory_array[2][5][20]_i_2_n_0
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.925 f  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           0.607     8.532    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X44Y47         LUT3 (Prop_lut3_I2_O)        0.124     8.656 r  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=10, routed)          1.247     9.903    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.027 r  cdisplay/memory/row[31]_i_5/O
                         net (fo=50, routed)          1.719    11.747    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X45Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.871 r  cdisplay/memory/memory_array[2][14][23]_i_4/O
                         net (fo=51, routed)          1.210    13.081    cdisplay/memory/memory_array[2][14][23]_i_4_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.205 f  cdisplay/memory/memory_array[3][11][23]_i_2/O
                         net (fo=1, routed)           0.665    13.870    cdisplay/memory/memory_array[3][11][23]_i_2_n_0
    SLICE_X45Y38         LUT3 (Prop_lut3_I2_O)        0.152    14.022 r  cdisplay/memory/memory_array[3][11][23]_i_1/O
                         net (fo=24, routed)          1.103    15.125    cdisplay/memory/memory_array[3][11][23]_i_1_n_0
    SLICE_X57Y38         FDCE                                         r  cdisplay/memory/memory_array_reg[3][11][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.450     4.791    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  cdisplay/memory/memory_array_reg[3][11][22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.542%)  route 0.116ns (47.458%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X28Y56         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.116     0.244    vga/h_count_next_reg_n_0_[1]
    SLICE_X28Y57         FDCE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.830     1.957    vga/clk_IBUF_BUFG
    SLICE_X28Y57         FDCE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.148ns (58.859%)  route 0.103ns (41.141%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X14Y54         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.103     0.251    vga/v_count_next_reg_n_0_[1]
    SLICE_X13Y54         FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.833     1.961    vga/clk_IBUF_BUFG
    SLICE_X13Y54         FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X29Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.112     0.253    vga/v_count_next_reg_n_0_[9]
    SLICE_X29Y55         FDCE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X29Y55         FDCE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.148ns (58.497%)  route 0.105ns (41.503%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X14Y54         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.105     0.253    vga/v_count_next_reg_n_0_[3]
    SLICE_X13Y54         FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.833     1.961    vga/clk_IBUF_BUFG
    SLICE_X13Y54         FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X28Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.118     0.259    vga/h_count_next_reg_n_0_[8]
    SLICE_X29Y52         FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.832     1.959    vga/clk_IBUF_BUFG
    SLICE_X29Y52         FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X28Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.119     0.260    vga/h_count_next_reg_n_0_[9]
    SLICE_X29Y52         FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.832     1.959    vga/clk_IBUF_BUFG
    SLICE_X29Y52         FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.274%)  route 0.134ns (48.726%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X29Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[5]/Q
                         net (fo=4, routed)           0.134     0.275    vga/v_count_next_reg_n_0_[5]
    SLICE_X30Y53         FDCE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.829     1.957    vga/clk_IBUF_BUFG
    SLICE_X30Y53         FDCE                                         r  vga/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.274%)  route 0.134ns (48.726%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X29Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[5]/Q
                         net (fo=4, routed)           0.134     0.275    vga/v_count_next_reg_n_0_[5]
    SLICE_X30Y53         FDCE                                         r  vga/v_count_reg_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.829     1.957    vga/clk_IBUF_BUFG
    SLICE_X30Y53         FDCE                                         r  vga/v_count_reg_reg[5]_rep__0/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.145     0.286    vga/v_count_next_reg_n_0_[7]
    SLICE_X29Y52         FDCE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.832     1.959    vga/clk_IBUF_BUFG
    SLICE_X29Y52         FDCE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.323%)  route 0.174ns (57.677%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.174     0.302    vga/v_count_next_reg_n_0_[8]
    SLICE_X30Y53         FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.829     1.957    vga/clk_IBUF_BUFG
    SLICE_X30Y53         FDCE                                         r  vga/v_count_reg_reg[8]/C





