@W: MT530 :"c:\users\johnk\onedrive\ncsr_demokritos\project_esa\mars_daq\firmware_mb_fpga\hdl\tx_interface.vhd":82:2:82:3|Found inferred clock Clock_Divider|clk_100Khz_inferred_clock which controls 41 sequential elements including TX_Interface_0.TX_cntr[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\johnk\onedrive\ncsr_demokritos\project_esa\mars_daq\firmware_mb_fpga\hdl\adc_interface.vhd":60:2:60:3|Found inferred clock MARS_MB_rev1_top|Clk_USB which controls 89 sequential elements including ADC_Interface_0.ADC_sreg[23:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\johnk\onedrive\ncsr_demokritos\project_esa\mars_daq\firmware_mb_fpga\hdl\spi_interface.vhd":78:2:78:3|Found inferred clock SPI_Interface|SPI_SCLK_buf_inferred_clock which controls 25 sequential elements including SPI_Interface_0.SPI_REG[24:0]. This clock has no specified timing constraint which may adversely impact design performance. 
