

================================================================
== Vivado HLS Report for 'fifo'
================================================================
* Date:           Sun Dec 15 14:19:49 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     1.679|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  134414340|  134414340|  134414340|  134414340|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |                         |        Latency        | Iteration|  Initiation Interval  |    Trip   |          |
        |        Loop Name        |    min    |    max    |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-------------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |- fifo_loop1_fifo_loop2  |  134414338|  134414338|         4|          1|          1|  134414336|    yes   |
        +-------------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_63_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_62_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_61_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_60_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_59_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_58_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_57_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_56_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_55_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_54_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_53_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_52_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_51_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_50_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_49_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_48_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_47_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_46_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_45_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_44_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_43_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_42_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_41_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_40_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_39_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_38_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_37_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_36_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_35_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_34_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_33_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_32_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_31_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_30_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_29_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_28_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_27_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_26_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_25_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_line_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_V_V, [5 x i8]* @p_str411, i32 1, i32 1, [5 x i8]* @p_str512, i32 0, i32 0, [1 x i8]* @p_str18, [1 x i8]* @p_str18, [1 x i8]* @p_str18, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str18, [1 x i8]* @p_str18) nounwind"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.60ns)   --->   "br label %1" [tancoeff/tancoeff/fifo.cpp:7]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i28 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 73 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%buffer_num = phi i7 [ 0, %0 ], [ %buffer_num_1, %._crit_edge ]"   --->   Operation 74 'phi' 'buffer_num' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.81ns)   --->   "%exitcond_flatten = icmp eq i28 %indvar_flatten, -134021120"   --->   Operation 75 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.85ns)   --->   "%indvar_flatten_next = add i28 %indvar_flatten, 1"   --->   Operation 76 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %5, label %.reset"   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @fifo_loop1_fifo_loop2_str)"   --->   Operation 78 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.59ns)   --->   "%exitcond2 = icmp eq i7 %buffer_num, -64" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 79 'icmp' 'exitcond2' <Predicate = (!exitcond_flatten)> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.30ns)   --->   "%buffer_num_mid2 = select i1 %exitcond2, i7 0, i7 %buffer_num" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 80 'select' 'buffer_num_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str116) nounwind" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 81 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str116)" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 82 'specregionbegin' 'tmp_18' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str217) nounwind" [tancoeff/tancoeff/fifo.cpp:10]   --->   Operation 83 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = trunc i7 %buffer_num_mid2 to i6" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 84 'trunc' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.58ns)   --->   "switch i6 %tmp, label %branch127 [
    i6 0, label %branch64
    i6 1, label %branch65
    i6 2, label %branch66
    i6 3, label %branch67
    i6 4, label %branch68
    i6 5, label %branch69
    i6 6, label %branch70
    i6 7, label %branch71
    i6 8, label %branch72
    i6 9, label %branch73
    i6 10, label %branch74
    i6 11, label %branch75
    i6 12, label %branch76
    i6 13, label %branch77
    i6 14, label %branch78
    i6 15, label %branch79
    i6 16, label %branch80
    i6 17, label %branch81
    i6 18, label %branch82
    i6 19, label %branch83
    i6 20, label %branch84
    i6 21, label %branch85
    i6 22, label %branch86
    i6 23, label %branch87
    i6 24, label %branch88
    i6 25, label %branch89
    i6 26, label %branch90
    i6 27, label %branch91
    i6 28, label %branch92
    i6 29, label %branch93
    i6 30, label %branch94
    i6 31, label %branch95
    i6 -32, label %branch96
    i6 -31, label %branch97
    i6 -30, label %branch98
    i6 -29, label %branch99
    i6 -28, label %branch100
    i6 -27, label %branch101
    i6 -26, label %branch102
    i6 -25, label %branch103
    i6 -24, label %branch104
    i6 -23, label %branch105
    i6 -22, label %branch106
    i6 -21, label %branch107
    i6 -20, label %branch108
    i6 -19, label %branch109
    i6 -18, label %branch110
    i6 -17, label %branch111
    i6 -16, label %branch112
    i6 -15, label %branch113
    i6 -14, label %branch114
    i6 -13, label %branch115
    i6 -12, label %branch116
    i6 -11, label %branch117
    i6 -10, label %branch118
    i6 -9, label %branch119
    i6 -8, label %branch120
    i6 -7, label %branch121
    i6 -6, label %branch122
    i6 -5, label %branch123
    i6 -4, label %branch124
    i6 -3, label %branch125
    i6 -2, label %branch126
  ]" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 85 'switch' <Predicate = (!exitcond_flatten)> <Delay = 0.58>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str116, i32 %tmp_18)" [tancoeff/tancoeff/fifo.cpp:15]   --->   Operation 86 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.70ns)   --->   "%buffer_num_1 = add i7 %buffer_num_mid2, 1" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 87 'add' 'buffer_num_1' <Predicate = (!exitcond_flatten)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 88 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.67>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_81 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_62_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 89 'nbreadreq' 'tmp_81' <Predicate = (!exitcond_flatten & tmp == 62)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 90 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 90 'br' <Predicate = (!exitcond_flatten & tmp == 62)> <Delay = 1.67>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_61_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 91 'nbreadreq' 'tmp_80' <Predicate = (!exitcond_flatten & tmp == 61)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 92 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 92 'br' <Predicate = (!exitcond_flatten & tmp == 61)> <Delay = 1.67>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_79 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_60_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 93 'nbreadreq' 'tmp_79' <Predicate = (!exitcond_flatten & tmp == 60)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 94 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 94 'br' <Predicate = (!exitcond_flatten & tmp == 60)> <Delay = 1.67>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_59_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 95 'nbreadreq' 'tmp_78' <Predicate = (!exitcond_flatten & tmp == 59)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 96 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 96 'br' <Predicate = (!exitcond_flatten & tmp == 59)> <Delay = 1.67>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_77 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_58_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 97 'nbreadreq' 'tmp_77' <Predicate = (!exitcond_flatten & tmp == 58)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 98 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 98 'br' <Predicate = (!exitcond_flatten & tmp == 58)> <Delay = 1.67>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_57_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 99 'nbreadreq' 'tmp_76' <Predicate = (!exitcond_flatten & tmp == 57)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 100 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 100 'br' <Predicate = (!exitcond_flatten & tmp == 57)> <Delay = 1.67>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_75 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_56_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 101 'nbreadreq' 'tmp_75' <Predicate = (!exitcond_flatten & tmp == 56)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 102 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 102 'br' <Predicate = (!exitcond_flatten & tmp == 56)> <Delay = 1.67>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_74 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_55_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 103 'nbreadreq' 'tmp_74' <Predicate = (!exitcond_flatten & tmp == 55)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 104 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 104 'br' <Predicate = (!exitcond_flatten & tmp == 55)> <Delay = 1.67>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_73 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_54_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 105 'nbreadreq' 'tmp_73' <Predicate = (!exitcond_flatten & tmp == 54)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 106 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 106 'br' <Predicate = (!exitcond_flatten & tmp == 54)> <Delay = 1.67>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_53_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 107 'nbreadreq' 'tmp_72' <Predicate = (!exitcond_flatten & tmp == 53)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 108 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 108 'br' <Predicate = (!exitcond_flatten & tmp == 53)> <Delay = 1.67>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_71 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_52_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 109 'nbreadreq' 'tmp_71' <Predicate = (!exitcond_flatten & tmp == 52)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 110 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 110 'br' <Predicate = (!exitcond_flatten & tmp == 52)> <Delay = 1.67>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_70 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_51_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 111 'nbreadreq' 'tmp_70' <Predicate = (!exitcond_flatten & tmp == 51)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 112 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 112 'br' <Predicate = (!exitcond_flatten & tmp == 51)> <Delay = 1.67>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_69 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_50_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 113 'nbreadreq' 'tmp_69' <Predicate = (!exitcond_flatten & tmp == 50)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 114 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 114 'br' <Predicate = (!exitcond_flatten & tmp == 50)> <Delay = 1.67>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_49_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 115 'nbreadreq' 'tmp_68' <Predicate = (!exitcond_flatten & tmp == 49)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 116 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 116 'br' <Predicate = (!exitcond_flatten & tmp == 49)> <Delay = 1.67>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_67 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_48_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 117 'nbreadreq' 'tmp_67' <Predicate = (!exitcond_flatten & tmp == 48)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 118 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 118 'br' <Predicate = (!exitcond_flatten & tmp == 48)> <Delay = 1.67>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_47_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 119 'nbreadreq' 'tmp_66' <Predicate = (!exitcond_flatten & tmp == 47)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 120 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 120 'br' <Predicate = (!exitcond_flatten & tmp == 47)> <Delay = 1.67>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_65 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_46_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 121 'nbreadreq' 'tmp_65' <Predicate = (!exitcond_flatten & tmp == 46)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 122 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 122 'br' <Predicate = (!exitcond_flatten & tmp == 46)> <Delay = 1.67>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_45_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 123 'nbreadreq' 'tmp_64' <Predicate = (!exitcond_flatten & tmp == 45)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 124 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 124 'br' <Predicate = (!exitcond_flatten & tmp == 45)> <Delay = 1.67>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_44_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 125 'nbreadreq' 'tmp_63' <Predicate = (!exitcond_flatten & tmp == 44)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 126 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 126 'br' <Predicate = (!exitcond_flatten & tmp == 44)> <Delay = 1.67>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_62 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_43_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 127 'nbreadreq' 'tmp_62' <Predicate = (!exitcond_flatten & tmp == 43)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 128 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 128 'br' <Predicate = (!exitcond_flatten & tmp == 43)> <Delay = 1.67>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_61 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_42_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 129 'nbreadreq' 'tmp_61' <Predicate = (!exitcond_flatten & tmp == 42)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 130 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 130 'br' <Predicate = (!exitcond_flatten & tmp == 42)> <Delay = 1.67>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_60 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_41_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 131 'nbreadreq' 'tmp_60' <Predicate = (!exitcond_flatten & tmp == 41)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 132 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 132 'br' <Predicate = (!exitcond_flatten & tmp == 41)> <Delay = 1.67>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_40_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 133 'nbreadreq' 'tmp_59' <Predicate = (!exitcond_flatten & tmp == 40)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 134 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 134 'br' <Predicate = (!exitcond_flatten & tmp == 40)> <Delay = 1.67>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_39_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 135 'nbreadreq' 'tmp_58' <Predicate = (!exitcond_flatten & tmp == 39)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 136 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 136 'br' <Predicate = (!exitcond_flatten & tmp == 39)> <Delay = 1.67>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_38_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 137 'nbreadreq' 'tmp_57' <Predicate = (!exitcond_flatten & tmp == 38)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 138 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 138 'br' <Predicate = (!exitcond_flatten & tmp == 38)> <Delay = 1.67>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_37_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 139 'nbreadreq' 'tmp_56' <Predicate = (!exitcond_flatten & tmp == 37)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 140 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 140 'br' <Predicate = (!exitcond_flatten & tmp == 37)> <Delay = 1.67>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_55 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_36_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 141 'nbreadreq' 'tmp_55' <Predicate = (!exitcond_flatten & tmp == 36)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 142 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 142 'br' <Predicate = (!exitcond_flatten & tmp == 36)> <Delay = 1.67>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_35_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 143 'nbreadreq' 'tmp_54' <Predicate = (!exitcond_flatten & tmp == 35)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 144 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 144 'br' <Predicate = (!exitcond_flatten & tmp == 35)> <Delay = 1.67>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_34_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 145 'nbreadreq' 'tmp_53' <Predicate = (!exitcond_flatten & tmp == 34)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 146 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 146 'br' <Predicate = (!exitcond_flatten & tmp == 34)> <Delay = 1.67>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_33_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 147 'nbreadreq' 'tmp_52' <Predicate = (!exitcond_flatten & tmp == 33)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 148 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 148 'br' <Predicate = (!exitcond_flatten & tmp == 33)> <Delay = 1.67>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_32_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 149 'nbreadreq' 'tmp_51' <Predicate = (!exitcond_flatten & tmp == 32)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 150 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 150 'br' <Predicate = (!exitcond_flatten & tmp == 32)> <Delay = 1.67>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_31_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 151 'nbreadreq' 'tmp_50' <Predicate = (!exitcond_flatten & tmp == 31)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 152 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 152 'br' <Predicate = (!exitcond_flatten & tmp == 31)> <Delay = 1.67>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_30_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 153 'nbreadreq' 'tmp_49' <Predicate = (!exitcond_flatten & tmp == 30)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 154 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 154 'br' <Predicate = (!exitcond_flatten & tmp == 30)> <Delay = 1.67>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_29_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 155 'nbreadreq' 'tmp_48' <Predicate = (!exitcond_flatten & tmp == 29)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 156 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 156 'br' <Predicate = (!exitcond_flatten & tmp == 29)> <Delay = 1.67>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_28_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 157 'nbreadreq' 'tmp_47' <Predicate = (!exitcond_flatten & tmp == 28)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 158 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 158 'br' <Predicate = (!exitcond_flatten & tmp == 28)> <Delay = 1.67>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_27_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 159 'nbreadreq' 'tmp_46' <Predicate = (!exitcond_flatten & tmp == 27)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 160 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 160 'br' <Predicate = (!exitcond_flatten & tmp == 27)> <Delay = 1.67>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_26_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 161 'nbreadreq' 'tmp_45' <Predicate = (!exitcond_flatten & tmp == 26)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 162 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 162 'br' <Predicate = (!exitcond_flatten & tmp == 26)> <Delay = 1.67>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_25_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 163 'nbreadreq' 'tmp_44' <Predicate = (!exitcond_flatten & tmp == 25)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 164 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 164 'br' <Predicate = (!exitcond_flatten & tmp == 25)> <Delay = 1.67>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_24_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 165 'nbreadreq' 'tmp_43' <Predicate = (!exitcond_flatten & tmp == 24)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 166 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 166 'br' <Predicate = (!exitcond_flatten & tmp == 24)> <Delay = 1.67>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_23_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 167 'nbreadreq' 'tmp_42' <Predicate = (!exitcond_flatten & tmp == 23)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 168 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 168 'br' <Predicate = (!exitcond_flatten & tmp == 23)> <Delay = 1.67>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_22_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 169 'nbreadreq' 'tmp_41' <Predicate = (!exitcond_flatten & tmp == 22)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 170 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 170 'br' <Predicate = (!exitcond_flatten & tmp == 22)> <Delay = 1.67>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_21_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 171 'nbreadreq' 'tmp_40' <Predicate = (!exitcond_flatten & tmp == 21)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 172 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 172 'br' <Predicate = (!exitcond_flatten & tmp == 21)> <Delay = 1.67>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_20_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 173 'nbreadreq' 'tmp_39' <Predicate = (!exitcond_flatten & tmp == 20)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 174 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 174 'br' <Predicate = (!exitcond_flatten & tmp == 20)> <Delay = 1.67>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_19_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 175 'nbreadreq' 'tmp_38' <Predicate = (!exitcond_flatten & tmp == 19)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 176 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 176 'br' <Predicate = (!exitcond_flatten & tmp == 19)> <Delay = 1.67>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_18_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 177 'nbreadreq' 'tmp_37' <Predicate = (!exitcond_flatten & tmp == 18)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 178 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 178 'br' <Predicate = (!exitcond_flatten & tmp == 18)> <Delay = 1.67>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_17_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 179 'nbreadreq' 'tmp_36' <Predicate = (!exitcond_flatten & tmp == 17)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 180 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 180 'br' <Predicate = (!exitcond_flatten & tmp == 17)> <Delay = 1.67>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_16_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 181 'nbreadreq' 'tmp_35' <Predicate = (!exitcond_flatten & tmp == 16)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 182 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 182 'br' <Predicate = (!exitcond_flatten & tmp == 16)> <Delay = 1.67>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_15_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 183 'nbreadreq' 'tmp_34' <Predicate = (!exitcond_flatten & tmp == 15)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 184 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 184 'br' <Predicate = (!exitcond_flatten & tmp == 15)> <Delay = 1.67>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_14_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 185 'nbreadreq' 'tmp_33' <Predicate = (!exitcond_flatten & tmp == 14)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 186 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 186 'br' <Predicate = (!exitcond_flatten & tmp == 14)> <Delay = 1.67>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_13_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 187 'nbreadreq' 'tmp_32' <Predicate = (!exitcond_flatten & tmp == 13)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 188 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 188 'br' <Predicate = (!exitcond_flatten & tmp == 13)> <Delay = 1.67>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_12_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 189 'nbreadreq' 'tmp_31' <Predicate = (!exitcond_flatten & tmp == 12)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 190 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 190 'br' <Predicate = (!exitcond_flatten & tmp == 12)> <Delay = 1.67>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_11_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 191 'nbreadreq' 'tmp_30' <Predicate = (!exitcond_flatten & tmp == 11)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 192 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 192 'br' <Predicate = (!exitcond_flatten & tmp == 11)> <Delay = 1.67>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_10_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 193 'nbreadreq' 'tmp_29' <Predicate = (!exitcond_flatten & tmp == 10)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 194 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 194 'br' <Predicate = (!exitcond_flatten & tmp == 10)> <Delay = 1.67>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_9_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 195 'nbreadreq' 'tmp_28' <Predicate = (!exitcond_flatten & tmp == 9)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 196 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 196 'br' <Predicate = (!exitcond_flatten & tmp == 9)> <Delay = 1.67>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_8_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 197 'nbreadreq' 'tmp_27' <Predicate = (!exitcond_flatten & tmp == 8)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 198 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 198 'br' <Predicate = (!exitcond_flatten & tmp == 8)> <Delay = 1.67>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_7_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 199 'nbreadreq' 'tmp_26' <Predicate = (!exitcond_flatten & tmp == 7)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 200 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 200 'br' <Predicate = (!exitcond_flatten & tmp == 7)> <Delay = 1.67>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_6_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 201 'nbreadreq' 'tmp_25' <Predicate = (!exitcond_flatten & tmp == 6)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 202 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 202 'br' <Predicate = (!exitcond_flatten & tmp == 6)> <Delay = 1.67>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_5_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 203 'nbreadreq' 'tmp_24' <Predicate = (!exitcond_flatten & tmp == 5)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 204 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 204 'br' <Predicate = (!exitcond_flatten & tmp == 5)> <Delay = 1.67>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_4_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 205 'nbreadreq' 'tmp_23' <Predicate = (!exitcond_flatten & tmp == 4)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 206 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 206 'br' <Predicate = (!exitcond_flatten & tmp == 4)> <Delay = 1.67>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_3_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 207 'nbreadreq' 'tmp_22' <Predicate = (!exitcond_flatten & tmp == 3)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 208 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 208 'br' <Predicate = (!exitcond_flatten & tmp == 3)> <Delay = 1.67>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_2_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 209 'nbreadreq' 'tmp_21' <Predicate = (!exitcond_flatten & tmp == 2)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 210 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 210 'br' <Predicate = (!exitcond_flatten & tmp == 2)> <Delay = 1.67>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_1_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 211 'nbreadreq' 'tmp_20' <Predicate = (!exitcond_flatten & tmp == 1)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 212 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 212 'br' <Predicate = (!exitcond_flatten & tmp == 1)> <Delay = 1.67>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_0_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 213 'nbreadreq' 'tmp_19' <Predicate = (!exitcond_flatten & tmp == 0)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 214 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 214 'br' <Predicate = (!exitcond_flatten & tmp == 0)> <Delay = 1.67>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_s = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %input_line_63_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 215 'nbreadreq' 'tmp_s' <Predicate = (!exitcond_flatten & tmp == 63)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 216 [1/1] (1.67ns)   --->   "br label %2" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 216 'br' <Predicate = (!exitcond_flatten & tmp == 63)> <Delay = 1.67>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_1 = phi i1 [ %tmp_19, %branch64 ], [ %tmp_20, %branch65 ], [ %tmp_21, %branch66 ], [ %tmp_22, %branch67 ], [ %tmp_23, %branch68 ], [ %tmp_24, %branch69 ], [ %tmp_25, %branch70 ], [ %tmp_26, %branch71 ], [ %tmp_27, %branch72 ], [ %tmp_28, %branch73 ], [ %tmp_29, %branch74 ], [ %tmp_30, %branch75 ], [ %tmp_31, %branch76 ], [ %tmp_32, %branch77 ], [ %tmp_33, %branch78 ], [ %tmp_34, %branch79 ], [ %tmp_35, %branch80 ], [ %tmp_36, %branch81 ], [ %tmp_37, %branch82 ], [ %tmp_38, %branch83 ], [ %tmp_39, %branch84 ], [ %tmp_40, %branch85 ], [ %tmp_41, %branch86 ], [ %tmp_42, %branch87 ], [ %tmp_43, %branch88 ], [ %tmp_44, %branch89 ], [ %tmp_45, %branch90 ], [ %tmp_46, %branch91 ], [ %tmp_47, %branch92 ], [ %tmp_48, %branch93 ], [ %tmp_49, %branch94 ], [ %tmp_50, %branch95 ], [ %tmp_51, %branch96 ], [ %tmp_52, %branch97 ], [ %tmp_53, %branch98 ], [ %tmp_54, %branch99 ], [ %tmp_55, %branch100 ], [ %tmp_56, %branch101 ], [ %tmp_57, %branch102 ], [ %tmp_58, %branch103 ], [ %tmp_59, %branch104 ], [ %tmp_60, %branch105 ], [ %tmp_61, %branch106 ], [ %tmp_62, %branch107 ], [ %tmp_63, %branch108 ], [ %tmp_64, %branch109 ], [ %tmp_65, %branch110 ], [ %tmp_66, %branch111 ], [ %tmp_67, %branch112 ], [ %tmp_68, %branch113 ], [ %tmp_69, %branch114 ], [ %tmp_70, %branch115 ], [ %tmp_71, %branch116 ], [ %tmp_72, %branch117 ], [ %tmp_73, %branch118 ], [ %tmp_74, %branch119 ], [ %tmp_75, %branch120 ], [ %tmp_76, %branch121 ], [ %tmp_77, %branch122 ], [ %tmp_78, %branch123 ], [ %tmp_79, %branch124 ], [ %tmp_80, %branch125 ], [ %tmp_81, %branch126 ], [ %tmp_s, %branch127 ]" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 217 'phi' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %3, label %._crit_edge" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.58ns)   --->   "switch i6 %tmp, label %branch63 [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
    i6 31, label %branch31
    i6 -32, label %branch32
    i6 -31, label %branch33
    i6 -30, label %branch34
    i6 -29, label %branch35
    i6 -28, label %branch36
    i6 -27, label %branch37
    i6 -26, label %branch38
    i6 -25, label %branch39
    i6 -24, label %branch40
    i6 -23, label %branch41
    i6 -22, label %branch42
    i6 -21, label %branch43
    i6 -20, label %branch44
    i6 -19, label %branch45
    i6 -18, label %branch46
    i6 -17, label %branch47
    i6 -16, label %branch48
    i6 -15, label %branch49
    i6 -14, label %branch50
    i6 -13, label %branch51
    i6 -12, label %branch52
    i6 -11, label %branch53
    i6 -10, label %branch54
    i6 -9, label %branch55
    i6 -8, label %branch56
    i6 -7, label %branch57
    i6 -6, label %branch58
    i6 -5, label %branch59
    i6 -4, label %branch60
    i6 -3, label %branch61
    i6 -2, label %branch62
  ]" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 219 'switch' <Predicate = (tmp_1)> <Delay = 0.58>
ST_3 : Operation 220 [1/1] (1.21ns)   --->   "%tmp_V_126 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_62_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 220 'read' 'tmp_V_126' <Predicate = (!exitcond_flatten & tmp == 62 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 221 [1/1] (1.21ns)   --->   "%tmp_V_125 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_61_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 221 'read' 'tmp_V_125' <Predicate = (!exitcond_flatten & tmp == 61 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 222 [1/1] (1.21ns)   --->   "%tmp_V_124 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_60_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 222 'read' 'tmp_V_124' <Predicate = (!exitcond_flatten & tmp == 60 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 223 [1/1] (1.21ns)   --->   "%tmp_V_123 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_59_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 223 'read' 'tmp_V_123' <Predicate = (!exitcond_flatten & tmp == 59 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 224 [1/1] (1.21ns)   --->   "%tmp_V_122 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_58_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 224 'read' 'tmp_V_122' <Predicate = (!exitcond_flatten & tmp == 58 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 225 [1/1] (1.21ns)   --->   "%tmp_V_121 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_57_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 225 'read' 'tmp_V_121' <Predicate = (!exitcond_flatten & tmp == 57 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 226 [1/1] (1.21ns)   --->   "%tmp_V_120 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_56_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 226 'read' 'tmp_V_120' <Predicate = (!exitcond_flatten & tmp == 56 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 227 [1/1] (1.21ns)   --->   "%tmp_V_119 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_55_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 227 'read' 'tmp_V_119' <Predicate = (!exitcond_flatten & tmp == 55 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 228 [1/1] (1.21ns)   --->   "%tmp_V_118 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_54_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 228 'read' 'tmp_V_118' <Predicate = (!exitcond_flatten & tmp == 54 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 229 [1/1] (1.21ns)   --->   "%tmp_V_117 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_53_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 229 'read' 'tmp_V_117' <Predicate = (!exitcond_flatten & tmp == 53 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 230 [1/1] (1.21ns)   --->   "%tmp_V_116 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_52_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 230 'read' 'tmp_V_116' <Predicate = (!exitcond_flatten & tmp == 52 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 231 [1/1] (1.21ns)   --->   "%tmp_V_115 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_51_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 231 'read' 'tmp_V_115' <Predicate = (!exitcond_flatten & tmp == 51 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 232 [1/1] (1.21ns)   --->   "%tmp_V_114 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_50_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 232 'read' 'tmp_V_114' <Predicate = (!exitcond_flatten & tmp == 50 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 233 [1/1] (1.21ns)   --->   "%tmp_V_113 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_49_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 233 'read' 'tmp_V_113' <Predicate = (!exitcond_flatten & tmp == 49 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 234 [1/1] (1.21ns)   --->   "%tmp_V_112 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_48_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 234 'read' 'tmp_V_112' <Predicate = (!exitcond_flatten & tmp == 48 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 235 [1/1] (1.21ns)   --->   "%tmp_V_111 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_47_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 235 'read' 'tmp_V_111' <Predicate = (!exitcond_flatten & tmp == 47 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 236 [1/1] (1.21ns)   --->   "%tmp_V_110 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_46_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 236 'read' 'tmp_V_110' <Predicate = (!exitcond_flatten & tmp == 46 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 237 [1/1] (1.21ns)   --->   "%tmp_V_109 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_45_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 237 'read' 'tmp_V_109' <Predicate = (!exitcond_flatten & tmp == 45 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 238 [1/1] (1.21ns)   --->   "%tmp_V_108 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_44_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 238 'read' 'tmp_V_108' <Predicate = (!exitcond_flatten & tmp == 44 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 239 [1/1] (1.21ns)   --->   "%tmp_V_107 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_43_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 239 'read' 'tmp_V_107' <Predicate = (!exitcond_flatten & tmp == 43 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 240 [1/1] (1.21ns)   --->   "%tmp_V_106 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_42_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 240 'read' 'tmp_V_106' <Predicate = (!exitcond_flatten & tmp == 42 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 241 [1/1] (1.21ns)   --->   "%tmp_V_105 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_41_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 241 'read' 'tmp_V_105' <Predicate = (!exitcond_flatten & tmp == 41 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 242 [1/1] (1.21ns)   --->   "%tmp_V_104 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_40_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 242 'read' 'tmp_V_104' <Predicate = (!exitcond_flatten & tmp == 40 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 243 [1/1] (1.21ns)   --->   "%tmp_V_103 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_39_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 243 'read' 'tmp_V_103' <Predicate = (!exitcond_flatten & tmp == 39 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 244 [1/1] (1.21ns)   --->   "%tmp_V_102 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_38_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 244 'read' 'tmp_V_102' <Predicate = (!exitcond_flatten & tmp == 38 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 245 [1/1] (1.21ns)   --->   "%tmp_V_101 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_37_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 245 'read' 'tmp_V_101' <Predicate = (!exitcond_flatten & tmp == 37 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 246 [1/1] (1.21ns)   --->   "%tmp_V_100 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_36_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 246 'read' 'tmp_V_100' <Predicate = (!exitcond_flatten & tmp == 36 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 247 [1/1] (1.21ns)   --->   "%tmp_V_99 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_35_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 247 'read' 'tmp_V_99' <Predicate = (!exitcond_flatten & tmp == 35 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 248 [1/1] (1.21ns)   --->   "%tmp_V_98 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_34_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 248 'read' 'tmp_V_98' <Predicate = (!exitcond_flatten & tmp == 34 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 249 [1/1] (1.21ns)   --->   "%tmp_V_97 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_33_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 249 'read' 'tmp_V_97' <Predicate = (!exitcond_flatten & tmp == 33 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 250 [1/1] (1.21ns)   --->   "%tmp_V_96 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_32_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 250 'read' 'tmp_V_96' <Predicate = (!exitcond_flatten & tmp == 32 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 251 [1/1] (1.21ns)   --->   "%tmp_V_95 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_31_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 251 'read' 'tmp_V_95' <Predicate = (!exitcond_flatten & tmp == 31 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 252 [1/1] (1.21ns)   --->   "%tmp_V_94 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_30_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 252 'read' 'tmp_V_94' <Predicate = (!exitcond_flatten & tmp == 30 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 253 [1/1] (1.21ns)   --->   "%tmp_V_93 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_29_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 253 'read' 'tmp_V_93' <Predicate = (!exitcond_flatten & tmp == 29 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 254 [1/1] (1.21ns)   --->   "%tmp_V_92 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_28_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 254 'read' 'tmp_V_92' <Predicate = (!exitcond_flatten & tmp == 28 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 255 [1/1] (1.21ns)   --->   "%tmp_V_91 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_27_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 255 'read' 'tmp_V_91' <Predicate = (!exitcond_flatten & tmp == 27 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 256 [1/1] (1.21ns)   --->   "%tmp_V_90 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_26_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 256 'read' 'tmp_V_90' <Predicate = (!exitcond_flatten & tmp == 26 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 257 [1/1] (1.21ns)   --->   "%tmp_V_89 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_25_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 257 'read' 'tmp_V_89' <Predicate = (!exitcond_flatten & tmp == 25 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 258 [1/1] (1.21ns)   --->   "%tmp_V_88 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_24_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 258 'read' 'tmp_V_88' <Predicate = (!exitcond_flatten & tmp == 24 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 259 [1/1] (1.21ns)   --->   "%tmp_V_87 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_23_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 259 'read' 'tmp_V_87' <Predicate = (!exitcond_flatten & tmp == 23 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 260 [1/1] (1.21ns)   --->   "%tmp_V_86 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_22_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 260 'read' 'tmp_V_86' <Predicate = (!exitcond_flatten & tmp == 22 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 261 [1/1] (1.21ns)   --->   "%tmp_V_85 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_21_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 261 'read' 'tmp_V_85' <Predicate = (!exitcond_flatten & tmp == 21 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 262 [1/1] (1.21ns)   --->   "%tmp_V_84 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_20_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 262 'read' 'tmp_V_84' <Predicate = (!exitcond_flatten & tmp == 20 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 263 [1/1] (1.21ns)   --->   "%tmp_V_83 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_19_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 263 'read' 'tmp_V_83' <Predicate = (!exitcond_flatten & tmp == 19 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 264 [1/1] (1.21ns)   --->   "%tmp_V_82 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_18_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 264 'read' 'tmp_V_82' <Predicate = (!exitcond_flatten & tmp == 18 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 265 [1/1] (1.21ns)   --->   "%tmp_V_81 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_17_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 265 'read' 'tmp_V_81' <Predicate = (!exitcond_flatten & tmp == 17 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 266 [1/1] (1.21ns)   --->   "%tmp_V_80 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_16_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 266 'read' 'tmp_V_80' <Predicate = (!exitcond_flatten & tmp == 16 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 267 [1/1] (1.21ns)   --->   "%tmp_V_79 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_15_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 267 'read' 'tmp_V_79' <Predicate = (!exitcond_flatten & tmp == 15 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 268 [1/1] (1.21ns)   --->   "%tmp_V_78 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_14_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 268 'read' 'tmp_V_78' <Predicate = (!exitcond_flatten & tmp == 14 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 269 [1/1] (1.21ns)   --->   "%tmp_V_77 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_13_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 269 'read' 'tmp_V_77' <Predicate = (!exitcond_flatten & tmp == 13 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 270 [1/1] (1.21ns)   --->   "%tmp_V_76 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_12_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 270 'read' 'tmp_V_76' <Predicate = (!exitcond_flatten & tmp == 12 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 271 [1/1] (1.21ns)   --->   "%tmp_V_75 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_11_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 271 'read' 'tmp_V_75' <Predicate = (!exitcond_flatten & tmp == 11 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 272 [1/1] (1.21ns)   --->   "%tmp_V_74 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_10_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 272 'read' 'tmp_V_74' <Predicate = (!exitcond_flatten & tmp == 10 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 273 [1/1] (1.21ns)   --->   "%tmp_V_73 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_9_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 273 'read' 'tmp_V_73' <Predicate = (!exitcond_flatten & tmp == 9 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 274 [1/1] (1.21ns)   --->   "%tmp_V_72 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_8_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 274 'read' 'tmp_V_72' <Predicate = (!exitcond_flatten & tmp == 8 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 275 [1/1] (1.21ns)   --->   "%tmp_V_71 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_7_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 275 'read' 'tmp_V_71' <Predicate = (!exitcond_flatten & tmp == 7 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 276 [1/1] (1.21ns)   --->   "%tmp_V_70 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_6_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 276 'read' 'tmp_V_70' <Predicate = (!exitcond_flatten & tmp == 6 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 277 [1/1] (1.21ns)   --->   "%tmp_V_69 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_5_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 277 'read' 'tmp_V_69' <Predicate = (!exitcond_flatten & tmp == 5 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 278 [1/1] (1.21ns)   --->   "%tmp_V_68 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_4_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 278 'read' 'tmp_V_68' <Predicate = (!exitcond_flatten & tmp == 4 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 279 [1/1] (1.21ns)   --->   "%tmp_V_67 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_3_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 279 'read' 'tmp_V_67' <Predicate = (!exitcond_flatten & tmp == 3 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 280 [1/1] (1.21ns)   --->   "%tmp_V_66 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_2_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 280 'read' 'tmp_V_66' <Predicate = (!exitcond_flatten & tmp == 2 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 281 [1/1] (1.21ns)   --->   "%tmp_V_65 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_1_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 281 'read' 'tmp_V_65' <Predicate = (!exitcond_flatten & tmp == 1 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 282 [1/1] (1.21ns)   --->   "%tmp_V_64 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_0_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 282 'read' 'tmp_V_64' <Predicate = (!exitcond_flatten & tmp == 0 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 283 [1/1] (1.21ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_line_63_V_V)" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 283 'read' 'tmp_V' <Predicate = (!exitcond_flatten & tmp == 63 & tmp_1)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 1.67>
ST_4 : Operation 284 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 284 'br' <Predicate = (!exitcond_flatten & tmp == 62 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 285 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 285 'br' <Predicate = (!exitcond_flatten & tmp == 61 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 286 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 286 'br' <Predicate = (!exitcond_flatten & tmp == 60 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 287 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 287 'br' <Predicate = (!exitcond_flatten & tmp == 59 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 288 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 288 'br' <Predicate = (!exitcond_flatten & tmp == 58 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 289 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 289 'br' <Predicate = (!exitcond_flatten & tmp == 57 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 290 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 290 'br' <Predicate = (!exitcond_flatten & tmp == 56 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 291 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 291 'br' <Predicate = (!exitcond_flatten & tmp == 55 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 292 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 292 'br' <Predicate = (!exitcond_flatten & tmp == 54 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 293 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 293 'br' <Predicate = (!exitcond_flatten & tmp == 53 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 294 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 294 'br' <Predicate = (!exitcond_flatten & tmp == 52 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 295 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 295 'br' <Predicate = (!exitcond_flatten & tmp == 51 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 296 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 296 'br' <Predicate = (!exitcond_flatten & tmp == 50 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 297 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 297 'br' <Predicate = (!exitcond_flatten & tmp == 49 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 298 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 298 'br' <Predicate = (!exitcond_flatten & tmp == 48 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 299 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 299 'br' <Predicate = (!exitcond_flatten & tmp == 47 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 300 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 300 'br' <Predicate = (!exitcond_flatten & tmp == 46 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 301 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 301 'br' <Predicate = (!exitcond_flatten & tmp == 45 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 302 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 302 'br' <Predicate = (!exitcond_flatten & tmp == 44 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 303 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 303 'br' <Predicate = (!exitcond_flatten & tmp == 43 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 304 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 304 'br' <Predicate = (!exitcond_flatten & tmp == 42 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 305 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 305 'br' <Predicate = (!exitcond_flatten & tmp == 41 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 306 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 306 'br' <Predicate = (!exitcond_flatten & tmp == 40 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 307 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 307 'br' <Predicate = (!exitcond_flatten & tmp == 39 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 308 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 308 'br' <Predicate = (!exitcond_flatten & tmp == 38 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 309 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 309 'br' <Predicate = (!exitcond_flatten & tmp == 37 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 310 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 310 'br' <Predicate = (!exitcond_flatten & tmp == 36 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 311 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 311 'br' <Predicate = (!exitcond_flatten & tmp == 35 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 312 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 312 'br' <Predicate = (!exitcond_flatten & tmp == 34 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 313 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 313 'br' <Predicate = (!exitcond_flatten & tmp == 33 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 314 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 314 'br' <Predicate = (!exitcond_flatten & tmp == 32 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 315 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 315 'br' <Predicate = (!exitcond_flatten & tmp == 31 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 316 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 316 'br' <Predicate = (!exitcond_flatten & tmp == 30 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 317 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 317 'br' <Predicate = (!exitcond_flatten & tmp == 29 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 318 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 318 'br' <Predicate = (!exitcond_flatten & tmp == 28 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 319 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 319 'br' <Predicate = (!exitcond_flatten & tmp == 27 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 320 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 320 'br' <Predicate = (!exitcond_flatten & tmp == 26 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 321 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 321 'br' <Predicate = (!exitcond_flatten & tmp == 25 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 322 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 322 'br' <Predicate = (!exitcond_flatten & tmp == 24 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 323 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 323 'br' <Predicate = (!exitcond_flatten & tmp == 23 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 324 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 324 'br' <Predicate = (!exitcond_flatten & tmp == 22 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 325 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 325 'br' <Predicate = (!exitcond_flatten & tmp == 21 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 326 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 326 'br' <Predicate = (!exitcond_flatten & tmp == 20 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 327 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 327 'br' <Predicate = (!exitcond_flatten & tmp == 19 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 328 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 328 'br' <Predicate = (!exitcond_flatten & tmp == 18 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 329 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 329 'br' <Predicate = (!exitcond_flatten & tmp == 17 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 330 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 330 'br' <Predicate = (!exitcond_flatten & tmp == 16 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 331 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 331 'br' <Predicate = (!exitcond_flatten & tmp == 15 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 332 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 332 'br' <Predicate = (!exitcond_flatten & tmp == 14 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 333 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 333 'br' <Predicate = (!exitcond_flatten & tmp == 13 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 334 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 334 'br' <Predicate = (!exitcond_flatten & tmp == 12 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 335 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 335 'br' <Predicate = (!exitcond_flatten & tmp == 11 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 336 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 336 'br' <Predicate = (!exitcond_flatten & tmp == 10 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 337 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 337 'br' <Predicate = (!exitcond_flatten & tmp == 9 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 338 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 338 'br' <Predicate = (!exitcond_flatten & tmp == 8 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 339 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 339 'br' <Predicate = (!exitcond_flatten & tmp == 7 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 340 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 340 'br' <Predicate = (!exitcond_flatten & tmp == 6 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 341 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 341 'br' <Predicate = (!exitcond_flatten & tmp == 5 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 342 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 342 'br' <Predicate = (!exitcond_flatten & tmp == 4 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 343 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 343 'br' <Predicate = (!exitcond_flatten & tmp == 3 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 344 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 344 'br' <Predicate = (!exitcond_flatten & tmp == 2 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 345 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 345 'br' <Predicate = (!exitcond_flatten & tmp == 1 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 346 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 346 'br' <Predicate = (!exitcond_flatten & tmp == 0 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 347 [1/1] (1.67ns)   --->   "br label %4" [tancoeff/tancoeff/fifo.cpp:12]   --->   Operation 347 'br' <Predicate = (!exitcond_flatten & tmp == 63 & tmp_1)> <Delay = 1.67>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%temp_V = phi i32 [ %tmp_V, %branch63 ], [ %tmp_V_126, %branch62 ], [ %tmp_V_125, %branch61 ], [ %tmp_V_124, %branch60 ], [ %tmp_V_123, %branch59 ], [ %tmp_V_122, %branch58 ], [ %tmp_V_121, %branch57 ], [ %tmp_V_120, %branch56 ], [ %tmp_V_119, %branch55 ], [ %tmp_V_118, %branch54 ], [ %tmp_V_117, %branch53 ], [ %tmp_V_116, %branch52 ], [ %tmp_V_115, %branch51 ], [ %tmp_V_114, %branch50 ], [ %tmp_V_113, %branch49 ], [ %tmp_V_112, %branch48 ], [ %tmp_V_111, %branch47 ], [ %tmp_V_110, %branch46 ], [ %tmp_V_109, %branch45 ], [ %tmp_V_108, %branch44 ], [ %tmp_V_107, %branch43 ], [ %tmp_V_106, %branch42 ], [ %tmp_V_105, %branch41 ], [ %tmp_V_104, %branch40 ], [ %tmp_V_103, %branch39 ], [ %tmp_V_102, %branch38 ], [ %tmp_V_101, %branch37 ], [ %tmp_V_100, %branch36 ], [ %tmp_V_99, %branch35 ], [ %tmp_V_98, %branch34 ], [ %tmp_V_97, %branch33 ], [ %tmp_V_96, %branch32 ], [ %tmp_V_95, %branch31 ], [ %tmp_V_94, %branch30 ], [ %tmp_V_93, %branch29 ], [ %tmp_V_92, %branch28 ], [ %tmp_V_91, %branch27 ], [ %tmp_V_90, %branch26 ], [ %tmp_V_89, %branch25 ], [ %tmp_V_88, %branch24 ], [ %tmp_V_87, %branch23 ], [ %tmp_V_86, %branch22 ], [ %tmp_V_85, %branch21 ], [ %tmp_V_84, %branch20 ], [ %tmp_V_83, %branch19 ], [ %tmp_V_82, %branch18 ], [ %tmp_V_81, %branch17 ], [ %tmp_V_80, %branch16 ], [ %tmp_V_79, %branch15 ], [ %tmp_V_78, %branch14 ], [ %tmp_V_77, %branch13 ], [ %tmp_V_76, %branch12 ], [ %tmp_V_75, %branch11 ], [ %tmp_V_74, %branch10 ], [ %tmp_V_73, %branch9 ], [ %tmp_V_72, %branch8 ], [ %tmp_V_71, %branch7 ], [ %tmp_V_70, %branch6 ], [ %tmp_V_69, %branch5 ], [ %tmp_V_68, %branch4 ], [ %tmp_V_67, %branch3 ], [ %tmp_V_66, %branch2 ], [ %tmp_V_65, %branch1 ], [ %tmp_V_64, %branch0 ]"   --->   Operation 348 'phi' 'temp_V' <Predicate = (tmp_1)> <Delay = 0.00>
ST_4 : Operation 349 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %output_V_V, i32 %temp_V)" [tancoeff/tancoeff/fifo.cpp:13]   --->   Operation 349 'write' <Predicate = (tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 350 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %output_V_V, i32 %temp_V)" [tancoeff/tancoeff/fifo.cpp:13]   --->   Operation 350 'write' <Predicate = (tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "br label %._crit_edge" [tancoeff/tancoeff/fifo.cpp:14]   --->   Operation 351 'br' <Predicate = (tmp_1)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "ret void" [tancoeff/tancoeff/fifo.cpp:17]   --->   Operation 352 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [133]  (0.603 ns)

 <State 2>: 1.61ns
The critical path consists of the following:
	'phi' operation ('buffer_num') with incoming values : ('buffer_num', tancoeff/tancoeff/fifo.cpp:9) [134]  (0 ns)
	'icmp' operation ('exitcond2', tancoeff/tancoeff/fifo.cpp:9) [140]  (0.6 ns)
	'select' operation ('buffer_num_mid2', tancoeff/tancoeff/fifo.cpp:9) [141]  (0.308 ns)
	'add' operation ('buffer_num', tancoeff/tancoeff/fifo.cpp:9) [542]  (0.706 ns)

 <State 3>: 1.68ns
The critical path consists of the following:
	fifo request on port 'input_line_62_V_V' (tancoeff/tancoeff/fifo.cpp:11) [148]  (0 ns)
	multiplexor before 'phi' operation ('tmp', tancoeff/tancoeff/fifo.cpp:11) with incoming values : ('tmp_81', tancoeff/tancoeff/fifo.cpp:11) ('tmp_80', tancoeff/tancoeff/fifo.cpp:11) ('tmp_79', tancoeff/tancoeff/fifo.cpp:11) ('tmp_78', tancoeff/tancoeff/fifo.cpp:11) ('tmp_77', tancoeff/tancoeff/fifo.cpp:11) ('tmp_76', tancoeff/tancoeff/fifo.cpp:11) ('tmp_75', tancoeff/tancoeff/fifo.cpp:11) ('tmp_74', tancoeff/tancoeff/fifo.cpp:11) ('tmp_73', tancoeff/tancoeff/fifo.cpp:11) ('tmp_72', tancoeff/tancoeff/fifo.cpp:11) ('tmp_71', tancoeff/tancoeff/fifo.cpp:11) ('tmp_70', tancoeff/tancoeff/fifo.cpp:11) ('tmp_69', tancoeff/tancoeff/fifo.cpp:11) ('tmp_68', tancoeff/tancoeff/fifo.cpp:11) ('tmp_67', tancoeff/tancoeff/fifo.cpp:11) ('tmp_66', tancoeff/tancoeff/fifo.cpp:11) ('tmp_65', tancoeff/tancoeff/fifo.cpp:11) ('tmp_64', tancoeff/tancoeff/fifo.cpp:11) ('tmp_63', tancoeff/tancoeff/fifo.cpp:11) ('tmp_62', tancoeff/tancoeff/fifo.cpp:11) ('tmp_61', tancoeff/tancoeff/fifo.cpp:11) ('tmp_60', tancoeff/tancoeff/fifo.cpp:11) ('tmp_59', tancoeff/tancoeff/fifo.cpp:11) ('tmp_58', tancoeff/tancoeff/fifo.cpp:11) ('tmp_57', tancoeff/tancoeff/fifo.cpp:11) ('tmp_56', tancoeff/tancoeff/fifo.cpp:11) ('tmp_55', tancoeff/tancoeff/fifo.cpp:11) ('tmp_54', tancoeff/tancoeff/fifo.cpp:11) ('tmp_53', tancoeff/tancoeff/fifo.cpp:11) ('tmp_52', tancoeff/tancoeff/fifo.cpp:11) ('tmp_51', tancoeff/tancoeff/fifo.cpp:11) ('tmp_50', tancoeff/tancoeff/fifo.cpp:11) ('tmp_49', tancoeff/tancoeff/fifo.cpp:11) ('tmp_48', tancoeff/tancoeff/fifo.cpp:11) ('tmp_47', tancoeff/tancoeff/fifo.cpp:11) ('tmp_46', tancoeff/tancoeff/fifo.cpp:11) ('tmp_45', tancoeff/tancoeff/fifo.cpp:11) ('tmp_44', tancoeff/tancoeff/fifo.cpp:11) ('tmp_43', tancoeff/tancoeff/fifo.cpp:11) ('tmp_42', tancoeff/tancoeff/fifo.cpp:11) ('tmp_41', tancoeff/tancoeff/fifo.cpp:11) ('tmp_40', tancoeff/tancoeff/fifo.cpp:11) ('tmp_39', tancoeff/tancoeff/fifo.cpp:11) ('tmp_38', tancoeff/tancoeff/fifo.cpp:11) ('tmp_37', tancoeff/tancoeff/fifo.cpp:11) ('tmp_36', tancoeff/tancoeff/fifo.cpp:11) ('tmp_35', tancoeff/tancoeff/fifo.cpp:11) ('tmp_34', tancoeff/tancoeff/fifo.cpp:11) ('tmp_33', tancoeff/tancoeff/fifo.cpp:11) ('tmp_32', tancoeff/tancoeff/fifo.cpp:11) ('tmp_31', tancoeff/tancoeff/fifo.cpp:11) ('tmp_30', tancoeff/tancoeff/fifo.cpp:11) ('tmp_29', tancoeff/tancoeff/fifo.cpp:11) ('tmp_28', tancoeff/tancoeff/fifo.cpp:11) ('tmp_27', tancoeff/tancoeff/fifo.cpp:11) ('tmp_26', tancoeff/tancoeff/fifo.cpp:11) ('tmp_25', tancoeff/tancoeff/fifo.cpp:11) ('tmp_24', tancoeff/tancoeff/fifo.cpp:11) ('tmp_23', tancoeff/tancoeff/fifo.cpp:11) ('tmp_22', tancoeff/tancoeff/fifo.cpp:11) ('tmp_21', tancoeff/tancoeff/fifo.cpp:11) ('tmp_20', tancoeff/tancoeff/fifo.cpp:11) ('tmp_19', tancoeff/tancoeff/fifo.cpp:11) ('tmp_s', tancoeff/tancoeff/fifo.cpp:11) [340]  (1.68 ns)
	'phi' operation ('tmp', tancoeff/tancoeff/fifo.cpp:11) with incoming values : ('tmp_81', tancoeff/tancoeff/fifo.cpp:11) ('tmp_80', tancoeff/tancoeff/fifo.cpp:11) ('tmp_79', tancoeff/tancoeff/fifo.cpp:11) ('tmp_78', tancoeff/tancoeff/fifo.cpp:11) ('tmp_77', tancoeff/tancoeff/fifo.cpp:11) ('tmp_76', tancoeff/tancoeff/fifo.cpp:11) ('tmp_75', tancoeff/tancoeff/fifo.cpp:11) ('tmp_74', tancoeff/tancoeff/fifo.cpp:11) ('tmp_73', tancoeff/tancoeff/fifo.cpp:11) ('tmp_72', tancoeff/tancoeff/fifo.cpp:11) ('tmp_71', tancoeff/tancoeff/fifo.cpp:11) ('tmp_70', tancoeff/tancoeff/fifo.cpp:11) ('tmp_69', tancoeff/tancoeff/fifo.cpp:11) ('tmp_68', tancoeff/tancoeff/fifo.cpp:11) ('tmp_67', tancoeff/tancoeff/fifo.cpp:11) ('tmp_66', tancoeff/tancoeff/fifo.cpp:11) ('tmp_65', tancoeff/tancoeff/fifo.cpp:11) ('tmp_64', tancoeff/tancoeff/fifo.cpp:11) ('tmp_63', tancoeff/tancoeff/fifo.cpp:11) ('tmp_62', tancoeff/tancoeff/fifo.cpp:11) ('tmp_61', tancoeff/tancoeff/fifo.cpp:11) ('tmp_60', tancoeff/tancoeff/fifo.cpp:11) ('tmp_59', tancoeff/tancoeff/fifo.cpp:11) ('tmp_58', tancoeff/tancoeff/fifo.cpp:11) ('tmp_57', tancoeff/tancoeff/fifo.cpp:11) ('tmp_56', tancoeff/tancoeff/fifo.cpp:11) ('tmp_55', tancoeff/tancoeff/fifo.cpp:11) ('tmp_54', tancoeff/tancoeff/fifo.cpp:11) ('tmp_53', tancoeff/tancoeff/fifo.cpp:11) ('tmp_52', tancoeff/tancoeff/fifo.cpp:11) ('tmp_51', tancoeff/tancoeff/fifo.cpp:11) ('tmp_50', tancoeff/tancoeff/fifo.cpp:11) ('tmp_49', tancoeff/tancoeff/fifo.cpp:11) ('tmp_48', tancoeff/tancoeff/fifo.cpp:11) ('tmp_47', tancoeff/tancoeff/fifo.cpp:11) ('tmp_46', tancoeff/tancoeff/fifo.cpp:11) ('tmp_45', tancoeff/tancoeff/fifo.cpp:11) ('tmp_44', tancoeff/tancoeff/fifo.cpp:11) ('tmp_43', tancoeff/tancoeff/fifo.cpp:11) ('tmp_42', tancoeff/tancoeff/fifo.cpp:11) ('tmp_41', tancoeff/tancoeff/fifo.cpp:11) ('tmp_40', tancoeff/tancoeff/fifo.cpp:11) ('tmp_39', tancoeff/tancoeff/fifo.cpp:11) ('tmp_38', tancoeff/tancoeff/fifo.cpp:11) ('tmp_37', tancoeff/tancoeff/fifo.cpp:11) ('tmp_36', tancoeff/tancoeff/fifo.cpp:11) ('tmp_35', tancoeff/tancoeff/fifo.cpp:11) ('tmp_34', tancoeff/tancoeff/fifo.cpp:11) ('tmp_33', tancoeff/tancoeff/fifo.cpp:11) ('tmp_32', tancoeff/tancoeff/fifo.cpp:11) ('tmp_31', tancoeff/tancoeff/fifo.cpp:11) ('tmp_30', tancoeff/tancoeff/fifo.cpp:11) ('tmp_29', tancoeff/tancoeff/fifo.cpp:11) ('tmp_28', tancoeff/tancoeff/fifo.cpp:11) ('tmp_27', tancoeff/tancoeff/fifo.cpp:11) ('tmp_26', tancoeff/tancoeff/fifo.cpp:11) ('tmp_25', tancoeff/tancoeff/fifo.cpp:11) ('tmp_24', tancoeff/tancoeff/fifo.cpp:11) ('tmp_23', tancoeff/tancoeff/fifo.cpp:11) ('tmp_22', tancoeff/tancoeff/fifo.cpp:11) ('tmp_21', tancoeff/tancoeff/fifo.cpp:11) ('tmp_20', tancoeff/tancoeff/fifo.cpp:11) ('tmp_19', tancoeff/tancoeff/fifo.cpp:11) ('tmp_s', tancoeff/tancoeff/fifo.cpp:11) [340]  (0 ns)

 <State 4>: 1.68ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp.V') with incoming values : ('tmp.V', tancoeff/tancoeff/fifo.cpp:12) [537]  (1.68 ns)
	'phi' operation ('tmp.V') with incoming values : ('tmp.V', tancoeff/tancoeff/fifo.cpp:12) [537]  (0 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
