
BlackPill_RC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000011dc  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001370  08001378  00011378  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001370  08001370  00011378  2**0
                  CONTENTS
  4 .ARM          00000000  08001370  08001370  00011378  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001370  08001378  00011378  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001370  08001370  00011370  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001374  08001374  00011374  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00011378  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  20000000  08001378  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000084  08001378  00020084  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00011378  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000113a8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001acf  00000000  00000000  000113eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000a07  00000000  00000000  00012eba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000310  00000000  00000000  000138c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000237  00000000  00000000  00013bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000008c6  00000000  00000000  00013e0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000168c  00000000  00000000  000146d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00004e11  00000000  00000000  00015d61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000a98  00000000  00000000  0001ab74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  0001b60c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001358 	.word	0x08001358

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	08001358 	.word	0x08001358

080001d4 <EXTI0_IRQHandler>:
		GLOBAL_EXTIPtr[Copy_u8InterruptNo]=ptr;
	}
}


void EXTI0_IRQHandler(void){
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
	GLOBAL_EXTIPtr[0]();
 80001d8:	4b05      	ldr	r3, [pc, #20]	; (80001f0 <EXTI0_IRQHandler+0x1c>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4798      	blx	r3
	EXTI->PR |= 1;
 80001de:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <EXTI0_IRQHandler+0x20>)
 80001e0:	695b      	ldr	r3, [r3, #20]
 80001e2:	4a04      	ldr	r2, [pc, #16]	; (80001f4 <EXTI0_IRQHandler+0x20>)
 80001e4:	f043 0301 	orr.w	r3, r3, #1
 80001e8:	6153      	str	r3, [r2, #20]
}
 80001ea:	bf00      	nop
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	2000001c 	.word	0x2000001c
 80001f4:	40013c00 	.word	0x40013c00

080001f8 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void){
 80001f8:	b580      	push	{r7, lr}
 80001fa:	af00      	add	r7, sp, #0
	GLOBAL_EXTIPtr[1]();
 80001fc:	4b05      	ldr	r3, [pc, #20]	; (8000214 <EXTI1_IRQHandler+0x1c>)
 80001fe:	685b      	ldr	r3, [r3, #4]
 8000200:	4798      	blx	r3
	EXTI->PR |= 1<<1;
 8000202:	4b05      	ldr	r3, [pc, #20]	; (8000218 <EXTI1_IRQHandler+0x20>)
 8000204:	695b      	ldr	r3, [r3, #20]
 8000206:	4a04      	ldr	r2, [pc, #16]	; (8000218 <EXTI1_IRQHandler+0x20>)
 8000208:	f043 0302 	orr.w	r3, r3, #2
 800020c:	6153      	str	r3, [r2, #20]
}
 800020e:	bf00      	nop
 8000210:	bd80      	pop	{r7, pc}
 8000212:	bf00      	nop
 8000214:	2000001c 	.word	0x2000001c
 8000218:	40013c00 	.word	0x40013c00

0800021c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void){
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
	GLOBAL_EXTIPtr[2]();
 8000220:	4b05      	ldr	r3, [pc, #20]	; (8000238 <EXTI2_IRQHandler+0x1c>)
 8000222:	689b      	ldr	r3, [r3, #8]
 8000224:	4798      	blx	r3
	EXTI->PR |= 1<<2;
 8000226:	4b05      	ldr	r3, [pc, #20]	; (800023c <EXTI2_IRQHandler+0x20>)
 8000228:	695b      	ldr	r3, [r3, #20]
 800022a:	4a04      	ldr	r2, [pc, #16]	; (800023c <EXTI2_IRQHandler+0x20>)
 800022c:	f043 0304 	orr.w	r3, r3, #4
 8000230:	6153      	str	r3, [r2, #20]
}
 8000232:	bf00      	nop
 8000234:	bd80      	pop	{r7, pc}
 8000236:	bf00      	nop
 8000238:	2000001c 	.word	0x2000001c
 800023c:	40013c00 	.word	0x40013c00

08000240 <EXTI3_IRQHandler>:
void EXTI3_IRQHandler(void){
 8000240:	b580      	push	{r7, lr}
 8000242:	af00      	add	r7, sp, #0
	GLOBAL_EXTIPtr[3]();
 8000244:	4b05      	ldr	r3, [pc, #20]	; (800025c <EXTI3_IRQHandler+0x1c>)
 8000246:	68db      	ldr	r3, [r3, #12]
 8000248:	4798      	blx	r3
	EXTI->PR |= 1<<3;
 800024a:	4b05      	ldr	r3, [pc, #20]	; (8000260 <EXTI3_IRQHandler+0x20>)
 800024c:	695b      	ldr	r3, [r3, #20]
 800024e:	4a04      	ldr	r2, [pc, #16]	; (8000260 <EXTI3_IRQHandler+0x20>)
 8000250:	f043 0308 	orr.w	r3, r3, #8
 8000254:	6153      	str	r3, [r2, #20]
}
 8000256:	bf00      	nop
 8000258:	bd80      	pop	{r7, pc}
 800025a:	bf00      	nop
 800025c:	2000001c 	.word	0x2000001c
 8000260:	40013c00 	.word	0x40013c00

08000264 <EXTI4_IRQHandler>:
void EXTI4_IRQHandler(void){
 8000264:	b580      	push	{r7, lr}
 8000266:	af00      	add	r7, sp, #0
	GLOBAL_EXTIPtr[4]();
 8000268:	4b05      	ldr	r3, [pc, #20]	; (8000280 <EXTI4_IRQHandler+0x1c>)
 800026a:	691b      	ldr	r3, [r3, #16]
 800026c:	4798      	blx	r3
	EXTI->PR |= 1<<4;
 800026e:	4b05      	ldr	r3, [pc, #20]	; (8000284 <EXTI4_IRQHandler+0x20>)
 8000270:	695b      	ldr	r3, [r3, #20]
 8000272:	4a04      	ldr	r2, [pc, #16]	; (8000284 <EXTI4_IRQHandler+0x20>)
 8000274:	f043 0310 	orr.w	r3, r3, #16
 8000278:	6153      	str	r3, [r2, #20]
}
 800027a:	bf00      	nop
 800027c:	bd80      	pop	{r7, pc}
 800027e:	bf00      	nop
 8000280:	2000001c 	.word	0x2000001c
 8000284:	40013c00 	.word	0x40013c00

08000288 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void){
 8000288:	b580      	push	{r7, lr}
 800028a:	af00      	add	r7, sp, #0
	if((GET_BIT(EXTI->PR,EXTI5)==1)&(GLOBAL_EXTIPtr[EXTI5]!=STD_NULL)){
 800028c:	4b4d      	ldr	r3, [pc, #308]	; (80003c4 <EXTI9_5_IRQHandler+0x13c>)
 800028e:	695b      	ldr	r3, [r3, #20]
 8000290:	095b      	lsrs	r3, r3, #5
 8000292:	f003 0301 	and.w	r3, r3, #1
 8000296:	2b01      	cmp	r3, #1
 8000298:	bf0c      	ite	eq
 800029a:	2301      	moveq	r3, #1
 800029c:	2300      	movne	r3, #0
 800029e:	b2da      	uxtb	r2, r3
 80002a0:	4b49      	ldr	r3, [pc, #292]	; (80003c8 <EXTI9_5_IRQHandler+0x140>)
 80002a2:	695b      	ldr	r3, [r3, #20]
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	bf14      	ite	ne
 80002a8:	2301      	movne	r3, #1
 80002aa:	2300      	moveq	r3, #0
 80002ac:	b2db      	uxtb	r3, r3
 80002ae:	4013      	ands	r3, r2
 80002b0:	b2db      	uxtb	r3, r3
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d009      	beq.n	80002ca <EXTI9_5_IRQHandler+0x42>
			GLOBAL_EXTIPtr[EXTI5]();
 80002b6:	4b44      	ldr	r3, [pc, #272]	; (80003c8 <EXTI9_5_IRQHandler+0x140>)
 80002b8:	695b      	ldr	r3, [r3, #20]
 80002ba:	4798      	blx	r3
			EXTI->PR |= 1<<EXTI5;
 80002bc:	4b41      	ldr	r3, [pc, #260]	; (80003c4 <EXTI9_5_IRQHandler+0x13c>)
 80002be:	695b      	ldr	r3, [r3, #20]
 80002c0:	4a40      	ldr	r2, [pc, #256]	; (80003c4 <EXTI9_5_IRQHandler+0x13c>)
 80002c2:	f043 0320 	orr.w	r3, r3, #32
 80002c6:	6153      	str	r3, [r2, #20]
		}
	else if((GET_BIT(EXTI->PR,EXTI9)==1)&(GLOBAL_EXTIPtr[EXTI9]!=STD_NULL)){
			GLOBAL_EXTIPtr[EXTI9]();
			EXTI->PR |= 1<<EXTI9;
		}
}
 80002c8:	e07a      	b.n	80003c0 <EXTI9_5_IRQHandler+0x138>
	else if((GET_BIT(EXTI->PR,EXTI6)==1)&(GLOBAL_EXTIPtr[EXTI6]!=STD_NULL)){
 80002ca:	4b3e      	ldr	r3, [pc, #248]	; (80003c4 <EXTI9_5_IRQHandler+0x13c>)
 80002cc:	695b      	ldr	r3, [r3, #20]
 80002ce:	099b      	lsrs	r3, r3, #6
 80002d0:	f003 0301 	and.w	r3, r3, #1
 80002d4:	2b01      	cmp	r3, #1
 80002d6:	bf0c      	ite	eq
 80002d8:	2301      	moveq	r3, #1
 80002da:	2300      	movne	r3, #0
 80002dc:	b2da      	uxtb	r2, r3
 80002de:	4b3a      	ldr	r3, [pc, #232]	; (80003c8 <EXTI9_5_IRQHandler+0x140>)
 80002e0:	699b      	ldr	r3, [r3, #24]
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	bf14      	ite	ne
 80002e6:	2301      	movne	r3, #1
 80002e8:	2300      	moveq	r3, #0
 80002ea:	b2db      	uxtb	r3, r3
 80002ec:	4013      	ands	r3, r2
 80002ee:	b2db      	uxtb	r3, r3
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	d009      	beq.n	8000308 <EXTI9_5_IRQHandler+0x80>
			GLOBAL_EXTIPtr[EXTI6]();
 80002f4:	4b34      	ldr	r3, [pc, #208]	; (80003c8 <EXTI9_5_IRQHandler+0x140>)
 80002f6:	699b      	ldr	r3, [r3, #24]
 80002f8:	4798      	blx	r3
			EXTI->PR |= 1<<EXTI6;
 80002fa:	4b32      	ldr	r3, [pc, #200]	; (80003c4 <EXTI9_5_IRQHandler+0x13c>)
 80002fc:	695b      	ldr	r3, [r3, #20]
 80002fe:	4a31      	ldr	r2, [pc, #196]	; (80003c4 <EXTI9_5_IRQHandler+0x13c>)
 8000300:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000304:	6153      	str	r3, [r2, #20]
}
 8000306:	e05b      	b.n	80003c0 <EXTI9_5_IRQHandler+0x138>
	else if((GET_BIT(EXTI->PR,EXTI7)==1)&(GLOBAL_EXTIPtr[EXTI7]!=STD_NULL)){
 8000308:	4b2e      	ldr	r3, [pc, #184]	; (80003c4 <EXTI9_5_IRQHandler+0x13c>)
 800030a:	695b      	ldr	r3, [r3, #20]
 800030c:	09db      	lsrs	r3, r3, #7
 800030e:	f003 0301 	and.w	r3, r3, #1
 8000312:	2b01      	cmp	r3, #1
 8000314:	bf0c      	ite	eq
 8000316:	2301      	moveq	r3, #1
 8000318:	2300      	movne	r3, #0
 800031a:	b2da      	uxtb	r2, r3
 800031c:	4b2a      	ldr	r3, [pc, #168]	; (80003c8 <EXTI9_5_IRQHandler+0x140>)
 800031e:	69db      	ldr	r3, [r3, #28]
 8000320:	2b00      	cmp	r3, #0
 8000322:	bf14      	ite	ne
 8000324:	2301      	movne	r3, #1
 8000326:	2300      	moveq	r3, #0
 8000328:	b2db      	uxtb	r3, r3
 800032a:	4013      	ands	r3, r2
 800032c:	b2db      	uxtb	r3, r3
 800032e:	2b00      	cmp	r3, #0
 8000330:	d009      	beq.n	8000346 <EXTI9_5_IRQHandler+0xbe>
			GLOBAL_EXTIPtr[EXTI7]();
 8000332:	4b25      	ldr	r3, [pc, #148]	; (80003c8 <EXTI9_5_IRQHandler+0x140>)
 8000334:	69db      	ldr	r3, [r3, #28]
 8000336:	4798      	blx	r3
			EXTI->PR |= 1<<EXTI7;
 8000338:	4b22      	ldr	r3, [pc, #136]	; (80003c4 <EXTI9_5_IRQHandler+0x13c>)
 800033a:	695b      	ldr	r3, [r3, #20]
 800033c:	4a21      	ldr	r2, [pc, #132]	; (80003c4 <EXTI9_5_IRQHandler+0x13c>)
 800033e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000342:	6153      	str	r3, [r2, #20]
}
 8000344:	e03c      	b.n	80003c0 <EXTI9_5_IRQHandler+0x138>
	else if((GET_BIT(EXTI->PR,EXTI8)==1)&(GLOBAL_EXTIPtr[EXTI8]!=STD_NULL)){
 8000346:	4b1f      	ldr	r3, [pc, #124]	; (80003c4 <EXTI9_5_IRQHandler+0x13c>)
 8000348:	695b      	ldr	r3, [r3, #20]
 800034a:	0a1b      	lsrs	r3, r3, #8
 800034c:	f003 0301 	and.w	r3, r3, #1
 8000350:	2b01      	cmp	r3, #1
 8000352:	bf0c      	ite	eq
 8000354:	2301      	moveq	r3, #1
 8000356:	2300      	movne	r3, #0
 8000358:	b2da      	uxtb	r2, r3
 800035a:	4b1b      	ldr	r3, [pc, #108]	; (80003c8 <EXTI9_5_IRQHandler+0x140>)
 800035c:	6a1b      	ldr	r3, [r3, #32]
 800035e:	2b00      	cmp	r3, #0
 8000360:	bf14      	ite	ne
 8000362:	2301      	movne	r3, #1
 8000364:	2300      	moveq	r3, #0
 8000366:	b2db      	uxtb	r3, r3
 8000368:	4013      	ands	r3, r2
 800036a:	b2db      	uxtb	r3, r3
 800036c:	2b00      	cmp	r3, #0
 800036e:	d009      	beq.n	8000384 <EXTI9_5_IRQHandler+0xfc>
			GLOBAL_EXTIPtr[EXTI8]();
 8000370:	4b15      	ldr	r3, [pc, #84]	; (80003c8 <EXTI9_5_IRQHandler+0x140>)
 8000372:	6a1b      	ldr	r3, [r3, #32]
 8000374:	4798      	blx	r3
			EXTI->PR |= 1<<EXTI8;
 8000376:	4b13      	ldr	r3, [pc, #76]	; (80003c4 <EXTI9_5_IRQHandler+0x13c>)
 8000378:	695b      	ldr	r3, [r3, #20]
 800037a:	4a12      	ldr	r2, [pc, #72]	; (80003c4 <EXTI9_5_IRQHandler+0x13c>)
 800037c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000380:	6153      	str	r3, [r2, #20]
}
 8000382:	e01d      	b.n	80003c0 <EXTI9_5_IRQHandler+0x138>
	else if((GET_BIT(EXTI->PR,EXTI9)==1)&(GLOBAL_EXTIPtr[EXTI9]!=STD_NULL)){
 8000384:	4b0f      	ldr	r3, [pc, #60]	; (80003c4 <EXTI9_5_IRQHandler+0x13c>)
 8000386:	695b      	ldr	r3, [r3, #20]
 8000388:	0a5b      	lsrs	r3, r3, #9
 800038a:	f003 0301 	and.w	r3, r3, #1
 800038e:	2b01      	cmp	r3, #1
 8000390:	bf0c      	ite	eq
 8000392:	2301      	moveq	r3, #1
 8000394:	2300      	movne	r3, #0
 8000396:	b2da      	uxtb	r2, r3
 8000398:	4b0b      	ldr	r3, [pc, #44]	; (80003c8 <EXTI9_5_IRQHandler+0x140>)
 800039a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800039c:	2b00      	cmp	r3, #0
 800039e:	bf14      	ite	ne
 80003a0:	2301      	movne	r3, #1
 80003a2:	2300      	moveq	r3, #0
 80003a4:	b2db      	uxtb	r3, r3
 80003a6:	4013      	ands	r3, r2
 80003a8:	b2db      	uxtb	r3, r3
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d008      	beq.n	80003c0 <EXTI9_5_IRQHandler+0x138>
			GLOBAL_EXTIPtr[EXTI9]();
 80003ae:	4b06      	ldr	r3, [pc, #24]	; (80003c8 <EXTI9_5_IRQHandler+0x140>)
 80003b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003b2:	4798      	blx	r3
			EXTI->PR |= 1<<EXTI9;
 80003b4:	4b03      	ldr	r3, [pc, #12]	; (80003c4 <EXTI9_5_IRQHandler+0x13c>)
 80003b6:	695b      	ldr	r3, [r3, #20]
 80003b8:	4a02      	ldr	r2, [pc, #8]	; (80003c4 <EXTI9_5_IRQHandler+0x13c>)
 80003ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80003be:	6153      	str	r3, [r2, #20]
}
 80003c0:	bf00      	nop
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	40013c00 	.word	0x40013c00
 80003c8:	2000001c 	.word	0x2000001c

080003cc <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void){
 80003cc:	b580      	push	{r7, lr}
 80003ce:	af00      	add	r7, sp, #0
	if((GET_BIT(EXTI->PR,EXTI10)==1)&(GLOBAL_EXTIPtr[EXTI10]!=STD_NULL)){
 80003d0:	4b5d      	ldr	r3, [pc, #372]	; (8000548 <EXTI15_10_IRQHandler+0x17c>)
 80003d2:	695b      	ldr	r3, [r3, #20]
 80003d4:	0a9b      	lsrs	r3, r3, #10
 80003d6:	f003 0301 	and.w	r3, r3, #1
 80003da:	2b01      	cmp	r3, #1
 80003dc:	bf0c      	ite	eq
 80003de:	2301      	moveq	r3, #1
 80003e0:	2300      	movne	r3, #0
 80003e2:	b2da      	uxtb	r2, r3
 80003e4:	4b59      	ldr	r3, [pc, #356]	; (800054c <EXTI15_10_IRQHandler+0x180>)
 80003e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	bf14      	ite	ne
 80003ec:	2301      	movne	r3, #1
 80003ee:	2300      	moveq	r3, #0
 80003f0:	b2db      	uxtb	r3, r3
 80003f2:	4013      	ands	r3, r2
 80003f4:	b2db      	uxtb	r3, r3
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d009      	beq.n	800040e <EXTI15_10_IRQHandler+0x42>
			GLOBAL_EXTIPtr[EXTI10]();
 80003fa:	4b54      	ldr	r3, [pc, #336]	; (800054c <EXTI15_10_IRQHandler+0x180>)
 80003fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003fe:	4798      	blx	r3
			EXTI->PR |= 1<<EXTI10;
 8000400:	4b51      	ldr	r3, [pc, #324]	; (8000548 <EXTI15_10_IRQHandler+0x17c>)
 8000402:	695b      	ldr	r3, [r3, #20]
 8000404:	4a50      	ldr	r2, [pc, #320]	; (8000548 <EXTI15_10_IRQHandler+0x17c>)
 8000406:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800040a:	6153      	str	r3, [r2, #20]
		}
	else if((GET_BIT(EXTI->PR,EXTI15)==1)&(GLOBAL_EXTIPtr[EXTI15]!=STD_NULL)){
		GLOBAL_EXTIPtr[EXTI15]();
		EXTI->PR |= 1<<EXTI15;
	}
}
 800040c:	e099      	b.n	8000542 <EXTI15_10_IRQHandler+0x176>
	else if((GET_BIT(EXTI->PR,EXTI11)==1)&(GLOBAL_EXTIPtr[EXTI11]!=STD_NULL)){
 800040e:	4b4e      	ldr	r3, [pc, #312]	; (8000548 <EXTI15_10_IRQHandler+0x17c>)
 8000410:	695b      	ldr	r3, [r3, #20]
 8000412:	0adb      	lsrs	r3, r3, #11
 8000414:	f003 0301 	and.w	r3, r3, #1
 8000418:	2b01      	cmp	r3, #1
 800041a:	bf0c      	ite	eq
 800041c:	2301      	moveq	r3, #1
 800041e:	2300      	movne	r3, #0
 8000420:	b2da      	uxtb	r2, r3
 8000422:	4b4a      	ldr	r3, [pc, #296]	; (800054c <EXTI15_10_IRQHandler+0x180>)
 8000424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000426:	2b00      	cmp	r3, #0
 8000428:	bf14      	ite	ne
 800042a:	2301      	movne	r3, #1
 800042c:	2300      	moveq	r3, #0
 800042e:	b2db      	uxtb	r3, r3
 8000430:	4013      	ands	r3, r2
 8000432:	b2db      	uxtb	r3, r3
 8000434:	2b00      	cmp	r3, #0
 8000436:	d009      	beq.n	800044c <EXTI15_10_IRQHandler+0x80>
			GLOBAL_EXTIPtr[EXTI11]();
 8000438:	4b44      	ldr	r3, [pc, #272]	; (800054c <EXTI15_10_IRQHandler+0x180>)
 800043a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800043c:	4798      	blx	r3
			EXTI->PR |= 1<<EXTI11;
 800043e:	4b42      	ldr	r3, [pc, #264]	; (8000548 <EXTI15_10_IRQHandler+0x17c>)
 8000440:	695b      	ldr	r3, [r3, #20]
 8000442:	4a41      	ldr	r2, [pc, #260]	; (8000548 <EXTI15_10_IRQHandler+0x17c>)
 8000444:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000448:	6153      	str	r3, [r2, #20]
}
 800044a:	e07a      	b.n	8000542 <EXTI15_10_IRQHandler+0x176>
	else if((GET_BIT(EXTI->PR,EXTI12)==1)&(GLOBAL_EXTIPtr[EXTI12]!=STD_NULL)){
 800044c:	4b3e      	ldr	r3, [pc, #248]	; (8000548 <EXTI15_10_IRQHandler+0x17c>)
 800044e:	695b      	ldr	r3, [r3, #20]
 8000450:	0b1b      	lsrs	r3, r3, #12
 8000452:	f003 0301 	and.w	r3, r3, #1
 8000456:	2b01      	cmp	r3, #1
 8000458:	bf0c      	ite	eq
 800045a:	2301      	moveq	r3, #1
 800045c:	2300      	movne	r3, #0
 800045e:	b2da      	uxtb	r2, r3
 8000460:	4b3a      	ldr	r3, [pc, #232]	; (800054c <EXTI15_10_IRQHandler+0x180>)
 8000462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000464:	2b00      	cmp	r3, #0
 8000466:	bf14      	ite	ne
 8000468:	2301      	movne	r3, #1
 800046a:	2300      	moveq	r3, #0
 800046c:	b2db      	uxtb	r3, r3
 800046e:	4013      	ands	r3, r2
 8000470:	b2db      	uxtb	r3, r3
 8000472:	2b00      	cmp	r3, #0
 8000474:	d009      	beq.n	800048a <EXTI15_10_IRQHandler+0xbe>
			GLOBAL_EXTIPtr[EXTI12]();
 8000476:	4b35      	ldr	r3, [pc, #212]	; (800054c <EXTI15_10_IRQHandler+0x180>)
 8000478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800047a:	4798      	blx	r3
			EXTI->PR |= 1<<EXTI12;
 800047c:	4b32      	ldr	r3, [pc, #200]	; (8000548 <EXTI15_10_IRQHandler+0x17c>)
 800047e:	695b      	ldr	r3, [r3, #20]
 8000480:	4a31      	ldr	r2, [pc, #196]	; (8000548 <EXTI15_10_IRQHandler+0x17c>)
 8000482:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000486:	6153      	str	r3, [r2, #20]
}
 8000488:	e05b      	b.n	8000542 <EXTI15_10_IRQHandler+0x176>
	else if((GET_BIT(EXTI->PR,EXTI13)==1)&(GLOBAL_EXTIPtr[EXTI13]!=STD_NULL)){
 800048a:	4b2f      	ldr	r3, [pc, #188]	; (8000548 <EXTI15_10_IRQHandler+0x17c>)
 800048c:	695b      	ldr	r3, [r3, #20]
 800048e:	0b5b      	lsrs	r3, r3, #13
 8000490:	f003 0301 	and.w	r3, r3, #1
 8000494:	2b01      	cmp	r3, #1
 8000496:	bf0c      	ite	eq
 8000498:	2301      	moveq	r3, #1
 800049a:	2300      	movne	r3, #0
 800049c:	b2da      	uxtb	r2, r3
 800049e:	4b2b      	ldr	r3, [pc, #172]	; (800054c <EXTI15_10_IRQHandler+0x180>)
 80004a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	bf14      	ite	ne
 80004a6:	2301      	movne	r3, #1
 80004a8:	2300      	moveq	r3, #0
 80004aa:	b2db      	uxtb	r3, r3
 80004ac:	4013      	ands	r3, r2
 80004ae:	b2db      	uxtb	r3, r3
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d009      	beq.n	80004c8 <EXTI15_10_IRQHandler+0xfc>
			GLOBAL_EXTIPtr[EXTI13]();
 80004b4:	4b25      	ldr	r3, [pc, #148]	; (800054c <EXTI15_10_IRQHandler+0x180>)
 80004b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004b8:	4798      	blx	r3
			EXTI->PR |= 1<<EXTI13;
 80004ba:	4b23      	ldr	r3, [pc, #140]	; (8000548 <EXTI15_10_IRQHandler+0x17c>)
 80004bc:	695b      	ldr	r3, [r3, #20]
 80004be:	4a22      	ldr	r2, [pc, #136]	; (8000548 <EXTI15_10_IRQHandler+0x17c>)
 80004c0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80004c4:	6153      	str	r3, [r2, #20]
}
 80004c6:	e03c      	b.n	8000542 <EXTI15_10_IRQHandler+0x176>
	else if((GET_BIT(EXTI->PR,EXTI14)==1)&(GLOBAL_EXTIPtr[EXTI14]!=STD_NULL)){
 80004c8:	4b1f      	ldr	r3, [pc, #124]	; (8000548 <EXTI15_10_IRQHandler+0x17c>)
 80004ca:	695b      	ldr	r3, [r3, #20]
 80004cc:	0b9b      	lsrs	r3, r3, #14
 80004ce:	f003 0301 	and.w	r3, r3, #1
 80004d2:	2b01      	cmp	r3, #1
 80004d4:	bf0c      	ite	eq
 80004d6:	2301      	moveq	r3, #1
 80004d8:	2300      	movne	r3, #0
 80004da:	b2da      	uxtb	r2, r3
 80004dc:	4b1b      	ldr	r3, [pc, #108]	; (800054c <EXTI15_10_IRQHandler+0x180>)
 80004de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	bf14      	ite	ne
 80004e4:	2301      	movne	r3, #1
 80004e6:	2300      	moveq	r3, #0
 80004e8:	b2db      	uxtb	r3, r3
 80004ea:	4013      	ands	r3, r2
 80004ec:	b2db      	uxtb	r3, r3
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d009      	beq.n	8000506 <EXTI15_10_IRQHandler+0x13a>
			GLOBAL_EXTIPtr[EXTI14]();
 80004f2:	4b16      	ldr	r3, [pc, #88]	; (800054c <EXTI15_10_IRQHandler+0x180>)
 80004f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80004f6:	4798      	blx	r3
			EXTI->PR |= 1<<EXTI14;
 80004f8:	4b13      	ldr	r3, [pc, #76]	; (8000548 <EXTI15_10_IRQHandler+0x17c>)
 80004fa:	695b      	ldr	r3, [r3, #20]
 80004fc:	4a12      	ldr	r2, [pc, #72]	; (8000548 <EXTI15_10_IRQHandler+0x17c>)
 80004fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000502:	6153      	str	r3, [r2, #20]
}
 8000504:	e01d      	b.n	8000542 <EXTI15_10_IRQHandler+0x176>
	else if((GET_BIT(EXTI->PR,EXTI15)==1)&(GLOBAL_EXTIPtr[EXTI15]!=STD_NULL)){
 8000506:	4b10      	ldr	r3, [pc, #64]	; (8000548 <EXTI15_10_IRQHandler+0x17c>)
 8000508:	695b      	ldr	r3, [r3, #20]
 800050a:	0bdb      	lsrs	r3, r3, #15
 800050c:	f003 0301 	and.w	r3, r3, #1
 8000510:	2b01      	cmp	r3, #1
 8000512:	bf0c      	ite	eq
 8000514:	2301      	moveq	r3, #1
 8000516:	2300      	movne	r3, #0
 8000518:	b2da      	uxtb	r2, r3
 800051a:	4b0c      	ldr	r3, [pc, #48]	; (800054c <EXTI15_10_IRQHandler+0x180>)
 800051c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800051e:	2b00      	cmp	r3, #0
 8000520:	bf14      	ite	ne
 8000522:	2301      	movne	r3, #1
 8000524:	2300      	moveq	r3, #0
 8000526:	b2db      	uxtb	r3, r3
 8000528:	4013      	ands	r3, r2
 800052a:	b2db      	uxtb	r3, r3
 800052c:	2b00      	cmp	r3, #0
 800052e:	d008      	beq.n	8000542 <EXTI15_10_IRQHandler+0x176>
		GLOBAL_EXTIPtr[EXTI15]();
 8000530:	4b06      	ldr	r3, [pc, #24]	; (800054c <EXTI15_10_IRQHandler+0x180>)
 8000532:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000534:	4798      	blx	r3
		EXTI->PR |= 1<<EXTI15;
 8000536:	4b04      	ldr	r3, [pc, #16]	; (8000548 <EXTI15_10_IRQHandler+0x17c>)
 8000538:	695b      	ldr	r3, [r3, #20]
 800053a:	4a03      	ldr	r2, [pc, #12]	; (8000548 <EXTI15_10_IRQHandler+0x17c>)
 800053c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000540:	6153      	str	r3, [r2, #20]
}
 8000542:	bf00      	nop
 8000544:	bd80      	pop	{r7, pc}
 8000546:	bf00      	nop
 8000548:	40013c00 	.word	0x40013c00
 800054c:	2000001c 	.word	0x2000001c

08000550 <MGPIO_vSetPinMode>:
#include"MGPIO_Config.h"
#include"MGPIO_Private.h"
#include"MGPIO_int.h"


void MGPIO_vSetPinMode( u8 Copy_u8PortID, u8 Copy_u8PinNo , u8 Copy_u8PinMode){
 8000550:	b480      	push	{r7}
 8000552:	b083      	sub	sp, #12
 8000554:	af00      	add	r7, sp, #0
 8000556:	4603      	mov	r3, r0
 8000558:	71fb      	strb	r3, [r7, #7]
 800055a:	460b      	mov	r3, r1
 800055c:	71bb      	strb	r3, [r7, #6]
 800055e:	4613      	mov	r3, r2
 8000560:	717b      	strb	r3, [r7, #5]

	   switch(Copy_u8PortID){
 8000562:	79fb      	ldrb	r3, [r7, #7]
 8000564:	2b02      	cmp	r3, #2
 8000566:	d036      	beq.n	80005d6 <MGPIO_vSetPinMode+0x86>
 8000568:	2b02      	cmp	r3, #2
 800056a:	dc4c      	bgt.n	8000606 <MGPIO_vSetPinMode+0xb6>
 800056c:	2b00      	cmp	r3, #0
 800056e:	d002      	beq.n	8000576 <MGPIO_vSetPinMode+0x26>
 8000570:	2b01      	cmp	r3, #1
 8000572:	d018      	beq.n	80005a6 <MGPIO_vSetPinMode+0x56>
	  		   GPIOC -> MODER &= ~(0b11<<(Copy_u8PinNo*2));
	  		   /* set the desired mode*/
	  		   GPIOC -> MODER |= (Copy_u8PinMode <<(Copy_u8PinNo*2));
	  		   break;
	   }
}
 8000574:	e047      	b.n	8000606 <MGPIO_vSetPinMode+0xb6>
		   GPIOA -> MODER &= ~(0b11<<(Copy_u8PinNo*2));
 8000576:	4b27      	ldr	r3, [pc, #156]	; (8000614 <MGPIO_vSetPinMode+0xc4>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	79ba      	ldrb	r2, [r7, #6]
 800057c:	0052      	lsls	r2, r2, #1
 800057e:	2103      	movs	r1, #3
 8000580:	fa01 f202 	lsl.w	r2, r1, r2
 8000584:	43d2      	mvns	r2, r2
 8000586:	4611      	mov	r1, r2
 8000588:	4a22      	ldr	r2, [pc, #136]	; (8000614 <MGPIO_vSetPinMode+0xc4>)
 800058a:	400b      	ands	r3, r1
 800058c:	6013      	str	r3, [r2, #0]
		   GPIOA -> MODER |= (Copy_u8PinMode <<(Copy_u8PinNo*2));
 800058e:	4b21      	ldr	r3, [pc, #132]	; (8000614 <MGPIO_vSetPinMode+0xc4>)
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	7979      	ldrb	r1, [r7, #5]
 8000594:	79ba      	ldrb	r2, [r7, #6]
 8000596:	0052      	lsls	r2, r2, #1
 8000598:	fa01 f202 	lsl.w	r2, r1, r2
 800059c:	4611      	mov	r1, r2
 800059e:	4a1d      	ldr	r2, [pc, #116]	; (8000614 <MGPIO_vSetPinMode+0xc4>)
 80005a0:	430b      	orrs	r3, r1
 80005a2:	6013      	str	r3, [r2, #0]
		   break;
 80005a4:	e02f      	b.n	8000606 <MGPIO_vSetPinMode+0xb6>
	  		   GPIOB -> MODER &= ~(0b11<<(Copy_u8PinNo*2));
 80005a6:	4b1c      	ldr	r3, [pc, #112]	; (8000618 <MGPIO_vSetPinMode+0xc8>)
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	79ba      	ldrb	r2, [r7, #6]
 80005ac:	0052      	lsls	r2, r2, #1
 80005ae:	2103      	movs	r1, #3
 80005b0:	fa01 f202 	lsl.w	r2, r1, r2
 80005b4:	43d2      	mvns	r2, r2
 80005b6:	4611      	mov	r1, r2
 80005b8:	4a17      	ldr	r2, [pc, #92]	; (8000618 <MGPIO_vSetPinMode+0xc8>)
 80005ba:	400b      	ands	r3, r1
 80005bc:	6013      	str	r3, [r2, #0]
	  		   GPIOB -> MODER |= (Copy_u8PinMode <<(Copy_u8PinNo*2));
 80005be:	4b16      	ldr	r3, [pc, #88]	; (8000618 <MGPIO_vSetPinMode+0xc8>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	7979      	ldrb	r1, [r7, #5]
 80005c4:	79ba      	ldrb	r2, [r7, #6]
 80005c6:	0052      	lsls	r2, r2, #1
 80005c8:	fa01 f202 	lsl.w	r2, r1, r2
 80005cc:	4611      	mov	r1, r2
 80005ce:	4a12      	ldr	r2, [pc, #72]	; (8000618 <MGPIO_vSetPinMode+0xc8>)
 80005d0:	430b      	orrs	r3, r1
 80005d2:	6013      	str	r3, [r2, #0]
	  		   break;
 80005d4:	e017      	b.n	8000606 <MGPIO_vSetPinMode+0xb6>
	  		   GPIOC -> MODER &= ~(0b11<<(Copy_u8PinNo*2));
 80005d6:	4b11      	ldr	r3, [pc, #68]	; (800061c <MGPIO_vSetPinMode+0xcc>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	79ba      	ldrb	r2, [r7, #6]
 80005dc:	0052      	lsls	r2, r2, #1
 80005de:	2103      	movs	r1, #3
 80005e0:	fa01 f202 	lsl.w	r2, r1, r2
 80005e4:	43d2      	mvns	r2, r2
 80005e6:	4611      	mov	r1, r2
 80005e8:	4a0c      	ldr	r2, [pc, #48]	; (800061c <MGPIO_vSetPinMode+0xcc>)
 80005ea:	400b      	ands	r3, r1
 80005ec:	6013      	str	r3, [r2, #0]
	  		   GPIOC -> MODER |= (Copy_u8PinMode <<(Copy_u8PinNo*2));
 80005ee:	4b0b      	ldr	r3, [pc, #44]	; (800061c <MGPIO_vSetPinMode+0xcc>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	7979      	ldrb	r1, [r7, #5]
 80005f4:	79ba      	ldrb	r2, [r7, #6]
 80005f6:	0052      	lsls	r2, r2, #1
 80005f8:	fa01 f202 	lsl.w	r2, r1, r2
 80005fc:	4611      	mov	r1, r2
 80005fe:	4a07      	ldr	r2, [pc, #28]	; (800061c <MGPIO_vSetPinMode+0xcc>)
 8000600:	430b      	orrs	r3, r1
 8000602:	6013      	str	r3, [r2, #0]
	  		   break;
 8000604:	bf00      	nop
}
 8000606:	bf00      	nop
 8000608:	370c      	adds	r7, #12
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop
 8000614:	40020000 	.word	0x40020000
 8000618:	40020400 	.word	0x40020400
 800061c:	40020800 	.word	0x40020800

08000620 <MGPIO_vSetPinOutPutType>:

void MGPIO_vSetPinOutPutType( u8 Copy_u8PortID, u8 Copy_u8PinNo , u8 Copy_u8PinOutPutType){
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	4603      	mov	r3, r0
 8000628:	71fb      	strb	r3, [r7, #7]
 800062a:	460b      	mov	r3, r1
 800062c:	71bb      	strb	r3, [r7, #6]
 800062e:	4613      	mov	r3, r2
 8000630:	717b      	strb	r3, [r7, #5]

	switch(Copy_u8PortID){
 8000632:	79fb      	ldrb	r3, [r7, #7]
 8000634:	2b02      	cmp	r3, #2
 8000636:	d03a      	beq.n	80006ae <MGPIO_vSetPinOutPutType+0x8e>
 8000638:	2b02      	cmp	r3, #2
 800063a:	dc52      	bgt.n	80006e2 <MGPIO_vSetPinOutPutType+0xc2>
 800063c:	2b00      	cmp	r3, #0
 800063e:	d002      	beq.n	8000646 <MGPIO_vSetPinOutPutType+0x26>
 8000640:	2b01      	cmp	r3, #1
 8000642:	d01a      	beq.n	800067a <MGPIO_vSetPinOutPutType+0x5a>
			else
				CLR_BIT(GPIOC -> OTYPER , Copy_u8PinNo);
			break;

	}
}
 8000644:	e04d      	b.n	80006e2 <MGPIO_vSetPinOutPutType+0xc2>
		if(Copy_u8PinOutPutType == GPIO_OPEN_DRAIN)
 8000646:	797b      	ldrb	r3, [r7, #5]
 8000648:	2b01      	cmp	r3, #1
 800064a:	d10a      	bne.n	8000662 <MGPIO_vSetPinOutPutType+0x42>
			SET_BIT(GPIOA -> OTYPER , Copy_u8PinNo);
 800064c:	4b28      	ldr	r3, [pc, #160]	; (80006f0 <MGPIO_vSetPinOutPutType+0xd0>)
 800064e:	685b      	ldr	r3, [r3, #4]
 8000650:	79ba      	ldrb	r2, [r7, #6]
 8000652:	2101      	movs	r1, #1
 8000654:	fa01 f202 	lsl.w	r2, r1, r2
 8000658:	4611      	mov	r1, r2
 800065a:	4a25      	ldr	r2, [pc, #148]	; (80006f0 <MGPIO_vSetPinOutPutType+0xd0>)
 800065c:	430b      	orrs	r3, r1
 800065e:	6053      	str	r3, [r2, #4]
		break;
 8000660:	e03f      	b.n	80006e2 <MGPIO_vSetPinOutPutType+0xc2>
			CLR_BIT(GPIOA -> OTYPER , Copy_u8PinNo);
 8000662:	4b23      	ldr	r3, [pc, #140]	; (80006f0 <MGPIO_vSetPinOutPutType+0xd0>)
 8000664:	685b      	ldr	r3, [r3, #4]
 8000666:	79ba      	ldrb	r2, [r7, #6]
 8000668:	2101      	movs	r1, #1
 800066a:	fa01 f202 	lsl.w	r2, r1, r2
 800066e:	43d2      	mvns	r2, r2
 8000670:	4611      	mov	r1, r2
 8000672:	4a1f      	ldr	r2, [pc, #124]	; (80006f0 <MGPIO_vSetPinOutPutType+0xd0>)
 8000674:	400b      	ands	r3, r1
 8000676:	6053      	str	r3, [r2, #4]
		break;
 8000678:	e033      	b.n	80006e2 <MGPIO_vSetPinOutPutType+0xc2>
			if(Copy_u8PinOutPutType == GPIO_OPEN_DRAIN)
 800067a:	797b      	ldrb	r3, [r7, #5]
 800067c:	2b01      	cmp	r3, #1
 800067e:	d10a      	bne.n	8000696 <MGPIO_vSetPinOutPutType+0x76>
				SET_BIT(GPIOB -> OTYPER , Copy_u8PinNo);
 8000680:	4b1c      	ldr	r3, [pc, #112]	; (80006f4 <MGPIO_vSetPinOutPutType+0xd4>)
 8000682:	685b      	ldr	r3, [r3, #4]
 8000684:	79ba      	ldrb	r2, [r7, #6]
 8000686:	2101      	movs	r1, #1
 8000688:	fa01 f202 	lsl.w	r2, r1, r2
 800068c:	4611      	mov	r1, r2
 800068e:	4a19      	ldr	r2, [pc, #100]	; (80006f4 <MGPIO_vSetPinOutPutType+0xd4>)
 8000690:	430b      	orrs	r3, r1
 8000692:	6053      	str	r3, [r2, #4]
			break;
 8000694:	e025      	b.n	80006e2 <MGPIO_vSetPinOutPutType+0xc2>
				CLR_BIT(GPIOB -> OTYPER , Copy_u8PinNo);
 8000696:	4b17      	ldr	r3, [pc, #92]	; (80006f4 <MGPIO_vSetPinOutPutType+0xd4>)
 8000698:	685b      	ldr	r3, [r3, #4]
 800069a:	79ba      	ldrb	r2, [r7, #6]
 800069c:	2101      	movs	r1, #1
 800069e:	fa01 f202 	lsl.w	r2, r1, r2
 80006a2:	43d2      	mvns	r2, r2
 80006a4:	4611      	mov	r1, r2
 80006a6:	4a13      	ldr	r2, [pc, #76]	; (80006f4 <MGPIO_vSetPinOutPutType+0xd4>)
 80006a8:	400b      	ands	r3, r1
 80006aa:	6053      	str	r3, [r2, #4]
			break;
 80006ac:	e019      	b.n	80006e2 <MGPIO_vSetPinOutPutType+0xc2>
			if(Copy_u8PinOutPutType == GPIO_OPEN_DRAIN)
 80006ae:	797b      	ldrb	r3, [r7, #5]
 80006b0:	2b01      	cmp	r3, #1
 80006b2:	d10a      	bne.n	80006ca <MGPIO_vSetPinOutPutType+0xaa>
				SET_BIT(GPIOC -> OTYPER , Copy_u8PinNo);
 80006b4:	4b10      	ldr	r3, [pc, #64]	; (80006f8 <MGPIO_vSetPinOutPutType+0xd8>)
 80006b6:	685b      	ldr	r3, [r3, #4]
 80006b8:	79ba      	ldrb	r2, [r7, #6]
 80006ba:	2101      	movs	r1, #1
 80006bc:	fa01 f202 	lsl.w	r2, r1, r2
 80006c0:	4611      	mov	r1, r2
 80006c2:	4a0d      	ldr	r2, [pc, #52]	; (80006f8 <MGPIO_vSetPinOutPutType+0xd8>)
 80006c4:	430b      	orrs	r3, r1
 80006c6:	6053      	str	r3, [r2, #4]
			break;
 80006c8:	e00a      	b.n	80006e0 <MGPIO_vSetPinOutPutType+0xc0>
				CLR_BIT(GPIOC -> OTYPER , Copy_u8PinNo);
 80006ca:	4b0b      	ldr	r3, [pc, #44]	; (80006f8 <MGPIO_vSetPinOutPutType+0xd8>)
 80006cc:	685b      	ldr	r3, [r3, #4]
 80006ce:	79ba      	ldrb	r2, [r7, #6]
 80006d0:	2101      	movs	r1, #1
 80006d2:	fa01 f202 	lsl.w	r2, r1, r2
 80006d6:	43d2      	mvns	r2, r2
 80006d8:	4611      	mov	r1, r2
 80006da:	4a07      	ldr	r2, [pc, #28]	; (80006f8 <MGPIO_vSetPinOutPutType+0xd8>)
 80006dc:	400b      	ands	r3, r1
 80006de:	6053      	str	r3, [r2, #4]
			break;
 80006e0:	bf00      	nop
}
 80006e2:	bf00      	nop
 80006e4:	370c      	adds	r7, #12
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	40020000 	.word	0x40020000
 80006f4:	40020400 	.word	0x40020400
 80006f8:	40020800 	.word	0x40020800

080006fc <MGPIO_vSetPinOutPutSpeed>:

void MGPIO_vSetPinOutPutSpeed( u8 Copy_u8PortID, u8 Copy_u8PinNo , u8 Copy_u8PinOutPutSpeed){
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
 8000702:	4603      	mov	r3, r0
 8000704:	71fb      	strb	r3, [r7, #7]
 8000706:	460b      	mov	r3, r1
 8000708:	71bb      	strb	r3, [r7, #6]
 800070a:	4613      	mov	r3, r2
 800070c:	717b      	strb	r3, [r7, #5]

	switch(Copy_u8PortID){
 800070e:	79fb      	ldrb	r3, [r7, #7]
 8000710:	2b02      	cmp	r3, #2
 8000712:	d036      	beq.n	8000782 <MGPIO_vSetPinOutPutSpeed+0x86>
 8000714:	2b02      	cmp	r3, #2
 8000716:	dc4c      	bgt.n	80007b2 <MGPIO_vSetPinOutPutSpeed+0xb6>
 8000718:	2b00      	cmp	r3, #0
 800071a:	d002      	beq.n	8000722 <MGPIO_vSetPinOutPutSpeed+0x26>
 800071c:	2b01      	cmp	r3, #1
 800071e:	d018      	beq.n	8000752 <MGPIO_vSetPinOutPutSpeed+0x56>
		  		   GPIOC -> OSPEEDR &= ~(0b11<<(Copy_u8PinNo*2));
		  		   /* set the desired speed*/
		  		   GPIOC -> OSPEEDR |= (Copy_u8PinOutPutSpeed <<(Copy_u8PinNo*2));
		  		   break;
		   }
}
 8000720:	e047      	b.n	80007b2 <MGPIO_vSetPinOutPutSpeed+0xb6>
			   GPIOA -> OSPEEDR &= ~(0b11<<(Copy_u8PinNo*2));
 8000722:	4b27      	ldr	r3, [pc, #156]	; (80007c0 <MGPIO_vSetPinOutPutSpeed+0xc4>)
 8000724:	689b      	ldr	r3, [r3, #8]
 8000726:	79ba      	ldrb	r2, [r7, #6]
 8000728:	0052      	lsls	r2, r2, #1
 800072a:	2103      	movs	r1, #3
 800072c:	fa01 f202 	lsl.w	r2, r1, r2
 8000730:	43d2      	mvns	r2, r2
 8000732:	4611      	mov	r1, r2
 8000734:	4a22      	ldr	r2, [pc, #136]	; (80007c0 <MGPIO_vSetPinOutPutSpeed+0xc4>)
 8000736:	400b      	ands	r3, r1
 8000738:	6093      	str	r3, [r2, #8]
			   GPIOA -> OSPEEDR |= (Copy_u8PinOutPutSpeed <<(Copy_u8PinNo*2));
 800073a:	4b21      	ldr	r3, [pc, #132]	; (80007c0 <MGPIO_vSetPinOutPutSpeed+0xc4>)
 800073c:	689b      	ldr	r3, [r3, #8]
 800073e:	7979      	ldrb	r1, [r7, #5]
 8000740:	79ba      	ldrb	r2, [r7, #6]
 8000742:	0052      	lsls	r2, r2, #1
 8000744:	fa01 f202 	lsl.w	r2, r1, r2
 8000748:	4611      	mov	r1, r2
 800074a:	4a1d      	ldr	r2, [pc, #116]	; (80007c0 <MGPIO_vSetPinOutPutSpeed+0xc4>)
 800074c:	430b      	orrs	r3, r1
 800074e:	6093      	str	r3, [r2, #8]
			   break;
 8000750:	e02f      	b.n	80007b2 <MGPIO_vSetPinOutPutSpeed+0xb6>
		  		   GPIOB -> OSPEEDR &= ~(0b11<<(Copy_u8PinNo*2));
 8000752:	4b1c      	ldr	r3, [pc, #112]	; (80007c4 <MGPIO_vSetPinOutPutSpeed+0xc8>)
 8000754:	689b      	ldr	r3, [r3, #8]
 8000756:	79ba      	ldrb	r2, [r7, #6]
 8000758:	0052      	lsls	r2, r2, #1
 800075a:	2103      	movs	r1, #3
 800075c:	fa01 f202 	lsl.w	r2, r1, r2
 8000760:	43d2      	mvns	r2, r2
 8000762:	4611      	mov	r1, r2
 8000764:	4a17      	ldr	r2, [pc, #92]	; (80007c4 <MGPIO_vSetPinOutPutSpeed+0xc8>)
 8000766:	400b      	ands	r3, r1
 8000768:	6093      	str	r3, [r2, #8]
		  		   GPIOB -> OSPEEDR |= (Copy_u8PinOutPutSpeed <<(Copy_u8PinNo*2));
 800076a:	4b16      	ldr	r3, [pc, #88]	; (80007c4 <MGPIO_vSetPinOutPutSpeed+0xc8>)
 800076c:	689b      	ldr	r3, [r3, #8]
 800076e:	7979      	ldrb	r1, [r7, #5]
 8000770:	79ba      	ldrb	r2, [r7, #6]
 8000772:	0052      	lsls	r2, r2, #1
 8000774:	fa01 f202 	lsl.w	r2, r1, r2
 8000778:	4611      	mov	r1, r2
 800077a:	4a12      	ldr	r2, [pc, #72]	; (80007c4 <MGPIO_vSetPinOutPutSpeed+0xc8>)
 800077c:	430b      	orrs	r3, r1
 800077e:	6093      	str	r3, [r2, #8]
		  		   break;
 8000780:	e017      	b.n	80007b2 <MGPIO_vSetPinOutPutSpeed+0xb6>
		  		   GPIOC -> OSPEEDR &= ~(0b11<<(Copy_u8PinNo*2));
 8000782:	4b11      	ldr	r3, [pc, #68]	; (80007c8 <MGPIO_vSetPinOutPutSpeed+0xcc>)
 8000784:	689b      	ldr	r3, [r3, #8]
 8000786:	79ba      	ldrb	r2, [r7, #6]
 8000788:	0052      	lsls	r2, r2, #1
 800078a:	2103      	movs	r1, #3
 800078c:	fa01 f202 	lsl.w	r2, r1, r2
 8000790:	43d2      	mvns	r2, r2
 8000792:	4611      	mov	r1, r2
 8000794:	4a0c      	ldr	r2, [pc, #48]	; (80007c8 <MGPIO_vSetPinOutPutSpeed+0xcc>)
 8000796:	400b      	ands	r3, r1
 8000798:	6093      	str	r3, [r2, #8]
		  		   GPIOC -> OSPEEDR |= (Copy_u8PinOutPutSpeed <<(Copy_u8PinNo*2));
 800079a:	4b0b      	ldr	r3, [pc, #44]	; (80007c8 <MGPIO_vSetPinOutPutSpeed+0xcc>)
 800079c:	689b      	ldr	r3, [r3, #8]
 800079e:	7979      	ldrb	r1, [r7, #5]
 80007a0:	79ba      	ldrb	r2, [r7, #6]
 80007a2:	0052      	lsls	r2, r2, #1
 80007a4:	fa01 f202 	lsl.w	r2, r1, r2
 80007a8:	4611      	mov	r1, r2
 80007aa:	4a07      	ldr	r2, [pc, #28]	; (80007c8 <MGPIO_vSetPinOutPutSpeed+0xcc>)
 80007ac:	430b      	orrs	r3, r1
 80007ae:	6093      	str	r3, [r2, #8]
		  		   break;
 80007b0:	bf00      	nop
}
 80007b2:	bf00      	nop
 80007b4:	370c      	adds	r7, #12
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	40020000 	.word	0x40020000
 80007c4:	40020400 	.word	0x40020400
 80007c8:	40020800 	.word	0x40020800

080007cc <MGPIO_vSetPinInPutType>:

void MGPIO_vSetPinInPutType( u8 Copy_u8PortID, u8 Copy_u8PinNo , u8 Copy_u8PinInputType){
 80007cc:	b480      	push	{r7}
 80007ce:	b083      	sub	sp, #12
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	4603      	mov	r3, r0
 80007d4:	71fb      	strb	r3, [r7, #7]
 80007d6:	460b      	mov	r3, r1
 80007d8:	71bb      	strb	r3, [r7, #6]
 80007da:	4613      	mov	r3, r2
 80007dc:	717b      	strb	r3, [r7, #5]

	switch(Copy_u8PortID){
 80007de:	79fb      	ldrb	r3, [r7, #7]
 80007e0:	2b02      	cmp	r3, #2
 80007e2:	d036      	beq.n	8000852 <MGPIO_vSetPinInPutType+0x86>
 80007e4:	2b02      	cmp	r3, #2
 80007e6:	dc4c      	bgt.n	8000882 <MGPIO_vSetPinInPutType+0xb6>
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d002      	beq.n	80007f2 <MGPIO_vSetPinInPutType+0x26>
 80007ec:	2b01      	cmp	r3, #1
 80007ee:	d018      	beq.n	8000822 <MGPIO_vSetPinInPutType+0x56>
			  		   GPIOC -> PUPDR &= ~(0b11<<(Copy_u8PinNo*2));
			  		   /* set the desired pull */
			  		   GPIOC -> PUPDR |= (Copy_u8PinInputType <<(Copy_u8PinNo*2));
			  		   break;
			   }
}
 80007f0:	e047      	b.n	8000882 <MGPIO_vSetPinInPutType+0xb6>
				   GPIOA -> PUPDR &= ~(0b11<<(Copy_u8PinNo*2));
 80007f2:	4b27      	ldr	r3, [pc, #156]	; (8000890 <MGPIO_vSetPinInPutType+0xc4>)
 80007f4:	68db      	ldr	r3, [r3, #12]
 80007f6:	79ba      	ldrb	r2, [r7, #6]
 80007f8:	0052      	lsls	r2, r2, #1
 80007fa:	2103      	movs	r1, #3
 80007fc:	fa01 f202 	lsl.w	r2, r1, r2
 8000800:	43d2      	mvns	r2, r2
 8000802:	4611      	mov	r1, r2
 8000804:	4a22      	ldr	r2, [pc, #136]	; (8000890 <MGPIO_vSetPinInPutType+0xc4>)
 8000806:	400b      	ands	r3, r1
 8000808:	60d3      	str	r3, [r2, #12]
				   GPIOA -> PUPDR |= (Copy_u8PinInputType <<(Copy_u8PinNo*2));
 800080a:	4b21      	ldr	r3, [pc, #132]	; (8000890 <MGPIO_vSetPinInPutType+0xc4>)
 800080c:	68db      	ldr	r3, [r3, #12]
 800080e:	7979      	ldrb	r1, [r7, #5]
 8000810:	79ba      	ldrb	r2, [r7, #6]
 8000812:	0052      	lsls	r2, r2, #1
 8000814:	fa01 f202 	lsl.w	r2, r1, r2
 8000818:	4611      	mov	r1, r2
 800081a:	4a1d      	ldr	r2, [pc, #116]	; (8000890 <MGPIO_vSetPinInPutType+0xc4>)
 800081c:	430b      	orrs	r3, r1
 800081e:	60d3      	str	r3, [r2, #12]
				   break;
 8000820:	e02f      	b.n	8000882 <MGPIO_vSetPinInPutType+0xb6>
			  		   GPIOB -> PUPDR &= ~(0b11<<(Copy_u8PinNo*2));
 8000822:	4b1c      	ldr	r3, [pc, #112]	; (8000894 <MGPIO_vSetPinInPutType+0xc8>)
 8000824:	68db      	ldr	r3, [r3, #12]
 8000826:	79ba      	ldrb	r2, [r7, #6]
 8000828:	0052      	lsls	r2, r2, #1
 800082a:	2103      	movs	r1, #3
 800082c:	fa01 f202 	lsl.w	r2, r1, r2
 8000830:	43d2      	mvns	r2, r2
 8000832:	4611      	mov	r1, r2
 8000834:	4a17      	ldr	r2, [pc, #92]	; (8000894 <MGPIO_vSetPinInPutType+0xc8>)
 8000836:	400b      	ands	r3, r1
 8000838:	60d3      	str	r3, [r2, #12]
			  		   GPIOB -> PUPDR |= (Copy_u8PinInputType <<(Copy_u8PinNo*2));
 800083a:	4b16      	ldr	r3, [pc, #88]	; (8000894 <MGPIO_vSetPinInPutType+0xc8>)
 800083c:	68db      	ldr	r3, [r3, #12]
 800083e:	7979      	ldrb	r1, [r7, #5]
 8000840:	79ba      	ldrb	r2, [r7, #6]
 8000842:	0052      	lsls	r2, r2, #1
 8000844:	fa01 f202 	lsl.w	r2, r1, r2
 8000848:	4611      	mov	r1, r2
 800084a:	4a12      	ldr	r2, [pc, #72]	; (8000894 <MGPIO_vSetPinInPutType+0xc8>)
 800084c:	430b      	orrs	r3, r1
 800084e:	60d3      	str	r3, [r2, #12]
			  		   break;
 8000850:	e017      	b.n	8000882 <MGPIO_vSetPinInPutType+0xb6>
			  		   GPIOC -> PUPDR &= ~(0b11<<(Copy_u8PinNo*2));
 8000852:	4b11      	ldr	r3, [pc, #68]	; (8000898 <MGPIO_vSetPinInPutType+0xcc>)
 8000854:	68db      	ldr	r3, [r3, #12]
 8000856:	79ba      	ldrb	r2, [r7, #6]
 8000858:	0052      	lsls	r2, r2, #1
 800085a:	2103      	movs	r1, #3
 800085c:	fa01 f202 	lsl.w	r2, r1, r2
 8000860:	43d2      	mvns	r2, r2
 8000862:	4611      	mov	r1, r2
 8000864:	4a0c      	ldr	r2, [pc, #48]	; (8000898 <MGPIO_vSetPinInPutType+0xcc>)
 8000866:	400b      	ands	r3, r1
 8000868:	60d3      	str	r3, [r2, #12]
			  		   GPIOC -> PUPDR |= (Copy_u8PinInputType <<(Copy_u8PinNo*2));
 800086a:	4b0b      	ldr	r3, [pc, #44]	; (8000898 <MGPIO_vSetPinInPutType+0xcc>)
 800086c:	68db      	ldr	r3, [r3, #12]
 800086e:	7979      	ldrb	r1, [r7, #5]
 8000870:	79ba      	ldrb	r2, [r7, #6]
 8000872:	0052      	lsls	r2, r2, #1
 8000874:	fa01 f202 	lsl.w	r2, r1, r2
 8000878:	4611      	mov	r1, r2
 800087a:	4a07      	ldr	r2, [pc, #28]	; (8000898 <MGPIO_vSetPinInPutType+0xcc>)
 800087c:	430b      	orrs	r3, r1
 800087e:	60d3      	str	r3, [r2, #12]
			  		   break;
 8000880:	bf00      	nop
}
 8000882:	bf00      	nop
 8000884:	370c      	adds	r7, #12
 8000886:	46bd      	mov	sp, r7
 8000888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088c:	4770      	bx	lr
 800088e:	bf00      	nop
 8000890:	40020000 	.word	0x40020000
 8000894:	40020400 	.word	0x40020400
 8000898:	40020800 	.word	0x40020800

0800089c <MGPIO_vSetPinValue>:
					break;
		}
		return Local_u8PinVal;
}

void MGPIO_vSetPinValue(u8 Copy_u8PortID, u8 Copy_u8PinNo ,u8 Copy_u8PinValue){
 800089c:	b480      	push	{r7}
 800089e:	b083      	sub	sp, #12
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	4603      	mov	r3, r0
 80008a4:	71fb      	strb	r3, [r7, #7]
 80008a6:	460b      	mov	r3, r1
 80008a8:	71bb      	strb	r3, [r7, #6]
 80008aa:	4613      	mov	r3, r2
 80008ac:	717b      	strb	r3, [r7, #5]

	switch(Copy_u8PortID){
 80008ae:	79fb      	ldrb	r3, [r7, #7]
 80008b0:	2b02      	cmp	r3, #2
 80008b2:	d03a      	beq.n	800092a <MGPIO_vSetPinValue+0x8e>
 80008b4:	2b02      	cmp	r3, #2
 80008b6:	dc52      	bgt.n	800095e <MGPIO_vSetPinValue+0xc2>
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d002      	beq.n	80008c2 <MGPIO_vSetPinValue+0x26>
 80008bc:	2b01      	cmp	r3, #1
 80008be:	d01a      	beq.n	80008f6 <MGPIO_vSetPinValue+0x5a>
				else
					CLR_BIT(GPIOC -> ODR , Copy_u8PinNo);
				break;

		}
}
 80008c0:	e04d      	b.n	800095e <MGPIO_vSetPinValue+0xc2>
			if(Copy_u8PinValue == HIGH)
 80008c2:	797b      	ldrb	r3, [r7, #5]
 80008c4:	2b01      	cmp	r3, #1
 80008c6:	d10a      	bne.n	80008de <MGPIO_vSetPinValue+0x42>
				SET_BIT(GPIOA -> ODR , Copy_u8PinNo);
 80008c8:	4b28      	ldr	r3, [pc, #160]	; (800096c <MGPIO_vSetPinValue+0xd0>)
 80008ca:	695b      	ldr	r3, [r3, #20]
 80008cc:	79ba      	ldrb	r2, [r7, #6]
 80008ce:	2101      	movs	r1, #1
 80008d0:	fa01 f202 	lsl.w	r2, r1, r2
 80008d4:	4611      	mov	r1, r2
 80008d6:	4a25      	ldr	r2, [pc, #148]	; (800096c <MGPIO_vSetPinValue+0xd0>)
 80008d8:	430b      	orrs	r3, r1
 80008da:	6153      	str	r3, [r2, #20]
			break;
 80008dc:	e03f      	b.n	800095e <MGPIO_vSetPinValue+0xc2>
				CLR_BIT(GPIOA -> ODR , Copy_u8PinNo);
 80008de:	4b23      	ldr	r3, [pc, #140]	; (800096c <MGPIO_vSetPinValue+0xd0>)
 80008e0:	695b      	ldr	r3, [r3, #20]
 80008e2:	79ba      	ldrb	r2, [r7, #6]
 80008e4:	2101      	movs	r1, #1
 80008e6:	fa01 f202 	lsl.w	r2, r1, r2
 80008ea:	43d2      	mvns	r2, r2
 80008ec:	4611      	mov	r1, r2
 80008ee:	4a1f      	ldr	r2, [pc, #124]	; (800096c <MGPIO_vSetPinValue+0xd0>)
 80008f0:	400b      	ands	r3, r1
 80008f2:	6153      	str	r3, [r2, #20]
			break;
 80008f4:	e033      	b.n	800095e <MGPIO_vSetPinValue+0xc2>
				if(Copy_u8PinValue == HIGH)
 80008f6:	797b      	ldrb	r3, [r7, #5]
 80008f8:	2b01      	cmp	r3, #1
 80008fa:	d10a      	bne.n	8000912 <MGPIO_vSetPinValue+0x76>
					SET_BIT(GPIOB -> ODR , Copy_u8PinNo);
 80008fc:	4b1c      	ldr	r3, [pc, #112]	; (8000970 <MGPIO_vSetPinValue+0xd4>)
 80008fe:	695b      	ldr	r3, [r3, #20]
 8000900:	79ba      	ldrb	r2, [r7, #6]
 8000902:	2101      	movs	r1, #1
 8000904:	fa01 f202 	lsl.w	r2, r1, r2
 8000908:	4611      	mov	r1, r2
 800090a:	4a19      	ldr	r2, [pc, #100]	; (8000970 <MGPIO_vSetPinValue+0xd4>)
 800090c:	430b      	orrs	r3, r1
 800090e:	6153      	str	r3, [r2, #20]
				break;
 8000910:	e025      	b.n	800095e <MGPIO_vSetPinValue+0xc2>
					CLR_BIT(GPIOB -> ODR , Copy_u8PinNo);
 8000912:	4b17      	ldr	r3, [pc, #92]	; (8000970 <MGPIO_vSetPinValue+0xd4>)
 8000914:	695b      	ldr	r3, [r3, #20]
 8000916:	79ba      	ldrb	r2, [r7, #6]
 8000918:	2101      	movs	r1, #1
 800091a:	fa01 f202 	lsl.w	r2, r1, r2
 800091e:	43d2      	mvns	r2, r2
 8000920:	4611      	mov	r1, r2
 8000922:	4a13      	ldr	r2, [pc, #76]	; (8000970 <MGPIO_vSetPinValue+0xd4>)
 8000924:	400b      	ands	r3, r1
 8000926:	6153      	str	r3, [r2, #20]
				break;
 8000928:	e019      	b.n	800095e <MGPIO_vSetPinValue+0xc2>
				if(Copy_u8PinValue == HIGH)
 800092a:	797b      	ldrb	r3, [r7, #5]
 800092c:	2b01      	cmp	r3, #1
 800092e:	d10a      	bne.n	8000946 <MGPIO_vSetPinValue+0xaa>
					SET_BIT(GPIOC -> ODR , Copy_u8PinNo);
 8000930:	4b10      	ldr	r3, [pc, #64]	; (8000974 <MGPIO_vSetPinValue+0xd8>)
 8000932:	695b      	ldr	r3, [r3, #20]
 8000934:	79ba      	ldrb	r2, [r7, #6]
 8000936:	2101      	movs	r1, #1
 8000938:	fa01 f202 	lsl.w	r2, r1, r2
 800093c:	4611      	mov	r1, r2
 800093e:	4a0d      	ldr	r2, [pc, #52]	; (8000974 <MGPIO_vSetPinValue+0xd8>)
 8000940:	430b      	orrs	r3, r1
 8000942:	6153      	str	r3, [r2, #20]
				break;
 8000944:	e00a      	b.n	800095c <MGPIO_vSetPinValue+0xc0>
					CLR_BIT(GPIOC -> ODR , Copy_u8PinNo);
 8000946:	4b0b      	ldr	r3, [pc, #44]	; (8000974 <MGPIO_vSetPinValue+0xd8>)
 8000948:	695b      	ldr	r3, [r3, #20]
 800094a:	79ba      	ldrb	r2, [r7, #6]
 800094c:	2101      	movs	r1, #1
 800094e:	fa01 f202 	lsl.w	r2, r1, r2
 8000952:	43d2      	mvns	r2, r2
 8000954:	4611      	mov	r1, r2
 8000956:	4a07      	ldr	r2, [pc, #28]	; (8000974 <MGPIO_vSetPinValue+0xd8>)
 8000958:	400b      	ands	r3, r1
 800095a:	6153      	str	r3, [r2, #20]
				break;
 800095c:	bf00      	nop
}
 800095e:	bf00      	nop
 8000960:	370c      	adds	r7, #12
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	40020000 	.word	0x40020000
 8000970:	40020400 	.word	0x40020400
 8000974:	40020800 	.word	0x40020800

08000978 <MGPIO_vSetAlternativeFunction>:
					break;

			}
}

void MGPIO_vSetAlternativeFunction(u8 Copy_u8PortID, u8 Copy_u8PinNo ,u8 Copy_u8FunctionName){
 8000978:	b480      	push	{r7}
 800097a:	b083      	sub	sp, #12
 800097c:	af00      	add	r7, sp, #0
 800097e:	4603      	mov	r3, r0
 8000980:	71fb      	strb	r3, [r7, #7]
 8000982:	460b      	mov	r3, r1
 8000984:	71bb      	strb	r3, [r7, #6]
 8000986:	4613      	mov	r3, r2
 8000988:	717b      	strb	r3, [r7, #5]


	switch(Copy_u8PortID){
 800098a:	79fb      	ldrb	r3, [r7, #7]
 800098c:	2b02      	cmp	r3, #2
 800098e:	d073      	beq.n	8000a78 <MGPIO_vSetAlternativeFunction+0x100>
 8000990:	2b02      	cmp	r3, #2
 8000992:	f300 80a7 	bgt.w	8000ae4 <MGPIO_vSetAlternativeFunction+0x16c>
 8000996:	2b00      	cmp	r3, #0
 8000998:	d002      	beq.n	80009a0 <MGPIO_vSetAlternativeFunction+0x28>
 800099a:	2b01      	cmp	r3, #1
 800099c:	d036      	beq.n	8000a0c <MGPIO_vSetAlternativeFunction+0x94>

	}



}
 800099e:	e0a1      	b.n	8000ae4 <MGPIO_vSetAlternativeFunction+0x16c>
		if(Copy_u8PinNo <=7 ){
 80009a0:	79bb      	ldrb	r3, [r7, #6]
 80009a2:	2b07      	cmp	r3, #7
 80009a4:	d817      	bhi.n	80009d6 <MGPIO_vSetAlternativeFunction+0x5e>
			GPIOA -> AFRL &= ~(0b1111 << (Copy_u8PinNo*4) );
 80009a6:	4b52      	ldr	r3, [pc, #328]	; (8000af0 <MGPIO_vSetAlternativeFunction+0x178>)
 80009a8:	6a1b      	ldr	r3, [r3, #32]
 80009aa:	79ba      	ldrb	r2, [r7, #6]
 80009ac:	0092      	lsls	r2, r2, #2
 80009ae:	210f      	movs	r1, #15
 80009b0:	fa01 f202 	lsl.w	r2, r1, r2
 80009b4:	43d2      	mvns	r2, r2
 80009b6:	4611      	mov	r1, r2
 80009b8:	4a4d      	ldr	r2, [pc, #308]	; (8000af0 <MGPIO_vSetAlternativeFunction+0x178>)
 80009ba:	400b      	ands	r3, r1
 80009bc:	6213      	str	r3, [r2, #32]
			GPIOA -> AFRL |= (Copy_u8FunctionName <<(Copy_u8PinNo*4));
 80009be:	4b4c      	ldr	r3, [pc, #304]	; (8000af0 <MGPIO_vSetAlternativeFunction+0x178>)
 80009c0:	6a1b      	ldr	r3, [r3, #32]
 80009c2:	7979      	ldrb	r1, [r7, #5]
 80009c4:	79ba      	ldrb	r2, [r7, #6]
 80009c6:	0092      	lsls	r2, r2, #2
 80009c8:	fa01 f202 	lsl.w	r2, r1, r2
 80009cc:	4611      	mov	r1, r2
 80009ce:	4a48      	ldr	r2, [pc, #288]	; (8000af0 <MGPIO_vSetAlternativeFunction+0x178>)
 80009d0:	430b      	orrs	r3, r1
 80009d2:	6213      	str	r3, [r2, #32]
		break;
 80009d4:	e086      	b.n	8000ae4 <MGPIO_vSetAlternativeFunction+0x16c>
			Copy_u8PinNo-=8;
 80009d6:	79bb      	ldrb	r3, [r7, #6]
 80009d8:	3b08      	subs	r3, #8
 80009da:	71bb      	strb	r3, [r7, #6]
			GPIOA -> AFRH &= ~(0b1111 << (Copy_u8PinNo*4) );
 80009dc:	4b44      	ldr	r3, [pc, #272]	; (8000af0 <MGPIO_vSetAlternativeFunction+0x178>)
 80009de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009e0:	79ba      	ldrb	r2, [r7, #6]
 80009e2:	0092      	lsls	r2, r2, #2
 80009e4:	210f      	movs	r1, #15
 80009e6:	fa01 f202 	lsl.w	r2, r1, r2
 80009ea:	43d2      	mvns	r2, r2
 80009ec:	4611      	mov	r1, r2
 80009ee:	4a40      	ldr	r2, [pc, #256]	; (8000af0 <MGPIO_vSetAlternativeFunction+0x178>)
 80009f0:	400b      	ands	r3, r1
 80009f2:	6253      	str	r3, [r2, #36]	; 0x24
			GPIOA -> AFRH |= (Copy_u8FunctionName <<(Copy_u8PinNo*4));
 80009f4:	4b3e      	ldr	r3, [pc, #248]	; (8000af0 <MGPIO_vSetAlternativeFunction+0x178>)
 80009f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009f8:	7979      	ldrb	r1, [r7, #5]
 80009fa:	79ba      	ldrb	r2, [r7, #6]
 80009fc:	0092      	lsls	r2, r2, #2
 80009fe:	fa01 f202 	lsl.w	r2, r1, r2
 8000a02:	4611      	mov	r1, r2
 8000a04:	4a3a      	ldr	r2, [pc, #232]	; (8000af0 <MGPIO_vSetAlternativeFunction+0x178>)
 8000a06:	430b      	orrs	r3, r1
 8000a08:	6253      	str	r3, [r2, #36]	; 0x24
		break;
 8000a0a:	e06b      	b.n	8000ae4 <MGPIO_vSetAlternativeFunction+0x16c>
			if(Copy_u8PinNo <=7 ){
 8000a0c:	79bb      	ldrb	r3, [r7, #6]
 8000a0e:	2b07      	cmp	r3, #7
 8000a10:	d817      	bhi.n	8000a42 <MGPIO_vSetAlternativeFunction+0xca>
				GPIOB -> AFRL &= ~(0b1111 << (Copy_u8PinNo*4) );
 8000a12:	4b38      	ldr	r3, [pc, #224]	; (8000af4 <MGPIO_vSetAlternativeFunction+0x17c>)
 8000a14:	6a1b      	ldr	r3, [r3, #32]
 8000a16:	79ba      	ldrb	r2, [r7, #6]
 8000a18:	0092      	lsls	r2, r2, #2
 8000a1a:	210f      	movs	r1, #15
 8000a1c:	fa01 f202 	lsl.w	r2, r1, r2
 8000a20:	43d2      	mvns	r2, r2
 8000a22:	4611      	mov	r1, r2
 8000a24:	4a33      	ldr	r2, [pc, #204]	; (8000af4 <MGPIO_vSetAlternativeFunction+0x17c>)
 8000a26:	400b      	ands	r3, r1
 8000a28:	6213      	str	r3, [r2, #32]
				GPIOB -> AFRL |= (Copy_u8FunctionName <<(Copy_u8PinNo*4));
 8000a2a:	4b32      	ldr	r3, [pc, #200]	; (8000af4 <MGPIO_vSetAlternativeFunction+0x17c>)
 8000a2c:	6a1b      	ldr	r3, [r3, #32]
 8000a2e:	7979      	ldrb	r1, [r7, #5]
 8000a30:	79ba      	ldrb	r2, [r7, #6]
 8000a32:	0092      	lsls	r2, r2, #2
 8000a34:	fa01 f202 	lsl.w	r2, r1, r2
 8000a38:	4611      	mov	r1, r2
 8000a3a:	4a2e      	ldr	r2, [pc, #184]	; (8000af4 <MGPIO_vSetAlternativeFunction+0x17c>)
 8000a3c:	430b      	orrs	r3, r1
 8000a3e:	6213      	str	r3, [r2, #32]
			break;
 8000a40:	e050      	b.n	8000ae4 <MGPIO_vSetAlternativeFunction+0x16c>
				Copy_u8PinNo-=8;
 8000a42:	79bb      	ldrb	r3, [r7, #6]
 8000a44:	3b08      	subs	r3, #8
 8000a46:	71bb      	strb	r3, [r7, #6]
				GPIOB -> AFRH &= ~(0b1111 << (Copy_u8PinNo*4) );
 8000a48:	4b2a      	ldr	r3, [pc, #168]	; (8000af4 <MGPIO_vSetAlternativeFunction+0x17c>)
 8000a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a4c:	79ba      	ldrb	r2, [r7, #6]
 8000a4e:	0092      	lsls	r2, r2, #2
 8000a50:	210f      	movs	r1, #15
 8000a52:	fa01 f202 	lsl.w	r2, r1, r2
 8000a56:	43d2      	mvns	r2, r2
 8000a58:	4611      	mov	r1, r2
 8000a5a:	4a26      	ldr	r2, [pc, #152]	; (8000af4 <MGPIO_vSetAlternativeFunction+0x17c>)
 8000a5c:	400b      	ands	r3, r1
 8000a5e:	6253      	str	r3, [r2, #36]	; 0x24
				GPIOB -> AFRH |= (Copy_u8FunctionName <<(Copy_u8PinNo*4));
 8000a60:	4b24      	ldr	r3, [pc, #144]	; (8000af4 <MGPIO_vSetAlternativeFunction+0x17c>)
 8000a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a64:	7979      	ldrb	r1, [r7, #5]
 8000a66:	79ba      	ldrb	r2, [r7, #6]
 8000a68:	0092      	lsls	r2, r2, #2
 8000a6a:	fa01 f202 	lsl.w	r2, r1, r2
 8000a6e:	4611      	mov	r1, r2
 8000a70:	4a20      	ldr	r2, [pc, #128]	; (8000af4 <MGPIO_vSetAlternativeFunction+0x17c>)
 8000a72:	430b      	orrs	r3, r1
 8000a74:	6253      	str	r3, [r2, #36]	; 0x24
			break;
 8000a76:	e035      	b.n	8000ae4 <MGPIO_vSetAlternativeFunction+0x16c>
			if(Copy_u8PinNo <=7 ){
 8000a78:	79bb      	ldrb	r3, [r7, #6]
 8000a7a:	2b07      	cmp	r3, #7
 8000a7c:	d817      	bhi.n	8000aae <MGPIO_vSetAlternativeFunction+0x136>
				GPIOC -> AFRL &= ~(0b1111 << (Copy_u8PinNo*4) );
 8000a7e:	4b1e      	ldr	r3, [pc, #120]	; (8000af8 <MGPIO_vSetAlternativeFunction+0x180>)
 8000a80:	6a1b      	ldr	r3, [r3, #32]
 8000a82:	79ba      	ldrb	r2, [r7, #6]
 8000a84:	0092      	lsls	r2, r2, #2
 8000a86:	210f      	movs	r1, #15
 8000a88:	fa01 f202 	lsl.w	r2, r1, r2
 8000a8c:	43d2      	mvns	r2, r2
 8000a8e:	4611      	mov	r1, r2
 8000a90:	4a19      	ldr	r2, [pc, #100]	; (8000af8 <MGPIO_vSetAlternativeFunction+0x180>)
 8000a92:	400b      	ands	r3, r1
 8000a94:	6213      	str	r3, [r2, #32]
				GPIOC -> AFRL |= (Copy_u8FunctionName <<(Copy_u8PinNo*4));
 8000a96:	4b18      	ldr	r3, [pc, #96]	; (8000af8 <MGPIO_vSetAlternativeFunction+0x180>)
 8000a98:	6a1b      	ldr	r3, [r3, #32]
 8000a9a:	7979      	ldrb	r1, [r7, #5]
 8000a9c:	79ba      	ldrb	r2, [r7, #6]
 8000a9e:	0092      	lsls	r2, r2, #2
 8000aa0:	fa01 f202 	lsl.w	r2, r1, r2
 8000aa4:	4611      	mov	r1, r2
 8000aa6:	4a14      	ldr	r2, [pc, #80]	; (8000af8 <MGPIO_vSetAlternativeFunction+0x180>)
 8000aa8:	430b      	orrs	r3, r1
 8000aaa:	6213      	str	r3, [r2, #32]
			break;
 8000aac:	e019      	b.n	8000ae2 <MGPIO_vSetAlternativeFunction+0x16a>
				Copy_u8PinNo-=8;
 8000aae:	79bb      	ldrb	r3, [r7, #6]
 8000ab0:	3b08      	subs	r3, #8
 8000ab2:	71bb      	strb	r3, [r7, #6]
				GPIOC -> AFRH &= ~(0b1111 << (Copy_u8PinNo*4) );
 8000ab4:	4b10      	ldr	r3, [pc, #64]	; (8000af8 <MGPIO_vSetAlternativeFunction+0x180>)
 8000ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ab8:	79ba      	ldrb	r2, [r7, #6]
 8000aba:	0092      	lsls	r2, r2, #2
 8000abc:	210f      	movs	r1, #15
 8000abe:	fa01 f202 	lsl.w	r2, r1, r2
 8000ac2:	43d2      	mvns	r2, r2
 8000ac4:	4611      	mov	r1, r2
 8000ac6:	4a0c      	ldr	r2, [pc, #48]	; (8000af8 <MGPIO_vSetAlternativeFunction+0x180>)
 8000ac8:	400b      	ands	r3, r1
 8000aca:	6253      	str	r3, [r2, #36]	; 0x24
				GPIOC -> AFRH |= (Copy_u8FunctionName <<(Copy_u8PinNo*4));
 8000acc:	4b0a      	ldr	r3, [pc, #40]	; (8000af8 <MGPIO_vSetAlternativeFunction+0x180>)
 8000ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ad0:	7979      	ldrb	r1, [r7, #5]
 8000ad2:	79ba      	ldrb	r2, [r7, #6]
 8000ad4:	0092      	lsls	r2, r2, #2
 8000ad6:	fa01 f202 	lsl.w	r2, r1, r2
 8000ada:	4611      	mov	r1, r2
 8000adc:	4a06      	ldr	r2, [pc, #24]	; (8000af8 <MGPIO_vSetAlternativeFunction+0x180>)
 8000ade:	430b      	orrs	r3, r1
 8000ae0:	6253      	str	r3, [r2, #36]	; 0x24
			break;
 8000ae2:	bf00      	nop
}
 8000ae4:	bf00      	nop
 8000ae6:	370c      	adds	r7, #12
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr
 8000af0:	40020000 	.word	0x40020000
 8000af4:	40020400 	.word	0x40020400
 8000af8:	40020800 	.word	0x40020800

08000afc <MI2C_vMasterInit>:
The peripheral input clock frequency must be at least:
 2 MHz in Sm mode
 4 MHz in Fm mode
*/

void MI2C_vMasterInit(I2CNo_t Copy_I2CNumber){
 8000afc:	b480      	push	{r7}
 8000afe:	b085      	sub	sp, #20
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	4603      	mov	r3, r0
 8000b04:	71fb      	strb	r3, [r7, #7]

	volatile I2C_Mem_Map_t* I2Cx = NULL_PTR;
 8000b06:	2300      	movs	r3, #0
 8000b08:	60fb      	str	r3, [r7, #12]
	switch(Copy_I2CNumber){
 8000b0a:	79fb      	ldrb	r3, [r7, #7]
 8000b0c:	2b02      	cmp	r3, #2
 8000b0e:	d00c      	beq.n	8000b2a <MI2C_vMasterInit+0x2e>
 8000b10:	2b02      	cmp	r3, #2
 8000b12:	dc0d      	bgt.n	8000b30 <MI2C_vMasterInit+0x34>
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d002      	beq.n	8000b1e <MI2C_vMasterInit+0x22>
 8000b18:	2b01      	cmp	r3, #1
 8000b1a:	d003      	beq.n	8000b24 <MI2C_vMasterInit+0x28>
 8000b1c:	e008      	b.n	8000b30 <MI2C_vMasterInit+0x34>
	case I2C1: I2Cx=I2C1_REG; break;
 8000b1e:	4b1e      	ldr	r3, [pc, #120]	; (8000b98 <MI2C_vMasterInit+0x9c>)
 8000b20:	60fb      	str	r3, [r7, #12]
 8000b22:	e005      	b.n	8000b30 <MI2C_vMasterInit+0x34>
	case I2C2: I2Cx=I2C2_REG; break;
 8000b24:	4b1d      	ldr	r3, [pc, #116]	; (8000b9c <MI2C_vMasterInit+0xa0>)
 8000b26:	60fb      	str	r3, [r7, #12]
 8000b28:	e002      	b.n	8000b30 <MI2C_vMasterInit+0x34>
	case I2C3: I2Cx=I2C3_REG; break;
 8000b2a:	4b1d      	ldr	r3, [pc, #116]	; (8000ba0 <MI2C_vMasterInit+0xa4>)
 8000b2c:	60fb      	str	r3, [r7, #12]
 8000b2e:	bf00      	nop

	}

	/* disable peripheral for resting all regs */
	CLR_BIT(I2Cx->CR1,CR1_PE);
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	f023 0201 	bic.w	r2, r3, #1
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	601a      	str	r2, [r3, #0]
	/* reset the peripheral */
	SET_BIT(I2Cx->CR1,CR1_SWRST);
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	601a      	str	r2, [r3, #0]
	CLR_BIT(I2Cx->CR1,CR1_SWRST);
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	601a      	str	r2, [r3, #0]

	/* PLCK */
	I2Cx->CR2 |= I2C_PCLK ;
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	685b      	ldr	r3, [r3, #4]
 8000b58:	f043 0210 	orr.w	r2, r3, #16
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	605a      	str	r2, [r3, #4]

	/* configure clock control register */
	/*For instance: in Sm mode, to generate a 100 kHz SCL frequency:
	If FREQR = 08, TPCLK1 = 125 ns so CCR must be programmed with 0x28
	(0x28 <=> 40d x 125 ns = 5000 ns*/
	I2Cx->CCR |= 0x50 ;
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	69db      	ldr	r3, [r3, #28]
 8000b64:	f043 0250 	orr.w	r2, r3, #80	; 0x50
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	61da      	str	r2, [r3, #28]
	/* select standard mode */
	CLR_BIT(I2Cx->CCR,CCR_FS);
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	69db      	ldr	r3, [r3, #28]
 8000b70:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	61da      	str	r2, [r3, #28]
	/* configure rise time register */
	/*For instance: in Sm mode, the maximum allowed SCL rise time is 1000 ns.
	If, in the I2C_CR2 register, the value of FREQ[5:0] bits is equal to 0x08 and TPCLK1 = 125 ns
	therefore the TRISE[5:0] bits must be programmed with 09h.
	(1000 ns / 125 ns = 8 + 1)*/
	I2Cx->TRISE = 17 ;
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	2211      	movs	r2, #17
 8000b7c:	621a      	str	r2, [r3, #32]

	/* Master own address */


	/* Peripheral Enable */
	SET_BIT(I2Cx->CR1,CR1_PE);
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	f043 0201 	orr.w	r2, r3, #1
 8000b86:	68fb      	ldr	r3, [r7, #12]
 8000b88:	601a      	str	r2, [r3, #0]



}
 8000b8a:	bf00      	nop
 8000b8c:	3714      	adds	r7, #20
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop
 8000b98:	40005400 	.word	0x40005400
 8000b9c:	40005800 	.word	0x40005800
 8000ba0:	40005c00 	.word	0x40005c00

08000ba4 <MI2C_vMasterTx>:
I2C_ERRORSTATS_t MI2C_vMasterTx(I2CNo_t Copy_I2CNumber , u8 Copy_u8SlaveAddress , u8* Copy_u8Data , u8 Copy_u8DataLen,I2C_STOPSTAT_t StopStatus){
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	603a      	str	r2, [r7, #0]
 8000bac:	461a      	mov	r2, r3
 8000bae:	4603      	mov	r3, r0
 8000bb0:	71fb      	strb	r3, [r7, #7]
 8000bb2:	460b      	mov	r3, r1
 8000bb4:	71bb      	strb	r3, [r7, #6]
 8000bb6:	4613      	mov	r3, r2
 8000bb8:	717b      	strb	r3, [r7, #5]

	volatile I2C_Mem_Map_t* I2Cx = NULL_PTR;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	60fb      	str	r3, [r7, #12]
		switch(Copy_I2CNumber){
 8000bbe:	79fb      	ldrb	r3, [r7, #7]
 8000bc0:	2b02      	cmp	r3, #2
 8000bc2:	d00c      	beq.n	8000bde <MI2C_vMasterTx+0x3a>
 8000bc4:	2b02      	cmp	r3, #2
 8000bc6:	dc0d      	bgt.n	8000be4 <MI2C_vMasterTx+0x40>
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d002      	beq.n	8000bd2 <MI2C_vMasterTx+0x2e>
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d003      	beq.n	8000bd8 <MI2C_vMasterTx+0x34>
 8000bd0:	e008      	b.n	8000be4 <MI2C_vMasterTx+0x40>
		case I2C1: I2Cx=I2C1_REG; break;
 8000bd2:	4b1e      	ldr	r3, [pc, #120]	; (8000c4c <MI2C_vMasterTx+0xa8>)
 8000bd4:	60fb      	str	r3, [r7, #12]
 8000bd6:	e005      	b.n	8000be4 <MI2C_vMasterTx+0x40>
		case I2C2: I2Cx=I2C2_REG; break;
 8000bd8:	4b1d      	ldr	r3, [pc, #116]	; (8000c50 <MI2C_vMasterTx+0xac>)
 8000bda:	60fb      	str	r3, [r7, #12]
 8000bdc:	e002      	b.n	8000be4 <MI2C_vMasterTx+0x40>
		case I2C3: I2Cx=I2C3_REG; break;
 8000bde:	4b1d      	ldr	r3, [pc, #116]	; (8000c54 <MI2C_vMasterTx+0xb0>)
 8000be0:	60fb      	str	r3, [r7, #12]
 8000be2:	bf00      	nop
		}
	/* generate start */
	MI2C_vGenerateStart(I2Cx);
 8000be4:	68f8      	ldr	r0, [r7, #12]
 8000be6:	f000 f910 	bl	8000e0a <MI2C_vGenerateStart>

	/* clear start flag */
	MI2C_vClearStart(I2Cx);
 8000bea:	68f8      	ldr	r0, [r7, #12]
 8000bec:	f000 f92b 	bl	8000e46 <MI2C_vClearStart>
	/* send slave address with write */
	//Copy_u8SlaveAddress = Copy_u8SlaveAddress<<1 ;
	//Copy_u8SlaveAddress &= ~(1);
	//I2Cx->DR= Copy_u8SlaveAddress  ;

	MI2C_vSendSlaveADDR(I2Cx, Copy_u8SlaveAddress, WithWrite);
 8000bf0:	79bb      	ldrb	r3, [r7, #6]
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	68f8      	ldr	r0, [r7, #12]
 8000bf8:	f000 f8cc 	bl	8000d94 <MI2C_vSendSlaveADDR>
	if(GET_BIT(I2Cx->SR1,SR1_AF)){
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	695b      	ldr	r3, [r3, #20]
 8000c00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <MI2C_vMasterTx+0x68>
		return ADDRFAIL;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	e01b      	b.n	8000c44 <MI2C_vMasterTx+0xa0>
	}



	/* clear ADDR flag */
	MI2C_vClearADDR(I2Cx);
 8000c0c:	68f8      	ldr	r0, [r7, #12]
 8000c0e:	f000 f927 	bl	8000e60 <MI2C_vClearADDR>
	u8 Count=0;
 8000c12:	2300      	movs	r3, #0
 8000c14:	72fb      	strb	r3, [r7, #11]
	while(Count<Copy_u8DataLen){
 8000c16:	e00a      	b.n	8000c2e <MI2C_vMasterTx+0x8a>

	/* write data in DR */
	MI2C_vSendDataByte(I2Cx, Copy_u8Data[Count]);
 8000c18:	7afb      	ldrb	r3, [r7, #11]
 8000c1a:	683a      	ldr	r2, [r7, #0]
 8000c1c:	4413      	add	r3, r2
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	4619      	mov	r1, r3
 8000c22:	68f8      	ldr	r0, [r7, #12]
 8000c24:	f000 f8db 	bl	8000dde <MI2C_vSendDataByte>
	/* check  byte transfer successfully */
	// TODO : check if this works properly
	//while( !GET_BIT(I2Cx->SR1,SR1_BTF) );


	Count++;
 8000c28:	7afb      	ldrb	r3, [r7, #11]
 8000c2a:	3301      	adds	r3, #1
 8000c2c:	72fb      	strb	r3, [r7, #11]
	while(Count<Copy_u8DataLen){
 8000c2e:	7afa      	ldrb	r2, [r7, #11]
 8000c30:	797b      	ldrb	r3, [r7, #5]
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d3f0      	bcc.n	8000c18 <MI2C_vMasterTx+0x74>

	}

	if(StopStatus == WithStop)
 8000c36:	7e3b      	ldrb	r3, [r7, #24]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d102      	bne.n	8000c42 <MI2C_vMasterTx+0x9e>
	/* generate stop condition */
	MI2C_vGenerateStop(I2Cx);
 8000c3c:	68f8      	ldr	r0, [r7, #12]
 8000c3e:	f000 f926 	bl	8000e8e <MI2C_vGenerateStop>
	return NoError;
 8000c42:	2301      	movs	r3, #1

}
 8000c44:	4618      	mov	r0, r3
 8000c46:	3710      	adds	r7, #16
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	40005400 	.word	0x40005400
 8000c50:	40005800 	.word	0x40005800
 8000c54:	40005c00 	.word	0x40005c00

08000c58 <MI2C_vSlaveInit>:
	return 0 ;


}

void MI2C_vSlaveInit(I2CNo_t Copy_I2CNumber , u8 Copy_u8SlaveOwnAddress){
 8000c58:	b480      	push	{r7}
 8000c5a:	b085      	sub	sp, #20
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	460a      	mov	r2, r1
 8000c62:	71fb      	strb	r3, [r7, #7]
 8000c64:	4613      	mov	r3, r2
 8000c66:	71bb      	strb	r3, [r7, #6]

	volatile I2C_Mem_Map_t* I2Cx = NULL_PTR;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	60fb      	str	r3, [r7, #12]
		switch(Copy_I2CNumber){
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
 8000c6e:	2b02      	cmp	r3, #2
 8000c70:	d00c      	beq.n	8000c8c <MI2C_vSlaveInit+0x34>
 8000c72:	2b02      	cmp	r3, #2
 8000c74:	dc0d      	bgt.n	8000c92 <MI2C_vSlaveInit+0x3a>
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d002      	beq.n	8000c80 <MI2C_vSlaveInit+0x28>
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d003      	beq.n	8000c86 <MI2C_vSlaveInit+0x2e>
 8000c7e:	e008      	b.n	8000c92 <MI2C_vSlaveInit+0x3a>
		case I2C1: I2Cx=I2C1_REG; break;
 8000c80:	4b23      	ldr	r3, [pc, #140]	; (8000d10 <MI2C_vSlaveInit+0xb8>)
 8000c82:	60fb      	str	r3, [r7, #12]
 8000c84:	e005      	b.n	8000c92 <MI2C_vSlaveInit+0x3a>
		case I2C2: I2Cx=I2C2_REG; break;
 8000c86:	4b23      	ldr	r3, [pc, #140]	; (8000d14 <MI2C_vSlaveInit+0xbc>)
 8000c88:	60fb      	str	r3, [r7, #12]
 8000c8a:	e002      	b.n	8000c92 <MI2C_vSlaveInit+0x3a>
		case I2C3: I2Cx=I2C3_REG; break;
 8000c8c:	4b22      	ldr	r3, [pc, #136]	; (8000d18 <MI2C_vSlaveInit+0xc0>)
 8000c8e:	60fb      	str	r3, [r7, #12]
 8000c90:	bf00      	nop
		}


	/* disable peripheral for resting all regs */
		CLR_BIT(I2Cx->CR1,CR1_PE);
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f023 0201 	bic.w	r2, r3, #1
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	601a      	str	r2, [r3, #0]
		/* reset the peripheral */
		SET_BIT(I2Cx->CR1,CR1_SWRST);
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	601a      	str	r2, [r3, #0]
		CLR_BIT(I2Cx->CR1,CR1_SWRST);
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	601a      	str	r2, [r3, #0]

		/* PLCK */
		I2Cx->CR2 |= I2C_PCLK ;
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	685b      	ldr	r3, [r3, #4]
 8000cba:	f043 0210 	orr.w	r2, r3, #16
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	605a      	str	r2, [r3, #4]

		/* configure clock control register */
		/*For instance: in Sm mode, to generate a 100 kHz SCL frequency:
		If FREQR = 08, TPCLK1 = 125 ns so CCR must be programmed with 0x28
		(0x28 <=> 40d x 125 ns = 5000 ns*/
		I2Cx->CCR |= 0x50 ;
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	69db      	ldr	r3, [r3, #28]
 8000cc6:	f043 0250 	orr.w	r2, r3, #80	; 0x50
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	61da      	str	r2, [r3, #28]
		/* select standard mode */
		CLR_BIT(I2Cx->CCR,CCR_FS);
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	69db      	ldr	r3, [r3, #28]
 8000cd2:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	61da      	str	r2, [r3, #28]
		/* configure rise time register */
		/*For instance: in Sm mode, the maximum allowed SCL rise time is 1000 ns.
		If, in the I2C_CR2 register, the value of FREQ[5:0] bits is equal to 0x08 and TPCLK1 = 125 ns
		therefore the TRISE[5:0] bits must be programmed with 09h.
		(1000 ns / 125 ns = 8 + 1)*/
		I2Cx->TRISE = 17 ;
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	2211      	movs	r2, #17
 8000cde:	621a      	str	r2, [r3, #32]

		/* slave own address */
		I2Cx->OAR1 = Copy_u8SlaveOwnAddress<<1 ;
 8000ce0:	79bb      	ldrb	r3, [r7, #6]
 8000ce2:	005b      	lsls	r3, r3, #1
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	609a      	str	r2, [r3, #8]

		/* Peripheral Enable */
		SET_BIT(I2Cx->CR1,CR1_PE);
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f043 0201 	orr.w	r2, r3, #1
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	601a      	str	r2, [r3, #0]
		/* enable ACK */
				SET_BIT(I2Cx->CR1,CR1_ACK);
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	601a      	str	r2, [r3, #0]



}
 8000d02:	bf00      	nop
 8000d04:	3714      	adds	r7, #20
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop
 8000d10:	40005400 	.word	0x40005400
 8000d14:	40005800 	.word	0x40005800
 8000d18:	40005c00 	.word	0x40005c00

08000d1c <MI2C_u8SlaveRx>:

u8 MI2C_u8SlaveRx(I2CNo_t Copy_I2CNumber ){
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b084      	sub	sp, #16
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	4603      	mov	r3, r0
 8000d24:	71fb      	strb	r3, [r7, #7]

	volatile I2C_Mem_Map_t* I2Cx = NULL_PTR;
 8000d26:	2300      	movs	r3, #0
 8000d28:	60fb      	str	r3, [r7, #12]
		switch(Copy_I2CNumber){
 8000d2a:	79fb      	ldrb	r3, [r7, #7]
 8000d2c:	2b02      	cmp	r3, #2
 8000d2e:	d00c      	beq.n	8000d4a <MI2C_u8SlaveRx+0x2e>
 8000d30:	2b02      	cmp	r3, #2
 8000d32:	dc0d      	bgt.n	8000d50 <MI2C_u8SlaveRx+0x34>
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d002      	beq.n	8000d3e <MI2C_u8SlaveRx+0x22>
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d003      	beq.n	8000d44 <MI2C_u8SlaveRx+0x28>
 8000d3c:	e008      	b.n	8000d50 <MI2C_u8SlaveRx+0x34>
		case I2C1: I2Cx=I2C1_REG; break;
 8000d3e:	4b12      	ldr	r3, [pc, #72]	; (8000d88 <MI2C_u8SlaveRx+0x6c>)
 8000d40:	60fb      	str	r3, [r7, #12]
 8000d42:	e005      	b.n	8000d50 <MI2C_u8SlaveRx+0x34>
		case I2C2: I2Cx=I2C2_REG; break;
 8000d44:	4b11      	ldr	r3, [pc, #68]	; (8000d8c <MI2C_u8SlaveRx+0x70>)
 8000d46:	60fb      	str	r3, [r7, #12]
 8000d48:	e002      	b.n	8000d50 <MI2C_u8SlaveRx+0x34>
		case I2C3: I2Cx=I2C3_REG; break;
 8000d4a:	4b11      	ldr	r3, [pc, #68]	; (8000d90 <MI2C_u8SlaveRx+0x74>)
 8000d4c:	60fb      	str	r3, [r7, #12]
 8000d4e:	bf00      	nop
		}
	/* check if the address flag is set */
	//while( !GET_BIT(I2Cx->SR1,SR1_ADDR));
	if( !GET_BIT(I2Cx->SR1,SR1_ADDR))
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	695b      	ldr	r3, [r3, #20]
 8000d54:	f003 0302 	and.w	r3, r3, #2
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d101      	bne.n	8000d60 <MI2C_u8SlaveRx+0x44>
		return 0;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	e00f      	b.n	8000d80 <MI2C_u8SlaveRx+0x64>
	/* clear ADDR */
	MI2C_vClearADDR(I2Cx);
 8000d60:	68f8      	ldr	r0, [r7, #12]
 8000d62:	f000 f87d 	bl	8000e60 <MI2C_vClearADDR>
	/* check the RX reg has received data */
	//while( !GET_BIT(I2Cx->SR1,SR1_RXNE));
	/* read DR */
	u8 Local_u8RxData = (u8)I2Cx->DR;
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	691b      	ldr	r3, [r3, #16]
 8000d6a:	72fb      	strb	r3, [r7, #11]

	/* check stop bit flag */
	//while( !GET_BIT(I2Cx->SR1,SR1_STOPF));
	/* clear stop bit flag */
	/* read SR1 */
	u8 Local_u8Dummy = I2Cx->SR1;
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	695b      	ldr	r3, [r3, #20]
 8000d70:	72bb      	strb	r3, [r7, #10]
	(void)Local_u8Dummy;
	/*write CR1*/
	SET_BIT(I2Cx->CR1,CR1_STOP);
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	601a      	str	r2, [r3, #0]

	return Local_u8RxData ;
 8000d7e:	7afb      	ldrb	r3, [r7, #11]

}
 8000d80:	4618      	mov	r0, r3
 8000d82:	3710      	adds	r7, #16
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	40005400 	.word	0x40005400
 8000d8c:	40005800 	.word	0x40005800
 8000d90:	40005c00 	.word	0x40005c00

08000d94 <MI2C_vSendSlaveADDR>:



/******************************************************************************************************************************/

void MI2C_vSendSlaveADDR(volatile I2C_Mem_Map_t* I2Cx,u8 Copy_u8SlaveAddress,I2C_Dir_t Direction){
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	460b      	mov	r3, r1
 8000d9e:	70fb      	strb	r3, [r7, #3]
 8000da0:	4613      	mov	r3, r2
 8000da2:	70bb      	strb	r3, [r7, #2]

	switch(Direction){
 8000da4:	78bb      	ldrb	r3, [r7, #2]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d002      	beq.n	8000db0 <MI2C_vSendSlaveADDR+0x1c>
 8000daa:	2b01      	cmp	r3, #1
 8000dac:	d006      	beq.n	8000dbc <MI2C_vSendSlaveADDR+0x28>
			I2Cx -> DR = Copy_u8SlaveAddress ;
			break;

	}

}
 8000dae:	e010      	b.n	8000dd2 <MI2C_vSendSlaveADDR+0x3e>
			I2Cx->DR=(Copy_u8SlaveAddress<<1); break;
 8000db0:	78fb      	ldrb	r3, [r7, #3]
 8000db2:	005b      	lsls	r3, r3, #1
 8000db4:	461a      	mov	r2, r3
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	611a      	str	r2, [r3, #16]
 8000dba:	e00a      	b.n	8000dd2 <MI2C_vSendSlaveADDR+0x3e>
			Copy_u8SlaveAddress= Copy_u8SlaveAddress<<1;
 8000dbc:	78fb      	ldrb	r3, [r7, #3]
 8000dbe:	005b      	lsls	r3, r3, #1
 8000dc0:	70fb      	strb	r3, [r7, #3]
			Copy_u8SlaveAddress |= 1;
 8000dc2:	78fb      	ldrb	r3, [r7, #3]
 8000dc4:	f043 0301 	orr.w	r3, r3, #1
 8000dc8:	70fb      	strb	r3, [r7, #3]
			I2Cx -> DR = Copy_u8SlaveAddress ;
 8000dca:	78fa      	ldrb	r2, [r7, #3]
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	611a      	str	r2, [r3, #16]
			break;
 8000dd0:	bf00      	nop
}
 8000dd2:	bf00      	nop
 8000dd4:	370c      	adds	r7, #12
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr

08000dde <MI2C_vSendDataByte>:

void MI2C_vSendDataByte(volatile I2C_Mem_Map_t* I2Cx , u8 Copy_u8Data){
 8000dde:	b480      	push	{r7}
 8000de0:	b083      	sub	sp, #12
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	6078      	str	r0, [r7, #4]
 8000de6:	460b      	mov	r3, r1
 8000de8:	70fb      	strb	r3, [r7, #3]

	while( !GET_BIT(I2Cx->SR1,SR1_TXE) );
 8000dea:	bf00      	nop
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	695b      	ldr	r3, [r3, #20]
 8000df0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d0f9      	beq.n	8000dec <MI2C_vSendDataByte+0xe>
	I2Cx->DR = Copy_u8Data;
 8000df8:	78fa      	ldrb	r2, [r7, #3]
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	611a      	str	r2, [r3, #16]
	// TODO : use BTF ??

}
 8000dfe:	bf00      	nop
 8000e00:	370c      	adds	r7, #12
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr

08000e0a <MI2C_vGenerateStart>:
	while(!GET_BIT(I2Cx->SR1,SR1_RXNE));
	u8 RxData = I2Cx ->DR ;
	return RxData ;
}

void MI2C_vGenerateStart(volatile I2C_Mem_Map_t* I2Cx){
 8000e0a:	b480      	push	{r7}
 8000e0c:	b083      	sub	sp, #12
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	6078      	str	r0, [r7, #4]
	/* enable ACK */
	SET_BIT(I2Cx->CR1,CR1_ACK);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	601a      	str	r2, [r3, #0]

	SET_BIT(I2Cx->CR1,CR1_START);
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	601a      	str	r2, [r3, #0]
	/* hold on start flag until set */
	while( !GET_BIT(I2Cx->SR1,SR1_SB));
 8000e2a:	bf00      	nop
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	695b      	ldr	r3, [r3, #20]
 8000e30:	f003 0301 	and.w	r3, r3, #1
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d0f9      	beq.n	8000e2c <MI2C_vGenerateStart+0x22>

}
 8000e38:	bf00      	nop
 8000e3a:	bf00      	nop
 8000e3c:	370c      	adds	r7, #12
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr

08000e46 <MI2C_vClearStart>:

void MI2C_vClearStart(volatile I2C_Mem_Map_t* I2Cx){
 8000e46:	b480      	push	{r7}
 8000e48:	b085      	sub	sp, #20
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	6078      	str	r0, [r7, #4]

	u32 Local_u8Dummy = I2Cx->SR1;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	695b      	ldr	r3, [r3, #20]
 8000e52:	60fb      	str	r3, [r7, #12]
	(void)Local_u8Dummy;
	//TODO
	/* writing data ( address ) in DR */
}
 8000e54:	bf00      	nop
 8000e56:	3714      	adds	r7, #20
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr

08000e60 <MI2C_vClearADDR>:

void MI2C_vClearADDR(volatile I2C_Mem_Map_t* I2Cx){
 8000e60:	b480      	push	{r7}
 8000e62:	b085      	sub	sp, #20
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]

	while( !GET_BIT(I2Cx->SR1,SR1_ADDR));
 8000e68:	bf00      	nop
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	695b      	ldr	r3, [r3, #20]
 8000e6e:	f003 0302 	and.w	r3, r3, #2
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d0f9      	beq.n	8000e6a <MI2C_vClearADDR+0xa>
	u32 Local_u8Dummy = I2Cx->SR1;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	695b      	ldr	r3, [r3, #20]
 8000e7a:	60fb      	str	r3, [r7, #12]
	 Local_u8Dummy = I2Cx->SR2;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	699b      	ldr	r3, [r3, #24]
 8000e80:	60fb      	str	r3, [r7, #12]
	(void)Local_u8Dummy;
}
 8000e82:	bf00      	nop
 8000e84:	3714      	adds	r7, #20
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr

08000e8e <MI2C_vGenerateStop>:

void MI2C_vGenerateStop(volatile I2C_Mem_Map_t* I2Cx){
 8000e8e:	b480      	push	{r7}
 8000e90:	b083      	sub	sp, #12
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]


	SET_BIT(I2Cx->CR1,CR1_STOP);
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	601a      	str	r2, [r3, #0]

}
 8000ea2:	bf00      	nop
 8000ea4:	370c      	adds	r7, #12
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr
	...

08000eb0 <MRCC_vInit>:

#include"MRCC_Config.h"
#include"MRCC_Private.h"
#include"MRCC_Int.h"

void MRCC_vInit(void){
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
	  CLR_SET(RCC->CFGR,SW0);
	  //Wait until HSE is used as system clock source
	  while( GET_2BITS(RCC->CFGR,SWS0) != SWS_HSE );
#elif RCC_SYS_CLK == RCC_HSI
	  //Enable Selected Clock
	  SET_BIT(RCC->CR,HSION);
 8000eb4:	4b10      	ldr	r3, [pc, #64]	; (8000ef8 <MRCC_vInit+0x48>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a0f      	ldr	r2, [pc, #60]	; (8000ef8 <MRCC_vInit+0x48>)
 8000eba:	f043 0301 	orr.w	r3, r3, #1
 8000ebe:	6013      	str	r3, [r2, #0]
	  // Wait Until HSI is ready "Clock is working properly"
	  while( !GET_BIT(RCC->CR,HSIRDY) );
 8000ec0:	bf00      	nop
 8000ec2:	4b0d      	ldr	r3, [pc, #52]	; (8000ef8 <MRCC_vInit+0x48>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f003 0302 	and.w	r3, r3, #2
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d0f9      	beq.n	8000ec2 <MRCC_vInit+0x12>
	  //Select System Clock
	  CLR_2BITS(RCC->CFGR,SW0);
 8000ece:	4b0a      	ldr	r3, [pc, #40]	; (8000ef8 <MRCC_vInit+0x48>)
 8000ed0:	689b      	ldr	r3, [r3, #8]
 8000ed2:	4a09      	ldr	r2, [pc, #36]	; (8000ef8 <MRCC_vInit+0x48>)
 8000ed4:	f023 0303 	bic.w	r3, r3, #3
 8000ed8:	6093      	str	r3, [r2, #8]
	  //Wait until HSI is used as system clock source
	  while( GET_2BITS(RCC->CFGR,SWS0) != SWS_HSI );
 8000eda:	bf00      	nop
 8000edc:	4b06      	ldr	r3, [pc, #24]	; (8000ef8 <MRCC_vInit+0x48>)
 8000ede:	689b      	ldr	r3, [r3, #8]
 8000ee0:	089b      	lsrs	r3, r3, #2
 8000ee2:	f003 0303 	and.w	r3, r3, #3
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d1f8      	bne.n	8000edc <MRCC_vInit+0x2c>
		  SET_BIT(RCC->CR,PLLON);
		  // Wait Until PLL is ready "Clock is working properly"
		  while( !GET_BIT(RCC->CR,PLLRDY) );
#endif

}
 8000eea:	bf00      	nop
 8000eec:	bf00      	nop
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	40023800 	.word	0x40023800

08000efc <MRCC_vEnableClock>:

void MRCC_vEnableClock(PeripheralEnable_t Copy_u8PeripheralNo){
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	4603      	mov	r3, r0
 8000f04:	71fb      	strb	r3, [r7, #7]
	if(Copy_u8PeripheralNo >= 96){
 8000f06:	79fb      	ldrb	r3, [r7, #7]
 8000f08:	2b5f      	cmp	r3, #95	; 0x5f
 8000f0a:	d90d      	bls.n	8000f28 <MRCC_vEnableClock+0x2c>
		Copy_u8PeripheralNo -= 96;
 8000f0c:	79fb      	ldrb	r3, [r7, #7]
 8000f0e:	3b60      	subs	r3, #96	; 0x60
 8000f10:	71fb      	strb	r3, [r7, #7]
		SET_BIT(RCC->APB2ENR,Copy_u8PeripheralNo);
 8000f12:	4b1e      	ldr	r3, [pc, #120]	; (8000f8c <MRCC_vEnableClock+0x90>)
 8000f14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f16:	79fa      	ldrb	r2, [r7, #7]
 8000f18:	2101      	movs	r1, #1
 8000f1a:	fa01 f202 	lsl.w	r2, r1, r2
 8000f1e:	4611      	mov	r1, r2
 8000f20:	4a1a      	ldr	r2, [pc, #104]	; (8000f8c <MRCC_vEnableClock+0x90>)
 8000f22:	430b      	orrs	r3, r1
 8000f24:	6453      	str	r3, [r2, #68]	; 0x44
		Copy_u8PeripheralNo -= 32;
		SET_BIT(RCC->AHB2ENR,Copy_u8PeripheralNo);
	}
	else{
		SET_BIT(RCC->AHB1ENR,Copy_u8PeripheralNo);}
}
 8000f26:	e02b      	b.n	8000f80 <MRCC_vEnableClock+0x84>
	else if(Copy_u8PeripheralNo >= 64){
 8000f28:	79fb      	ldrb	r3, [r7, #7]
 8000f2a:	2b3f      	cmp	r3, #63	; 0x3f
 8000f2c:	d90d      	bls.n	8000f4a <MRCC_vEnableClock+0x4e>
		Copy_u8PeripheralNo -= 64;
 8000f2e:	79fb      	ldrb	r3, [r7, #7]
 8000f30:	3b40      	subs	r3, #64	; 0x40
 8000f32:	71fb      	strb	r3, [r7, #7]
		SET_BIT(RCC->APB1ENR,Copy_u8PeripheralNo);
 8000f34:	4b15      	ldr	r3, [pc, #84]	; (8000f8c <MRCC_vEnableClock+0x90>)
 8000f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f38:	79fa      	ldrb	r2, [r7, #7]
 8000f3a:	2101      	movs	r1, #1
 8000f3c:	fa01 f202 	lsl.w	r2, r1, r2
 8000f40:	4611      	mov	r1, r2
 8000f42:	4a12      	ldr	r2, [pc, #72]	; (8000f8c <MRCC_vEnableClock+0x90>)
 8000f44:	430b      	orrs	r3, r1
 8000f46:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000f48:	e01a      	b.n	8000f80 <MRCC_vEnableClock+0x84>
	else if(Copy_u8PeripheralNo >= 32){
 8000f4a:	79fb      	ldrb	r3, [r7, #7]
 8000f4c:	2b1f      	cmp	r3, #31
 8000f4e:	d90d      	bls.n	8000f6c <MRCC_vEnableClock+0x70>
		Copy_u8PeripheralNo -= 32;
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	3b20      	subs	r3, #32
 8000f54:	71fb      	strb	r3, [r7, #7]
		SET_BIT(RCC->AHB2ENR,Copy_u8PeripheralNo);
 8000f56:	4b0d      	ldr	r3, [pc, #52]	; (8000f8c <MRCC_vEnableClock+0x90>)
 8000f58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f5a:	79fa      	ldrb	r2, [r7, #7]
 8000f5c:	2101      	movs	r1, #1
 8000f5e:	fa01 f202 	lsl.w	r2, r1, r2
 8000f62:	4611      	mov	r1, r2
 8000f64:	4a09      	ldr	r2, [pc, #36]	; (8000f8c <MRCC_vEnableClock+0x90>)
 8000f66:	430b      	orrs	r3, r1
 8000f68:	6353      	str	r3, [r2, #52]	; 0x34
}
 8000f6a:	e009      	b.n	8000f80 <MRCC_vEnableClock+0x84>
		SET_BIT(RCC->AHB1ENR,Copy_u8PeripheralNo);}
 8000f6c:	4b07      	ldr	r3, [pc, #28]	; (8000f8c <MRCC_vEnableClock+0x90>)
 8000f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f70:	79fa      	ldrb	r2, [r7, #7]
 8000f72:	2101      	movs	r1, #1
 8000f74:	fa01 f202 	lsl.w	r2, r1, r2
 8000f78:	4611      	mov	r1, r2
 8000f7a:	4a04      	ldr	r2, [pc, #16]	; (8000f8c <MRCC_vEnableClock+0x90>)
 8000f7c:	430b      	orrs	r3, r1
 8000f7e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000f80:	bf00      	nop
 8000f82:	370c      	adds	r7, #12
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr
 8000f8c:	40023800 	.word	0x40023800

08000f90 <SPI1_IRQHandler>:
		u8 Local_u8ReceivedData = SPIx->DR;
		return Local_u8ReceivedData;

}

void SPI1_IRQHandler(){
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0

	if( GET_BIT(SPI1->SR,SR_TXE) && SPIx_pvTxcallback[0]!=STD_NULL)
 8000f94:	4b0d      	ldr	r3, [pc, #52]	; (8000fcc <SPI1_IRQHandler+0x3c>)
 8000f96:	689b      	ldr	r3, [r3, #8]
 8000f98:	f003 0302 	and.w	r3, r3, #2
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d006      	beq.n	8000fae <SPI1_IRQHandler+0x1e>
 8000fa0:	4b0b      	ldr	r3, [pc, #44]	; (8000fd0 <SPI1_IRQHandler+0x40>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d002      	beq.n	8000fae <SPI1_IRQHandler+0x1e>
		SPIx_pvTxcallback[0]();
 8000fa8:	4b09      	ldr	r3, [pc, #36]	; (8000fd0 <SPI1_IRQHandler+0x40>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4798      	blx	r3


	if( GET_BIT(SPI1->SR,SR_RXNE) && SPIx_pvRXcallback[0]!=STD_NULL)
 8000fae:	4b07      	ldr	r3, [pc, #28]	; (8000fcc <SPI1_IRQHandler+0x3c>)
 8000fb0:	689b      	ldr	r3, [r3, #8]
 8000fb2:	f003 0301 	and.w	r3, r3, #1
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d006      	beq.n	8000fc8 <SPI1_IRQHandler+0x38>
 8000fba:	4b06      	ldr	r3, [pc, #24]	; (8000fd4 <SPI1_IRQHandler+0x44>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d002      	beq.n	8000fc8 <SPI1_IRQHandler+0x38>
		SPIx_pvRXcallback[0]();
 8000fc2:	4b04      	ldr	r3, [pc, #16]	; (8000fd4 <SPI1_IRQHandler+0x44>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4798      	blx	r3
}
 8000fc8:	bf00      	nop
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	40013000 	.word	0x40013000
 8000fd0:	2000005c 	.word	0x2000005c
 8000fd4:	2000006c 	.word	0x2000006c

08000fd8 <SPI2_IRQHandler>:

void SPI2_IRQHandler(){
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0



}
 8000fdc:	bf00      	nop
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr

08000fe6 <SPI3_IRQHandler>:

void SPI3_IRQHandler(){
 8000fe6:	b480      	push	{r7}
 8000fe8:	af00      	add	r7, sp, #0



}
 8000fea:	bf00      	nop
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr

08000ff4 <SPI4_IRQHandler>:

void SPI4_IRQHandler(){
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0



}
 8000ff8:	bf00      	nop
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
	...

08001004 <MSYSTICK_vInit>:
#include"MSYSTICK_Config.h"
#include"MSYSTICK_Int.h"

static void (*GLOBAL_SYSTICK_CallBack) (void)= STD_NULL;

void MSYSTICK_vInit(void){
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0

	//Clock Source
#if CLK_SOURCE == MSYSTICK_AHB8
	CLR_BIT(STK->CTRL,STK_CLK_SOURCE);
#elif CLK_SOURCE == MSYSTICK_AHB
	SET_BIT(STK->CTRL,STK_CLK_SOURCE);
 8001008:	4b08      	ldr	r3, [pc, #32]	; (800102c <MSYSTICK_vInit+0x28>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a07      	ldr	r2, [pc, #28]	; (800102c <MSYSTICK_vInit+0x28>)
 800100e:	f043 0304 	orr.w	r3, r3, #4
 8001012:	6013      	str	r3, [r2, #0]
#endif
	//Clear Flag
	CLR_BIT(STK->CTRL,STK_EN);
 8001014:	4b05      	ldr	r3, [pc, #20]	; (800102c <MSYSTICK_vInit+0x28>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a04      	ldr	r2, [pc, #16]	; (800102c <MSYSTICK_vInit+0x28>)
 800101a:	f023 0301 	bic.w	r3, r3, #1
 800101e:	6013      	str	r3, [r2, #0]
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	e000e010 	.word	0xe000e010

08001030 <MSYSTICK_vDelayms>:
	SET_BIT(STK->CTRL,STK_INT);
	//Enable SYSTICK
	SET_BIT(STK->CTRL,STK_EN);
}

void MSYSTICK_vDelayms(u32 Copy_u32Delay){
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]

	//Disable INT
	CLR_BIT(STK->CTRL,STK_INT);
 8001038:	4b15      	ldr	r3, [pc, #84]	; (8001090 <MSYSTICK_vDelayms+0x60>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a14      	ldr	r2, [pc, #80]	; (8001090 <MSYSTICK_vDelayms+0x60>)
 800103e:	f023 0302 	bic.w	r3, r3, #2
 8001042:	6013      	str	r3, [r2, #0]
	//Cal Value in mills sec
	Copy_u32Delay = Copy_u32Delay * 1000 * STK_CLOCK;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 800104a:	fb02 f303 	mul.w	r3, r2, r3
 800104e:	607b      	str	r3, [r7, #4]
	//Load Reload Value
	STK->LOAD = Copy_u32Delay;
 8001050:	4a0f      	ldr	r2, [pc, #60]	; (8001090 <MSYSTICK_vDelayms+0x60>)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6053      	str	r3, [r2, #4]
	//CLR VAL Reg
	STK->VAL = CLR;
 8001056:	4b0e      	ldr	r3, [pc, #56]	; (8001090 <MSYSTICK_vDelayms+0x60>)
 8001058:	2200      	movs	r2, #0
 800105a:	609a      	str	r2, [r3, #8]
	//Enable SYSTICK
	SET_BIT(STK->CTRL,STK_EN);
 800105c:	4b0c      	ldr	r3, [pc, #48]	; (8001090 <MSYSTICK_vDelayms+0x60>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a0b      	ldr	r2, [pc, #44]	; (8001090 <MSYSTICK_vDelayms+0x60>)
 8001062:	f043 0301 	orr.w	r3, r3, #1
 8001066:	6013      	str	r3, [r2, #0]
	//Wait Flag polling
	while(!GET_BIT(STK->CTRL,COUNT_FLAG));
 8001068:	bf00      	nop
 800106a:	4b09      	ldr	r3, [pc, #36]	; (8001090 <MSYSTICK_vDelayms+0x60>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001072:	2b00      	cmp	r3, #0
 8001074:	d0f9      	beq.n	800106a <MSYSTICK_vDelayms+0x3a>
	//Disable SYSTICK
	CLR_BIT(STK->CTRL,STK_EN);
 8001076:	4b06      	ldr	r3, [pc, #24]	; (8001090 <MSYSTICK_vDelayms+0x60>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a05      	ldr	r2, [pc, #20]	; (8001090 <MSYSTICK_vDelayms+0x60>)
 800107c:	f023 0301 	bic.w	r3, r3, #1
 8001080:	6013      	str	r3, [r2, #0]
}
 8001082:	bf00      	nop
 8001084:	370c      	adds	r7, #12
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	e000e010 	.word	0xe000e010

08001094 <SysTick_Handler>:

void MSYSTICK_vCallBack(void(*ptr) (void)){
	GLOBAL_SYSTICK_CallBack = ptr;
}

void SysTick_Handler(void){
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
	if(GLOBAL_SYSTICK_CallBack != STD_NULL){
 8001098:	4b04      	ldr	r3, [pc, #16]	; (80010ac <SysTick_Handler+0x18>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d002      	beq.n	80010a6 <SysTick_Handler+0x12>
		GLOBAL_SYSTICK_CallBack();
 80010a0:	4b02      	ldr	r3, [pc, #8]	; (80010ac <SysTick_Handler+0x18>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4798      	blx	r3
	}
}
 80010a6:	bf00      	nop
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	2000007c 	.word	0x2000007c

080010b0 <ICU>:
		MTIMER_CallBack(&ICU);
		SET_BIT(TIM1->CR1,CEN);// Enable timer1


}
void ICU(void){
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
	static u8 x=0;
	u16 T1,T2;
	if (x ==0){
 80010b6:	4b16      	ldr	r3, [pc, #88]	; (8001110 <ICU+0x60>)
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d10f      	bne.n	80010de <ICU+0x2e>
		T1 = TIM1->CCR[3];
 80010be:	4b15      	ldr	r3, [pc, #84]	; (8001114 <ICU+0x64>)
 80010c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c2:	80bb      	strh	r3, [r7, #4]
		SET_BIT(TIM1->CCER,13);
 80010c4:	4b13      	ldr	r3, [pc, #76]	; (8001114 <ICU+0x64>)
 80010c6:	6a1b      	ldr	r3, [r3, #32]
 80010c8:	4a12      	ldr	r2, [pc, #72]	; (8001114 <ICU+0x64>)
 80010ca:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80010ce:	6213      	str	r3, [r2, #32]
		x++;
 80010d0:	4b0f      	ldr	r3, [pc, #60]	; (8001110 <ICU+0x60>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	3301      	adds	r3, #1
 80010d6:	b2da      	uxtb	r2, r3
 80010d8:	4b0d      	ldr	r3, [pc, #52]	; (8001110 <ICU+0x60>)
 80010da:	701a      	strb	r2, [r3, #0]
	else{
		T2 = TIM1->CCR[3];
		CLR_BIT(TIM1->CCER,13);
		Time = T2 - T1;
		x=0;}
}
 80010dc:	e011      	b.n	8001102 <ICU+0x52>
		T2 = TIM1->CCR[3];
 80010de:	4b0d      	ldr	r3, [pc, #52]	; (8001114 <ICU+0x64>)
 80010e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e2:	80fb      	strh	r3, [r7, #6]
		CLR_BIT(TIM1->CCER,13);
 80010e4:	4b0b      	ldr	r3, [pc, #44]	; (8001114 <ICU+0x64>)
 80010e6:	6a1b      	ldr	r3, [r3, #32]
 80010e8:	4a0a      	ldr	r2, [pc, #40]	; (8001114 <ICU+0x64>)
 80010ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80010ee:	6213      	str	r3, [r2, #32]
		Time = T2 - T1;
 80010f0:	88fa      	ldrh	r2, [r7, #6]
 80010f2:	88bb      	ldrh	r3, [r7, #4]
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	b29a      	uxth	r2, r3
 80010f8:	4b07      	ldr	r3, [pc, #28]	; (8001118 <ICU+0x68>)
 80010fa:	801a      	strh	r2, [r3, #0]
		x=0;}
 80010fc:	4b04      	ldr	r3, [pc, #16]	; (8001110 <ICU+0x60>)
 80010fe:	2200      	movs	r2, #0
 8001100:	701a      	strb	r2, [r3, #0]
}
 8001102:	bf00      	nop
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	20000082 	.word	0x20000082
 8001114:	40010000 	.word	0x40010000
 8001118:	20000080 	.word	0x20000080

0800111c <TIM1_CC_IRQHandler>:
void TIM1_BRK_TIM9_IRQHandler(void){
	GLOBAL_Ptr();
}
*/

void TIM1_CC_IRQHandler(void){
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
	ICU();
 8001120:	f7ff ffc6 	bl	80010b0 <ICU>
	CLR_BIT(TIM1-> SR,4);
 8001124:	4b03      	ldr	r3, [pc, #12]	; (8001134 <TIM1_CC_IRQHandler+0x18>)
 8001126:	691b      	ldr	r3, [r3, #16]
 8001128:	4a02      	ldr	r2, [pc, #8]	; (8001134 <TIM1_CC_IRQHandler+0x18>)
 800112a:	f023 0310 	bic.w	r3, r3, #16
 800112e:	6113      	str	r3, [r2, #16]
}
 8001130:	bf00      	nop
 8001132:	bd80      	pop	{r7, pc}
 8001134:	40010000 	.word	0x40010000

08001138 <main>:
	MGPIO_vSetPinValue(PORTC,PIN13,Tog);
	Tog ^= 1;
}


u8 main(){
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af02      	add	r7, sp, #8



	//Initialize RCC
	MRCC_vInit();
 800113e:	f7ff feb7 	bl	8000eb0 <MRCC_vInit>
	//Enable GPIO Clock
	MRCC_vEnableClock(GPIOA_EN);
 8001142:	2000      	movs	r0, #0
 8001144:	f7ff feda 	bl	8000efc <MRCC_vEnableClock>
	MRCC_vEnableClock(GPIOB_EN);
 8001148:	2001      	movs	r0, #1
 800114a:	f7ff fed7 	bl	8000efc <MRCC_vEnableClock>
	//Enable SYSCFG
	MRCC_vEnableClock(SYSCFG_EN);
 800114e:	206e      	movs	r0, #110	; 0x6e
 8001150:	f7ff fed4 	bl	8000efc <MRCC_vEnableClock>
	// ENABLE I2C1
	MRCC_vEnableClock(I2C1_EN);
 8001154:	2055      	movs	r0, #85	; 0x55
 8001156:	f7ff fed1 	bl	8000efc <MRCC_vEnableClock>
	MRCC_vEnableClock(I2C2_EN);
 800115a:	2056      	movs	r0, #86	; 0x56
 800115c:	f7ff fece 	bl	8000efc <MRCC_vEnableClock>
	//Initialize SYSTICK
	MSYSTICK_vInit();
 8001160:	f7ff ff50 	bl	8001004 <MSYSTICK_vInit>

	/* I2C 1 Initialization */
	MGPIO_vSetPinMode(PORTB,PIN6,ALTFUNC);
 8001164:	2202      	movs	r2, #2
 8001166:	2106      	movs	r1, #6
 8001168:	2001      	movs	r0, #1
 800116a:	f7ff f9f1 	bl	8000550 <MGPIO_vSetPinMode>
	MGPIO_vSetPinMode(PORTB,PIN7,ALTFUNC);
 800116e:	2202      	movs	r2, #2
 8001170:	2107      	movs	r1, #7
 8001172:	2001      	movs	r0, #1
 8001174:	f7ff f9ec 	bl	8000550 <MGPIO_vSetPinMode>

	MGPIO_vSetPinOutPutType(PORTB, PIN6, GPIO_OPEN_DRAIN);
 8001178:	2201      	movs	r2, #1
 800117a:	2106      	movs	r1, #6
 800117c:	2001      	movs	r0, #1
 800117e:	f7ff fa4f 	bl	8000620 <MGPIO_vSetPinOutPutType>
	MGPIO_vSetPinOutPutType(PORTB, PIN7, GPIO_OPEN_DRAIN);
 8001182:	2201      	movs	r2, #1
 8001184:	2107      	movs	r1, #7
 8001186:	2001      	movs	r0, #1
 8001188:	f7ff fa4a 	bl	8000620 <MGPIO_vSetPinOutPutType>
	MGPIO_vSetPinOutPutSpeed(PORTB, PIN6, MGPIO_SPEED_HIGH);
 800118c:	2202      	movs	r2, #2
 800118e:	2106      	movs	r1, #6
 8001190:	2001      	movs	r0, #1
 8001192:	f7ff fab3 	bl	80006fc <MGPIO_vSetPinOutPutSpeed>
	MGPIO_vSetPinOutPutSpeed(PORTB, PIN7, MGPIO_SPEED_HIGH);
 8001196:	2202      	movs	r2, #2
 8001198:	2107      	movs	r1, #7
 800119a:	2001      	movs	r0, #1
 800119c:	f7ff faae 	bl	80006fc <MGPIO_vSetPinOutPutSpeed>

	/* I2C 2 Initialization */
	MGPIO_vSetPinMode(PORTB,PIN10,ALTFUNC);
 80011a0:	2202      	movs	r2, #2
 80011a2:	210a      	movs	r1, #10
 80011a4:	2001      	movs	r0, #1
 80011a6:	f7ff f9d3 	bl	8000550 <MGPIO_vSetPinMode>
	MGPIO_vSetPinMode(PORTB,PIN3,ALTFUNC);
 80011aa:	2202      	movs	r2, #2
 80011ac:	2103      	movs	r1, #3
 80011ae:	2001      	movs	r0, #1
 80011b0:	f7ff f9ce 	bl	8000550 <MGPIO_vSetPinMode>

	MGPIO_vSetPinOutPutType(PORTB, PIN10, GPIO_OPEN_DRAIN);
 80011b4:	2201      	movs	r2, #1
 80011b6:	210a      	movs	r1, #10
 80011b8:	2001      	movs	r0, #1
 80011ba:	f7ff fa31 	bl	8000620 <MGPIO_vSetPinOutPutType>
	MGPIO_vSetPinOutPutType(PORTB, PIN3, GPIO_OPEN_DRAIN);
 80011be:	2201      	movs	r2, #1
 80011c0:	2103      	movs	r1, #3
 80011c2:	2001      	movs	r0, #1
 80011c4:	f7ff fa2c 	bl	8000620 <MGPIO_vSetPinOutPutType>
	MGPIO_vSetPinOutPutSpeed(PORTB, PIN10, MGPIO_SPEED_HIGH);
 80011c8:	2202      	movs	r2, #2
 80011ca:	210a      	movs	r1, #10
 80011cc:	2001      	movs	r0, #1
 80011ce:	f7ff fa95 	bl	80006fc <MGPIO_vSetPinOutPutSpeed>
	MGPIO_vSetPinOutPutSpeed(PORTB, PIN3, MGPIO_SPEED_HIGH);
 80011d2:	2202      	movs	r2, #2
 80011d4:	2103      	movs	r1, #3
 80011d6:	2001      	movs	r0, #1
 80011d8:	f7ff fa90 	bl	80006fc <MGPIO_vSetPinOutPutSpeed>

	MGPIO_vSetAlternativeFunction(PORTB, PIN6,MGPIO_ALTFUNC_I2C13);
 80011dc:	2204      	movs	r2, #4
 80011de:	2106      	movs	r1, #6
 80011e0:	2001      	movs	r0, #1
 80011e2:	f7ff fbc9 	bl	8000978 <MGPIO_vSetAlternativeFunction>
	MGPIO_vSetAlternativeFunction(PORTB, PIN7,MGPIO_ALTFUNC_I2C13);
 80011e6:	2204      	movs	r2, #4
 80011e8:	2107      	movs	r1, #7
 80011ea:	2001      	movs	r0, #1
 80011ec:	f7ff fbc4 	bl	8000978 <MGPIO_vSetAlternativeFunction>
	MGPIO_vSetAlternativeFunction(PORTB, PIN10,MGPIO_ALTFUNC_I2C13);
 80011f0:	2204      	movs	r2, #4
 80011f2:	210a      	movs	r1, #10
 80011f4:	2001      	movs	r0, #1
 80011f6:	f7ff fbbf 	bl	8000978 <MGPIO_vSetAlternativeFunction>
	MGPIO_vSetAlternativeFunction(PORTB, PIN3,MGPIO_ALTFUNC_I2C23);
 80011fa:	2209      	movs	r2, #9
 80011fc:	2103      	movs	r1, #3
 80011fe:	2001      	movs	r0, #1
 8001200:	f7ff fbba 	bl	8000978 <MGPIO_vSetAlternativeFunction>

	MGPIO_vSetPinInPutType(PORTB, PIN6, PULLUP);
 8001204:	2201      	movs	r2, #1
 8001206:	2106      	movs	r1, #6
 8001208:	2001      	movs	r0, #1
 800120a:	f7ff fadf 	bl	80007cc <MGPIO_vSetPinInPutType>
	MGPIO_vSetPinInPutType(PORTB, PIN7, PULLUP);
 800120e:	2201      	movs	r2, #1
 8001210:	2107      	movs	r1, #7
 8001212:	2001      	movs	r0, #1
 8001214:	f7ff fada 	bl	80007cc <MGPIO_vSetPinInPutType>
	MGPIO_vSetPinInPutType(PORTB, PIN10, PULLUP);
 8001218:	2201      	movs	r2, #1
 800121a:	210a      	movs	r1, #10
 800121c:	2001      	movs	r0, #1
 800121e:	f7ff fad5 	bl	80007cc <MGPIO_vSetPinInPutType>
	MGPIO_vSetPinInPutType(PORTB, PIN3, PULLUP);
 8001222:	2201      	movs	r2, #1
 8001224:	2103      	movs	r1, #3
 8001226:	2001      	movs	r0, #1
 8001228:	f7ff fad0 	bl	80007cc <MGPIO_vSetPinInPutType>


	//Enable GPIO Clock
	MRCC_vEnableClock(GPIOC_EN);
 800122c:	2002      	movs	r0, #2
 800122e:	f7ff fe65 	bl	8000efc <MRCC_vEnableClock>
	//Set LED PIN as OUTPUT
	MGPIO_vSetPinMode(PORTC,PIN13,OUTPUT);
 8001232:	2201      	movs	r2, #1
 8001234:	210d      	movs	r1, #13
 8001236:	2002      	movs	r0, #2
 8001238:	f7ff f98a 	bl	8000550 <MGPIO_vSetPinMode>
	MGPIO_vSetPinMode(PORTA,PIN0,OUTPUT);
 800123c:	2201      	movs	r2, #1
 800123e:	2100      	movs	r1, #0
 8001240:	2000      	movs	r0, #0
 8001242:	f7ff f985 	bl	8000550 <MGPIO_vSetPinMode>


	MI2C_vMasterInit(I2C1);
 8001246:	2000      	movs	r0, #0
 8001248:	f7ff fc58 	bl	8000afc <MI2C_vMasterInit>
	MI2C_vSlaveInit(I2C2,0x1E);
 800124c:	211e      	movs	r1, #30
 800124e:	2001      	movs	r0, #1
 8001250:	f7ff fd02 	bl	8000c58 <MI2C_vSlaveInit>
	u8 TxData[] = {15};
 8001254:	230f      	movs	r3, #15
 8001256:	713b      	strb	r3, [r7, #4]
	u8 RxData = 0;
 8001258:	2300      	movs	r3, #0
 800125a:	71fb      	strb	r3, [r7, #7]
	u8 flag = NoError;
 800125c:	2301      	movs	r3, #1
 800125e:	71bb      	strb	r3, [r7, #6]
	while(1){

		flag=MI2C_vMasterTx(I2C1, 0x1E, TxData,1,WithStop);
 8001260:	1d3a      	adds	r2, r7, #4
 8001262:	2300      	movs	r3, #0
 8001264:	9300      	str	r3, [sp, #0]
 8001266:	2301      	movs	r3, #1
 8001268:	211e      	movs	r1, #30
 800126a:	2000      	movs	r0, #0
 800126c:	f7ff fc9a 	bl	8000ba4 <MI2C_vMasterTx>
 8001270:	4603      	mov	r3, r0
 8001272:	71bb      	strb	r3, [r7, #6]
		if(flag== ADDRFAIL)
 8001274:	79bb      	ldrb	r3, [r7, #6]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d104      	bne.n	8001284 <main+0x14c>
				MGPIO_vSetPinValue(PORTA, PIN0,HIGH);
 800127a:	2201      	movs	r2, #1
 800127c:	2100      	movs	r1, #0
 800127e:	2000      	movs	r0, #0
 8001280:	f7ff fb0c 	bl	800089c <MGPIO_vSetPinValue>

		RxData=MI2C_u8SlaveRx(I2C2);
 8001284:	2001      	movs	r0, #1
 8001286:	f7ff fd49 	bl	8000d1c <MI2C_u8SlaveRx>
 800128a:	4603      	mov	r3, r0
 800128c:	71fb      	strb	r3, [r7, #7]

		if (RxData==15){
 800128e:	79fb      	ldrb	r3, [r7, #7]
 8001290:	2b0f      	cmp	r3, #15
 8001292:	d1e5      	bne.n	8001260 <main+0x128>
		MGPIO_vSetPinValue(PORTC,PIN13, HIGH);
 8001294:	2201      	movs	r2, #1
 8001296:	210d      	movs	r1, #13
 8001298:	2002      	movs	r0, #2
 800129a:	f7ff faff 	bl	800089c <MGPIO_vSetPinValue>
		MSYSTICK_vDelayms(1000);
 800129e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012a2:	f7ff fec5 	bl	8001030 <MSYSTICK_vDelayms>
		MGPIO_vSetPinValue(PORTC,PIN13, LOW);
 80012a6:	2200      	movs	r2, #0
 80012a8:	210d      	movs	r1, #13
 80012aa:	2002      	movs	r0, #2
 80012ac:	f7ff faf6 	bl	800089c <MGPIO_vSetPinValue>
		MSYSTICK_vDelayms(1000);
 80012b0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012b4:	f7ff febc 	bl	8001030 <MSYSTICK_vDelayms>
		flag=MI2C_vMasterTx(I2C1, 0x1E, TxData,1,WithStop);
 80012b8:	e7d2      	b.n	8001260 <main+0x128>
	...

080012bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80012bc:	480d      	ldr	r0, [pc, #52]	; (80012f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80012be:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80012c0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012c4:	480c      	ldr	r0, [pc, #48]	; (80012f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80012c6:	490d      	ldr	r1, [pc, #52]	; (80012fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80012c8:	4a0d      	ldr	r2, [pc, #52]	; (8001300 <LoopForever+0xe>)
  movs r3, #0
 80012ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012cc:	e002      	b.n	80012d4 <LoopCopyDataInit>

080012ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012d2:	3304      	adds	r3, #4

080012d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012d8:	d3f9      	bcc.n	80012ce <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012da:	4a0a      	ldr	r2, [pc, #40]	; (8001304 <LoopForever+0x12>)
  ldr r4, =_ebss
 80012dc:	4c0a      	ldr	r4, [pc, #40]	; (8001308 <LoopForever+0x16>)
  movs r3, #0
 80012de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012e0:	e001      	b.n	80012e6 <LoopFillZerobss>

080012e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012e4:	3204      	adds	r2, #4

080012e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012e8:	d3fb      	bcc.n	80012e2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80012ea:	f000 f811 	bl	8001310 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012ee:	f7ff ff23 	bl	8001138 <main>

080012f2 <LoopForever>:

LoopForever:
  b LoopForever
 80012f2:	e7fe      	b.n	80012f2 <LoopForever>
  ldr   r0, =_estack
 80012f4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80012f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012fc:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8001300:	08001378 	.word	0x08001378
  ldr r2, =_sbss
 8001304:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8001308:	20000084 	.word	0x20000084

0800130c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800130c:	e7fe      	b.n	800130c <ADC_IRQHandler>
	...

08001310 <__libc_init_array>:
 8001310:	b570      	push	{r4, r5, r6, lr}
 8001312:	4d0d      	ldr	r5, [pc, #52]	; (8001348 <__libc_init_array+0x38>)
 8001314:	4c0d      	ldr	r4, [pc, #52]	; (800134c <__libc_init_array+0x3c>)
 8001316:	1b64      	subs	r4, r4, r5
 8001318:	10a4      	asrs	r4, r4, #2
 800131a:	2600      	movs	r6, #0
 800131c:	42a6      	cmp	r6, r4
 800131e:	d109      	bne.n	8001334 <__libc_init_array+0x24>
 8001320:	4d0b      	ldr	r5, [pc, #44]	; (8001350 <__libc_init_array+0x40>)
 8001322:	4c0c      	ldr	r4, [pc, #48]	; (8001354 <__libc_init_array+0x44>)
 8001324:	f000 f818 	bl	8001358 <_init>
 8001328:	1b64      	subs	r4, r4, r5
 800132a:	10a4      	asrs	r4, r4, #2
 800132c:	2600      	movs	r6, #0
 800132e:	42a6      	cmp	r6, r4
 8001330:	d105      	bne.n	800133e <__libc_init_array+0x2e>
 8001332:	bd70      	pop	{r4, r5, r6, pc}
 8001334:	f855 3b04 	ldr.w	r3, [r5], #4
 8001338:	4798      	blx	r3
 800133a:	3601      	adds	r6, #1
 800133c:	e7ee      	b.n	800131c <__libc_init_array+0xc>
 800133e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001342:	4798      	blx	r3
 8001344:	3601      	adds	r6, #1
 8001346:	e7f2      	b.n	800132e <__libc_init_array+0x1e>
 8001348:	08001370 	.word	0x08001370
 800134c:	08001370 	.word	0x08001370
 8001350:	08001370 	.word	0x08001370
 8001354:	08001374 	.word	0x08001374

08001358 <_init>:
 8001358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800135a:	bf00      	nop
 800135c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800135e:	bc08      	pop	{r3}
 8001360:	469e      	mov	lr, r3
 8001362:	4770      	bx	lr

08001364 <_fini>:
 8001364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001366:	bf00      	nop
 8001368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800136a:	bc08      	pop	{r3}
 800136c:	469e      	mov	lr, r3
 800136e:	4770      	bx	lr
