Release 14.2 Map P.28xd (nt64)
Xilinx Map Application Log File for Design 'cpu_16bit_top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s1200e-fg320-5 -timing -logic_opt off
-ol high -t 1 -register_duplication off -cm area -ir off -pr off -power off -o
cpu_16bit_top_map.ncd cpu_16bit_top.ngd cpu_16bit_top.pcf 
Target Device  : xc3s1200e
Target Package : fg320
Target Speed   : -5
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Sat Dec 09 01:07:16 2017

Mapping design into LUTs...
Running directed packing...
WARNING:Pack:266 - The function generator vga/char/Mrom_Char_mux000266 failed to
   merge with F5 multiplexer vga/char/Mrom_Char_mux000266_f6/MUXF5.I1.  There is
   a conflict for the GYMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator vga/char/Char_mux0000<78>51 failed to
   merge with F5 multiplexer vga/char/Char_mux0000<73>1_f5.  There is a conflict
   for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator vga/char/Mrom_Char_mux0002962 failed
   to merge with F5 multiplexer vga/char/Mrom_Char_mux000296_f6/MUXF5.I0. 
   Unable to resolve the conflicts between two or more collections of symbols
   which have restrictive placement or routing requirements.  The original
   symbols are:
   	MUXF5 symbol "vga/char/Mrom_Char_mux000296_f6/MUXF5.I0" (Output Signal =
   vga/char/Mrom_Char_mux000296_f6/F5.I0)
   	LUT symbol "vga/char/Mrom_Char_mux0002962" (Output Signal =
   vga/char/Mrom_Char_mux00021032)
   	MUXF5 symbol "vga/char/Mrom_Char_mux0002105_f6/MUXF5.I0" (Output Signal =
   vga/char/Mrom_Char_mux0002105_f6/F5.I0)
   Failure 1:  Unable to combine the following symbols into a single slice.
   	MUXF5 symbol "vga/char/Mrom_Char_mux000296_f6/MUXF5.I0" (Output Signal =
   vga/char/Mrom_Char_mux000296_f6/F5.I0)
   	MUXF5 symbol "vga/char/Mrom_Char_mux0002105_f6/MUXF5.I0" (Output Signal =
   vga/char/Mrom_Char_mux0002105_f6/F5.I0)
   	LUT symbol "vga/char/Mrom_Char_mux0002962" (Output Signal =
   vga/char/Mrom_Char_mux00021032)
   There is more than one F5MUX.
   Failure 2:  Unable to combine the following symbols into a single slice.
   	MUXF6 symbol "vga/char/Mrom_Char_mux000296_f6/MUXF6" (Output Signal =
   vga/char/Mrom_Char_mux000296_f6)
   	MUXF5 symbol "vga/char/Mrom_Char_mux000296_f5" (Output Signal =
   vga/char/Mrom_Char_mux000296_f5)
   	LUT symbol "vga/char/Mrom_Char_mux0002961" (Output Signal =
   vga/char/Mrom_Char_mux0002961)
   	LUT symbol "vga/char/Mrom_Char_mux000296" (Output Signal =
   vga/char/Mrom_Char_mux000296)
   	MUXF6 symbol "vga/char/Mrom_Char_mux0002105_f6/MUXF6" (Output Signal =
   vga/char/Mrom_Char_mux0002105_f6)
   	MUXF5 symbol "vga/char/Mrom_Char_mux0002105_f5" (Output Signal =
   vga/char/Mrom_Char_mux0002105_f5)
   There is more than one MUXF6.
     The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator vga/char/Mrom_Char_mux000266 failed to
   merge with F5 multiplexer vga/char/Mrom_Char_mux0002119_f6/MUXF5.I1.  There
   is a conflict for the GYMUX.  The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 secs 
Total CPU  time at the beginning of Placer: 4 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b9d58cc7) REAL time: 6 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b9d58cc7) REAL time: 6 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b9d58cc7) REAL time: 6 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:8e6488a2) REAL time: 6 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:8e6488a2) REAL time: 6 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:8e6488a2) REAL time: 6 secs 

Phase 7.8  Global Placement
.................................
..
...................................
................
................
Phase 7.8  Global Placement (Checksum:42b53fa5) REAL time: 11 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:42b53fa5) REAL time: 11 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:dee1ed74) REAL time: 19 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:dee1ed74) REAL time: 19 secs 

Total REAL time to Placer completion: 20 secs 
Total CPU  time to Placer completion: 19 secs 
Running post-placement packing...
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   memory0/vga_enable_cmp_ge0000 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   memory0/Mtrien_data_1_not0001 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net u5/rega_not0001 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net u5/immediate_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net u5/ALUOp_not0001 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <clk_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <test_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <flash_rst_IBUF> is incomplete. The
   signal does not drive any load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:         633 out of  17,344    3%
    Number used as Flip Flops:          578
    Number used as Latches:              55
  Number of 4 input LUTs:             1,855 out of  17,344   10%
Logic Distribution:
  Number of occupied Slices:          1,368 out of   8,672   15%
    Number of Slices containing only related logic:   1,368 out of   1,368 100%
    Number of Slices containing unrelated logic:          0 out of   1,368   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,010 out of  17,344   11%
    Number used as logic:             1,853
    Number used as a route-thru:        155
    Number used as Shift registers:       2

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                173 out of     250   69%
    IOB Flip Flops:                      16
    IOB Latches:                         32
  Number of RAMB16s:                      2 out of      28    7%
  Number of BUFGMUXs:                     7 out of      24   29%
  Number of MULT18X18SIOs:                1 out of      28    3%

Average Fanout of Non-Clock Nets:                3.68

Peak Memory Usage:  358 MB
Total REAL time to MAP completion:  21 secs 
Total CPU time to MAP completion:   20 secs 

Mapping completed.
See MAP report file "cpu_16bit_top_map.mrp" for details.
