{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492438779096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492438779104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 22:19:38 2017 " "Processing started: Mon Apr 17 22:19:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492438779104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492438779104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DigitalTester -c DigitalTester " "Command: quartus_sta DigitalTester -c DigitalTester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492438779104 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1492438779304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1492438780194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1492438780258 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1492438780259 ""}
{ "Info" "ISTA_SDC_FOUND" "Architectire/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Architectire/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1492438781615 ""}
{ "Info" "ISTA_SDC_FOUND" "Architectire/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'Architectire/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1492438781772 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1492438781964 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492438781965 ""}  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1492438781965 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1492438781973 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492438781976 ""}  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1492438781976 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1492438781983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492438781983 ""}  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1492438781983 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1492438781984 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *_hssi_pcie_hip* clock " "Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1492438781984 ""}
{ "Info" "ISTA_SDC_FOUND" "Architectire/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'Architectire/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1492438782001 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'd:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1492438782277 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_pci_express.sdc " "Reading SDC File: 'd:/digitaltester/hardware/db/ip/architectire/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1492438782284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782285 ""}  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1492438782285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782286 ""}  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1492438782286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782287 ""}  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1492438782287 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/digitaltester/hardware/db/ip/architectire/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1492438782295 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1492438782300 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -waveform \{0.000 5.000\} -name PCIE_REFCLK_P PCIE_REFCLK_P " "create_clock -period 10.000 -waveform \{0.000 5.000\} -name PCIE_REFCLK_P PCIE_REFCLK_P" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{Unit\|pll\|sd1\|pll7\|clk\[0\]\} \{Unit\|pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{Unit\|pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{Unit\|pll\|sd1\|pll7\|clk\[0\]\} \{Unit\|pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{Unit\|pll\|sd1\|pll7\|clk\[1\]\} \{Unit\|pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{Unit\|pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{Unit\|pll\|sd1\|pll7\|clk\[1\]\} \{Unit\|pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pma0\|clockout\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pma0\|clockout\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782316 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1492438782318 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1492438782326 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782842 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1492438782842 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1492438782930 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1492438782931 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1492438782938 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1492438782979 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1492438783753 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1492438783753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.525 " "Worst-case setup slack is -5.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.525            -710.844 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "   -5.525            -710.844 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.960             -94.896 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   -1.960             -94.896 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.391               0.000 n/a  " "   14.391               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492438783758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.232 " "Worst-case hold slack is 0.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.232               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    0.392               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.133               0.000 n/a  " "    5.133               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492438783876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.150 " "Worst-case recovery slack is 1.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.150               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    1.150               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.446               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.446               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492438783908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.193 " "Worst-case removal slack is 1.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.193               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    1.193               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.675               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    2.675               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492438783941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.307 " "Worst-case minimum pulse width slack is 1.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    1.307               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout  " "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.576               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.576               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.977               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.977               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.980               0.000 PCIE_REFCLK_P  " "    4.980               0.000 PCIE_REFCLK_P " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.891               0.000 CLOCK_50  " "    9.891               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438783952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492438783952 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492438784983 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492438784983 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1492438784999 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1492438785066 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1492438787493 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788198 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1492438788198 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788199 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1492438788551 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1492438788551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.878 " "Worst-case setup slack is -4.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.878            -505.481 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "   -4.878            -505.481 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.839             -26.001 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   -1.839             -26.001 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.869               0.000 n/a  " "   14.869               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492438788559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.234 " "Worst-case hold slack is 0.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.234               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    0.343               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.704               0.000 n/a  " "    4.704               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492438788679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.521 " "Worst-case recovery slack is 1.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.521               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    1.521               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.882               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.882               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492438788715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.099 " "Worst-case removal slack is 1.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.099               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    1.099               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.380               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    2.380               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492438788751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.351 " "Worst-case minimum pulse width slack is 1.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.351               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    1.351               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout  " "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.525               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.525               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.971               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.971               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.975               0.000 PCIE_REFCLK_P  " "    4.975               0.000 PCIE_REFCLK_P " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.911               0.000 CLOCK_50  " "    9.911               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438788768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492438788768 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492438789650 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492438789650 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1492438789668 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790302 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790302 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790302 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1492438790302 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790303 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1492438790416 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1492438790416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.520 " "Worst-case setup slack is -2.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.520             -75.562 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "   -2.520             -75.562 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.377              -0.377 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   -0.377              -0.377 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.128               0.000 n/a  " "   17.128               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492438790427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.073 " "Worst-case hold slack is 0.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.073               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    0.174               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.603               0.000 n/a  " "    2.603               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492438790559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.965 " "Worst-case recovery slack is 2.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.965               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    2.965               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.623               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    5.623               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492438790597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.557 " "Worst-case removal slack is 0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.557               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.487               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    1.487               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492438790635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout  " "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.229               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    2.229               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.682               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.682               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.994               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.994               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.989               0.000 PCIE_REFCLK_P  " "    4.989               0.000 PCIE_REFCLK_P " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.621               0.000 CLOCK_50  " "    9.621               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492438790657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492438790657 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492438791609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 34 " "Number of Synchronizer Chains Found: 34" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492438791609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 32 Registers " "Shortest Synchronizer Chain: 32 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492438791609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492438791609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 141.473 ns " "Worst Case Available Settling Time: 141.473 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492438791609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492438791609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492438791609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492438791609 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492438791609 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1492438792195 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1492438792196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1001 " "Peak virtual memory: 1001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492438792662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 22:19:52 2017 " "Processing ended: Mon Apr 17 22:19:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492438792662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492438792662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492438792662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492438792662 ""}
