/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [3:0] _01_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_1_1z[2:0], celloutsig_1_5z };
  assign out_data[99:96] = _01_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_0z[2:0];
  assign celloutsig_0_3z = in_data[58] == celloutsig_0_0z[3];
  assign celloutsig_0_7z = { in_data[78:74], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, _00_, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z } == { in_data[61:37], celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_1z[4], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z } == { in_data[127:126], celloutsig_1_1z };
  assign celloutsig_1_10z = { in_data[129:123], celloutsig_1_1z, celloutsig_1_6z } == { in_data[144:134], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_2z = in_data[31:26] == { _00_[2:1], celloutsig_0_0z };
  assign celloutsig_0_9z = { in_data[57:49], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z } >= { in_data[62:56], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z, _00_, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_10z = celloutsig_0_8z >= { celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z } >= { in_data[139:133], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z } >= { in_data[185], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_5z = { celloutsig_0_0z[3:1], _00_, _00_, celloutsig_0_2z, celloutsig_0_0z, _00_, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z } > { in_data[42:38], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_6z = { in_data[48:47], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, _00_, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z } > { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, _00_, celloutsig_0_3z, _00_, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_6z, _00_, celloutsig_0_7z } > { in_data[95], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_9z, _00_, _00_, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_1_2z = in_data[136:107] > { in_data[140:112], celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[172:170], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } > { celloutsig_1_1z[4:0], celloutsig_1_1z };
  assign celloutsig_0_0z = ~ in_data[89:86];
  assign celloutsig_0_8z = ~ { celloutsig_0_0z[3:2], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_1_1z = ~ in_data[142:136];
  assign celloutsig_0_4z = ~((celloutsig_0_2z & celloutsig_0_2z) | celloutsig_0_0z[0]);
  assign celloutsig_1_0z = ~((in_data[103] & in_data[150]) | in_data[170]);
  assign celloutsig_1_4z = ~((celloutsig_1_1z[6] & celloutsig_1_1z[4]) | celloutsig_1_3z);
  assign celloutsig_1_8z = ~((celloutsig_1_6z & celloutsig_1_1z[5]) | celloutsig_1_4z);
  assign celloutsig_1_18z = ~((celloutsig_1_4z & celloutsig_1_8z) | celloutsig_1_10z);
  assign { out_data[128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
