Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sun Feb 26 23:01:59 2017
| Host         : Luke-laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vgademo1_bars_top_control_sets_placed.rpt
| Design       : vgademo1_bars_top
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+---------------+-------------------------+------------------+----------------+
|    Clock Signal   | Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------+---------------+-------------------------+------------------+----------------+
|  c1/inst/clk_out1 |               |                         |                1 |              1 |
|  c1/inst/clk_out1 |               | v1/VS0                  |                1 |              1 |
|  c1/inst/clk_out1 |               | v1/HS0                  |                1 |              1 |
|  c1/inst/clk_out1 |               | v1/hcounter[10]_i_1_n_0 |                6 |             11 |
|  c1/inst/clk_out1 | v1/eqOp       | v1/vcounter[10]_i_1_n_0 |                6 |             11 |
+-------------------+---------------+-------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 11     |                     2 |
+--------+-----------------------+


