# ğŸ‘‹ Hi, I'm Khaled Ali  

ğŸ“ Electronics & Communications Engineering student at **Helwan University, Faculty of Engineering**  
ğŸ’¡ Aspiring **Digital IC Design Engineer** | Passionate about **FPGA, RTL, and VLSI**  

---

## ğŸš€ About Me
- ğŸ–¥ï¸ Interested in **Digital IC Design, RTL Verification, FPGA-based Systems**  
- ğŸ”§ Experienced in **Verilog HDL, Vivado, QuestaSim, Timing Analysis**  
- ğŸ“š Projects Iâ€™ve worked on:  
  - ğŸ”¢ DSP48A1 Spartan-6 Slice (math-intensive DSP block)  
  - ğŸ“¡ SPI Slave with RAM (FSM-based, multiple encodings)  
  - ğŸ”„ UART Transmitter/Receiver (configurable baud rate, parity, frame format)  

---

## ğŸ› ï¸ Tech Stack
![Verilog](https://img.shields.io/badge/HDL-Verilog-blue?style=for-the-badge)  
![Vivado](https://img.shields.io/badge/Tool-Xilinx%20Vivado-orange?style=for-the-badge)  
![QuestaSim](https://img.shields.io/badge/Simulator-Mentor%20QuestaSim-green?style=for-the-badge)  
![FPGA](https://img.shields.io/badge/Hardware-FPGA-red?style=for-the-badge)  

---

## âœ¨ Fun Visuals
<p align="center">
  <img src="https://media.giphy.com/media/coxQHKASG60HrHtvkt/giphy.gif" width="300"/>  
  <img src="https://media.giphy.com/media/QpVUMRUJGokfqXyfa1/giphy.gif" width="300"/>  
</p>

---

## ğŸ“« Connect with Me
- ğŸ’¼ [LinkedIn](https://www.linkedin.com/in/your-profile)  
- ğŸ’» [GitHub](https://github.com/Khaled15102002)  
