
\begin{rSection}{研究方向}
\begin{itemize}
    \item 电路设计自动化的建模和优化
    \item 超大规模集成电路敏捷设计方法学
    \item 高能效深度学习及其应用，硬件友好型机器学习范式及算法
\end{itemize}
\end{rSection}

\iffalse
\begin{rSection}{Research Topics}
	\begin{itemize}
		\item Layout Optimization  \\%\hfill { Aug.~2016 - Present}\\
		 - Propose a framework to combine layout decomposition and mask optimization into one stage.
		\item Standard Cell Synthesis   \\%\hfill { Mar.~2016 - Present}\\
		 - Develop an algorithm of generating standard cell layouts of regular style.
		\item Adder Synthesis  \\%\hfill { Aug.~2016 - Dec.~2016}\\
		 - Propose a machine learning based methodology to search for best performance-area/power trade-off adders.
	\end{itemize}
\end{rSection}
\fi


