// Seed: 758602495
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wor id_2,
    output wire id_3
);
  assign id_3 = -1;
  module_2 modCall_1 (
      id_2,
      id_3,
      id_0,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_3,
      id_0,
      id_3,
      id_3
  );
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1,
    output uwire id_2,
    input  uwire id_3
);
  bufif0 primCall (id_2, id_3, id_1);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
  logic id_5;
  ;
endmodule
module module_2 (
    input wand id_0,
    output supply0 id_1,
    input wire id_2,
    input tri1 id_3,
    input tri id_4,
    output wand id_5,
    input wire id_6,
    output wire id_7
    , id_18,
    input uwire id_8,
    input supply1 id_9,
    input wand id_10,
    input tri0 id_11,
    input supply0 id_12,
    output tri0 id_13,
    input supply0 id_14,
    output wand id_15,
    output wor id_16
);
  wire id_19, id_20;
endmodule
