<snippet>
	<description>Assign</description>
	<content><![CDATA[assign ${1:/*wire_name*/} = ${0:/*var_name*/};]]></content>
	<tabTrigger>assign</tabTrigger>
	<scope>source.systemverilog</scope>
</snippet>
