xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project10/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project11/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project11/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project11/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project11/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project11/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project11/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project11/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project11/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
sch2hdl -intstyle ise -family spartan6 -verilog Top_drc.vf -w {C:/Users/Young/Desktop/Verilog Project/Project12/Top.sch} 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project12/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project12/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project12/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project12/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project12/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project12/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project12/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project12/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
sch2hdl -sympath {C:/Users/Young/Desktop/Verilog Project/Project12/ipcore_dir} -intstyle ise -family spartan6 -verilog Top.vf -w {C:/Users/Young/Desktop/Verilog Project/Project12/Top.sch} 
sch2hdl -sympath {C:/Users/Young/Desktop/Verilog Project/Project12/ipcore_dir} -intstyle ise -family spartan6 -verilog Top_drc.vf -w {C:/Users/Young/Desktop/Verilog Project/Project12/Top.sch} 
sch2hdl -sympath {C:/Users/Young/Desktop/Verilog Project/Project12/ipcore_dir} -intstyle ise -family spartan6 -verilog Top.vf -w {C:/Users/Young/Desktop/Verilog Project/Project12/Top.sch} 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/Project12/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/Project12/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.syr" 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
xst -intstyle ise -ifn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.xst" -ofn "C:/Users/Young/Desktop/Verilog Project/COD-P1/Top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc ucf.ucf -p xc6slx16-csg324-3 "Top.ngc" Top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Top_map.ncd Top.ngd Top.pcf 
par -w -intstyle ise -ol high -mt off Top_map.ncd Top.ncd Top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top.ut Top.ncd 
