
/users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/../vpr/vpr vpr_4_6_8_8_80_x25_y25.xml multi_consumer --blif_file multi_consumer.pre-vpr.blif --timing_analysis on --timing_driven_clustering on --route_chan_width 80 --nodisp --cluster_seed_type timing --sdc_file /users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/multi_consumer.sdc

VPR FPGA Placement and Routing.
Version: Version 6.1 Internal Release
Compiled: Apr 23 2013.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
T-VPack clustering integration by Jason Luu.
Area-driven AAPack added by Jason Luu.
This is free open source code under MIT license.

Architecture file: vpr_4_6_8_8_80_x25_y25.xml
Circuit name: multi_consumer.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 0 seconds.
Loop for doall = 0 took 0 seconds.
Loop for doall = 1, init_parse took 0 seconds.
Loop for doall = 1 took 0 seconds.
Swept away 2 nets with no fanout.
WARNING(2): logical_block top^clock #0 has no fanout.
Removing input.
WARNING(3): logical_block top^rst #1 has no fanout.
Removing input.
0 unconnected blocks in input netlist.
Removed 3 LUT buffers.
Sweeped away 5 nodes.
BLIF circuit stats:
	0 LUTs of size 0
	4 LUTs of size 1
	15 LUTs of size 2
	13 LUTs of size 3
	44 LUTs of size 4
	16 of type input
	64 of type output
	0 of type latch
	76 of type names
Timing analysis: ON
Circuit netlist file: multi_consumer.net
Circuit placement file: multi_consumer.place
Circuit routing file: multi_consumer.route
Circuit SDC file: /users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/multi_consumer.sdc
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: FALSE
PackerOpts.allow_unrelated_clustering: TRUE
PackerOpts.alpha_clustering: 0.750000
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.900000
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: TIMING
PackerOpts.connection_driven: TRUE
PackerOpts.global_clocks: TRUE
PackerOpts.hill_climbing_flag: FALSE
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: TRUE
PackerOpts.timing_driven: TRUE

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 10.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 80
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'multi_consumer.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 156, total nets: 92, total inputs: 16, total outputs: 64
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.204e-09

SDC file '/users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/multi_consumer.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on a virtual external clock.
Optimize this virtual clock to run as fast as possible.
Not enough resources expand FPGA size to x = 2 y = 2.
Complex block 0: cb.n91, type: clb
	.....
Passed route at end.
Complex block 1: cb.top^d_in~3, type: io
	
Passed route at end.
Complex block 2: cb.top^d_in~2, type: io
	
Passed route at end.
Complex block 3: cb.n97, type: clb
	.....
Passed route at end.
Complex block 4: cb.top^d_in~5, type: io
	
Passed route at end.
Complex block 5: cb.top^d_in~4, type: io
	
Passed route at end.
Complex block 6: cb.n151, type: clb
	.....
Passed route at end.
Complex block 7: cb.n139, type: clb
	.....
Passed route at end.
Not enough resources expand FPGA size to x = 3 y = 3.
Complex block 8: cb.n105, type: clb
	.....
Passed route at end.
Complex block 9: cb.out:top^d_out_1~13, type: io
	
Passed route at end.
Complex block 10: cb.out:top^d_out_1~15, type: io
	
Passed route at end.
Complex block 11: cb.out:top^d_out_2~15, type: io
	
Passed route at end.
Complex block 12: cb.out:top^d_out_4~15, type: io
	
Passed route at end.
Complex block 13: cb.out:top^d_out_2~10, type: io
	
Passed route at end.
Complex block 14: cb.out:top^d_out_7~13, type: io
	
Passed route at end.
Complex block 15: cb.out:top^d_out_7~14, type: io
	
Passed route at end.
Complex block 16: cb.out:top^d_out_2~14, type: io
	
Passed route at end.
Complex block 17: cb.out:top^d_out_1~14, type: io
	
Passed route at end.
Complex block 18: cb.out:top^d_out_7~15, type: io
	
Passed route at end.
Complex block 19: cb.top^d_out_1~15, type: clb
	.....
Passed route at end.
Complex block 20: cb.top^d_in~0, type: io
	
Passed route at end.
Complex block 21: cb.top^d_in~1, type: io
	
Passed route at end.
Complex block 22: cb.top^d_in~6, type: io
	
Passed route at end.
Complex block 23: cb.n101, type: clb
	.....
Passed route at end.
Complex block 24: cb.top^d_in~7, type: io
	
Passed route at end.
Complex block 25: cb.top^d_in~8, type: io
	
Passed route at end.
Complex block 26: cb.out:top^d_out_4~12, type: io
	
Passed route at end.
Complex block 27: cb.out:top^d_out_1~11, type: io
	
Passed route at end.
Complex block 28: cb.out:top^d_out_2~13, type: io
	
Passed route at end.
Complex block 29: cb.out:top^d_out_2~12, type: io
	
Passed route at end.
Complex block 30: cb.out:top^d_out_1~10, type: io
	
Passed route at end.
Complex block 31: cb.out:top^d_out_2~11, type: io
	
Passed route at end.
Complex block 32: cb.out:top^d_out_4~13, type: io
	
Passed route at end.
Complex block 33: cb.out:top^d_out_2~9, type: io
	
Passed route at end.
Complex block 34: cb.out:top^d_out_7~10, type: io
	
Passed route at end.
Complex block 35: cb.out:top^d_out_7~12, type: io
	
Passed route at end.
Complex block 36: cb.out:top^d_out_7~11, type: io
	
Passed route at end.
Complex block 37: cb.out:top^d_out_1~12, type: io
	
Passed route at end.
Complex block 38: cb.out:top^d_out_4~14, type: io
	
Passed route at end.
Complex block 39: cb.top^d_out_7~10, type: clb
	.....
Passed route at end.
Complex block 40: cb.top^d_out_2~13, type: clb
	.....
Passed route at end.
Complex block 41: cb.top^d_in~9, type: io
	
Passed route at end.
Complex block 42: cb.out:top^d_out_4~10, type: io
	
Passed route at end.
Complex block 43: cb.out:top^d_out_1~9, type: io
	
Passed route at end.
Complex block 44: cb.out:top^d_out_1~8, type: io
	
Passed route at end.
Complex block 45: cb.out:top^d_out_4~9, type: io
	
Passed route at end.
Complex block 46: cb.out:top^d_out_1~7, type: io
	
Passed route at end.
Complex block 47: cb.out:top^d_out_4~11, type: io
	
Passed route at end.
Complex block 48: cb.out:top^d_out_2~8, type: io
	
Passed route at end.
Complex block 49: cb.out:top^d_out_7~9, type: io
	
Passed route at end.
Complex block 50: cb.out:top^d_out_7~8, type: io
	
Passed route at end.
Complex block 51: cb.out:top^d_out_7~7, type: io
	
Passed route at end.
Not enough resources expand FPGA size to x = 4 y = 4.
Complex block 52: cb.top^d_out_7~8, type: clb
	.....
Passed route at end.
Complex block 53: cb.top^d_out_4~8, type: clb
	.....
Passed route at end.
Complex block 54: cb.top^d_in~10, type: io
	
Passed route at end.
Complex block 55: cb.top^d_in~11, type: io
	
Passed route at end.
Complex block 56: cb.top^d_in~12, type: io
	
Passed route at end.
Complex block 57: cb.out:top^d_out_2~5, type: io
	
Passed route at end.
Complex block 58: cb.out:top^d_out_4~7, type: io
	
Passed route at end.
Complex block 59: cb.out:top^d_out_4~8, type: io
	
Passed route at end.
Complex block 60: cb.out:top^d_out_4~6, type: io
	
Passed route at end.
Complex block 61: cb.out:top^d_out_1~6, type: io
	
Passed route at end.
Complex block 62: cb.out:top^d_out_1~5, type: io
	
Passed route at end.
Complex block 63: cb.out:top^d_out_7~4, type: io
	
Passed route at end.
Complex block 64: cb.out:top^d_out_2~7, type: io
	
Passed route at end.
Complex block 65: cb.out:top^d_out_2~6, type: io
	
Passed route at end.
Complex block 66: cb.out:top^d_out_7~6, type: io
	
Passed route at end.
Complex block 67: cb.out:top^d_out_7~5, type: io
	
Passed route at end.
Complex block 68: cb.top^d_out_1~5, type: clb
	.....
Passed route at end.
Complex block 69: cb.top^d_in~14, type: io
	
Passed route at end.
Complex block 70: cb.top^d_in~13, type: io
	
Passed route at end.
Complex block 71: cb.out:top^d_out_1~4, type: io
	
Passed route at end.
Complex block 72: cb.top^d_out_1~4, type: clb
	...
Passed route at end.
Complex block 73: cb.out:top^d_out_4~5, type: io
	
Passed route at end.
Complex block 74: cb.out:top^d_out_1~3, type: io
	
Passed route at end.
Complex block 75: cb.out:top^d_out_2~4, type: io
	
Passed route at end.
Complex block 76: cb.out:top^d_out_7~3, type: io
	
Passed route at end.
Complex block 77: cb.top^d_in~15, type: io
	
Passed route at end.
Complex block 78: cb.out:top^d_out_4~4, type: io
	
Passed route at end.
Complex block 79: cb.out:top^d_out_2~3, type: io
	
Passed route at end.
Complex block 80: cb.out:top^d_out_1~2, type: io
	
Passed route at end.
Complex block 81: cb.out:top^d_out_7~2, type: io
	
Passed route at end.
Complex block 82: cb.out:top^d_out_4~3, type: io
	
Passed route at end.
Complex block 83: cb.out:top^d_out_2~2, type: io
	
Passed route at end.
Complex block 84: cb.out:top^d_out_7~1, type: io
	
Passed route at end.
Complex block 85: cb.out:top^d_out_1~1, type: io
	
Passed route at end.
Complex block 86: cb.out:top^d_out_4~2, type: io
	
Passed route at end.
Complex block 87: cb.out:top^d_out_1~0, type: io
	
Passed route at end.
Complex block 88: cb.out:top^d_out_7~0, type: io
	
Passed route at end.
Complex block 89: cb.out:top^d_out_2~1, type: io
	
Passed route at end.
Complex block 90: cb.out:top^d_out_4~1, type: io
	
Passed route at end.
Complex block 91: cb.out:top^d_out_4~0, type: io
	
Passed route at end.
Complex block 92: cb.out:top^d_out_2~0, type: io
	
Passed route at end.
	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 80, average # input + clock pins used: 0.8, average # output pins used: 0.2
	clb: # blocks: 13, average # input + clock pins used: 8.07692, average # output pins used: 5.46154
Absorbed logical nets 5 out of 92 nets, 87 nets not absorbed.

Netlist conversion complete.

Packing took 0.05 seconds.
Packing completed.
Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'multi_consumer.net'.

Netlist num_nets: 87
Netlist num_blocks: 93
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 13.
Netlist inputs pins: 16
Netlist output pins: 64

The circuit will be mapped into a 25 x 25 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 4	blocks of type: <EMPTY>
	Netlist      80	blocks of type: io
	Architecture 800	blocks of type: io
	Netlist      13	blocks of type: clb
	Architecture 625	blocks of type: clb

Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...

There are 169 point to point connections in this circuit.

Initial placement cost: 1.12948 bb_cost: 24.8051 td_cost: 6.33094e-08 delay_cost: 1.21469e-07

--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
        T      Cost  Av BB Cost  Av TD Cost  Av Tot Del  P to P Del    d_max  Ac Rate Std Dev R limit     Exp Tot Moves   Alpha
--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
  1.21193   0.97075     23.9473 6.07745e-08 1.24128e-07 7.18751e-10   5.7231   0.9983  0.0391 26.0000  1.0000      4212  0.5000
  0.60596   0.99729      24.009 6.84802e-08 1.24251e-07 7.13426e-10   4.9231   0.9967  0.0366 26.0000  1.0000      8424  0.5000
  0.30298   0.99913     24.0607 7.38377e-08 1.23981e-07 7.54253e-10   4.4067   0.9957  0.0405 26.0000  1.0000     12636  0.5000
  0.15149    1.0021     23.8974 7.61153e-08 1.23371e-07 7.23484e-10   4.2231   0.9872  0.0325 26.0000  1.0000     16848  0.5000
  0.07575   0.99538     23.8042 7.35852e-08 1.23426e-07 7.26443e-10   4.5152   0.9706  0.0352 26.0000  1.0000     21060  0.5000
  0.03787   0.98084     23.1743 7.24294e-08 1.21335e-07 7.19937e-10   4.3152   0.9459  0.0352 26.0000  1.0000     25272  0.9000
  0.03409   0.98738      22.698 6.90673e-08 1.19844e-07 7.08102e-10   4.3317   0.9285  0.0401 26.0000  1.0000     29484  0.9000
  0.03068    1.0029     22.6729 6.68458e-08 1.19273e-07 7.08102e-10   4.5152   0.9288  0.0362 26.0000  1.0000     33696  0.9000
  0.02761   0.98921     22.7077 6.29367e-08 1.19284e-07 6.86797e-10   5.1067   0.9202  0.0317 26.0000  1.0000     37908  0.9000
  0.02485    1.0165     22.8458 6.60331e-08 1.19627e-07  6.9804e-10   4.5231   0.9141  0.0380 26.0000  1.0000     42120  0.9000
  0.02236    1.0252     22.0369 6.09128e-08 1.17428e-07   6.791e-10   4.8231   0.8889  0.0360 26.0000  1.0000     46332  0.9000
  0.02013   0.98033     21.7775 6.91859e-08 1.16297e-07  6.7378e-10   4.1067   0.8875  0.0399 26.0000  1.0000     50544  0.9000
  0.01811    0.9399     22.3024 6.59574e-08  1.1809e-07 7.29995e-10   4.7152   0.8884  0.0334 26.0000  1.0000     54756  0.9000
  0.01630     1.025     21.6787 6.61136e-08 1.17017e-07 6.83249e-10   4.5067   0.8680  0.0351 26.0000  1.0000     58968  0.9000
  0.01467     1.044     21.5255 6.94135e-08 1.15413e-07 6.60763e-10   3.8988   0.8497  0.0277 26.0000  1.0000     63180  0.9000
  0.01321   0.99853     21.2179  7.0033e-08  1.1456e-07 6.87391e-10   3.8152   0.8219  0.0365 26.0000  1.0000     67392  0.9000
  0.01188     1.016     21.5233 5.98417e-08 1.15401e-07 6.61354e-10   4.6067   0.8286  0.0308 26.0000  1.0000     71604  0.9000
  0.01070   0.98163     20.6057 7.28632e-08 1.13275e-07 6.95083e-10   3.7152   0.7944  0.0277 26.0000  1.0000     75816  0.9500
  0.01016    0.9955     20.4367 7.00458e-08 1.12997e-07 6.62536e-10   3.6231   0.7975  0.0261 26.0000  1.0000     80028  0.9500
  0.00965   0.98862     19.8902 6.64805e-08 1.09417e-07 6.54255e-10   3.8152   0.7502  0.0333 26.0000  1.0000     84240  0.9500
  0.00917    1.0225     19.5886 6.52953e-08 1.10239e-07 6.22302e-10   3.8067   0.7642  0.0287 26.0000  1.0000     88452  0.9500
  0.00871   0.93597      19.287 6.19304e-08  1.1009e-07 6.74965e-10   4.4067   0.7526  0.0278 26.0000  1.0000     92664  0.9500
  0.00828   0.95993      20.204 6.73822e-08  1.1172e-07 6.92123e-10   4.0067   0.7631  0.0263 26.0000  1.0000     96876  0.9500
  0.00786   0.99462     19.0419 6.06308e-08 1.06754e-07 6.35319e-10   3.9988   0.6999  0.0303 26.0000  1.0000    101088  0.9500
  0.00747   0.95882     19.1222 6.12784e-08 1.07337e-07 6.37093e-10   4.0988   0.7225  0.0239 26.0000  1.0000    105300  0.9500
  0.00710   0.98154      19.259 5.85249e-08 1.07426e-07 6.51295e-10   4.2067   0.7087  0.0276 26.0000  1.0000    109512  0.9500
  0.00674   0.97526     18.8752 5.44553e-08  1.0553e-07 6.21711e-10   4.5067   0.6807  0.0289 26.0000  1.0000    113724  0.9500
  0.00640   0.96983     18.9236  6.6721e-08 1.07475e-07  6.5307e-10   3.6231   0.7132  0.0246 26.0000  1.0000    117936  0.9500
  0.00608   0.98999     18.0287 6.23141e-08 1.02033e-07 6.01586e-10   3.5067   0.6401  0.0336 26.0000  1.0000    122148  0.9500
  0.00578   0.95773     17.5705 6.42353e-08 1.02208e-07 6.31768e-10   3.6067   0.6156  0.0277 26.0000  1.0000    126360  0.9500
  0.00549   0.98808     17.0851 6.45658e-08  1.0054e-07 6.09876e-10   3.3067   0.6128  0.0250 26.0000  1.0000    130572  0.9500
  0.00522   0.95699     16.4693 5.64079e-08 9.67181e-08 5.95673e-10   3.7067   0.5415  0.0482 26.0000  1.0000    134784  0.9500
  0.00496    0.9441     15.2285 4.96223e-08  8.9394e-08 5.63129e-10   3.9067   0.4703  0.0427 26.0000  1.0000    138996  0.9500
  0.00471   0.87856     12.6691 4.81112e-08 7.93005e-08 5.31178e-10   3.4231   0.3884  0.0375 26.0000  1.0000    143208  0.9500
  0.00447   0.94077     12.2987 3.92645e-08 7.73438e-08 4.75555e-10   3.2067   0.4233  0.0306 24.6588  1.3755    147420  0.9500
  0.00425   0.96431     10.8117  3.4965e-08 7.25449e-08 4.31763e-10   2.8909   0.3483  0.0305 24.2473  1.4908    151632  0.9500
  0.00404   0.95135     9.98375 2.65152e-08 6.89383e-08  4.1816e-10   2.8231   0.3378  0.0411 22.0236  2.1134    155844  0.9500
  0.00383   0.91229     9.49107 1.66972e-08 6.68739e-08 4.12834e-10   3.0152   0.3637  0.0303 19.7738  2.7433    160056  0.9500
  0.00364   0.96393      9.0053 1.68374e-08 6.41598e-08 3.75555e-10   2.6231   0.3530  0.0394 18.2655  3.1657    164268  0.9500
  0.00346   0.89501     7.83912 1.56049e-08 6.14877e-08 3.57212e-10   2.5231   0.3274  0.0392 16.6771  3.6104    168480  0.9500
  0.00329   0.93388     7.60383 1.07433e-08 6.12246e-08 3.67863e-10   2.8067   0.3264  0.0309 14.7992  4.1362    172692  0.9500
  0.00312   0.89641     7.41019 1.03446e-08 6.11704e-08 3.83248e-10   2.7152   0.3319  0.0423 13.1187  4.6068    176904  0.9500
  0.00297   0.95401     6.65912 8.19312e-09 5.84971e-08 3.46561e-10   2.6067   0.3378  0.0359 11.7007  5.0038    181116  0.9500
  0.00282   0.97431     6.35885 1.26301e-08 5.82514e-08 3.50704e-10   2.2152   0.3295  0.0217 10.5054  5.3385    185328  0.9500
  0.00268    0.9246     6.40037  8.9978e-09 5.78837e-08 3.48923e-10   2.4152   0.3500  0.0280  9.3449  5.6634    189540  0.9500
  0.00254   0.93066     6.10144 9.23396e-09 5.64362e-08 3.43012e-10   2.3152   0.3526  0.0234  8.5035  5.8990    193752  0.9500
  0.00242   0.94392      5.9002 1.10245e-08 5.57727e-08 3.32952e-10   2.1231   0.3523  0.0288  7.7599  6.1072    197964  0.9500
  0.00230   0.91259     5.71781 8.13999e-09 5.41696e-08  3.1816e-10   2.3231   0.3229  0.0555  7.0796  6.2977    202176  0.9500
  0.00218   0.94457     5.23165 7.33507e-09 5.29423e-08 3.05141e-10   2.2231   0.3072  0.0177  6.2505  6.5299    206388  0.9500
  0.00207   0.99336     5.30737 7.53536e-09 5.31696e-08 3.10467e-10   2.1231   0.3274  0.0171  5.4205  6.7622    210600  0.9500
  0.00197   0.93439     5.22022 7.06735e-09  5.2843e-08 3.14011e-10   2.2067   0.3651  0.0239  4.8102  6.9332    214812  0.9500
  0.00187   0.93891     4.97613 8.57675e-09 5.17613e-08 3.14017e-10   2.1317   0.3390  0.0231  4.4501  7.0340    219024  0.9500
  0.00178   0.94652     5.06106 6.13366e-09 5.20481e-08 2.99816e-10   2.1231   0.3431  0.0160  4.0008  7.1598    223236  0.9500
  0.00169   0.95503      4.7689 6.21811e-09 5.01612e-08 3.08094e-10   2.1067   0.3172  0.0157  3.6130  7.2684    227448  0.9500
  0.00160   0.92346      4.6627 6.65662e-09 4.92767e-08 3.10467e-10   2.1067   0.3219  0.0170  3.1693  7.3926    231660  0.9500
  0.00152   0.96393     4.64233 5.65152e-09 4.95726e-08 2.95082e-10   2.1067   0.3637  0.0145  2.7951  7.4974    235872  0.9500
  0.00145   0.97804     4.69764 4.98536e-09 5.01863e-08 2.79106e-10   2.1067   0.3687  0.0136  2.5819  7.5571    240084  0.9500
  0.00137   0.97009     4.65578 5.49992e-09 4.94484e-08 2.88574e-10   2.1067   0.3319  0.0129  2.3978  7.6086    244296  0.9500
  0.00131   0.93625     4.60232 5.19662e-09 4.98729e-08 3.00408e-10   2.1067   0.3609  0.0222  2.1386  7.6812    248508  0.9500
  0.00124   0.96972     4.51875 5.07375e-09 4.87533e-08 2.89751e-10   2.1067   0.2545  0.0110  1.9694  7.7286    252720  0.9500
  0.00118   0.97648     4.40679 4.69231e-09 4.96812e-08 2.86206e-10   2.1067   0.2730  0.0098  1.6041  7.8308    256932  0.9500
  0.00112    0.9616     4.33609 4.92739e-09 4.89839e-08 2.93899e-10   2.1067   0.2282  0.0103  1.3363  7.9058    261144  0.9500
  0.00106    0.9734     4.40966 4.79733e-09 4.91937e-08 2.86207e-10   2.1067   0.2365  0.0081  1.0532  7.9851    265356  0.9500
  0.00101   0.99396     4.45661 4.62436e-09 4.91831e-08 2.85023e-10   2.1067   0.2125  0.0051  1.0000  8.0000    269568  0.9500
  0.00096   0.97638     4.29491 5.27427e-09 4.99826e-08 2.88562e-10   2.1067   0.2191  0.0067  1.0000  8.0000    273780  0.9500
  0.00091   0.96551     4.35518  5.0476e-09 4.95754e-08 2.88573e-10   2.1067   0.2013  0.0073  1.0000  8.0000    277992  0.9500
  0.00087   0.98372     4.28122 4.99781e-09 4.97076e-08 3.03958e-10   2.1067   0.2244  0.0054  1.0000  8.0000    282204  0.9500
  0.00082   0.97388     4.21846 5.20025e-09 5.05625e-08 2.92715e-10   2.1067   0.2092  0.0068  1.0000  8.0000    286416  0.9500
  0.00078   0.96065     4.18676 5.00435e-09 4.86353e-08 3.12834e-10   2.1067   0.1660  0.0132  1.0000  8.0000    290628  0.9500
  0.00074   0.94471     4.18334 4.66595e-09 5.02354e-08 2.77331e-10   2.1067   0.1769  0.0105  1.0000  8.0000    294840  0.9500
  0.00071   0.96383     4.19548  4.4904e-09 4.96694e-08 2.95082e-10   2.1067   0.1588  0.0178  1.0000  8.0000    299052  0.9500
  0.00067   0.99109     4.12531 4.32553e-09 4.93264e-08 2.92716e-10   2.1067   0.1391  0.0039  1.0000  8.0000    303264  0.8000
  0.00054   0.98431     4.04535 4.33911e-09 5.04239e-08 2.95668e-10   2.1067   0.0933  0.0035  1.0000  8.0000    307476  0.8000
  0.00043   0.97451      4.0398 4.50961e-09 5.02082e-08 3.11059e-10   2.1067   0.0997  0.0056  1.0000  8.0000    311688  0.8000
  0.00034   0.99884     3.99411 4.25673e-09 5.01278e-08 2.95082e-10   2.1067   0.0670  0.0013  1.0000  8.0000    315900  0.8000
  0.00027    0.9926      3.9822 4.35001e-09 5.01724e-08 2.97449e-10   2.1067   0.0472  0.0019  1.0000  8.0000    320112  0.8000
  0.00022   0.98648     3.95661 4.50751e-09 5.06507e-08 3.01591e-10   2.1067   0.0351  0.0018  1.0000  8.0000    324324  0.8000
  0.00018   0.99473     3.96265 4.36492e-09 5.02772e-08 3.01591e-10   2.1067   0.0287  0.0006  1.0000  8.0000    328536  0.8000
  0.00014   0.99465     3.97227 4.37437e-09 4.98497e-08 3.03366e-10   2.1067   0.0247  0.0011  1.0000  8.0000    332748  0.8000
  0.00011   0.99763     3.96598 4.27395e-09 5.00485e-08 2.95674e-10   2.1067   0.0209  0.0007  1.0000  8.0000    336960  0.8000
  0.00009   0.99727     3.95948 4.26774e-09 5.04398e-08 2.95674e-10   2.1067   0.0171  0.0005  1.0000  8.0000    341172  0.8000
  0.00007    0.9987     3.97116 4.28194e-09 4.98289e-08 2.98633e-10   2.1067   0.0166  0.0005  1.0000  8.0000    345384  0.8000
  0.00006   0.99659     3.94667 4.27574e-09 5.08949e-08 2.95674e-10   2.1067   0.0119  0.0008  1.0000  8.0000    349596  0.8000
  0.00000   0.99059     3.95889 4.36098e-09 5.00503e-08 3.00408e-10            0.0102  0.0008  1.0000  8.0000    353808

BB estimate of min-dist (placement) wirelength: 397
bb_cost recomputed from scratch: 3.96587
timing_cost recomputed from scratch: 4.34951e-09
delay_cost recomputed from scratch: 4.97689e-08

Completed placement consistency check successfully.

Swaps called: 353901

Placement estimated critical path delay: 2.10667 ns
Placement cost: 0.990179, bb_cost: 3.96587, td_cost: 4.34951e-09, delay_cost: 4.97689e-08
Placement total # of swap attempts: 353901
	Swap reject rate: 0
	Swap accept rate: 0
	Swap abort rate: 0
Placement took 1.14 seconds.
Build rr_graph took 0.51 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 989, total available wire length 104000, ratio 0.00950962
Critical path: 2.50667 ns
Routing iteration took 0.01 seconds.

Routing iteration: 2
Critical path: 2.50667 ns
Routing iteration took 0 seconds.

Routing iteration: 3
Critical path: 2.50667 ns
Routing iteration took 0 seconds.

Routing iteration: 4
Critical path: 2.50667 ns
Routing iteration took 0.01 seconds.

Routing iteration: 5
Critical path: 2.50667 ns
Routing iteration took 0 seconds.

Routing iteration: 6
Critical path: 2.50667 ns
Routing iteration took 0 seconds.

Routing iteration: 7
Critical path: 2.50667 ns
Routing iteration took 0.01 seconds.

Routing iteration: 8
Critical path: 2.50667 ns
Routing iteration took 0 seconds.

Routing iteration: 9
Critical path: 2.50667 ns
Routing iteration took 0 seconds.

Routing iteration: 10
Critical path: 2.50667 ns
Routing iteration took 0.01 seconds.

Routing iteration: 11
Critical path: 2.50667 ns
Routing iteration took 0 seconds.

Routing iteration: 12
Critical path: 2.50667 ns
Routing iteration took 0 seconds.

Routing iteration: 13
Critical path: 2.50667 ns
Routing iteration took 0.01 seconds.

Routing iteration: 14
Critical path: 2.50667 ns
Routing iteration took 0 seconds.

Routing iteration: 15
Critical path: 2.50667 ns
Routing iteration took 0 seconds.

Routing iteration: 16
Critical path: 2.50667 ns
Routing iteration took 0 seconds.

Routing iteration: 17
Critical path: 2.50667 ns
Routing iteration took 0.01 seconds.

Routing iteration: 18
Critical path: 2.50667 ns
Routing iteration took 0 seconds.

Routing iteration: 19
Critical path: 2.50667 ns
Routing iteration took 0 seconds.

Routing iteration: 20
Critical path: 2.50667 ns
Routing iteration took 0 seconds.

Routing iteration: 21
Critical path: 2.50667 ns
Routing iteration took 0.01 seconds.

Routing iteration: 22
Critical path: 2.50667 ns
Routing iteration took 0 seconds.

Routing iteration: 23
Successfully routed after 23 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 3860333
Circuit successfully routed with a channel width factor of 80.


Average number of bends per net: 2.34483  Maximum # of bends: 14

Number of routed nets (nonglobal): 87
Wirelength results (in units of 1 clb segments)...
	Total wirelength: 1047, average net length: 12.0345
	Maximum net length: 63

Wirelength results in terms of physical segments...
	Total wiring segments used: 330, average wire segments per net: 3.79310
	Maximum segments used by a net: 18
	Total local nets with reserved CLB opins: 0

X - Directed channels: j	max occ	av_occ		capacity
0	0	0.00000  	80
1	0	0.00000  	80
2	0	0.00000  	80
3	0	0.00000  	80
4	0	0.00000  	80
5	0	0.00000  	80
6	0	0.00000  	80
7	0	0.00000  	80
8	0	0.00000  	80
9	0	0.00000  	80
10	0	0.00000  	80
11	0	0.00000  	80
12	4	0.200000 	80
13	1	0.0800000	80
14	3	0.280000 	80
15	12	1.00000  	80
16	10	1.12000  	80
17	17	1.64000  	80
18	15	1.60000  	80
19	13	0.960000 	80
20	14	1.12000  	80
21	17	1.36000  	80
22	11	1.48000  	80
23	4	0.800000 	80
24	2	0.120000 	80
25	6	0.880000 	80

Y - Directed channels: i	max occ	av_occ		capacity
0	0	0.00000  	80
1	0	0.00000  	80
2	0	0.00000  	80
3	0	0.00000  	80
4	0	0.00000  	80
5	0	0.00000  	80
6	0	0.00000  	80
7	0	0.00000  	80
8	0	0.00000  	80
9	0	0.00000  	80
10	0	0.00000  	80
11	0	0.00000  	80
12	0	0.00000  	80
13	0	0.00000  	80
14	0	0.00000  	80
15	0	0.00000  	80
16	0	0.00000  	80
17	0	0.00000  	80
18	0	0.00000  	80
19	0	0.00000  	80
20	1	0.0800000	80
21	2	0.360000 	80
22	2	0.440000 	80
23	10	3.52000  	80
24	20	7.48000  	80
25	53	17.3600  	80

Total tracks in x-direction: 2080, in y-direction: 2080

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 3.87942e+06
	Total used logic block area: 80692.6

Routing area (in minimum width transistor areas)...
	Total routing area: 4.26166e+06, per logic tile: 6818.66

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.0113

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        4                   0.0113

Nets on critical path: 5 normal, 0 global.
Total logic delay: 1.00167e-09 (s), total net delay: 1.605e-09 (s)
Final critical path: 2.60667 ns
f_max: 383.631 MHz

Least slack in design: -2.60667 ns

Routing took 0.93 seconds.
The entire flow of VPR took 2.18 seconds.
