# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 4.18.0-553.30.1.el8_10.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2024-12-11 11:42:16 EST
# hostname  : micro27.(none)
# pid       : 1306978
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:39729' '-style' 'windows' '-data' 'AAAAhnicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZqRNckxODIEMDgxxDO4MQQz+ALpYoYyhkQGPYYShmSGHLA6AEPFDBE=' '-proj' '/homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM/jgproject/sessionLogs/session_0' '-init' '-hidden' '/homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM/jgproject/.tmp/.initCmds.tcl' 'APB_FSM_sva.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/user/stud/fall23/ym3000/.config/cadence/jasper.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
% analyze -sv09 ../RTL/APB_FSM.v
ERROR (ESW046): The file "../RTL/APB_FSM.v" does not exist.

ERROR: problem encountered at line 4 in file APB_FSM_sva.tcl

% prove -bg -all
ERROR (ENL001): No design modules are defined.


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../../RTL/APB_FSM.v(294): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 97 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 104 of 106 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.023s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "APB_FSM.APB_FSM_chk.assert_outputs" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.26 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.37 s
0.0.N: Identified and disabled 29 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 63
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1307295@micro27(local) jg_1306978_micro27_1
0.0.N: Proofgrid shell started at 1307294@micro27(local) jg_1306978_micro27_1
0.0.Ht: Proofgrid shell started at 1307327@micro27(local) jg_1306978_micro27_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.06 s]
0.0.Ht: A trace with 1 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.08 s.
0.0.Ht: Trace Attempt  2	[0.06 s]
0.0.Ht: A trace with 2 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.08 s.
0.0.Ht: A trace with 2 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.14 s.
0.0.Ht: A trace with 2 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.18 s.
0.0.Ht: Trace Attempt  3	[0.06 s]
0.0.Ht: A trace with 3 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.22 s.
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.22 s.
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.22 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.26 s.
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.26 s.
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.26 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.29 s.
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.29 s.
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.29 s.
0.0.Ht: A trace with 3 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.33 s.
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.33 s.
0.0.Ht: A trace with 3 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.37 s.
0.0.Ht: A trace with 3 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.41 s.
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.41 s.
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.41 s.
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.41 s.
INFO (IPF047): 0.0.Ht: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.41 s.
0.0.Bm: Proofgrid shell started at 1307343@micro27(local) jg_1306978_micro27_1
0.0.Mpcustom4: Proofgrid shell started at 1307344@micro27(local) jg_1306978_micro27_1
0.0.Oh: Proofgrid shell started at 1307352@micro27(local) jg_1306978_micro27_1
0.0.L: Proofgrid shell started at 1307355@micro27(local) jg_1306978_micro27_1
0.0.B: Proofgrid shell started at 1307361@micro27(local) jg_1306978_micro27_1
0.0.AM: Proofgrid shell started at 1307366@micro27(local) jg_1306978_micro27_1
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.43 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.Hp: Trace Attempt  1	[0.17 s]
0.0.Hp: Trace Attempt  2	[0.17 s]
0.0.Hp: Trace Attempt  3	[0.17 s]
0.0.Hp: Trace Attempt  4	[0.22 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.22 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.45 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.23 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.49 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.49 s.
0: ProofGrid usable level: 5
0.0.Hp: A trace with 4 cycles was found. [0.23 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.53 s.
0.0.Hp: A trace with 4 cycles was found. [0.23 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.58 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.58 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.58 s.
0.0.Hp: A trace with 4 cycles was found. [0.23 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.62 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.23 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.67 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.59 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.23 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.71 s.
0.0.Hp: All properties determined. [0.23 s]
0.0.Ht: Trace Attempt  4	[0.07 s]
0.0.Ht: All properties determined. [0.07 s]
0.0.Bm: Requesting engine job to terminate
0.0.Bm: All properties determined. [0.23 s]
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: All properties determined. [0.23 s]
0.0.Oh: Requesting engine job to terminate
0.0.Oh: All properties determined. [0.23 s]
0.0.L: Requesting engine job to terminate
0.0.L: All properties determined. [0.23 s]
0.0.B: Requesting engine job to terminate
0.0.B: All properties determined. [0.23 s]
0.0.AM: Requesting engine job to terminate
0.0.AM: All properties determined. [0.23 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.04 s]
0.0.Hp: Exited with Success (@ 0.77 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 0.77 s)
0.0.Bm: Exited with Success (@ 0.77 s)
0.0.Mpcustom4: Exited with Success (@ 0.77 s)
0.0.Oh: Exited with Success (@ 0.77 s)
0.0.L: Exited with Success (@ 0.77 s)
0.0.B: Exited with Success (@ 0.77 s)
0.0.AM: Exited with Success (@ 0.77 s)
0.0.N: Exited with Success (@ 0.77 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 33.11 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.58        0.52        0.00       47.45 %
     Hp        0.57        0.52        0.00       48.12 %
     Ht        0.11        0.52        0.00       82.55 %
     Bm        0.36        0.00        0.00        0.00 %
    Mpcustom4        0.35        0.00        0.00        0.00 %
     Oh        0.31        0.00        0.00        0.00 %
      L        0.30        0.00        0.00        0.00 %
      B        0.30        0.00        0.00        0.00 %
     AM        0.30        0.00        0.00        0.00 %
    all        0.35        0.17        0.00       33.11 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.18        1.57        0.00

    Data read    : 101.95 kiB
    Data written : 7.74 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.636 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 97
                 assertions                   : 49
                  - proven                    : 48 (97.9592%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2.04082%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 48
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 48 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::APB_FSM.APB_FSM_chk.assert_outputs -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::APB_FSM.APB_FSM_chk.assert_outputs".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../../RTL/APB_FSM.v(294): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 97 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 105 of 107 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.36 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.41 s
0.0.N: Identified and disabled 28 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 64
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1307645@micro27(local) jg_1306978_micro27_2
0.0.N: Proofgrid shell started at 1307644@micro27(local) jg_1306978_micro27_2
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.02 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.02 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.02 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.03 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.03 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0: ProofGrid usable level: 19
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "APB_FSM.APB_FSM_chk.assert_outputs" in 0.00 s by the incidental trace "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1".
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.09 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0: ProofGrid usable level: 17
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.05 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.04 s].
0.0.Hp: Trace Attempt  2	[0.08 s]
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.09 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.09 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.09 s].
0.0.Hp: Trace Attempt  3	[0.15 s]
0.0.Hp: A trace with 3 cycles was found. [0.15 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.43 s.
0.0.Hp: A trace with 3 cycles was found. [0.15 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.48 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.48 s.
0.0.Hp: A trace with 3 cycles was found. [0.15 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.56 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.56 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.56 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.56 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.56 s.
0.0.Hp: Trace Attempt  4	[0.21 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.66 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.72 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.72 s.
0.0.Hp: A trace with 4 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.77 s.
0.0.Hp: A trace with 4 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.83 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.83 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.83 s.
0.0.Hp: A trace with 4 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.89 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.97 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.73 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 1.06 s.
0: ProofGrid usable level: 0
0.0.Hp: All properties determined. [0.21 s]
0.0.Ht: Proofgrid shell started at 1307676@micro27(local) jg_1306978_micro27_2
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1307677@micro27(local) jg_1306978_micro27_2
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1307678@micro27(local) jg_1306978_micro27_2
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1307679@micro27(local) jg_1306978_micro27_2
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1307680@micro27(local) jg_1306978_micro27_2
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1307681@micro27(local) jg_1306978_micro27_2
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1307682@micro27(local) jg_1306978_micro27_2
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.99 s)
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.07 s]
0.0.Ht: Exited with Success (@ 0.99 s)
0.0.Bm: Exited with Success (@ 0.99 s)
0.0.Mpcustom4: Exited with Success (@ 0.99 s)
0.0.Oh: Exited with Success (@ 0.99 s)
0.0.L: Exited with Success (@ 0.99 s)
0.0.B: Exited with Success (@ 0.99 s)
0.0.AM: Exited with Success (@ 0.99 s)
0.0.N: Exited with Success (@ 0.99 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 17.24 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13        0.73        0.00       85.20 %
     Hp        0.11        0.73        0.00       86.69 %
     Ht        0.99        0.00        0.00        0.00 %
     Bm        0.98        0.00        0.00        0.00 %
    Mpcustom4        0.98        0.00        0.00        0.00 %
     Oh        0.98        0.00        0.00        0.00 %
      L        0.96        0.00        0.00        0.00 %
      B        0.95        0.00        0.00        0.00 %
     AM        0.94        0.00        0.00        0.00 %
    all        0.78        0.16        0.00       17.24 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               7.02        1.46        0.00

    Data read    : 74.62 kiB
    Data written : 5.06 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.916 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 97
                 assertions                   : 49
                  - proven                    : 48 (97.9592%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2.04082%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 48
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 48 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../../RTL/APB_FSM.v(294): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 97 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 105 of 107 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.24 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.28 s
0.0.N: Identified and disabled 28 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 64
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1307983@micro27(local) jg_1306978_micro27_3
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 1307982@micro27(local) jg_1306978_micro27_3
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.02 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.02 s.
0: ProofGrid usable level: 19
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "APB_FSM.APB_FSM_chk.assert_outputs" in 0.00 s by the incidental trace "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1".
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.05 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.04 s].
0.0.Hp: Trace Attempt  2	[0.07 s]
0.0.Mpcustom4: Proofgrid shell started at 1308016@micro27(local) jg_1306978_micro27_3
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.05 s].
0.0.Hp: Trace Attempt  3	[0.14 s]
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.35 s.
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.39 s.
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.41 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.41 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.41 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.41 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.41 s.
0.0.Hp: Trace Attempt  4	[0.19 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.45 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.49 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.49 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.53 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.57 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.57 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.57 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.60 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.62 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.51 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.66 s.
0.0.Hp: All properties determined. [0.19 s]
0.0.Ht: Proofgrid shell started at 1308014@micro27(local) jg_1306978_micro27_3
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1308015@micro27(local) jg_1306978_micro27_3
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1308017@micro27(local) jg_1306978_micro27_3
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1308018@micro27(local) jg_1306978_micro27_3
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1308019@micro27(local) jg_1306978_micro27_3
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1308020@micro27(local) jg_1306978_micro27_3
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.64 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: All properties determined. [0.40 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.05 s]
0.0.Ht: Exited with Success (@ 0.64 s)
0.0.Bm: Exited with Success (@ 0.64 s)
0.0.Mpcustom4: Exited with Success (@ 0.64 s)
0.0.Oh: Exited with Success (@ 0.64 s)
0.0.L: Exited with Success (@ 0.64 s)
0.0.B: Exited with Success (@ 0.64 s)
0.0.AM: Exited with Success (@ 0.64 s)
0.0.N: Exited with Success (@ 0.64 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 19.40 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.14        0.48        0.00       77.71 %
     Hp        0.10        0.51        0.00       83.99 %
     Ht        0.64        0.00        0.00        0.00 %
     Bm        0.63        0.00        0.00        0.00 %
    Mpcustom4        0.11        0.00        0.00        0.00 %
     Oh        0.63        0.00        0.00        0.00 %
      L        0.63        0.00        0.00        0.00 %
      B        0.62        0.00        0.00        0.00 %
     AM        0.60        0.00        0.00        0.00 %
    all        0.45        0.11        0.00       19.40 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               4.09        0.98        0.00

    Data read    : 74.09 kiB
    Data written : 5.29 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.581 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 97
                 assertions                   : 49
                  - proven                    : 48 (97.9592%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2.04082%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 48
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 48 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../../RTL/APB_FSM.v(294): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 97 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 105 of 107 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "APB_FSM.APB_FSM_chk.assert_outputs" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.21 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.25 s
0.0.N: Identified and disabled 29 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 63
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1308424@micro27(local) jg_1306978_micro27_4
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.02 s.
0.0.N: Proofgrid shell started at 1308423@micro27(local) jg_1306978_micro27_4
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.02 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.02 s.
0: ProofGrid usable level: 18
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.02 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.Hp: Trace Attempt  2	[0.07 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.02 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.03 s].
0.0.Hp: Trace Attempt  3	[0.13 s]
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.27 s.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.31 s.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.33 s.
0.0.Hp: Trace Attempt  4	[0.19 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.36 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.38 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.41 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.44 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.44 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.44 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.47 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.49 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.39 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.51 s.
0.0.Hp: All properties determined. [0.19 s]
0.0.Ht: Proofgrid shell started at 1308455@micro27(local) jg_1306978_micro27_4
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1308456@micro27(local) jg_1306978_micro27_4
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1308457@micro27(local) jg_1306978_micro27_4
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1308458@micro27(local) jg_1306978_micro27_4
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1308459@micro27(local) jg_1306978_micro27_4
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1308460@micro27(local) jg_1306978_micro27_4
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1308461@micro27(local) jg_1306978_micro27_4
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.50 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.03 s]
0.0.Ht: Exited with Success (@ 0.50 s)
0.0.Bm: Exited with Success (@ 0.50 s)
0.0.Mpcustom4: Exited with Success (@ 0.50 s)
0.0.Oh: Exited with Success (@ 0.50 s)
0.0.L: Exited with Success (@ 0.50 s)
0.0.B: Exited with Success (@ 0.50 s)
0.0.AM: Exited with Success (@ 0.50 s)
0.0.N: Exited with Success (@ 0.50 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 16.95 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.35        0.00       75.14 %
     Hp        0.08        0.39        0.00       82.19 %
     Ht        0.50        0.00        0.00        0.00 %
     Bm        0.50        0.00        0.00        0.00 %
    Mpcustom4        0.49        0.00        0.00        0.00 %
     Oh        0.49        0.00        0.00        0.00 %
      L        0.49        0.00        0.00        0.00 %
      B        0.49        0.00        0.00        0.00 %
     AM        0.47        0.00        0.00        0.00 %
    all        0.40        0.08        0.00       16.95 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.63        0.74        0.00

    Data read    : 73.80 kiB
    Data written : 5.00 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.44 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 97
                 assertions                   : 49
                  - proven                    : 48 (97.9592%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2.04082%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 48
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 48 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::APB_FSM.APB_FSM_chk.assert_outputs -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::APB_FSM.APB_FSM_chk.assert_outputs".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../../RTL/APB_FSM.v(294): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 97 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 105 of 107 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "APB_FSM.APB_FSM_chk.assert_outputs" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.51 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.78 s
0.0.N: Identified and disabled 29 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 63
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1308756@micro27(local) jg_1306978_micro27_5
0.0.Hp: Proofgrid shell started at 1308757@micro27(local) jg_1306978_micro27_5
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.02 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.02 s.
0: ProofGrid usable level: 52
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.14 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.14 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.14 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.14 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.14 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.16 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0: ProofGrid usable level: 21
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.06 s].
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.22 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.22 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.22 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.22 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0: ProofGrid usable level: 17
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.06 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.06 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.06 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.04 s].
0.0.Hp: Trace Attempt  1	[0.08 s]
0.0.Hp: Trace Attempt  2	[0.08 s]
0.0.Hp: Trace Attempt  3	[0.14 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.40 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.40 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.40 s.
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.44 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.44 s.
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.47 s.
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.52 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.52 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.52 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.52 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.52 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.Hp: Trace Attempt  4	[0.20 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.58 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.63 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.63 s.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.66 s.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.69 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.69 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.69 s.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.73 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.77 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.66 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.80 s.
0.0.Hp: All properties determined. [0.20 s]
0.0.Ht: Proofgrid shell started at 1308788@micro27(local) jg_1306978_micro27_5
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1308789@micro27(local) jg_1306978_micro27_5
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1308790@micro27(local) jg_1306978_micro27_5
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1308791@micro27(local) jg_1306978_micro27_5
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1308792@micro27(local) jg_1306978_micro27_5
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1308793@micro27(local) jg_1306978_micro27_5
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1308797@micro27(local) jg_1306978_micro27_5
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.80 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.04 s]
0.0.Ht: Exited with Success (@ 0.80 s)
0.0.Bm: Exited with Success (@ 0.80 s)
0.0.Mpcustom4: Exited with Success (@ 0.80 s)
0.0.Oh: Exited with Success (@ 0.80 s)
0.0.L: Exited with Success (@ 0.80 s)
0.0.B: Exited with Success (@ 0.80 s)
0.0.AM: Exited with Success (@ 0.80 s)
0.0.N: Exited with Success (@ 0.80 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 17.86 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.23        0.63        0.00       73.10 %
     Hp        0.20        0.63        0.00       76.25 %
     Ht        0.80        0.00        0.00        0.00 %
     Bm        0.79        0.00        0.00        0.00 %
    Mpcustom4        0.78        0.00        0.00        0.00 %
     Oh        0.77        0.00        0.00        0.00 %
      L        0.77        0.00        0.00        0.00 %
      B        0.76        0.00        0.00        0.00 %
     AM        0.73        0.00        0.00        0.00 %
    all        0.65        0.14        0.00       17.86 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               5.83        1.27        0.00

    Data read    : 77.12 kiB
    Data written : 4.92 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.705 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 97
                 assertions                   : 49
                  - proven                    : 48 (97.9592%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2.04082%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 48
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 48 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::APB_FSM.APB_FSM_chk.assert_outputs -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::APB_FSM.APB_FSM_chk.assert_outputs".
cex
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 0 properties to prove with 48 already proven/unreachable
INFO (IPF060): There are no unresolved assertions in task: <embedded>
INFO (IPF059): 1: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 97
                 assertions                   : 49
                  - proven                    : 48 (97.9592%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2.04082%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 48
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 48 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../../RTL/APB_FSM.v(294): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 97 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 105 of 107 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.51 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.55 s
0.0.N: Identified and disabled 28 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 64
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1309069@micro27(local) jg_1306978_micro27_6
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.00 s].
0: ProofGrid usable level: 63
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.00 s].
0: ProofGrid usable level: 62
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.00 s].
0: ProofGrid usable level: 61
0.0.Hp: Proofgrid shell started at 1309070@micro27(local) jg_1306978_micro27_6
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.06 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.06 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.06 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.06 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.06 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write"	[0.00 s].
0: ProofGrid usable level: 60
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.01 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "APB_FSM.APB_FSM_chk.assert_outputs" in 0.00 s by the incidental trace "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1".
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.06 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.07 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.07 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.07 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.07 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.07 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.07 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.07 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.07 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.07 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.02 s].
0.0.Ht: Proofgrid shell started at 1309101@micro27(local) jg_1306978_micro27_6
0.0.Bm: Proofgrid shell started at 1309102@micro27(local) jg_1306978_micro27_6
0.0.Mpcustom4: Proofgrid shell started at 1309103@micro27(local) jg_1306978_micro27_6
0.0.Oh: Proofgrid shell started at 1309104@micro27(local) jg_1306978_micro27_6
0.0.L: Proofgrid shell started at 1309105@micro27(local) jg_1306978_micro27_6
0.0.B: Proofgrid shell started at 1309106@micro27(local) jg_1306978_micro27_6
0.0.AM: Proofgrid shell started at 1309107@micro27(local) jg_1306978_micro27_6
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1".
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.03 s].
0.0.Hp: Trace Attempt  1	[0.07 s]
0.0.Hp: Trace Attempt  2	[0.07 s]
INFO (IPF054): 0.0.Hp: A min_length bound of 3 was found for the property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" in 0.26 s.
0.0.Hp: Trace Attempt  3	[0.12 s]
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.26 s.
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.30 s.
0.0.Hp: Trace Attempt  4	[0.18 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.33 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.36 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.36 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.39 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.42 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.42 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.42 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.45 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.50 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.45 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.56 s.
0.0.Hp: All properties determined. [0.18 s]
0.0.Ht: Requesting engine job to terminate
0.0.Ht: All properties determined. [0.18 s]
0.0.Bm: Requesting engine job to terminate
0.0.Bm: All properties determined. [0.18 s]
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: All properties determined. [0.18 s]
0.0.Oh: Requesting engine job to terminate
0.0.Oh: All properties determined. [0.18 s]
0.0.L: Requesting engine job to terminate
0.0.L: All properties determined. [0.18 s]
0.0.B: Requesting engine job to terminate
0.0.B: All properties determined. [0.18 s]
0.0.AM: Requesting engine job to terminate
0.0.AM: All properties determined. [0.18 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.03 s]
0.0.Hp: Exited with Success (@ 0.59 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 0.59 s)
0.0.Bm: Exited with Success (@ 0.59 s)
0.0.Mpcustom4: Exited with Success (@ 0.59 s)
0.0.Oh: Exited with Success (@ 0.59 s)
0.0.L: Exited with Success (@ 0.59 s)
0.0.B: Exited with Success (@ 0.59 s)
0.0.AM: Exited with Success (@ 0.59 s)
0.0.N: Exited with Success (@ 0.59 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 30.31 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        0.44        0.00       81.99 %
     Hp        0.10        0.42        0.00       80.21 %
     Ht        0.26        0.00        0.00        0.00 %
     Bm        0.26        0.00        0.00        0.00 %
    Mpcustom4        0.26        0.00        0.00        0.00 %
     Oh        0.26        0.00        0.00        0.00 %
      L        0.25        0.00        0.00        0.00 %
      B        0.25        0.00        0.00        0.00 %
     AM        0.25        0.00        0.00        0.00 %
    all        0.22        0.10        0.00       30.31 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.00        0.87        0.00

    Data read    : 75.71 kiB
    Data written : 7.58 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.529 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 97
                 assertions                   : 49
                  - proven                    : 48 (97.9592%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2.04082%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 48
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 48 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../../RTL/APB_FSM.v(294): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset -formal ~rst
ERROR at line 8 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM/APB_FSM_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ESW054): A required switch is missing.


[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../../RTL/APB_FSM.v(294): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 97 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 105 of 107 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.16 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.20 s
0.0.N: Identified and disabled 28 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 64
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1311973@micro27(local) jg_1306978_micro27_7
0.0.N: Proofgrid shell started at 1311972@micro27(local) jg_1306978_micro27_7
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.03 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.04 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "APB_FSM.APB_FSM_chk.assert_outputs" in 0.00 s by the incidental trace "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1".
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.06 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.03 s].
0.0.Hp: Trace Attempt  2	[0.07 s]
0.0.Ht: Proofgrid shell started at 1312015@micro27(local) jg_1306978_micro27_7
0.0.Bm: Proofgrid shell started at 1312016@micro27(local) jg_1306978_micro27_7
0.0.Mpcustom4: Proofgrid shell started at 1312017@micro27(local) jg_1306978_micro27_7
0.0.Oh: Proofgrid shell started at 1312018@micro27(local) jg_1306978_micro27_7
0.0.L: Proofgrid shell started at 1312019@micro27(local) jg_1306978_micro27_7
0.0.B: Proofgrid shell started at 1312021@micro27(local) jg_1306978_micro27_7
0.0.AM: Proofgrid shell started at 1312025@micro27(local) jg_1306978_micro27_7
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1".
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.03 s].
0.0.Hp: Trace Attempt  3	[0.14 s]
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.34 s.
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.37 s.
0.0.Hp: Trace Attempt  4	[0.20 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.40 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.42 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.42 s.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.45 s.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.47 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.47 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.47 s.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.50 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.54 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.45 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.56 s.
0.0.Hp: All properties determined. [0.20 s]
0.0.Ht: Requesting engine job to terminate
0.0.Ht: All properties determined. [0.18 s]
0.0.Bm: Requesting engine job to terminate
0.0.Bm: All properties determined. [0.18 s]
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: All properties determined. [0.18 s]
0.0.Oh: Requesting engine job to terminate
0.0.Oh: All properties determined. [0.18 s]
0.0.L: Requesting engine job to terminate
0.0.L: All properties determined. [0.18 s]
0.0.B: Requesting engine job to terminate
0.0.B: All properties determined. [0.18 s]
0.0.AM: Requesting engine job to terminate
0.0.AM: All properties determined. [0.18 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.03 s]
0.0.Hp: Exited with Success (@ 0.55 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 0.55 s)
0.0.Bm: Exited with Success (@ 0.55 s)
0.0.Mpcustom4: Exited with Success (@ 0.55 s)
0.0.Oh: Exited with Success (@ 0.55 s)
0.0.L: Exited with Success (@ 0.55 s)
0.0.B: Exited with Success (@ 0.55 s)
0.0.AM: Exited with Success (@ 0.55 s)
0.0.N: Exited with Success (@ 0.55 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 30.06 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.41        0.00       78.54 %
     Hp        0.09        0.44        0.00       82.23 %
     Ht        0.26        0.00        0.00        0.00 %
     Bm        0.26        0.00        0.00        0.00 %
    Mpcustom4        0.25        0.00        0.00        0.00 %
     Oh        0.25        0.00        0.00        0.00 %
      L        0.25        0.00        0.00        0.00 %
      B        0.24        0.00        0.00        0.00 %
     AM        0.23        0.00        0.00        0.00 %
    all        0.22        0.09        0.00       30.06 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.96        0.84        0.00

    Data read    : 74.25 kiB
    Data written : 7.35 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.487 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 97
                 assertions                   : 49
                  - proven                    : 48 (97.9592%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2.04082%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 48
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 48 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::APB_FSM.APB_FSM_chk.assert_outputs -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::APB_FSM.APB_FSM_chk.assert_outputs".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../../RTL/APB_FSM.v(294): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 97 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 104 of 106 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "APB_FSM.APB_FSM_chk.assert_outputs" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.18 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.23 s
0.0.N: Identified and disabled 29 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 63
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1312387@micro27(local) jg_1306978_micro27_8
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0: ProofGrid usable level: 62
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.04 s].
0.0.Hp: Proofgrid shell started at 1312388@micro27(local) jg_1306978_micro27_8
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write"	[0.00 s].
0: ProofGrid usable level: 59
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write"	[0.00 s].
0: ProofGrid usable level: 58
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.05 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.05 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.02 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.03 s].
0.0.Hp: Trace Attempt  1	[0.07 s]
0.0.Hp: Trace Attempt  2	[0.07 s]
0.0.Hp: Trace Attempt  3	[0.13 s]
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.18 s.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.21 s.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.24 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.24 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.24 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.24 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.24 s.
0.0.Hp: Trace Attempt  4	[0.19 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.27 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.31 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.31 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.33 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.37 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.39 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.42 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.40 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.44 s.
0.0.Hp: All properties determined. [0.19 s]
0.0.Ht: Proofgrid shell started at 1312419@micro27(local) jg_1306978_micro27_8
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1312420@micro27(local) jg_1306978_micro27_8
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1312421@micro27(local) jg_1306978_micro27_8
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1312422@micro27(local) jg_1306978_micro27_8
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1312423@micro27(local) jg_1306978_micro27_8
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1312424@micro27(local) jg_1306978_micro27_8
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1312425@micro27(local) jg_1306978_micro27_8
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.51 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.03 s]
0.0.Ht: Exited with Success (@ 0.51 s)
0.0.Bm: Exited with Success (@ 0.51 s)
0.0.Mpcustom4: Exited with Success (@ 0.51 s)
0.0.Oh: Exited with Success (@ 0.51 s)
0.0.L: Exited with Success (@ 0.51 s)
0.0.B: Exited with Success (@ 0.51 s)
0.0.AM: Exited with Success (@ 0.51 s)
0.0.N: Exited with Success (@ 0.51 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 17.46 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        0.40        0.00       79.49 %
     Hp        0.10        0.38        0.00       78.60 %
     Ht        0.51        0.00        0.00        0.00 %
     Bm        0.50        0.00        0.00        0.00 %
    Mpcustom4        0.50        0.00        0.00        0.00 %
     Oh        0.50        0.00        0.00        0.00 %
      L        0.49        0.00        0.00        0.00 %
      B        0.49        0.00        0.00        0.00 %
     AM        0.49        0.00        0.00        0.00 %
    all        0.41        0.09        0.00       17.46 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.70        0.78        0.00

    Data read    : 76.69 kiB
    Data written : 5.62 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.463 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 97
                 assertions                   : 49
                  - proven                    : 48 (97.9592%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2.04082%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 48
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 48 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::APB_FSM.APB_FSM_chk.assert_outputs -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::APB_FSM.APB_FSM_chk.assert_outputs".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../../RTL/APB_FSM.v(294): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 97 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 105 of 107 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.17 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.20 s
0.0.N: Identified and disabled 28 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 64
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1312940@micro27(local) jg_1306978_micro27_9
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.00 s.
0: ProofGrid usable level: 63
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.00 s].
0: ProofGrid usable level: 62
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.01 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.01 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.01 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.01 s].
0.0.Hp: Proofgrid shell started at 1312941@micro27(local) jg_1306978_micro27_9
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.01 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "APB_FSM.APB_FSM_chk.assert_outputs" in 0.00 s by the incidental trace "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1".
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.06 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.06 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.03 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.10 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.04 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.14 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.14 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.14 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.03 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.16 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.06 s]
0.0.Hp: Trace Attempt  2	[0.06 s]
0.0.Ht: Proofgrid shell started at 1312972@micro27(local) jg_1306978_micro27_9
0.0.Bm: Proofgrid shell started at 1312973@micro27(local) jg_1306978_micro27_9
0.0.Mpcustom4: Proofgrid shell started at 1312974@micro27(local) jg_1306978_micro27_9
0.0.Oh: Proofgrid shell started at 1312975@micro27(local) jg_1306978_micro27_9
0.0.B: Proofgrid shell started at 1312977@micro27(local) jg_1306978_micro27_9
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.03 s].
0.0.L: Proofgrid shell started at 1312976@micro27(local) jg_1306978_micro27_9
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1".
0.0.Hp: Trace Attempt  3	[0.13 s]
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.26 s.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.28 s.
0.0.Hp: Trace Attempt  4	[0.19 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.32 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.35 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.37 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.40 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.40 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.40 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.43 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.45 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.44 s]
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.48 s.
0.0.Hp: All properties determined. [0.19 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  3	[0.01 s]
0.0.Ht: Trace Attempt  4	[0.01 s]
0.0.Ht: All properties determined. [0.01 s]
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.01 s]
0.0.Bm: Trace Attempt  2	[0.01 s]
0.0.Bm: Trace Attempt  3	[0.01 s]
0.0.Bm: Trace Attempt  4	[0.01 s]
0.0.Bm: All properties determined. [0.01 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.01 s]
0.0.Mpcustom4: Trace Attempt  2	[0.01 s]
0.0.Mpcustom4: Trace Attempt  3	[0.01 s]
0.0.Mpcustom4: Trace Attempt  4	[0.01 s]
0.0.Mpcustom4: Trace Attempt  3	[0.01 s]
0.0.Mpcustom4: Trace Attempt  4	[0.02 s]
0.0.Mpcustom4: All properties determined. [0.02 s]
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1312978@micro27(local) jg_1306978_micro27_9
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.29 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.45 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 0.45 s)
0.0.Bm: Exited with Success (@ 0.45 s)
0.0.Mpcustom4: Exited with Success (@ 0.45 s)
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.05 s]
0.0.Oh: Exited with Success (@ 0.45 s)
0.0.L: Exited with Success (@ 0.45 s)
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Exited with Success (@ 0.45 s)
0.0.B: Exited with Success (@ 0.45 s)
0.0.AM: Exited with Success (@ 0.45 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 55.34 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.09        0.44        0.00       82.29 %
     Hp        0.11        0.42        0.00       79.46 %
     Ht        0.14        0.31        0.00       69.01 %
     Bm        0.14        0.31        0.00       69.36 %
    Mpcustom4        0.13        0.31        0.00       69.74 %
     Oh        0.13        0.00        0.00        0.00 %
      L        0.13        0.00        0.00        0.00 %
      B        0.13        0.00        0.00        0.00 %
     AM        0.43        0.00        0.00        0.00 %
    all        0.16        0.20        0.00       55.34 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.44        1.78        0.00

    Data read    : 156.20 kiB
    Data written : 7.33 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 5 times for a total of 0.381 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 97
                 assertions                   : 49
                  - proven                    : 48 (97.9592%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2.04082%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 48
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 48 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::APB_FSM.APB_FSM_chk.assert_outputs -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::APB_FSM.APB_FSM_chk.assert_outputs".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../../RTL/APB_FSM.v(294): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 97 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 105 of 107 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "APB_FSM.APB_FSM_chk.assert_outputs" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.16 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.20 s
0.0.N: Identified and disabled 29 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 63
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1313252@micro27(local) jg_1306978_micro27_10
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 1313251@micro27(local) jg_1306978_micro27_10
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.01 s.
0: ProofGrid usable level: 22
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.02 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.02 s.
0: ProofGrid usable level: 18
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.06 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.06 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.02 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.05 s].
0.0.Hp: Trace Attempt  2	[0.08 s]
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.04 s].
0.0.Hp: Trace Attempt  3	[0.16 s]
0.0.Hp: A trace with 3 cycles was found. [0.16 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.37 s.
0.0.Hp: A trace with 3 cycles was found. [0.16 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.40 s.
0.0.Hp: A trace with 3 cycles was found. [0.16 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.44 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.44 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.44 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.44 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.44 s.
0.0.Hp: Trace Attempt  4	[0.21 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.47 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.22 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.51 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.51 s.
0.0.Hp: A trace with 4 cycles was found. [0.22 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.54 s.
0.0.Hp: A trace with 4 cycles was found. [0.22 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.57 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.57 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.57 s.
0.0.Hp: A trace with 4 cycles was found. [0.22 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.60 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.22 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.63 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.52 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.22 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.67 s.
0.0.Hp: All properties determined. [0.22 s]
0.0.Ht: Proofgrid shell started at 1313283@micro27(local) jg_1306978_micro27_10
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1313284@micro27(local) jg_1306978_micro27_10
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1313285@micro27(local) jg_1306978_micro27_10
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1313286@micro27(local) jg_1306978_micro27_10
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1313287@micro27(local) jg_1306978_micro27_10
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1313288@micro27(local) jg_1306978_micro27_10
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1313290@micro27(local) jg_1306978_micro27_10
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.64 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.04 s]
0.0.Ht: Exited with Success (@ 0.64 s)
0.0.Bm: Exited with Success (@ 0.64 s)
0.0.Mpcustom4: Exited with Success (@ 0.64 s)
0.0.Oh: Exited with Success (@ 0.64 s)
0.0.L: Exited with Success (@ 0.64 s)
0.0.B: Exited with Success (@ 0.64 s)
0.0.AM: Exited with Success (@ 0.64 s)
0.0.N: Exited with Success (@ 0.64 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 17.95 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.49        0.00       80.38 %
     Hp        0.09        0.52        0.00       85.07 %
     Ht        0.64        0.00        0.00        0.00 %
     Bm        0.64        0.00        0.00        0.00 %
    Mpcustom4        0.63        0.00        0.00        0.00 %
     Oh        0.63        0.00        0.00        0.00 %
      L        0.62        0.00        0.00        0.00 %
      B        0.61        0.00        0.00        0.00 %
     AM        0.60        0.00        0.00        0.00 %
    all        0.51        0.11        0.00       17.95 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               4.58        1.00        0.00

    Data read    : 74.04 kiB
    Data written : 4.58 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.559 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 97
                 assertions                   : 49
                  - proven                    : 48 (97.9592%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2.04082%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 48
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 48 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::APB_FSM.APB_FSM_chk.assert_outputs -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::APB_FSM.APB_FSM_chk.assert_outputs".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../../RTL/APB_FSM.v(294): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 97 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 105 of 107 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.97 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 1.18 s
0.0.N: Identified and disabled 28 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 64
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1313553@micro27(local) jg_1306978_micro27_11
0.0.Hp: Proofgrid shell started at 1313554@micro27(local) jg_1306978_micro27_11
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.01 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.01 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.01 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.00 s].
0: ProofGrid usable level: 63
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.01 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.01 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.01 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.01 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.12 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.12 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.12 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.12 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.12 s].
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.13 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.13 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.13 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.13 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.13 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.13 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.13 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.13 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.13 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.13 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.13 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.13 s.
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "APB_FSM.APB_FSM_chk.assert_outputs" in 0.00 s by the incidental trace "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1".
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.40 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.27 s].
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.40 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.40 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.59 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.60 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.20 s].
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.60 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.60 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.60 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.60 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.60 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.60 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.16 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.16 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.16 s].
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.76 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.76 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.76 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.76 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.76 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.76 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.76 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.76 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.76 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.76 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.76 s.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.12 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.12 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.12 s].
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.88 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.88 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.88 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.88 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.19 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.19 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.19 s].
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 1.07 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 1.07 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 1.07 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 1.07 s.
0.0.Ht: Proofgrid shell started at 1313585@micro27(local) jg_1306978_micro27_11
0.0.Bm: Proofgrid shell started at 1313586@micro27(local) jg_1306978_micro27_11
0.0.Mpcustom4: Proofgrid shell started at 1313587@micro27(local) jg_1306978_micro27_11
0.0.Oh: Proofgrid shell started at 1313588@micro27(local) jg_1306978_micro27_11
0.0.L: Proofgrid shell started at 1313589@micro27(local) jg_1306978_micro27_11
0.0.B: Proofgrid shell started at 1313590@micro27(local) jg_1306978_micro27_11
0.0.AM: Proofgrid shell started at 1313591@micro27(local) jg_1306978_micro27_11
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.12 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.12 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.12 s].
0.0.Hp: Trace Attempt  1	[0.08 s]
0.0.Hp: Trace Attempt  2	[0.08 s]
0.0.Hp: Trace Attempt  3	[0.14 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 1.19 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 1.19 s.
0: ProofGrid usable level: 10
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 1.34 s.
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 1.48 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 1.48 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 1.48 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 1.48 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 1.48 s.
0.0.Hp: Trace Attempt  4	[0.21 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 1.60 s.
0.0.Hp: Job connection closed, grace period 600s
0.0.Hp: A trace with 4 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 1.70 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 1.70 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 1.81 s.
0.0.Hp: A trace with 4 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 1.94 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 1.94 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 1.94 s.
0.0.Hp: A trace with 4 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 2.15 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 2.29 s.
0.0.N: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.87 s]
0.0.Hp: A trace with 4 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 2.41 s.
0.0.Hp: All properties determined. [0.21 s]
0.0.Hp: Connection failure (write), message was 'Broken pipe'
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 1.87 s)
0: ProofGrid usable level: 0
0.0.Ht: All properties determined. [1.42 s]
0.0.Bm: All properties determined. [1.42 s]
0.0.Mpcustom4: All properties determined. [1.41 s]
0.0.Oh: All properties determined. [1.42 s]
0.0.AM: All properties determined. [1.41 s]
0.0.N: All properties determined. [0.20 s]
0.0.Ht: Exited with Success (@ 1.87 s)
0.0.Bm: Exited with Success (@ 1.87 s)
0.0.Mpcustom4: Exited with Success (@ 1.87 s)
0.0.Oh: Exited with Success (@ 1.87 s)
0.0.B: All properties determined. [1.42 s]
0.0.AM: Exited with Success (@ 1.87 s)
0.0.N: Exited with Success (@ 1.87 s)
0.0.L: All properties determined. [1.42 s]
0.0.B: Exited with Success (@ 1.87 s)
0.0.L: Exited with Success (@ 1.88 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 46.81 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.21        1.85        0.00       89.70 %
     Hp        0.20        1.20        0.00       85.69 %
     Ht        0.46        0.00        0.00        0.00 %
     Bm        0.44        0.00        0.00        0.00 %
    Mpcustom4        0.44        0.00        0.00        0.00 %
     Oh        0.44        0.00        0.00        0.00 %
      L        0.43        0.00        0.00        0.00 %
      B        0.43        0.00        0.00        0.00 %
     AM        0.42        0.00        0.00        0.00 %
    all        0.39        0.34        0.00       46.81 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.47        3.05        0.00

    Data read    : 78.70 kiB
    Data written : 7.65 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 5 times for a total of 1.795 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 97
                 assertions                   : 49
                  - proven                    : 48 (97.9592%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2.04082%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 48
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 48 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::APB_FSM.APB_FSM_chk.assert_outputs -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::APB_FSM.APB_FSM_chk.assert_outputs".
cex
[<embedded>] % visualize -violation -property <embedded>::APB_FSM.APB_FSM_chk.assert_outputs -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::APB_FSM.APB_FSM_chk.assert_outputs".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../../RTL/APB_FSM.v(294): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 97 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 109 of 111 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.39 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.44 s
0.0.N: Identified and disabled 28 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 64
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1317555@micro27(local) jg_1306978_micro27_12
0.0.N: Proofgrid shell started at 1317554@micro27(local) jg_1306978_micro27_12
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.03 s.
0: ProofGrid usable level: 28
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.04 s.
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.04 s.
0: ProofGrid usable level: 19
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.09 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.05 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.05 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "APB_FSM.APB_FSM_chk.assert_outputs" in 0.00 s by the incidental trace "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1".
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.06 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.06 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.06 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.Hp: Trace Attempt  2	[0.07 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.07 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.07 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.07 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.05 s].
0.0.Hp: Trace Attempt  3	[0.14 s]
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.49 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.49 s.
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.53 s.
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.56 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.56 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.56 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.56 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.56 s.
0.0.Hp: Trace Attempt  4	[0.20 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.59 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.64 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.64 s.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.69 s.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.73 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.73 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.73 s.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.78 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.82 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.71 s]
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.88 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: All properties determined. [0.20 s]
0.0.Ht: Proofgrid shell started at 1317587@micro27(local) jg_1306978_micro27_12
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1317588@micro27(local) jg_1306978_micro27_12
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1317589@micro27(local) jg_1306978_micro27_12
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1317590@micro27(local) jg_1306978_micro27_12
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1317592@micro27(local) jg_1306978_micro27_12
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1317593@micro27(local) jg_1306978_micro27_12
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1317594@micro27(local) jg_1306978_micro27_12
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.84 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.10 s]
0.0.Ht: Exited with Success (@ 0.84 s)
0.0.Bm: Exited with Success (@ 0.84 s)
0.0.Mpcustom4: Exited with Success (@ 0.84 s)
0.0.Oh: Exited with Success (@ 0.84 s)
0.0.L: Exited with Success (@ 0.84 s)
0.0.B: Exited with Success (@ 0.84 s)
0.0.AM: Exited with Success (@ 0.84 s)
0.0.N: Exited with Success (@ 0.84 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 18.68 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.15        0.69        0.00       82.48 %
     Hp        0.13        0.71        0.00       84.75 %
     Ht        0.84        0.00        0.00        0.00 %
     Bm        0.84        0.00        0.00        0.00 %
    Mpcustom4        0.83        0.00        0.00        0.00 %
     Oh        0.82        0.00        0.00        0.00 %
      L        0.82        0.00        0.00        0.00 %
      B        0.82        0.00        0.00        0.00 %
     AM        0.81        0.00        0.00        0.00 %
    all        0.67        0.15        0.00       18.68 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               6.06        1.39        0.00

    Data read    : 73.94 kiB
    Data written : 4.43 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.793 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 97
                 assertions                   : 49
                  - proven                    : 48 (97.9592%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2.04082%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 48
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 48 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::APB_FSM.APB_FSM_chk.assert_outputs -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::APB_FSM.APB_FSM_chk.assert_outputs".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../../RTL/APB_FSM.v(294): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 97 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 105 of 107 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_outputs" was proven in 0.00 s.
0: Found proofs for 2 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.20 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.26 s
0.0.N: Identified and disabled 28 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 63
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1317972@micro27(local) jg_1306978_micro27_13
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: Proofgrid shell started at 1317973@micro27(local) jg_1306978_micro27_13
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.01 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.02 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.02 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.05 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.06 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.02 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.03 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.03 s.
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.04 s.
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.01 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.04 s].
0.0.Hp: Trace Attempt  1	[0.06 s]
0.0.Hp: Trace Attempt  2	[0.06 s]
0.0.Hp: Trace Attempt  3	[0.12 s]
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.07 s.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.11 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.11 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.16 s.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.19 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.19 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.19 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.19 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.19 s.
0.0.Ht: Proofgrid shell started at 1318004@micro27(local) jg_1306978_micro27_13
0.0.Bm: Proofgrid shell started at 1318005@micro27(local) jg_1306978_micro27_13
0.0.Mpcustom4: Proofgrid shell started at 1318006@micro27(local) jg_1306978_micro27_13
0.0.Oh: Proofgrid shell started at 1318007@micro27(local) jg_1306978_micro27_13
0.0.L: Proofgrid shell started at 1318008@micro27(local) jg_1306978_micro27_13
0.0.B: Proofgrid shell started at 1318009@micro27(local) jg_1306978_micro27_13
0.0.AM: Proofgrid shell started at 1318010@micro27(local) jg_1306978_micro27_13
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.Hp: Trace Attempt  4	[0.19 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.22 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.26 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.29 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.32 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.35 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.38 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.52 s]
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.40 s.
0.0.Hp: All properties determined. [0.19 s]
0.0.Ht: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Exited with Success (@ 0.52 s)
0: ProofGrid usable level: 0
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.10 s]
0.0.Oh: All properties determined. [0.29 s]
0.0.Ht: All properties determined. [0.29 s]
0.0.Bm: All properties determined. [0.29 s]
0.0.Mpcustom4: All properties determined. [0.29 s]
0.0.Oh: Exited with Success (@ 0.52 s)
0.0.L: All properties determined. [0.29 s]
0.0.B: All properties determined. [0.29 s]
0.0.AM: All properties determined. [0.29 s]
0.0.N: Exited with Success (@ 0.52 s)
0.0.Bm: Exited with Success (@ 0.52 s)
0.0.Mpcustom4: Exited with Success (@ 0.52 s)
0.0.L: Exited with Success (@ 0.52 s)
0.0.B: Exited with Success (@ 0.52 s)
0.0.AM: Exited with Success (@ 0.52 s)
0.0.Ht: Exited with Success (@ 0.52 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 36.26 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        0.51        0.00       83.25 %
     Hp        0.10        0.49        0.00       83.12 %
     Ht        0.23        0.00        0.00        0.00 %
     Bm        0.23        0.00        0.00        0.00 %
    Mpcustom4        0.22        0.00        0.00        0.00 %
     Oh        0.22        0.00        0.00        0.00 %
      L        0.22        0.00        0.00        0.00 %
      B        0.22        0.00        0.00        0.00 %
     AM        0.22        0.00        0.00        0.00 %
    all        0.20        0.11        0.00       36.26 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.77        1.00        0.00

    Data read    : 80.27 kiB
    Data written : 7.96 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 5 times for a total of 0.47 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 97
                 assertions                   : 49
                  - proven                    : 49 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 48
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 48 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.592 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
