library ieee;
use ieee.std_logic_1164.all;

entity exercicio1a is
	port (
		a: in bit_vector(0 to 3);
		b: in bit_vector(0 to 3);
		c: out bit_vector(0 to 3)
	);
end exercicio1a;

entity exercicio1b is
	port (
		a: in std_logic;
		b: in std_logic;
		c: out std_logic
	);

architecture arq1a of exercicio1a is
begin
	s(0) <= (not a(0)) and (not b(0));
	s(1) <= (not a(1)) and b(1);
	s(2) <= a(2) and not b(2);
	s(3) <= not (a(3) and b(3));
end arq1a;

architecture arq1b of exercicio1b is
begin
	c <= a nand b;
end arq1b;
