$date
	Thu Sep  2 19:28:56 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_mod_enc_shifter $end
$var wire 32 ! o00 [31:0] $end
$var wire 1 " done $end
$var reg 1 # clk $end
$var reg 32 $ p00 [31:0] $end
$var reg 1 % resetn $end
$var reg 1 & wr_en $end
$var integer 32 ' index [31:0] $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 32 ( inp [31:0] $end
$var wire 1 % resetn $end
$var wire 1 & wr_en $end
$var reg 1 " done $end
$var reg 32 ) outp [31:0] $end
$var reg 2 * row [1:0] $end
$var integer 32 + index [31:0] $end
$upscope $end
$scope task test_shifter_row0 $end
$upscope $end
$scope task test_shifter_row1 $end
$upscope $end
$scope task test_shifter_row2 $end
$upscope $end
$scope task test_shifter_row3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 +
b0 *
b0 )
b11000000100000000100000000 (
b100 '
x&
0%
b11000000100000000100000000 $
0#
0"
b0 !
$end
#1000
b100 +
1#
#2000
0#
1%
#3000
1"
b1 *
b11000000100000000100000000 !
b11000000100000000100000000 )
0&
1#
#4000
0#
#5000
0"
1#
1&
#6000
0#
#7000
1"
b10 *
b110000001000000001 !
b110000001000000001 )
0&
1#
#8000
0#
#9000
b11 *
b1000000000000001100000010 !
b1000000000000001100000010 )
1#
#10000
0#
#11000
0"
1#
1&
#12000
0#
#13000
1"
b0 *
b10000000010000000000000011 !
b10000000010000000000000011 )
0&
1#
#14000
0#
#15000
b1 *
b11000000100000000100000000 !
b11000000100000000100000000 )
1#
#16000
0#
#17000
0"
1#
1&
#18000
0#
#19000
1"
b10 *
b110000001000000001 !
b110000001000000001 )
0&
1#
#20000
0#
#21000
b11 *
b1000000000000001100000010 !
b1000000000000001100000010 )
1#
#22000
0#
#23000
0"
1#
1&
