\doxysubsubsection{EFM32\+GG990\+F1024 Peripheral Memory Map}
\hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base}{}\label{group___e_f_m32_g_g990_f1024___peripheral___base}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gab04dd812f37907dc8bd6ed82e346b563}{DMA\+\_\+\+BASE}}~(0x400\+C2000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gad099ae8679538f6c00294639d67528bf}{AES\+\_\+\+BASE}}~(0x400\+E0000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}}~(0x400\+C4000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga629b03a1fa09ca0b2358175a16b5ff51}{MSC\+\_\+\+BASE}}~(0x400\+C0000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga61fd6590fabeb9f46d757e426bef70b4}{EMU\+\_\+\+BASE}}~(0x400\+C6000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gad9042aa68a6230303bcfa83275e2012e}{RMU\+\_\+\+BASE}}~(0x400\+CA000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga2c124644784e7939e5f1c1bf917f4c8c}{CMU\+\_\+\+BASE}}~(0x400\+C8000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga086990f4c4fa8b685fc204752278b7a4}{LESENSE\+\_\+\+BASE}}~(0x4008\+C000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}}~(0x40080000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga9aaf5d0e92efb654a628aa8519e8ad30}{LETIMER0\+\_\+\+BASE}}~(0x40082000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga3be6c12e68d7fb624dbe792805295160}{EBI\+\_\+\+BASE}}~(0x40008000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gac0876dab14e1a1017ec198c230ada762}{USART0\+\_\+\+BASE}}~(0x4000\+C000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}}~(0x4000\+C400\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}}~(0x4000\+C800\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga7a07348b4332ff6b88abf6092347deba}{UART0\+\_\+\+BASE}}~(0x4000\+E000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga383bf0c4670c3a7fa72df80f66331a46}{UART1\+\_\+\+BASE}}~(0x4000\+E400\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga7a5c55fc79dee34c91502b0503404375}{TIMER0\+\_\+\+BASE}}~(0x40010000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga7a4bd01d91a70285f0bec70f4e9e88bb}{TIMER1\+\_\+\+BASE}}~(0x40010400\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga933376d74e94dae8f42e17c09bd91faa}{TIMER2\+\_\+\+BASE}}~(0x40010800\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga2bcbc0fe8296511a1a9d12caff242819}{TIMER3\+\_\+\+BASE}}~(0x40010\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga5e3f07f21dd6ab0682363834112ce5b5}{ACMP0\+\_\+\+BASE}}~(0x40001000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gab734ffd231a27d74c1fc687eb1344fe9}{ACMP1\+\_\+\+BASE}}~(0x40001400\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gabf0928baf4e4350633ca9050b65d1939}{I2\+C0\+\_\+\+BASE}}~(0x4000\+A000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}}~(0x4000\+A400\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gacce3b8a909ed8b957b4e411dfb7cbd91}{GPIO\+\_\+\+BASE}}~(0x40006000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gabcff97511217e428406a65b322e8faee}{VCMP\+\_\+\+BASE}}~(0x40000000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gaf990e90715f44cf04d3f5934ee20866c}{PRS\+\_\+\+BASE}}~(0x400\+CC000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga9cd124cc5e901df78c62cba2a6e92b55}{LEUART0\+\_\+\+BASE}}~(0x40084000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga4596b99b328b8ec7e565ee7853e819d7}{LEUART1\+\_\+\+BASE}}~(0x40084400\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gaa1387bc9a00adbd17f6c324249d45d37}{PCNT0\+\_\+\+BASE}}~(0x40086000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga1f0cdf5b47b3ede1f0e36e133d78dab0}{PCNT1\+\_\+\+BASE}}~(0x40086400\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga3ecd04197021c4a4032ee7fb6bac9407}{PCNT2\+\_\+\+BASE}}~(0x40086800\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga0aa6c0c068af7a61c770bc6d4322d63e}{ADC0\+\_\+\+BASE}}~(0x40002000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gada12ca8452e773fd8f38041872934efc}{DAC0\+\_\+\+BASE}}~(0x40004000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga017749aad23300240ef5ac4c3d5ca750}{LCD\+\_\+\+BASE}}~(0x4008\+A000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga2027efa1242ffa207e3c91a265faba1a}{BURTC\+\_\+\+BASE}}~(0x40081000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga0c092d77d4599871d1ebda1a3a28e887}{WDOG\+\_\+\+BASE}}~(0x40088000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga459d4e90daa71cded7e3d9fddf3545c2}{ETM\+\_\+\+BASE}}~(0x\+E0041000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga265306c2f0207563b672356abd3fcd6a}{CALIBRATE\+\_\+\+BASE}}~(0x0\+FE08000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga38e879f0d121817461f0b329b96614e7}{DEVINFO\+\_\+\+BASE}}~(0x0\+FE081\+B0\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga43a55e4b2cd4f6da2bf35f25313cb0d3}{ROMTABLE\+\_\+\+BASE}}~(0x\+E00\+FFFD0\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gaa164957775ba3950a88b18cf5d6dee65}{LOCKBITS\+\_\+\+BASE}}~(0x0\+FE04000\+UL)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gafaa164cc1154b4b1ebbcf531f061eaf5}{USERDATA\+\_\+\+BASE}}~(0x0\+FE00000\+UL)
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga5e3f07f21dd6ab0682363834112ce5b5}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!ACMP0\_BASE@{ACMP0\_BASE}}
\index{ACMP0\_BASE@{ACMP0\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{ACMP0\_BASE}{ACMP0\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga5e3f07f21dd6ab0682363834112ce5b5} 
\#define ACMP0\+\_\+\+BASE~(0x40001000\+UL)}

ACMP0 base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_gab734ffd231a27d74c1fc687eb1344fe9}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!ACMP1\_BASE@{ACMP1\_BASE}}
\index{ACMP1\_BASE@{ACMP1\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{ACMP1\_BASE}{ACMP1\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_gab734ffd231a27d74c1fc687eb1344fe9} 
\#define ACMP1\+\_\+\+BASE~(0x40001400\+UL)}

ACMP1 base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga0aa6c0c068af7a61c770bc6d4322d63e}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!ADC0\_BASE@{ADC0\_BASE}}
\index{ADC0\_BASE@{ADC0\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{ADC0\_BASE}{ADC0\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga0aa6c0c068af7a61c770bc6d4322d63e} 
\#define ADC0\+\_\+\+BASE~(0x40002000\+UL)}

ADC0 base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_gad099ae8679538f6c00294639d67528bf}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!AES\_BASE@{AES\_BASE}}
\index{AES\_BASE@{AES\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{AES\_BASE}{AES\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_gad099ae8679538f6c00294639d67528bf} 
\#define AES\+\_\+\+BASE~(0x400\+E0000\+UL)}

AES base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga2027efa1242ffa207e3c91a265faba1a}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!BURTC\_BASE@{BURTC\_BASE}}
\index{BURTC\_BASE@{BURTC\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{BURTC\_BASE}{BURTC\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga2027efa1242ffa207e3c91a265faba1a} 
\#define BURTC\+\_\+\+BASE~(0x40081000\+UL)}

BURTC base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga265306c2f0207563b672356abd3fcd6a}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!CALIBRATE\_BASE@{CALIBRATE\_BASE}}
\index{CALIBRATE\_BASE@{CALIBRATE\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{CALIBRATE\_BASE}{CALIBRATE\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga265306c2f0207563b672356abd3fcd6a} 
\#define CALIBRATE\+\_\+\+BASE~(0x0\+FE08000\+UL)}

CALIBRATE base address \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga2c124644784e7939e5f1c1bf917f4c8c}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!CMU\_BASE@{CMU\_BASE}}
\index{CMU\_BASE@{CMU\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{CMU\_BASE}{CMU\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga2c124644784e7939e5f1c1bf917f4c8c} 
\#define CMU\+\_\+\+BASE~(0x400\+C8000\+UL)}

CMU base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_gada12ca8452e773fd8f38041872934efc}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!DAC0\_BASE@{DAC0\_BASE}}
\index{DAC0\_BASE@{DAC0\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{DAC0\_BASE}{DAC0\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_gada12ca8452e773fd8f38041872934efc} 
\#define DAC0\+\_\+\+BASE~(0x40004000\+UL)}

DAC0 base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga38e879f0d121817461f0b329b96614e7}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!DEVINFO\_BASE@{DEVINFO\_BASE}}
\index{DEVINFO\_BASE@{DEVINFO\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{DEVINFO\_BASE}{DEVINFO\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga38e879f0d121817461f0b329b96614e7} 
\#define DEVINFO\+\_\+\+BASE~(0x0\+FE081\+B0\+UL)}

DEVINFO base address \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_gab04dd812f37907dc8bd6ed82e346b563}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!DMA\_BASE@{DMA\_BASE}}
\index{DMA\_BASE@{DMA\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA\_BASE}{DMA\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_gab04dd812f37907dc8bd6ed82e346b563} 
\#define DMA\+\_\+\+BASE~(0x400\+C2000\+UL)}

DMA base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga3be6c12e68d7fb624dbe792805295160}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!EBI\_BASE@{EBI\_BASE}}
\index{EBI\_BASE@{EBI\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{EBI\_BASE}{EBI\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga3be6c12e68d7fb624dbe792805295160} 
\#define EBI\+\_\+\+BASE~(0x40008000\+UL)}

EBI base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga61fd6590fabeb9f46d757e426bef70b4}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!EMU\_BASE@{EMU\_BASE}}
\index{EMU\_BASE@{EMU\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{EMU\_BASE}{EMU\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga61fd6590fabeb9f46d757e426bef70b4} 
\#define EMU\+\_\+\+BASE~(0x400\+C6000\+UL)}

EMU base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga459d4e90daa71cded7e3d9fddf3545c2}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!ETM\_BASE@{ETM\_BASE}}
\index{ETM\_BASE@{ETM\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{ETM\_BASE}{ETM\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga459d4e90daa71cded7e3d9fddf3545c2} 
\#define ETM\+\_\+\+BASE~(0x\+E0041000\+UL)}

ETM base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_gacce3b8a909ed8b957b4e411dfb7cbd91}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!GPIO\_BASE@{GPIO\_BASE}}
\index{GPIO\_BASE@{GPIO\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{GPIO\_BASE}{GPIO\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_gacce3b8a909ed8b957b4e411dfb7cbd91} 
\#define GPIO\+\_\+\+BASE~(0x40006000\+UL)}

GPIO base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_gabf0928baf4e4350633ca9050b65d1939}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!I2C0\_BASE@{I2C0\_BASE}}
\index{I2C0\_BASE@{I2C0\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{I2C0\_BASE}{I2C0\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_gabf0928baf4e4350633ca9050b65d1939} 
\#define I2\+C0\+\_\+\+BASE~(0x4000\+A000\+UL)}

I2\+C0 base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_gacd72dbffb1738ca87c838545c4eb85a3}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!I2C1\_BASE@{I2C1\_BASE}}
\index{I2C1\_BASE@{I2C1\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1\_BASE}{I2C1\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_gacd72dbffb1738ca87c838545c4eb85a3} 
\#define I2\+C1\+\_\+\+BASE~(0x4000\+A400\+UL)}

I2\+C1 base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga017749aad23300240ef5ac4c3d5ca750}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!LCD\_BASE@{LCD\_BASE}}
\index{LCD\_BASE@{LCD\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{LCD\_BASE}{LCD\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga017749aad23300240ef5ac4c3d5ca750} 
\#define LCD\+\_\+\+BASE~(0x4008\+A000\+UL)}

LCD base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga086990f4c4fa8b685fc204752278b7a4}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!LESENSE\_BASE@{LESENSE\_BASE}}
\index{LESENSE\_BASE@{LESENSE\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{LESENSE\_BASE}{LESENSE\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga086990f4c4fa8b685fc204752278b7a4} 
\#define LESENSE\+\_\+\+BASE~(0x4008\+C000\+UL)}

LESENSE base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga9aaf5d0e92efb654a628aa8519e8ad30}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!LETIMER0\_BASE@{LETIMER0\_BASE}}
\index{LETIMER0\_BASE@{LETIMER0\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{LETIMER0\_BASE}{LETIMER0\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga9aaf5d0e92efb654a628aa8519e8ad30} 
\#define LETIMER0\+\_\+\+BASE~(0x40082000\+UL)}

LETIMER0 base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga9cd124cc5e901df78c62cba2a6e92b55}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!LEUART0\_BASE@{LEUART0\_BASE}}
\index{LEUART0\_BASE@{LEUART0\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{LEUART0\_BASE}{LEUART0\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga9cd124cc5e901df78c62cba2a6e92b55} 
\#define LEUART0\+\_\+\+BASE~(0x40084000\+UL)}

LEUART0 base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga4596b99b328b8ec7e565ee7853e819d7}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!LEUART1\_BASE@{LEUART1\_BASE}}
\index{LEUART1\_BASE@{LEUART1\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{LEUART1\_BASE}{LEUART1\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga4596b99b328b8ec7e565ee7853e819d7} 
\#define LEUART1\+\_\+\+BASE~(0x40084400\+UL)}

LEUART1 base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_gaa164957775ba3950a88b18cf5d6dee65}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!LOCKBITS\_BASE@{LOCKBITS\_BASE}}
\index{LOCKBITS\_BASE@{LOCKBITS\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{LOCKBITS\_BASE}{LOCKBITS\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_gaa164957775ba3950a88b18cf5d6dee65} 
\#define LOCKBITS\+\_\+\+BASE~(0x0\+FE04000\+UL)}

Lock-\/bits page base address \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga629b03a1fa09ca0b2358175a16b5ff51}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!MSC\_BASE@{MSC\_BASE}}
\index{MSC\_BASE@{MSC\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{MSC\_BASE}{MSC\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga629b03a1fa09ca0b2358175a16b5ff51} 
\#define MSC\+\_\+\+BASE~(0x400\+C0000\+UL)}

MSC base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_gaa1387bc9a00adbd17f6c324249d45d37}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!PCNT0\_BASE@{PCNT0\_BASE}}
\index{PCNT0\_BASE@{PCNT0\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{PCNT0\_BASE}{PCNT0\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_gaa1387bc9a00adbd17f6c324249d45d37} 
\#define PCNT0\+\_\+\+BASE~(0x40086000\+UL)}

PCNT0 base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga1f0cdf5b47b3ede1f0e36e133d78dab0}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!PCNT1\_BASE@{PCNT1\_BASE}}
\index{PCNT1\_BASE@{PCNT1\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{PCNT1\_BASE}{PCNT1\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga1f0cdf5b47b3ede1f0e36e133d78dab0} 
\#define PCNT1\+\_\+\+BASE~(0x40086400\+UL)}

PCNT1 base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga3ecd04197021c4a4032ee7fb6bac9407}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!PCNT2\_BASE@{PCNT2\_BASE}}
\index{PCNT2\_BASE@{PCNT2\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{PCNT2\_BASE}{PCNT2\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga3ecd04197021c4a4032ee7fb6bac9407} 
\#define PCNT2\+\_\+\+BASE~(0x40086800\+UL)}

PCNT2 base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_gaf990e90715f44cf04d3f5934ee20866c}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!PRS\_BASE@{PRS\_BASE}}
\index{PRS\_BASE@{PRS\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{PRS\_BASE}{PRS\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_gaf990e90715f44cf04d3f5934ee20866c} 
\#define PRS\+\_\+\+BASE~(0x400\+CC000\+UL)}

PRS base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_gad9042aa68a6230303bcfa83275e2012e}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!RMU\_BASE@{RMU\_BASE}}
\index{RMU\_BASE@{RMU\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{RMU\_BASE}{RMU\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_gad9042aa68a6230303bcfa83275e2012e} 
\#define RMU\+\_\+\+BASE~(0x400\+CA000\+UL)}

RMU base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga43a55e4b2cd4f6da2bf35f25313cb0d3}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!ROMTABLE\_BASE@{ROMTABLE\_BASE}}
\index{ROMTABLE\_BASE@{ROMTABLE\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{ROMTABLE\_BASE}{ROMTABLE\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga43a55e4b2cd4f6da2bf35f25313cb0d3} 
\#define ROMTABLE\+\_\+\+BASE~(0x\+E00\+FFFD0\+UL)}

ROMTABLE base address \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga4265e665d56225412e57a61d87417022}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!RTC\_BASE@{RTC\_BASE}}
\index{RTC\_BASE@{RTC\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{RTC\_BASE}{RTC\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga4265e665d56225412e57a61d87417022} 
\#define RTC\+\_\+\+BASE~(0x40080000\+UL)}

RTC base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga7a5c55fc79dee34c91502b0503404375}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!TIMER0\_BASE@{TIMER0\_BASE}}
\index{TIMER0\_BASE@{TIMER0\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{TIMER0\_BASE}{TIMER0\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga7a5c55fc79dee34c91502b0503404375} 
\#define TIMER0\+\_\+\+BASE~(0x40010000\+UL)}

TIMER0 base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga7a4bd01d91a70285f0bec70f4e9e88bb}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!TIMER1\_BASE@{TIMER1\_BASE}}
\index{TIMER1\_BASE@{TIMER1\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{TIMER1\_BASE}{TIMER1\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga7a4bd01d91a70285f0bec70f4e9e88bb} 
\#define TIMER1\+\_\+\+BASE~(0x40010400\+UL)}

TIMER1 base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga933376d74e94dae8f42e17c09bd91faa}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!TIMER2\_BASE@{TIMER2\_BASE}}
\index{TIMER2\_BASE@{TIMER2\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{TIMER2\_BASE}{TIMER2\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga933376d74e94dae8f42e17c09bd91faa} 
\#define TIMER2\+\_\+\+BASE~(0x40010800\+UL)}

TIMER2 base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga2bcbc0fe8296511a1a9d12caff242819}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!TIMER3\_BASE@{TIMER3\_BASE}}
\index{TIMER3\_BASE@{TIMER3\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{TIMER3\_BASE}{TIMER3\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga2bcbc0fe8296511a1a9d12caff242819} 
\#define TIMER3\+\_\+\+BASE~(0x40010\+C00\+UL)}

TIMER3 base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga7a07348b4332ff6b88abf6092347deba}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!UART0\_BASE@{UART0\_BASE}}
\index{UART0\_BASE@{UART0\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{UART0\_BASE}{UART0\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga7a07348b4332ff6b88abf6092347deba} 
\#define UART0\+\_\+\+BASE~(0x4000\+E000\+UL)}

UART0 base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga383bf0c4670c3a7fa72df80f66331a46}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!UART1\_BASE@{UART1\_BASE}}
\index{UART1\_BASE@{UART1\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{UART1\_BASE}{UART1\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga383bf0c4670c3a7fa72df80f66331a46} 
\#define UART1\+\_\+\+BASE~(0x4000\+E400\+UL)}

UART1 base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_gac0876dab14e1a1017ec198c230ada762}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!USART0\_BASE@{USART0\_BASE}}
\index{USART0\_BASE@{USART0\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{USART0\_BASE}{USART0\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_gac0876dab14e1a1017ec198c230ada762} 
\#define USART0\+\_\+\+BASE~(0x4000\+C000\+UL)}

USART0 base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga86162ab3f740db9026c1320d46938b4d}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!USART1\_BASE@{USART1\_BASE}}
\index{USART1\_BASE@{USART1\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{USART1\_BASE}{USART1\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga86162ab3f740db9026c1320d46938b4d} 
\#define USART1\+\_\+\+BASE~(0x4000\+C400\+UL)}

USART1 base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_gade83162a04bca0b15b39018a8e8ec090}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!USART2\_BASE@{USART2\_BASE}}
\index{USART2\_BASE@{USART2\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{USART2\_BASE}{USART2\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_gade83162a04bca0b15b39018a8e8ec090} 
\#define USART2\+\_\+\+BASE~(0x4000\+C800\+UL)}

USART2 base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!USB\_BASE@{USB\_BASE}}
\index{USB\_BASE@{USB\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_BASE}{USB\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_gaa6c4cbed4ddbb3ecd77de93fab2a2e04} 
\#define USB\+\_\+\+BASE~(0x400\+C4000\+UL)}

USB base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_gafaa164cc1154b4b1ebbcf531f061eaf5}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!USERDATA\_BASE@{USERDATA\_BASE}}
\index{USERDATA\_BASE@{USERDATA\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{USERDATA\_BASE}{USERDATA\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_gafaa164cc1154b4b1ebbcf531f061eaf5} 
\#define USERDATA\+\_\+\+BASE~(0x0\+FE00000\+UL)}

User data page base address \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_gabcff97511217e428406a65b322e8faee}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!VCMP\_BASE@{VCMP\_BASE}}
\index{VCMP\_BASE@{VCMP\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{VCMP\_BASE}{VCMP\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_gabcff97511217e428406a65b322e8faee} 
\#define VCMP\+\_\+\+BASE~(0x40000000\+UL)}

VCMP base address ~\newline
 \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___base_ga0c092d77d4599871d1ebda1a3a28e887}\index{EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}!WDOG\_BASE@{WDOG\_BASE}}
\index{WDOG\_BASE@{WDOG\_BASE}!EFM32GG990F1024 Peripheral Memory Map@{EFM32GG990F1024 Peripheral Memory Map}}
\doxysubsubsubsubsection{\texorpdfstring{WDOG\_BASE}{WDOG\_BASE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___base_ga0c092d77d4599871d1ebda1a3a28e887} 
\#define WDOG\+\_\+\+BASE~(0x40088000\+UL)}

WDOG base address ~\newline
 