library IEEE;
use IEEE.std_logic_1164.all;

entity Adder is
	
	port 
	(
	clk : in std_logic;
	a : in std_logic_vector(7 downto 0);
	b : in std_logic_vector(7 downto 0);
	sum : out std_logic_vector(8 downto 0);
	);
	
end Adder;