GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\project gowin\fpga_project\src\test.v'
Compiling module 'hdmi_counter'("E:\project gowin\fpga_project\src\test.v":1)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("E:\project gowin\fpga_project\src\test.v":30)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("E:\project gowin\fpga_project\src\test.v":33)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("E:\project gowin\fpga_project\src\test.v":36)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 27("E:\project gowin\fpga_project\src\test.v":39)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("E:\project gowin\fpga_project\src\test.v":67)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("E:\project gowin\fpga_project\src\test.v":70)
Compiling module 'tmds_encoder'("E:\project gowin\fpga_project\src\test.v":92)
NOTE  (EX0101) : Current top module is "hdmi_counter"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "tmds_encoder" instantiated to "tmds_b" is swept in optimizing("E:\project gowin\fpga_project\src\test.v":88)
[95%] Generate netlist file "E:\project gowin\fpga_project\impl\gwsynthesis\fpga_project.vg" completed
[100%] Generate report file "E:\project gowin\fpga_project\impl\gwsynthesis\fpga_project_syn.rpt.html" completed
GowinSynthesis finish
