Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 29 12:55:12 2020
| Host         : Battlestation running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    65 |
| Unused register locations in slices containing registers |   108 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |           25 |
|     10 |            7 |
|     12 |            2 |
|     14 |            6 |
|    16+ |           24 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             412 |          112 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             694 |           94 |
| Yes          | No                    | No                     |             356 |           77 |
| Yes          | No                    | Yes                    |              96 |           11 |
| Yes          | Yes                   | No                     |              14 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------+--------------------------------+------------------+----------------+
|                   Clock Signal                  |             Enable Signal             |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-------------------------------------------------+---------------------------------------+--------------------------------+------------------+----------------+
| ~clk6p25msig_BUFG                               |                                       |                                |                1 |              2 |
|  clk20sig_BUFG                                  | disp1/customMed/number1               |                                |                2 |              8 |
|  clk20sig_BUFG                                  | disp1/customMed/number2               |                                |                2 |              8 |
|  clk20sig_BUFG                                  | disp1/customMed/number0               |                                |                1 |              8 |
|  clk6p25msig_BUFG                               | disp1/coord/E[0]                      |                                |                2 |              8 |
|  clk20sig_BUFG                                  | disp1/button_counter[3]_i_1_n_0       |                                |                2 |              8 |
|  clk20sig_BUFG                                  | disp1/hold_volume[3]_i_1_n_0          |                                |                1 |              8 |
|  clk20sig_BUFG                                  | disp1/customLow/number2               |                                |                1 |              8 |
|  clk20sig_BUFG                                  |                                       | disp1/custom_volume            |                1 |              8 |
|  J_MIC3_Pin1_OBUF_BUFG                          | maxLED[3]_i_1_n_0                     |                                |                4 |              8 |
|  clk20sig_BUFG                                  | disp1/custombackgrd/number1           |                                |                1 |              8 |
|  clk20sig_BUFG                                  | disp1/custombackgrd/number0           |                                |                2 |              8 |
|  clk20sig_BUFG                                  | disp1/custombackgrd/number3           |                                |                1 |              8 |
|  clk20sig_BUFG                                  | disp1/custombackgrd/number2           |                                |                2 |              8 |
|  clk20sig_BUFG                                  | disp1/customborder/number3            |                                |                2 |              8 |
|  clk20sig_BUFG                                  | disp1/customborder/number0            |                                |                2 |              8 |
|  clk20sig_BUFG                                  | disp1/customborder/number1            |                                |                3 |              8 |
|  clk20sig_BUFG                                  | disp1/customborder/number2            |                                |                3 |              8 |
|  clk20sig_BUFG                                  | disp1/customHigh/number3              |                                |                2 |              8 |
|  clk20sig_BUFG                                  | disp1/customHigh/number1              |                                |                2 |              8 |
|  clk20sig_BUFG                                  | disp1/customHigh/number2              |                                |                1 |              8 |
|  clk20sig_BUFG                                  | disp1/customHigh/number0              |                                |                1 |              8 |
|  clk20sig_BUFG                                  | disp1/customLow/number1               |                                |                2 |              8 |
|  clk20sig_BUFG                                  | disp1/customLow/number3               |                                |                1 |              8 |
|  clk20sig_BUFG                                  | disp1/customLow/number0               |                                |                4 |              8 |
|  clk20sig_BUFG                                  | disp1/customMed/number3               |                                |                2 |              8 |
|  clk4sig_BUFG                                   |                                       | strdriv/char1[6]_i_1_n_0       |                1 |             10 |
|  ledDriver/clk600/slowclk                       |                                       |                                |                1 |             10 |
|  clk1sig_BUFG                                   | watchmod/minute_tens_count[4]_i_1_n_0 | down/dff1/AR[0]                |                2 |             10 |
|  clk1sig_BUFG                                   | watchmod/second_tens_count[4]_i_1_n_0 | down/dff1/AR[0]                |                1 |             10 |
|  clk4sig_BUFG                                   |                                       | strdriv/char0[6]_i_1_n_0       |                1 |             10 |
|  clk4sig_BUFG                                   |                                       | strdriv/char2[6]_i_1_n_0       |                2 |             10 |
|  clk4sig_BUFG                                   |                                       | strdriv/char3[6]_i_1_n_0       |                1 |             10 |
|  clk1sig_BUFG                                   | watchmod/minute_count0                | down/dff1/AR[0]                |                2 |             12 |
|  clk4sig_BUFG                                   | strdriv/i                             |                                |                2 |             12 |
|  watchmod/second_tens_pos/seg_reg[6]_i_2__0_n_0 |                                       |                                |                3 |             14 |
|  watchmod/second_pos//i__n_0                    |                                       |                                |                3 |             14 |
|  watchmod/minute_pos//i__n_0                    |                                       |                                |                2 |             14 |
|  ledDriver/clk600/slowclk                       | ledDriver/seg[6]_i_1_n_0              |                                |                6 |             14 |
|  watchmod/minute_tens_pos/seg_reg[6]_i_2_n_0    |                                       |                                |                2 |             14 |
|  clk6p25msig_BUFG                               | disp1/OLED_colour[14]_i_1_n_0         | disp1/OLED_colour[15]_i_1_n_0  |                3 |             14 |
|  CLK100MHZ_IBUF_BUFG                            |                                       |                                |                7 |             16 |
|  clk1sig_BUFG                                   | down/dff2/E[0]                        |                                |                2 |             16 |
|  clk6p25msig_BUFG                               | disp1/OLED_colour[14]_i_1_n_0         |                                |                5 |             18 |
|  CLK100MHZ_IBUF_BUFG                            |                                       | J_MIC3_Pin1_OBUF_BUFG          |                3 |             24 |
| ~mic/J_MIC3_Pin4_OBUF                           |                                       |                                |                5 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG                          |                                       |                                |                6 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG                          |                                       | mic/SR[0]                      |                5 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG                          |                                       | maxLED[3]_i_1_n_0              |                4 |             26 |
|  clk4sig_BUFG                                   |                                       |                                |                9 |             30 |
| ~clk6p25msig_BUFG                               |                                       | oled/frame_counter[16]_i_1_n_0 |                5 |             34 |
| ~clk6p25msig_BUFG                               | oled/delay[0]_i_1_n_0                 |                                |                5 |             40 |
|  clk6p25msig_BUFG                               |                                       |                                |               16 |             58 |
|  clk20sig_BUFG                                  |                                       |                                |               19 |             62 |
|  CLK100MHZ_IBUF_BUFG                            |                                       | ledDriver/clk600/clear         |                8 |             64 |
|  clk1sig_BUFG                                   | watchmod/second_count                 | down/dff1/AR[0]                |                6 |             64 |
|  CLK100MHZ_IBUF_BUFG                            |                                       | clk1/clear                     |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG                            |                                       | clk625m/clear                  |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG                            |                                       | clk4/clear                     |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG                            |                                       | clk361/clear                   |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG                            |                                       | clk20/clear                    |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG                            |                                       | clk20k/clear                   |                8 |             64 |
| ~clk6p25msig_BUFG                               | oled/state                            |                                |               11 |             64 |
| ~clk6p25msig_BUFG                               |                                       | oled/spi_word[39]_i_1_n_0      |               15 |             90 |
|  clk361sig_BUFG                                 |                                       |                                |               38 |            130 |
+-------------------------------------------------+---------------------------------------+--------------------------------+------------------+----------------+


