Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov 22 03:39:08 2019
| Host         : LAPTOP-564ER624 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rsa_fpga_dec_control_sets_placed.rpt
| Design       : rsa_fpga_dec
| Device       : xc7a35ti
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              80 |           32 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             224 |           79 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+-------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal      |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------+-------------------+------------------+----------------+
|  clk_IBUF_BUFG |                         |                   |                2 |              3 |
|  clk_IBUF_BUFG | msgDecryptR[15]_i_1_n_0 |                   |                6 |             16 |
|  clk_IBUF_BUFG | tempC3_i_1_n_0          | res0              |               15 |             32 |
|  clk_IBUF_BUFG | d_old[31]_i_1_n_0       | r_old[31]_i_1_n_0 |               10 |             32 |
|  clk_IBUF_BUFG | quotient0               | d_new1_i_2_n_0    |                8 |             32 |
|  clk_IBUF_BUFG | r_new                   | r_new[31]_i_1_n_0 |                8 |             32 |
|  clk_IBUF_BUFG | tempC30                 |                   |               15 |             32 |
|  clk_IBUF_BUFG | res[31]_i_2_n_0         | res0              |               18 |             32 |
|  clk_IBUF_BUFG | tempD0                  |                   |               11 |             32 |
|  clk_IBUF_BUFG | r_old[31]_i_2_n_0       | r_old[31]_i_1_n_0 |               20 |             64 |
+----------------+-------------------------+-------------------+------------------+----------------+


