#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jan  6 11:14:35 2020
# Process ID: 3744
# Current directory: C:/Users/sungyeong/Desktop/class_experiments_v19
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9356 C:\Users\sungyeong\Desktop\class_experiments_v19\class_experiments_v19.xpr
# Log file: C:/Users/sungyeong/Desktop/class_experiments_v19/vivado.log
# Journal file: C:/Users/sungyeong/Desktop/class_experiments_v19\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/soc.bd}
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - leds
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <soc> from BD file <C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/soc.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1252.168 ; gain = 0.000
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan  6 11:22:56 2020...
