design_2.v,verilog,xil_defaultlib,../../../../teste_clock.srcs/sources_1/bd/design_2/sim/design_2.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
