Analysis & Synthesis report for test
Thu Nov 30 04:13:43 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: dregister:PC_REG
 10. Parameter Settings for User Entity Instance: dregister:nPC_REG
 11. Parameter Settings for User Entity Instance: dregister:IR_REG
 12. Port Connectivity Checks: "dflipflop:flush_reg"
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Nov 30 04:13:43 2017       ;
; Quartus Prime Version       ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name               ; test                                        ;
; Top-level Entity Name       ; IF_ID                                       ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 49                                          ;
; Total pins                  ; 100                                         ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 5M1270ZT144C5      ;                    ;
; Top-level entity name                                                      ; IF_ID              ; test               ;
; Family name                                                                ; MAX V              ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------+---------+
; ../IF_ID.vhd                     ; yes             ; User VHDL File  ; /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/IF_ID.vhd      ;         ;
; ../components.vhd                ; yes             ; User VHDL File  ; /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 49    ;
;     -- Combinational with no register       ; 0     ;
;     -- Register only                        ; 49    ;
;     -- Combinational with a register        ; 0     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- 2 input functions                    ; 0     ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 49    ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 48    ;
;                                             ;       ;
; Total registers                             ; 49    ;
; I/O pins                                    ; 100   ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 49    ;
; Total fan-out                               ; 244   ;
; Average fan-out                             ; 1.64  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                       ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name        ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------+-------------+--------------+
; |IF_ID                     ; 49 (0)      ; 49           ; 0          ; 100  ; 0            ; 0 (0)        ; 49 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IF_ID                     ; IF_ID       ; work         ;
;    |dflipflop:flush_reg|   ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IF_ID|dflipflop:flush_reg ; dflipflop   ; work         ;
;    |dregister:IR_REG|      ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IF_ID|dregister:IR_REG    ; dregister   ; work         ;
;    |dregister:PC_REG|      ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IF_ID|dregister:PC_REG    ; dregister   ; work         ;
;    |dregister:nPC_REG|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IF_ID|dregister:nPC_REG   ; dregister   ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 49    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 48    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 49    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dregister:PC_REG ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; nbits          ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dregister:nPC_REG ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; nbits          ; 16    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dregister:IR_REG ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; nbits          ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------+
; Port Connectivity Checks: "dflipflop:flush_reg" ;
+-------+-------+----------+----------------------+
; Port  ; Type  ; Severity ; Details              ;
+-------+-------+----------+----------------------+
; reset ; Input ; Info     ; Stuck at GND         ;
+-------+-------+----------+----------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu Nov 30 04:13:27 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/IF_ID.vhd
    Info (12022): Found design unit 1: IF_ID-one File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/IF_ID.vhd Line: 21
    Info (12023): Found entity 1: IF_ID File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/IF_ID.vhd Line: 8
Info (12021): Found 25 design units, including 12 entities, in source file /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd
    Info (12022): Found design unit 1: basic File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 5
    Info (12022): Found design unit 2: mux_2to1-behave File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 118
    Info (12022): Found design unit 3: mux_2to1_nbits-behave File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 137
    Info (12022): Found design unit 4: mux_4to1-behave File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 157
    Info (12022): Found design unit 5: mux_4to1_nbits-behave File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 181
    Info (12022): Found design unit 6: sign_extend-extend File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 208
    Info (12022): Found design unit 7: nor_box-norer File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 229
    Info (12022): Found design unit 8: unsigned_comparator-behave File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 259
    Info (12022): Found design unit 9: left7_shifter-shift File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 296
    Info (12022): Found design unit 10: alu-Behavioral File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 318
    Info (12022): Found design unit 11: dregister-behave File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 375
    Info (12022): Found design unit 12: dflipflop-behave File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 406
    Info (12022): Found design unit 13: PriorityEncoder-behave File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 437
    Info (12023): Found entity 1: mux_2to1 File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 112
    Info (12023): Found entity 2: mux_2to1_nbits File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 129
    Info (12023): Found entity 3: mux_4to1 File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 151
    Info (12023): Found entity 4: mux_4to1_nbits File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 173
    Info (12023): Found entity 5: sign_extend File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 200
    Info (12023): Found entity 6: nor_box File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 222
    Info (12023): Found entity 7: unsigned_comparator File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 248
    Info (12023): Found entity 8: left7_shifter File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 288
    Info (12023): Found entity 9: alu File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 307
    Info (12023): Found entity 10: dregister File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 364
    Info (12023): Found entity 11: dflipflop File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 397
    Info (12023): Found entity 12: PriorityEncoder File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd Line: 429
Info (12127): Elaborating entity "IF_ID" for the top level hierarchy
Info (12128): Elaborating entity "dregister" for hierarchy "dregister:PC_REG" File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/IF_ID.vhd Line: 25
Info (12128): Elaborating entity "dflipflop" for hierarchy "dflipflop:flush_reg" File: /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/IF_ID.vhd Line: 34
Info (21057): Implemented 149 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 51 input pins
    Info (21059): Implemented 49 output pins
    Info (21061): Implemented 49 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 946 megabytes
    Info: Processing ended: Thu Nov 30 04:13:43 2017
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:37


