#include "relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_60_fu_1450_p3() {
    tmp_60_fu_1450_p3 = data_11_V_read.read().range(8, 8);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_61_fu_6000_p3() {
    tmp_61_fu_6000_p3 = add_ln415_11_reg_9496.read().range(5, 5);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_62_fu_1506_p3() {
    tmp_62_fu_1506_p3 = data_12_V_read.read().range(9, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_63_fu_6045_p3() {
    tmp_63_fu_6045_p3 = data_12_V_read_1_reg_9242.read().range(14, 14);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_64_fu_1530_p3() {
    tmp_64_fu_1530_p3 = data_12_V_read.read().range(8, 8);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_65_fu_6052_p3() {
    tmp_65_fu_6052_p3 = add_ln415_12_reg_9512.read().range(5, 5);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_66_fu_1586_p3() {
    tmp_66_fu_1586_p3 = data_13_V_read.read().range(9, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_67_fu_6097_p3() {
    tmp_67_fu_6097_p3 = data_13_V_read_1_reg_9236.read().range(14, 14);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_68_fu_1610_p3() {
    tmp_68_fu_1610_p3 = data_13_V_read.read().range(8, 8);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_69_fu_6104_p3() {
    tmp_69_fu_6104_p3 = add_ln415_13_reg_9528.read().range(5, 5);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_70_fu_1666_p3() {
    tmp_70_fu_1666_p3 = data_14_V_read.read().range(9, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_71_fu_6149_p3() {
    tmp_71_fu_6149_p3 = data_14_V_read_1_reg_9230.read().range(14, 14);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_72_fu_1690_p3() {
    tmp_72_fu_1690_p3 = data_14_V_read.read().range(8, 8);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_73_fu_6156_p3() {
    tmp_73_fu_6156_p3 = add_ln415_14_reg_9544.read().range(5, 5);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_74_fu_1746_p3() {
    tmp_74_fu_1746_p3 = data_15_V_read.read().range(9, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_75_fu_6201_p3() {
    tmp_75_fu_6201_p3 = data_15_V_read_1_reg_9224.read().range(14, 14);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_76_fu_1770_p3() {
    tmp_76_fu_1770_p3 = data_15_V_read.read().range(8, 8);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_77_fu_6208_p3() {
    tmp_77_fu_6208_p3 = add_ln415_15_reg_9560.read().range(5, 5);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_78_fu_1826_p3() {
    tmp_78_fu_1826_p3 = data_16_V_read.read().range(9, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_79_fu_6253_p3() {
    tmp_79_fu_6253_p3 = data_16_V_read_1_reg_9218.read().range(14, 14);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_80_fu_1850_p3() {
    tmp_80_fu_1850_p3 = data_16_V_read.read().range(8, 8);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_81_fu_6260_p3() {
    tmp_81_fu_6260_p3 = add_ln415_16_reg_9576.read().range(5, 5);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_82_fu_1906_p3() {
    tmp_82_fu_1906_p3 = data_17_V_read.read().range(9, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_83_fu_6305_p3() {
    tmp_83_fu_6305_p3 = data_17_V_read_1_reg_9212.read().range(14, 14);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_84_fu_1930_p3() {
    tmp_84_fu_1930_p3 = data_17_V_read.read().range(8, 8);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_85_fu_6312_p3() {
    tmp_85_fu_6312_p3 = add_ln415_17_reg_9592.read().range(5, 5);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_86_fu_1986_p3() {
    tmp_86_fu_1986_p3 = data_18_V_read.read().range(9, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_87_fu_6357_p3() {
    tmp_87_fu_6357_p3 = data_18_V_read_1_reg_9206.read().range(14, 14);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_88_fu_2010_p3() {
    tmp_88_fu_2010_p3 = data_18_V_read.read().range(8, 8);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_89_fu_6364_p3() {
    tmp_89_fu_6364_p3 = add_ln415_18_reg_9608.read().range(5, 5);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_90_fu_2066_p3() {
    tmp_90_fu_2066_p3 = data_19_V_read.read().range(9, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_91_fu_6409_p3() {
    tmp_91_fu_6409_p3 = data_19_V_read_1_reg_9200.read().range(14, 14);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_92_fu_2090_p3() {
    tmp_92_fu_2090_p3 = data_19_V_read.read().range(8, 8);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_93_fu_6416_p3() {
    tmp_93_fu_6416_p3 = add_ln415_19_reg_9624.read().range(5, 5);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_94_fu_2146_p3() {
    tmp_94_fu_2146_p3 = data_20_V_read.read().range(9, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_95_fu_6461_p3() {
    tmp_95_fu_6461_p3 = data_20_V_read_1_reg_9194.read().range(14, 14);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_96_fu_2170_p3() {
    tmp_96_fu_2170_p3 = data_20_V_read.read().range(8, 8);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_97_fu_6468_p3() {
    tmp_97_fu_6468_p3 = add_ln415_20_reg_9640.read().range(5, 5);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_98_fu_2226_p3() {
    tmp_98_fu_2226_p3 = data_21_V_read.read().range(9, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_99_fu_6513_p3() {
    tmp_99_fu_6513_p3 = data_21_V_read_1_reg_9188.read().range(14, 14);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_tmp_fu_546_p3() {
    tmp_fu_546_p3 = data_0_V_read.read().range(9, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_10_fu_1416_p4() {
    trunc_ln708_10_fu_1416_p4 = data_11_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_11_fu_1496_p4() {
    trunc_ln708_11_fu_1496_p4 = data_12_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_12_fu_1576_p4() {
    trunc_ln708_12_fu_1576_p4 = data_13_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_13_fu_1656_p4() {
    trunc_ln708_13_fu_1656_p4 = data_14_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_14_fu_1736_p4() {
    trunc_ln708_14_fu_1736_p4 = data_15_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_15_fu_1816_p4() {
    trunc_ln708_15_fu_1816_p4 = data_16_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_16_fu_1896_p4() {
    trunc_ln708_16_fu_1896_p4 = data_17_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_17_fu_1976_p4() {
    trunc_ln708_17_fu_1976_p4 = data_18_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_18_fu_2056_p4() {
    trunc_ln708_18_fu_2056_p4 = data_19_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_19_fu_2136_p4() {
    trunc_ln708_19_fu_2136_p4 = data_20_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_1_fu_1096_p4() {
    trunc_ln708_1_fu_1096_p4 = data_7_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_20_fu_2216_p4() {
    trunc_ln708_20_fu_2216_p4 = data_21_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_21_fu_2296_p4() {
    trunc_ln708_21_fu_2296_p4 = data_22_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_22_fu_2376_p4() {
    trunc_ln708_22_fu_2376_p4 = data_23_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_23_fu_2456_p4() {
    trunc_ln708_23_fu_2456_p4 = data_25_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_24_fu_2536_p4() {
    trunc_ln708_24_fu_2536_p4 = data_26_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_25_fu_2616_p4() {
    trunc_ln708_25_fu_2616_p4 = data_27_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_26_fu_2696_p4() {
    trunc_ln708_26_fu_2696_p4 = data_28_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_27_fu_2776_p4() {
    trunc_ln708_27_fu_2776_p4 = data_29_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_28_fu_2856_p4() {
    trunc_ln708_28_fu_2856_p4 = data_30_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_29_fu_2936_p4() {
    trunc_ln708_29_fu_2936_p4 = data_31_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_2_fu_1176_p4() {
    trunc_ln708_2_fu_1176_p4 = data_8_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_30_fu_3016_p4() {
    trunc_ln708_30_fu_3016_p4 = data_32_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_31_fu_3096_p4() {
    trunc_ln708_31_fu_3096_p4 = data_33_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_32_fu_3176_p4() {
    trunc_ln708_32_fu_3176_p4 = data_34_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_33_fu_3256_p4() {
    trunc_ln708_33_fu_3256_p4 = data_35_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_34_fu_3336_p4() {
    trunc_ln708_34_fu_3336_p4 = data_37_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_35_fu_3416_p4() {
    trunc_ln708_35_fu_3416_p4 = data_38_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_36_fu_3496_p4() {
    trunc_ln708_36_fu_3496_p4 = data_39_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_37_fu_3576_p4() {
    trunc_ln708_37_fu_3576_p4 = data_40_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_38_fu_3656_p4() {
    trunc_ln708_38_fu_3656_p4 = data_41_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_39_fu_3736_p4() {
    trunc_ln708_39_fu_3736_p4 = data_42_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_3_fu_1256_p4() {
    trunc_ln708_3_fu_1256_p4 = data_9_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_40_fu_3816_p4() {
    trunc_ln708_40_fu_3816_p4 = data_43_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_41_fu_3896_p4() {
    trunc_ln708_41_fu_3896_p4 = data_44_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_42_fu_3976_p4() {
    trunc_ln708_42_fu_3976_p4 = data_45_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_43_fu_4056_p4() {
    trunc_ln708_43_fu_4056_p4 = data_46_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_44_fu_4136_p4() {
    trunc_ln708_44_fu_4136_p4 = data_47_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_45_fu_4216_p4() {
    trunc_ln708_45_fu_4216_p4 = data_48_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_46_fu_4296_p4() {
    trunc_ln708_46_fu_4296_p4 = data_49_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_47_fu_4376_p4() {
    trunc_ln708_47_fu_4376_p4 = data_50_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_48_fu_4456_p4() {
    trunc_ln708_48_fu_4456_p4 = data_51_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_49_fu_4536_p4() {
    trunc_ln708_49_fu_4536_p4 = data_52_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_4_fu_1336_p4() {
    trunc_ln708_4_fu_1336_p4 = data_10_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_50_fu_4616_p4() {
    trunc_ln708_50_fu_4616_p4 = data_53_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_51_fu_4696_p4() {
    trunc_ln708_51_fu_4696_p4 = data_54_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_52_fu_4776_p4() {
    trunc_ln708_52_fu_4776_p4 = data_55_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_53_fu_4856_p4() {
    trunc_ln708_53_fu_4856_p4 = data_56_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_54_fu_4936_p4() {
    trunc_ln708_54_fu_4936_p4 = data_57_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_55_fu_5016_p4() {
    trunc_ln708_55_fu_5016_p4 = data_58_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_56_fu_5096_p4() {
    trunc_ln708_56_fu_5096_p4 = data_59_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_57_fu_5176_p4() {
    trunc_ln708_57_fu_5176_p4 = data_60_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_58_fu_5256_p4() {
    trunc_ln708_58_fu_5256_p4 = data_62_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_59_fu_5336_p4() {
    trunc_ln708_59_fu_5336_p4 = data_63_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_5_fu_616_p4() {
    trunc_ln708_5_fu_616_p4 = data_1_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_6_fu_696_p4() {
    trunc_ln708_6_fu_696_p4 = data_2_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_7_fu_776_p4() {
    trunc_ln708_7_fu_776_p4 = data_3_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_8_fu_856_p4() {
    trunc_ln708_8_fu_856_p4 = data_4_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_9_fu_936_p4() {
    trunc_ln708_9_fu_936_p4 = data_5_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln708_s_fu_1016_p4() {
    trunc_ln708_s_fu_1016_p4 = data_6_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_10_fu_1354_p1() {
    trunc_ln718_10_fu_1354_p1 = data_10_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_11_fu_1434_p1() {
    trunc_ln718_11_fu_1434_p1 = data_11_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_12_fu_1514_p1() {
    trunc_ln718_12_fu_1514_p1 = data_12_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_13_fu_1594_p1() {
    trunc_ln718_13_fu_1594_p1 = data_13_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_14_fu_1674_p1() {
    trunc_ln718_14_fu_1674_p1 = data_14_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_15_fu_1754_p1() {
    trunc_ln718_15_fu_1754_p1 = data_15_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_16_fu_1834_p1() {
    trunc_ln718_16_fu_1834_p1 = data_16_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_17_fu_1914_p1() {
    trunc_ln718_17_fu_1914_p1 = data_17_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_18_fu_1994_p1() {
    trunc_ln718_18_fu_1994_p1 = data_18_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_19_fu_2074_p1() {
    trunc_ln718_19_fu_2074_p1 = data_19_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_1_fu_634_p1() {
    trunc_ln718_1_fu_634_p1 = data_1_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_20_fu_2154_p1() {
    trunc_ln718_20_fu_2154_p1 = data_20_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_21_fu_2234_p1() {
    trunc_ln718_21_fu_2234_p1 = data_21_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_22_fu_2314_p1() {
    trunc_ln718_22_fu_2314_p1 = data_22_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_23_fu_2394_p1() {
    trunc_ln718_23_fu_2394_p1 = data_23_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_24_fu_2474_p1() {
    trunc_ln718_24_fu_2474_p1 = data_25_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_25_fu_2554_p1() {
    trunc_ln718_25_fu_2554_p1 = data_26_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_26_fu_2634_p1() {
    trunc_ln718_26_fu_2634_p1 = data_27_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_27_fu_2714_p1() {
    trunc_ln718_27_fu_2714_p1 = data_28_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_28_fu_2794_p1() {
    trunc_ln718_28_fu_2794_p1 = data_29_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_29_fu_2874_p1() {
    trunc_ln718_29_fu_2874_p1 = data_30_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_2_fu_714_p1() {
    trunc_ln718_2_fu_714_p1 = data_2_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_30_fu_2954_p1() {
    trunc_ln718_30_fu_2954_p1 = data_31_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_31_fu_3034_p1() {
    trunc_ln718_31_fu_3034_p1 = data_32_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_32_fu_3114_p1() {
    trunc_ln718_32_fu_3114_p1 = data_33_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_33_fu_3194_p1() {
    trunc_ln718_33_fu_3194_p1 = data_34_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_34_fu_3274_p1() {
    trunc_ln718_34_fu_3274_p1 = data_35_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_35_fu_3354_p1() {
    trunc_ln718_35_fu_3354_p1 = data_37_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_36_fu_3434_p1() {
    trunc_ln718_36_fu_3434_p1 = data_38_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_37_fu_3514_p1() {
    trunc_ln718_37_fu_3514_p1 = data_39_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_38_fu_3594_p1() {
    trunc_ln718_38_fu_3594_p1 = data_40_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_39_fu_3674_p1() {
    trunc_ln718_39_fu_3674_p1 = data_41_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_3_fu_794_p1() {
    trunc_ln718_3_fu_794_p1 = data_3_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_40_fu_3754_p1() {
    trunc_ln718_40_fu_3754_p1 = data_42_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_41_fu_3834_p1() {
    trunc_ln718_41_fu_3834_p1 = data_43_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_42_fu_3914_p1() {
    trunc_ln718_42_fu_3914_p1 = data_44_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_43_fu_3994_p1() {
    trunc_ln718_43_fu_3994_p1 = data_45_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_44_fu_4074_p1() {
    trunc_ln718_44_fu_4074_p1 = data_46_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_45_fu_4154_p1() {
    trunc_ln718_45_fu_4154_p1 = data_47_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_46_fu_4234_p1() {
    trunc_ln718_46_fu_4234_p1 = data_48_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_47_fu_4314_p1() {
    trunc_ln718_47_fu_4314_p1 = data_49_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_48_fu_4394_p1() {
    trunc_ln718_48_fu_4394_p1 = data_50_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_49_fu_4474_p1() {
    trunc_ln718_49_fu_4474_p1 = data_51_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_4_fu_874_p1() {
    trunc_ln718_4_fu_874_p1 = data_4_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_50_fu_4554_p1() {
    trunc_ln718_50_fu_4554_p1 = data_52_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_51_fu_4634_p1() {
    trunc_ln718_51_fu_4634_p1 = data_53_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_52_fu_4714_p1() {
    trunc_ln718_52_fu_4714_p1 = data_54_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_53_fu_4794_p1() {
    trunc_ln718_53_fu_4794_p1 = data_55_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_54_fu_4874_p1() {
    trunc_ln718_54_fu_4874_p1 = data_56_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_55_fu_4954_p1() {
    trunc_ln718_55_fu_4954_p1 = data_57_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_56_fu_5034_p1() {
    trunc_ln718_56_fu_5034_p1 = data_58_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_57_fu_5114_p1() {
    trunc_ln718_57_fu_5114_p1 = data_59_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_58_fu_5194_p1() {
    trunc_ln718_58_fu_5194_p1 = data_60_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_59_fu_5274_p1() {
    trunc_ln718_59_fu_5274_p1 = data_62_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_5_fu_954_p1() {
    trunc_ln718_5_fu_954_p1 = data_5_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_60_fu_5354_p1() {
    trunc_ln718_60_fu_5354_p1 = data_63_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_6_fu_1034_p1() {
    trunc_ln718_6_fu_1034_p1 = data_6_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_7_fu_1114_p1() {
    trunc_ln718_7_fu_1114_p1 = data_7_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_8_fu_1194_p1() {
    trunc_ln718_8_fu_1194_p1 = data_8_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_9_fu_1274_p1() {
    trunc_ln718_9_fu_1274_p1 = data_9_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln718_fu_554_p1() {
    trunc_ln718_fu_554_p1 = data_0_V_read.read().range(8-1, 0);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_trunc_ln_fu_536_p4() {
    trunc_ln_fu_536_p4 = data_0_V_read.read().range(14, 9);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_10_fu_5955_p2() {
    xor_ln416_10_fu_5955_p2 = (tmp_57_fu_5948_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_11_fu_6007_p2() {
    xor_ln416_11_fu_6007_p2 = (tmp_61_fu_6000_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_12_fu_6059_p2() {
    xor_ln416_12_fu_6059_p2 = (tmp_65_fu_6052_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_13_fu_6111_p2() {
    xor_ln416_13_fu_6111_p2 = (tmp_69_fu_6104_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_14_fu_6163_p2() {
    xor_ln416_14_fu_6163_p2 = (tmp_73_fu_6156_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_15_fu_6215_p2() {
    xor_ln416_15_fu_6215_p2 = (tmp_77_fu_6208_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_16_fu_6267_p2() {
    xor_ln416_16_fu_6267_p2 = (tmp_81_fu_6260_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_17_fu_6319_p2() {
    xor_ln416_17_fu_6319_p2 = (tmp_85_fu_6312_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_18_fu_6371_p2() {
    xor_ln416_18_fu_6371_p2 = (tmp_89_fu_6364_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_19_fu_6423_p2() {
    xor_ln416_19_fu_6423_p2 = (tmp_93_fu_6416_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_1_fu_5487_p2() {
    xor_ln416_1_fu_5487_p2 = (tmp_21_fu_5480_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_20_fu_6475_p2() {
    xor_ln416_20_fu_6475_p2 = (tmp_97_fu_6468_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_21_fu_6527_p2() {
    xor_ln416_21_fu_6527_p2 = (tmp_101_fu_6520_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_22_fu_6579_p2() {
    xor_ln416_22_fu_6579_p2 = (tmp_105_fu_6572_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_23_fu_6631_p2() {
    xor_ln416_23_fu_6631_p2 = (tmp_109_fu_6624_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_24_fu_6683_p2() {
    xor_ln416_24_fu_6683_p2 = (tmp_113_fu_6676_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_25_fu_6735_p2() {
    xor_ln416_25_fu_6735_p2 = (tmp_117_fu_6728_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_26_fu_6787_p2() {
    xor_ln416_26_fu_6787_p2 = (tmp_121_fu_6780_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_27_fu_6839_p2() {
    xor_ln416_27_fu_6839_p2 = (tmp_125_fu_6832_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_28_fu_6891_p2() {
    xor_ln416_28_fu_6891_p2 = (tmp_129_fu_6884_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_29_fu_6943_p2() {
    xor_ln416_29_fu_6943_p2 = (tmp_133_fu_6936_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_2_fu_5539_p2() {
    xor_ln416_2_fu_5539_p2 = (tmp_25_fu_5532_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_30_fu_6995_p2() {
    xor_ln416_30_fu_6995_p2 = (tmp_137_fu_6988_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_31_fu_7047_p2() {
    xor_ln416_31_fu_7047_p2 = (tmp_141_fu_7040_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_32_fu_7099_p2() {
    xor_ln416_32_fu_7099_p2 = (tmp_145_fu_7092_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_33_fu_7151_p2() {
    xor_ln416_33_fu_7151_p2 = (tmp_149_fu_7144_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_34_fu_7203_p2() {
    xor_ln416_34_fu_7203_p2 = (tmp_153_fu_7196_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_35_fu_7255_p2() {
    xor_ln416_35_fu_7255_p2 = (tmp_157_fu_7248_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_36_fu_7307_p2() {
    xor_ln416_36_fu_7307_p2 = (tmp_161_fu_7300_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_37_fu_7359_p2() {
    xor_ln416_37_fu_7359_p2 = (tmp_165_fu_7352_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_38_fu_7411_p2() {
    xor_ln416_38_fu_7411_p2 = (tmp_169_fu_7404_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_39_fu_7463_p2() {
    xor_ln416_39_fu_7463_p2 = (tmp_173_fu_7456_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_3_fu_5591_p2() {
    xor_ln416_3_fu_5591_p2 = (tmp_29_fu_5584_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_40_fu_7515_p2() {
    xor_ln416_40_fu_7515_p2 = (tmp_177_fu_7508_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_41_fu_7567_p2() {
    xor_ln416_41_fu_7567_p2 = (tmp_181_fu_7560_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_42_fu_7619_p2() {
    xor_ln416_42_fu_7619_p2 = (tmp_185_fu_7612_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_43_fu_7671_p2() {
    xor_ln416_43_fu_7671_p2 = (tmp_189_fu_7664_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_44_fu_7723_p2() {
    xor_ln416_44_fu_7723_p2 = (tmp_193_fu_7716_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_45_fu_7775_p2() {
    xor_ln416_45_fu_7775_p2 = (tmp_197_fu_7768_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_46_fu_7827_p2() {
    xor_ln416_46_fu_7827_p2 = (tmp_201_fu_7820_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_47_fu_7879_p2() {
    xor_ln416_47_fu_7879_p2 = (tmp_205_fu_7872_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_48_fu_7931_p2() {
    xor_ln416_48_fu_7931_p2 = (tmp_209_fu_7924_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_49_fu_7983_p2() {
    xor_ln416_49_fu_7983_p2 = (tmp_213_fu_7976_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_4_fu_5643_p2() {
    xor_ln416_4_fu_5643_p2 = (tmp_33_fu_5636_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_50_fu_8035_p2() {
    xor_ln416_50_fu_8035_p2 = (tmp_217_fu_8028_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_51_fu_8087_p2() {
    xor_ln416_51_fu_8087_p2 = (tmp_221_fu_8080_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_52_fu_8139_p2() {
    xor_ln416_52_fu_8139_p2 = (tmp_225_fu_8132_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_53_fu_8191_p2() {
    xor_ln416_53_fu_8191_p2 = (tmp_229_fu_8184_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_54_fu_8243_p2() {
    xor_ln416_54_fu_8243_p2 = (tmp_233_fu_8236_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_55_fu_8295_p2() {
    xor_ln416_55_fu_8295_p2 = (tmp_237_fu_8288_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_56_fu_8347_p2() {
    xor_ln416_56_fu_8347_p2 = (tmp_241_fu_8340_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_57_fu_8399_p2() {
    xor_ln416_57_fu_8399_p2 = (tmp_245_fu_8392_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_58_fu_8451_p2() {
    xor_ln416_58_fu_8451_p2 = (tmp_249_fu_8444_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_59_fu_8503_p2() {
    xor_ln416_59_fu_8503_p2 = (tmp_253_fu_8496_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_5_fu_5695_p2() {
    xor_ln416_5_fu_5695_p2 = (tmp_37_fu_5688_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_60_fu_8555_p2() {
    xor_ln416_60_fu_8555_p2 = (tmp_257_fu_8548_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_6_fu_5747_p2() {
    xor_ln416_6_fu_5747_p2 = (tmp_41_fu_5740_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_7_fu_5799_p2() {
    xor_ln416_7_fu_5799_p2 = (tmp_45_fu_5792_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_8_fu_5851_p2() {
    xor_ln416_8_fu_5851_p2 = (tmp_49_fu_5844_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_9_fu_5903_p2() {
    xor_ln416_9_fu_5903_p2 = (tmp_53_fu_5896_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_xor_ln416_fu_5435_p2() {
    xor_ln416_fu_5435_p2 = (tmp_17_fu_5428_p3.read() ^ ap_const_lv1_1);
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_10_fu_1384_p1() {
    zext_ln415_10_fu_1384_p1 = esl_zext<6,1>(and_ln415_10_fu_1378_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_11_fu_1464_p1() {
    zext_ln415_11_fu_1464_p1 = esl_zext<6,1>(and_ln415_11_fu_1458_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_12_fu_1544_p1() {
    zext_ln415_12_fu_1544_p1 = esl_zext<6,1>(and_ln415_12_fu_1538_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_13_fu_1624_p1() {
    zext_ln415_13_fu_1624_p1 = esl_zext<6,1>(and_ln415_13_fu_1618_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_14_fu_1704_p1() {
    zext_ln415_14_fu_1704_p1 = esl_zext<6,1>(and_ln415_14_fu_1698_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_15_fu_1784_p1() {
    zext_ln415_15_fu_1784_p1 = esl_zext<6,1>(and_ln415_15_fu_1778_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_16_fu_1864_p1() {
    zext_ln415_16_fu_1864_p1 = esl_zext<6,1>(and_ln415_16_fu_1858_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_17_fu_1944_p1() {
    zext_ln415_17_fu_1944_p1 = esl_zext<6,1>(and_ln415_17_fu_1938_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_18_fu_2024_p1() {
    zext_ln415_18_fu_2024_p1 = esl_zext<6,1>(and_ln415_18_fu_2018_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_19_fu_2104_p1() {
    zext_ln415_19_fu_2104_p1 = esl_zext<6,1>(and_ln415_19_fu_2098_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_1_fu_664_p1() {
    zext_ln415_1_fu_664_p1 = esl_zext<6,1>(and_ln415_1_fu_658_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_20_fu_2184_p1() {
    zext_ln415_20_fu_2184_p1 = esl_zext<6,1>(and_ln415_20_fu_2178_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_21_fu_2264_p1() {
    zext_ln415_21_fu_2264_p1 = esl_zext<6,1>(and_ln415_21_fu_2258_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_22_fu_2344_p1() {
    zext_ln415_22_fu_2344_p1 = esl_zext<6,1>(and_ln415_22_fu_2338_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_23_fu_2424_p1() {
    zext_ln415_23_fu_2424_p1 = esl_zext<6,1>(and_ln415_23_fu_2418_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_24_fu_2504_p1() {
    zext_ln415_24_fu_2504_p1 = esl_zext<6,1>(and_ln415_24_fu_2498_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_25_fu_2584_p1() {
    zext_ln415_25_fu_2584_p1 = esl_zext<6,1>(and_ln415_25_fu_2578_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_26_fu_2664_p1() {
    zext_ln415_26_fu_2664_p1 = esl_zext<6,1>(and_ln415_26_fu_2658_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_27_fu_2744_p1() {
    zext_ln415_27_fu_2744_p1 = esl_zext<6,1>(and_ln415_27_fu_2738_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_28_fu_2824_p1() {
    zext_ln415_28_fu_2824_p1 = esl_zext<6,1>(and_ln415_28_fu_2818_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_29_fu_2904_p1() {
    zext_ln415_29_fu_2904_p1 = esl_zext<6,1>(and_ln415_29_fu_2898_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_2_fu_744_p1() {
    zext_ln415_2_fu_744_p1 = esl_zext<6,1>(and_ln415_2_fu_738_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_30_fu_2984_p1() {
    zext_ln415_30_fu_2984_p1 = esl_zext<6,1>(and_ln415_30_fu_2978_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_31_fu_3064_p1() {
    zext_ln415_31_fu_3064_p1 = esl_zext<6,1>(and_ln415_31_fu_3058_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_32_fu_3144_p1() {
    zext_ln415_32_fu_3144_p1 = esl_zext<6,1>(and_ln415_32_fu_3138_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_33_fu_3224_p1() {
    zext_ln415_33_fu_3224_p1 = esl_zext<6,1>(and_ln415_33_fu_3218_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_34_fu_3304_p1() {
    zext_ln415_34_fu_3304_p1 = esl_zext<6,1>(and_ln415_34_fu_3298_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_35_fu_3384_p1() {
    zext_ln415_35_fu_3384_p1 = esl_zext<6,1>(and_ln415_35_fu_3378_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_36_fu_3464_p1() {
    zext_ln415_36_fu_3464_p1 = esl_zext<6,1>(and_ln415_36_fu_3458_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_37_fu_3544_p1() {
    zext_ln415_37_fu_3544_p1 = esl_zext<6,1>(and_ln415_37_fu_3538_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_38_fu_3624_p1() {
    zext_ln415_38_fu_3624_p1 = esl_zext<6,1>(and_ln415_38_fu_3618_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_39_fu_3704_p1() {
    zext_ln415_39_fu_3704_p1 = esl_zext<6,1>(and_ln415_39_fu_3698_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_3_fu_824_p1() {
    zext_ln415_3_fu_824_p1 = esl_zext<6,1>(and_ln415_3_fu_818_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_40_fu_3784_p1() {
    zext_ln415_40_fu_3784_p1 = esl_zext<6,1>(and_ln415_40_fu_3778_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_41_fu_3864_p1() {
    zext_ln415_41_fu_3864_p1 = esl_zext<6,1>(and_ln415_41_fu_3858_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_42_fu_3944_p1() {
    zext_ln415_42_fu_3944_p1 = esl_zext<6,1>(and_ln415_42_fu_3938_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_43_fu_4024_p1() {
    zext_ln415_43_fu_4024_p1 = esl_zext<6,1>(and_ln415_43_fu_4018_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_44_fu_4104_p1() {
    zext_ln415_44_fu_4104_p1 = esl_zext<6,1>(and_ln415_44_fu_4098_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_45_fu_4184_p1() {
    zext_ln415_45_fu_4184_p1 = esl_zext<6,1>(and_ln415_45_fu_4178_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_46_fu_4264_p1() {
    zext_ln415_46_fu_4264_p1 = esl_zext<6,1>(and_ln415_46_fu_4258_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_47_fu_4344_p1() {
    zext_ln415_47_fu_4344_p1 = esl_zext<6,1>(and_ln415_47_fu_4338_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_48_fu_4424_p1() {
    zext_ln415_48_fu_4424_p1 = esl_zext<6,1>(and_ln415_48_fu_4418_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_49_fu_4504_p1() {
    zext_ln415_49_fu_4504_p1 = esl_zext<6,1>(and_ln415_49_fu_4498_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_4_fu_904_p1() {
    zext_ln415_4_fu_904_p1 = esl_zext<6,1>(and_ln415_4_fu_898_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_50_fu_4584_p1() {
    zext_ln415_50_fu_4584_p1 = esl_zext<6,1>(and_ln415_50_fu_4578_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_51_fu_4664_p1() {
    zext_ln415_51_fu_4664_p1 = esl_zext<6,1>(and_ln415_51_fu_4658_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_52_fu_4744_p1() {
    zext_ln415_52_fu_4744_p1 = esl_zext<6,1>(and_ln415_52_fu_4738_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_53_fu_4824_p1() {
    zext_ln415_53_fu_4824_p1 = esl_zext<6,1>(and_ln415_53_fu_4818_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_54_fu_4904_p1() {
    zext_ln415_54_fu_4904_p1 = esl_zext<6,1>(and_ln415_54_fu_4898_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_55_fu_4984_p1() {
    zext_ln415_55_fu_4984_p1 = esl_zext<6,1>(and_ln415_55_fu_4978_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_56_fu_5064_p1() {
    zext_ln415_56_fu_5064_p1 = esl_zext<6,1>(and_ln415_56_fu_5058_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_57_fu_5144_p1() {
    zext_ln415_57_fu_5144_p1 = esl_zext<6,1>(and_ln415_57_fu_5138_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_58_fu_5224_p1() {
    zext_ln415_58_fu_5224_p1 = esl_zext<6,1>(and_ln415_58_fu_5218_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_59_fu_5304_p1() {
    zext_ln415_59_fu_5304_p1 = esl_zext<6,1>(and_ln415_59_fu_5298_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_5_fu_984_p1() {
    zext_ln415_5_fu_984_p1 = esl_zext<6,1>(and_ln415_5_fu_978_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_60_fu_5384_p1() {
    zext_ln415_60_fu_5384_p1 = esl_zext<6,1>(and_ln415_60_fu_5378_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_6_fu_1064_p1() {
    zext_ln415_6_fu_1064_p1 = esl_zext<6,1>(and_ln415_6_fu_1058_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_7_fu_1144_p1() {
    zext_ln415_7_fu_1144_p1 = esl_zext<6,1>(and_ln415_7_fu_1138_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_8_fu_1224_p1() {
    zext_ln415_8_fu_1224_p1 = esl_zext<6,1>(and_ln415_8_fu_1218_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_9_fu_1304_p1() {
    zext_ln415_9_fu_1304_p1 = esl_zext<6,1>(and_ln415_9_fu_1298_p2.read());
}

void relu_ap_fixed_27_12_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s::thread_zext_ln415_fu_584_p1() {
    zext_ln415_fu_584_p1 = esl_zext<6,1>(and_ln415_fu_578_p2.read());
}

}

