Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/xilink/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8569066b2df144358d9557e058c83df7 --debug typical --relax --mt 2 -L blk_mem_gen_v8_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A1 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:92]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 10 for port addra [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/DataMemory.v:33]
WARNING: [VRFC 10-278] actual bit length 30 differs from formal bit length 10 for port addra [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/InsructionMemory.v:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port AD [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:80]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port F [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.data_RAM
Compiling module xil_defaultlib.DataMemory
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.Ins_ROM
Compiling module xil_defaultlib.InsructionMemory
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.reg_stack
Compiling module xil_defaultlib.Address_decode
Compiling module xil_defaultlib.IOport
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.addr_selector
Compiling module xil_defaultlib.data_selector
Compiling module xil_defaultlib.SingleScycleCPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_sim_behav
