// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "VGA")
  (DATE "04/27/2018 15:03:01")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6065:6065:6065) (5960:5960:5960))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1902:1902:1902) (1890:1890:1890))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5344:5344:5344) (5436:5436:5436))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2521:2521:2521) (2659:2659:2659))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4353:4353:4353) (4426:4426:4426))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2804:2804:2804) (2929:2929:2929))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7902:7902:7902) (7967:7967:7967))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6009:6009:6009) (5953:5953:5953))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5724:5724:5724) (5739:5739:5739))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3011:3011:3011) (3233:3233:3233))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3019:3019:3019) (3222:3222:3222))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3662:3662:3662) (3887:3887:3887))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5730:5730:5730) (5820:5820:5820))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4735:4735:4735) (4691:4691:4691))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6313:6313:6313) (6244:6244:6244))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4663:4663:4663) (4748:4748:4748))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3095:3095:3095) (3130:3130:3130))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2767:2767:2767) (2881:2881:2881))
        (IOPATH i o (4220:4220:4220) (4282:4282:4282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2970:2970:2970) (3079:3079:3079))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2187:2187:2187) (2296:2296:2296))
        (IOPATH i o (2783:2783:2783) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3678:3678:3678) (3657:3657:3657))
        (IOPATH i o (2783:2783:2783) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6029:6029:6029) (6102:6102:6102))
        (IOPATH i o (4130:4130:4130) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5657:5657:5657) (5688:5688:5688))
        (IOPATH i o (2745:2745:2745) (2773:2773:2773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2855:2855:2855) (2807:2807:2807))
        (IOPATH i o (2773:2773:2773) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2653:2653:2653) (2475:2475:2475))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2368:2368:2368) (2225:2225:2225))
        (IOPATH i o (2855:2855:2855) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1576:1576:1576) (1549:1549:1549))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2122:2122:2122) (2115:2115:2115))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3294:3294:3294) (3319:3319:3319))
        (IOPATH i o (4130:4130:4130) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2153:2153:2153) (2317:2317:2317))
        (IOPATH i o (4211:4211:4211) (4140:4140:4140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1825:1825:1825) (1822:1822:1822))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2100:2100:2100) (2176:2176:2176))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2364:2364:2364) (2385:2385:2385))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2787:2787:2787) (2803:2803:2803))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3053:3053:3053) (3129:3129:3129))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2170:2170:2170) (2150:2150:2150))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2931:2931:2931) (2913:2913:2913))
        (IOPATH i o (2870:2870:2870) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (694:694:694) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2221:2221:2221) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE U1\|video_PLL_inst\|altpll_component\|auto_generated\|clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (421:421:421))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|h_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|h_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (426:426:426))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|h_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (405:405:405))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (414:414:414))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|h_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (402:402:402))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|h_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (589:589:589))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|h_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (266:266:266) (311:311:311))
        (PORT datad (752:752:752) (766:766:766))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|h_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|h_count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (811:811:811))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (490:490:490) (556:556:556))
        (PORT datad (227:227:227) (263:263:263))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|h_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (414:414:414))
        (PORT datab (315:315:315) (403:403:403))
        (PORT datac (308:308:308) (392:392:392))
        (PORT datad (287:287:287) (364:364:364))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|h_count\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (260:260:260) (304:304:304))
        (PORT datac (489:489:489) (555:555:555))
        (PORT datad (747:747:747) (760:760:760))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|h_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|h_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (854:854:854))
        (PORT datab (831:831:831) (882:882:882))
        (PORT datac (806:806:806) (842:842:842))
        (PORT datad (819:819:819) (866:866:866))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (853:853:853) (911:911:911))
        (PORT datac (798:798:798) (851:851:851))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|h_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (818:818:818))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (483:483:483) (548:548:548))
        (PORT datad (234:234:234) (271:271:271))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|h_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (402:402:402))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|h_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (914:914:914))
        (PORT datab (506:506:506) (570:570:570))
        (PORT datac (764:764:764) (824:824:824))
        (PORT datad (818:818:818) (862:862:862))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (885:885:885))
        (PORT datab (852:852:852) (909:909:909))
        (PORT datac (815:815:815) (872:872:872))
        (PORT datad (214:214:214) (242:242:242))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (886:886:886))
        (PORT datab (852:852:852) (909:909:909))
        (PORT datac (763:763:763) (823:823:823))
        (PORT datad (814:814:814) (859:859:859))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|v_count\[5\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (508:508:508) (573:573:573))
        (PORT datac (626:626:626) (618:618:618))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (402:402:402))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|v_count\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (508:508:508) (522:522:522))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|v_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1336:1336:1336) (1293:1293:1293))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|v_count\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (461:461:461) (479:479:479))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|v_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1336:1336:1336) (1293:1293:1293))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (402:402:402))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (580:580:580))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|v_count\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (411:411:411) (420:420:420))
        (PORT datad (265:265:265) (310:310:310))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|v_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1328:1328:1328) (1279:1279:1279))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (475:475:475) (539:539:539))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|v_count\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (374:374:374) (389:389:389))
        (PORT datad (271:271:271) (317:317:317))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|v_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1328:1328:1328) (1279:1279:1279))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|v_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (526:526:526))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|v_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1336:1336:1336) (1293:1293:1293))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|v_count\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (462:462:462) (480:480:480))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|v_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1336:1336:1336) (1293:1293:1293))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (579:579:579))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|v_count\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (357:357:357))
        (PORT datad (633:633:633) (614:614:614))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|v_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1328:1328:1328) (1279:1279:1279))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (504:504:504) (554:554:554))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|v_count\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (358:358:358))
        (PORT datad (402:402:402) (406:406:406))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|v_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1328:1328:1328) (1279:1279:1279))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (540:540:540))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|v_count\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (643:643:643))
        (PORT datab (302:302:302) (358:358:358))
        (PORT datad (586:586:586) (574:574:574))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|v_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (449:449:449) (489:489:489))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|v_count\[10\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (642:642:642))
        (PORT datab (301:301:301) (356:356:356))
        (PORT datad (401:401:401) (406:406:406))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|v_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1104:1104:1104))
        (PORT datab (892:892:892) (942:942:942))
        (PORT datac (830:830:830) (882:882:882))
        (PORT datad (801:801:801) (850:850:850))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1061:1061:1061))
        (PORT datab (842:842:842) (889:889:889))
        (PORT datac (820:820:820) (880:880:880))
        (PORT datad (785:785:785) (839:839:839))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (958:958:958))
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (756:756:756) (760:760:760))
        (PORT datad (301:301:301) (372:372:372))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (836:836:836))
        (PORT datab (404:404:404) (408:408:408))
        (PORT datac (284:284:284) (369:369:369))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|v_count\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (522:522:522))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|v_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1336:1336:1336) (1293:1293:1293))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (923:923:923))
        (PORT datab (842:842:842) (890:890:890))
        (PORT datac (988:988:988) (1018:1018:1018))
        (PORT datad (785:785:785) (839:839:839))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1103:1103:1103))
        (PORT datab (894:894:894) (944:944:944))
        (PORT datac (818:818:818) (854:854:854))
        (PORT datad (788:788:788) (832:832:832))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan6\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (284:284:284) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1230:1230:1230))
        (PORT datab (413:413:413) (432:432:432))
        (PORT datac (812:812:812) (854:854:854))
        (PORT datad (723:723:723) (728:728:728))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|video_on_v)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2183:2183:2183))
        (PORT asdata (804:804:804) (811:811:811))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (886:886:886))
        (PORT datab (853:853:853) (910:910:910))
        (PORT datac (798:798:798) (851:851:851))
        (PORT datad (803:803:803) (863:863:863))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|video_on_h)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2190:2190:2190))
        (PORT asdata (806:806:806) (804:804:804))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|video_on)
    (DELAY
      (ABSOLUTE
        (PORT datab (841:841:841) (886:886:886))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|process_0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (857:857:857))
        (PORT datab (834:834:834) (885:885:885))
        (PORT datac (809:809:809) (846:846:846))
        (PORT datad (476:476:476) (532:532:532))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|process_0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (887:887:887))
        (PORT datab (853:853:853) (911:911:911))
        (PORT datac (798:798:798) (851:851:851))
        (PORT datad (805:805:805) (864:864:864))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|process_0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (913:913:913))
        (PORT datac (764:764:764) (823:823:823))
        (PORT datad (814:814:814) (859:859:859))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|process_0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (214:214:214) (242:242:242))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|horiz_sync)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|horiz_sync_out\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|horiz_sync_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|process_0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (925:925:925))
        (PORT datab (1053:1053:1053) (1081:1081:1081))
        (PORT datac (1011:1011:1011) (1036:1036:1036))
        (PORT datad (786:786:786) (840:840:840))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|process_0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (632:632:632))
        (PORT datab (410:410:410) (429:429:429))
        (PORT datac (809:809:809) (852:852:852))
        (PORT datad (726:726:726) (732:732:732))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|vert_sync)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|vert_sync_out\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (973:973:973) (998:998:998))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|vert_sync_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|pixel_row\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2183:2183:2183))
        (PORT asdata (1427:1427:1427) (1460:1460:1460))
        (PORT ena (1148:1148:1148) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|pixel_row\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2183:2183:2183))
        (PORT asdata (1220:1220:1220) (1258:1258:1258))
        (PORT ena (1148:1148:1148) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|pixel_row\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2183:2183:2183))
        (PORT asdata (1264:1264:1264) (1316:1316:1316))
        (PORT ena (1148:1148:1148) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|pixel_row\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2183:2183:2183))
        (PORT asdata (1239:1239:1239) (1287:1287:1287))
        (PORT ena (1148:1148:1148) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2063:2063:2063) (2088:2088:2088))
        (PORT datab (2118:2118:2118) (2149:2149:2149))
        (PORT datac (2111:2111:2111) (2189:2189:2189))
        (PORT datad (2139:2139:2139) (2136:2136:2136))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2063:2063:2063) (2095:2095:2095))
        (PORT datab (1132:1132:1132) (1157:1157:1157))
        (PORT datac (2113:2113:2113) (2190:2190:2190))
        (PORT datad (2139:2139:2139) (2137:2137:2137))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|pixel_row\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2183:2183:2183))
        (PORT asdata (1227:1227:1227) (1258:1258:1258))
        (PORT ena (1148:1148:1148) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add9\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1417:1417:1417) (1474:1474:1474))
        (PORT datad (233:233:233) (259:259:259))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add9\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1386:1386:1386) (1442:1442:1442))
        (PORT datad (239:239:239) (265:265:265))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2063:2063:2063) (2088:2088:2088))
        (PORT datac (2112:2112:2112) (2189:2189:2189))
        (PORT datad (2071:2071:2071) (2105:2105:2105))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add9\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (2112:2112:2112) (2190:2190:2190))
        (PORT datad (2070:2070:2070) (2104:2104:2104))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|pixel_row\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2183:2183:2183))
        (PORT asdata (1419:1419:1419) (1440:1440:1440))
        (PORT ena (1148:1148:1148) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|pixel_row\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2183:2183:2183))
        (PORT asdata (1229:1229:1229) (1285:1285:1285))
        (PORT ena (1148:1148:1148) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|pixel_row\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (809:809:809) (859:859:859))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|pixel_row\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1878:1878:1878) (1800:1800:1800))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|pixel_row\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2183:2183:2183))
        (PORT asdata (1397:1397:1397) (1423:1423:1423))
        (PORT ena (1148:1148:1148) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1656:1656:1656) (1694:1694:1694))
        (PORT datab (1804:1804:1804) (1846:1846:1846))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1613:1613:1613))
        (PORT datab (2057:2057:2057) (2066:2066:2066))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add10\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1656:1656:1656) (1693:1693:1693))
        (PORT datab (2112:2112:2112) (2142:2142:2142))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add10\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1600:1600:1600) (1612:1612:1612))
        (PORT datab (242:242:242) (282:282:282))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add10\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2060:2060:2060) (2091:2091:2091))
        (PORT datab (243:243:243) (283:283:283))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add10\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datab (243:243:243) (282:282:282))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add10\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (297:297:297))
        (PORT datab (244:244:244) (284:284:284))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add10\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (292:292:292))
        (PORT datab (423:423:423) (439:439:439))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|pixel_column\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2608:2608:2608) (2617:2617:2617))
        (PORT asdata (1171:1171:1171) (1214:1214:1214))
        (PORT ena (1507:1507:1507) (1491:1491:1491))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|pixel_column\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (763:763:763) (809:809:809))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|pixel_column\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1756:1756:1756) (1725:1725:1725))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|pixel_column\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2608:2608:2608) (2617:2617:2617))
        (PORT asdata (1458:1458:1458) (1496:1496:1496))
        (PORT ena (1507:1507:1507) (1491:1491:1491))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2628:2628:2628) (2676:2676:2676))
        (PORT datab (2480:2480:2480) (2513:2513:2513))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2524:2524:2524) (2498:2498:2498))
        (PORT datab (2691:2691:2691) (2672:2672:2672))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add11\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (711:711:711))
        (PORT datab (2464:2464:2464) (2490:2490:2490))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add11\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (713:713:713))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add11\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (709:709:709))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add11\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (692:692:692) (694:694:694))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add11\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (426:426:426))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add11\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add11\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (446:446:446) (449:449:449))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add11\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (748:748:748))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|bg_in\[16\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1421:1421:1421) (1430:1430:1430))
        (PORT datab (764:764:764) (787:787:787))
        (PORT datac (3977:3977:3977) (3976:3976:3976))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|address_reg_a\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2727:2727:2727) (2710:2710:2710))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|address_reg_a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|out_address_reg_a\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (673:673:673) (699:699:699))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|out_address_reg_a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add10\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (440:440:440))
        (PORT datad (394:394:394) (398:398:398))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add11\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (419:419:419))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|bg_in\[17\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (824:824:824))
        (PORT datac (3978:3978:3978) (3977:3977:3977))
        (PORT datad (1390:1390:1390) (1381:1381:1381))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|address_reg_a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2205:2205:2205))
        (PORT asdata (3292:3292:3292) (3268:3268:3268))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|out_address_reg_a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2205:2205:2205))
        (PORT asdata (660:660:660) (735:735:735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|bg_in\[15\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3336:3336:3336) (3323:3323:3323))
        (PORT datab (1267:1267:1267) (1245:1245:1245))
        (PORT datac (1364:1364:1364) (1342:1342:1342))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|address_reg_a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3058:3058:3058) (3063:3063:3063))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|out_address_reg_a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1702:1702:1702) (1723:1723:1723))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|out_address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (362:362:362) (473:473:473))
        (PORT datac (332:332:332) (439:439:439))
        (PORT datad (1680:1680:1680) (1740:1740:1740))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1009w\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (783:783:783))
        (PORT datab (1054:1054:1054) (1027:1027:1027))
        (PORT datac (764:764:764) (784:784:784))
        (PORT datad (746:746:746) (763:763:763))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|bg_in\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (798:798:798) (823:823:823))
        (PORT datac (3978:3978:3978) (3977:3977:3977))
        (PORT datad (1391:1391:1391) (1382:1382:1382))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1009w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3070:3070:3070) (3077:3077:3077))
        (PORT datac (1070:1070:1070) (1080:1080:1080))
        (PORT datad (1138:1138:1138) (1158:1158:1158))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|pixel_column\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2182:2182:2182))
        (PORT asdata (1691:1691:1691) (1688:1688:1688))
        (PORT ena (1926:1926:1926) (1848:1848:1848))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|bg_in\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1710:1710:1710) (1715:1715:1715))
        (PORT datac (3952:3952:3952) (3879:3879:3879))
        (PORT datad (1555:1555:1555) (1510:1510:1510))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|pixel_column\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2187:2187:2187))
        (PORT asdata (1851:1851:1851) (1881:1881:1881))
        (PORT ena (1546:1546:1546) (1538:1538:1538))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|bg_in\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3335:3335:3335) (3322:3322:3322))
        (PORT datab (3098:3098:3098) (3119:3119:3119))
        (PORT datac (1363:1363:1363) (1341:1341:1341))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|pixel_column\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2187:2187:2187))
        (PORT asdata (1733:1733:1733) (1733:1733:1733))
        (PORT ena (1546:1546:1546) (1538:1538:1538))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|bg_in\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3346:3346:3346) (3491:3491:3491))
        (PORT datab (3413:3413:3413) (3365:3365:3365))
        (PORT datac (1876:1876:1876) (1816:1816:1816))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|pixel_column\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2187:2187:2187))
        (PORT asdata (1803:1803:1803) (1829:1829:1829))
        (PORT ena (1546:1546:1546) (1538:1538:1538))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|bg_in\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3425:3425:3425) (3403:3403:3403))
        (PORT datab (3413:3413:3413) (3365:3365:3365))
        (PORT datac (1876:1876:1876) (1816:1816:1816))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|pixel_column\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2187:2187:2187))
        (PORT asdata (1440:1440:1440) (1460:1460:1460))
        (PORT ena (1546:1546:1546) (1538:1538:1538))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|bg_in\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1386:1386:1386))
        (PORT datab (3040:3040:3040) (2969:2969:2969))
        (PORT datac (3301:3301:3301) (3282:3282:3282))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|pixel_column\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2187:2187:2187))
        (PORT asdata (2013:2013:2013) (1997:1997:1997))
        (PORT ena (1546:1546:1546) (1538:1538:1538))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|bg_in\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (2877:2877:2877) (2871:2871:2871))
        (PORT datac (2150:2150:2150) (2053:2053:2053))
        (PORT datad (3674:3674:3674) (3596:3596:3596))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|pixel_column\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2608:2608:2608) (2617:2617:2617))
        (PORT asdata (1185:1185:1185) (1221:1221:1221))
        (PORT ena (1507:1507:1507) (1491:1491:1491))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|bg_in\[6\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2998:2998:2998) (2991:2991:2991))
        (PORT datac (3028:3028:3028) (3030:3030:3030))
        (PORT datad (1856:1856:1856) (1779:1779:1779))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|bg_in\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3578:3578:3578) (3559:3559:3559))
        (PORT datab (660:660:660) (639:639:639))
        (PORT datac (1335:1335:1335) (1306:1306:1306))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|bg_in\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (698:698:698) (687:687:687))
        (PORT datac (3616:3616:3616) (3608:3608:3608))
        (PORT datad (1615:1615:1615) (1584:1584:1584))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|bg_in\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (639:639:639))
        (PORT datac (3616:3616:3616) (3609:3609:3609))
        (PORT datad (1616:1616:1616) (1585:1585:1585))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|bg_in\[10\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (414:414:414))
        (PORT datac (3615:3615:3615) (3608:3608:3608))
        (PORT datad (1613:1613:1613) (1581:1581:1581))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|bg_in\[11\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (421:421:421))
        (PORT datac (3615:3615:3615) (3608:3608:3608))
        (PORT datad (1613:1613:1613) (1582:1582:1582))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|bg_in\[12\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (676:676:676))
        (PORT datac (3615:3615:3615) (3608:3608:3608))
        (PORT datad (1613:1613:1613) (1581:1581:1581))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3405:3405:3405) (3545:3545:3545))
        (PORT d[1] (3534:3534:3534) (3698:3698:3698))
        (PORT d[2] (3636:3636:3636) (3739:3739:3739))
        (PORT d[3] (4950:4950:4950) (5070:5070:5070))
        (PORT d[4] (5618:5618:5618) (5681:5681:5681))
        (PORT d[5] (3930:3930:3930) (4127:4127:4127))
        (PORT d[6] (4048:4048:4048) (4067:4067:4067))
        (PORT d[7] (4904:4904:4904) (4928:4928:4928))
        (PORT d[8] (5512:5512:5512) (5617:5617:5617))
        (PORT d[9] (3723:3723:3723) (3739:3739:3739))
        (PORT d[10] (5631:5631:5631) (5783:5783:5783))
        (PORT d[11] (3480:3480:3480) (3594:3594:3594))
        (PORT d[12] (4312:4312:4312) (4386:4386:4386))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT d[0] (1697:1697:1697) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2491:2491:2491))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|bg_in\[13\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (794:794:794) (808:808:808))
        (PORT datac (3975:3975:3975) (3974:3974:3974))
        (PORT datad (1380:1380:1380) (1370:1370:1370))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2765:2765:2765) (2749:2749:2749))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|out_address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|out_address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|address_reg_a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (2624:2624:2624) (2585:2585:2585))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|out_address_reg_a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2637:2637:2637) (2604:2604:2604))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|out_address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1039w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (826:826:826))
        (PORT datab (764:764:764) (787:787:787))
        (PORT datac (1015:1015:1015) (994:994:994))
        (PORT datad (745:745:745) (762:762:762))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode999w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1342:1342:1342))
        (PORT datac (394:394:394) (409:409:409))
        (PORT datad (725:725:725) (727:727:727))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3690:3690:3690) (3878:3878:3878))
        (PORT d[1] (4206:4206:4206) (4352:4352:4352))
        (PORT d[2] (4284:4284:4284) (4405:4405:4405))
        (PORT d[3] (5710:5710:5710) (5895:5895:5895))
        (PORT d[4] (6385:6385:6385) (6537:6537:6537))
        (PORT d[5] (3892:3892:3892) (4091:4091:4091))
        (PORT d[6] (4351:4351:4351) (4430:4430:4430))
        (PORT d[7] (4975:4975:4975) (5052:5052:5052))
        (PORT d[8] (5128:5128:5128) (5197:5197:5197))
        (PORT d[9] (4550:4550:4550) (4695:4695:4695))
        (PORT d[10] (5006:5006:5006) (5190:5190:5190))
        (PORT d[11] (3896:3896:3896) (4026:4026:4026))
        (PORT d[12] (3276:3276:3276) (3368:3368:3368))
        (PORT clk (2466:2466:2466) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2487:2487:2487))
        (PORT d[0] (2607:2607:2607) (2602:2602:2602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2444:2444:2444))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode972w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (824:824:824))
        (PORT datab (762:762:762) (785:785:785))
        (PORT datac (702:702:702) (702:702:702))
        (PORT datad (743:743:743) (759:759:759))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode972w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1425:1425:1425))
        (PORT datab (4021:4021:4021) (4011:4011:4011))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (768:768:768) (785:785:785))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3309:3309:3309) (3442:3442:3442))
        (PORT d[1] (4263:4263:4263) (4475:4475:4475))
        (PORT d[2] (3170:3170:3170) (3262:3262:3262))
        (PORT d[3] (5574:5574:5574) (5704:5704:5704))
        (PORT d[4] (5671:5671:5671) (5770:5770:5770))
        (PORT d[5] (4354:4354:4354) (4479:4479:4479))
        (PORT d[6] (3869:3869:3869) (3937:3937:3937))
        (PORT d[7] (4882:4882:4882) (4905:4905:4905))
        (PORT d[8] (5574:5574:5574) (5698:5698:5698))
        (PORT d[9] (3772:3772:3772) (3831:3831:3831))
        (PORT d[10] (5760:5760:5760) (5886:5886:5886))
        (PORT d[11] (3639:3639:3639) (3811:3811:3811))
        (PORT d[12] (3538:3538:3538) (3614:3614:3614))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2545:2545:2545))
        (PORT d[0] (2451:2451:2451) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2502:2502:2502))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2397:2397:2397) (2529:2529:2529))
        (PORT datab (2239:2239:2239) (2359:2359:2359))
        (PORT datac (1887:1887:1887) (1969:1969:1969))
        (PORT datad (2328:2328:2328) (2277:2277:2277))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode989w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3074:3074:3074) (3083:3083:3083))
        (PORT datac (1071:1071:1071) (1082:1082:1082))
        (PORT datad (1137:1137:1137) (1156:1156:1156))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (3791:3791:3791))
        (PORT d[1] (4308:4308:4308) (4548:4548:4548))
        (PORT d[2] (4021:4021:4021) (4155:4155:4155))
        (PORT d[3] (5692:5692:5692) (5895:5895:5895))
        (PORT d[4] (6049:6049:6049) (6161:6161:6161))
        (PORT d[5] (3717:3717:3717) (3871:3871:3871))
        (PORT d[6] (3738:3738:3738) (3754:3754:3754))
        (PORT d[7] (5346:5346:5346) (5460:5460:5460))
        (PORT d[8] (6007:6007:6007) (6216:6216:6216))
        (PORT d[9] (3350:3350:3350) (3362:3362:3362))
        (PORT d[10] (4970:4970:4970) (5096:5096:5096))
        (PORT d[11] (3645:3645:3645) (3818:3818:3818))
        (PORT d[12] (3182:3182:3182) (3266:3266:3266))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (PORT d[0] (1625:1625:1625) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2523:2523:2523))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1300:1300:1300))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (2347:2347:2347) (2486:2486:2486))
        (PORT datad (2197:2197:2197) (2135:2135:2135))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1174w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1424:1424:1424))
        (PORT datab (800:800:800) (826:826:826))
        (PORT datac (3975:3975:3975) (3974:3974:3974))
        (PORT datad (747:747:747) (764:764:764))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1174w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (683:683:683))
        (PORT datab (265:265:265) (302:302:302))
        (PORT datac (682:682:682) (674:674:674))
        (PORT datad (988:988:988) (973:973:973))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a212.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3190:3190:3190) (3281:3281:3281))
        (PORT d[1] (4293:4293:4293) (4534:4534:4534))
        (PORT d[2] (3474:3474:3474) (3556:3556:3556))
        (PORT d[3] (4422:4422:4422) (4357:4357:4357))
        (PORT d[4] (4097:4097:4097) (3979:3979:3979))
        (PORT d[5] (3753:3753:3753) (3901:3901:3901))
        (PORT d[6] (4197:4197:4197) (4267:4267:4267))
        (PORT d[7] (4879:4879:4879) (4905:4905:4905))
        (PORT d[8] (3066:3066:3066) (2979:2979:2979))
        (PORT d[9] (4102:4102:4102) (4165:4165:4165))
        (PORT d[10] (3669:3669:3669) (3701:3701:3701))
        (PORT d[11] (3388:3388:3388) (3449:3449:3449))
        (PORT d[12] (3127:3127:3127) (3166:3166:3166))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a212.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT d[0] (1827:1827:1827) (1732:1732:1732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a212.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a212.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2540:2540:2540))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a212.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a212.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a212.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a212.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1184w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (677:677:677))
        (PORT datab (1035:1035:1035) (1017:1017:1017))
        (PORT datac (226:226:226) (257:257:257))
        (PORT datad (235:235:235) (263:263:263))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1163w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (288:288:288))
        (PORT datab (800:800:800) (826:826:826))
        (PORT datac (3976:3976:3976) (3975:3975:3975))
        (PORT datad (1382:1382:1382) (1372:1372:1372))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3212:3212:3212) (3313:3313:3313))
        (PORT d[1] (4677:4677:4677) (4832:4832:4832))
        (PORT d[2] (3534:3534:3534) (3625:3625:3625))
        (PORT d[3] (4910:4910:4910) (5026:5026:5026))
        (PORT d[4] (5242:5242:5242) (5270:5270:5270))
        (PORT d[5] (4506:4506:4506) (4649:4649:4649))
        (PORT d[6] (4120:4120:4120) (4151:4151:4151))
        (PORT d[7] (4766:4766:4766) (4748:4748:4748))
        (PORT d[8] (5862:5862:5862) (5966:5966:5966))
        (PORT d[9] (3400:3400:3400) (3431:3431:3431))
        (PORT d[10] (4963:4963:4963) (4899:4899:4899))
        (PORT d[11] (3501:3501:3501) (3579:3579:3579))
        (PORT d[12] (3484:3484:3484) (3516:3516:3516))
        (PORT clk (2560:2560:2560) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (PORT d[0] (2359:2359:2359) (2371:2371:2371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a200.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2546:2546:2546))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1591:1591:1591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1591:1591:1591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1591:1591:1591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1184w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (798:798:798) (824:824:824))
        (PORT datac (3977:3977:3977) (3977:3977:3977))
        (PORT datad (1389:1389:1389) (1380:1380:1380))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a224.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (3649:3649:3649))
        (PORT d[1] (3914:3914:3914) (4106:4106:4106))
        (PORT d[2] (3199:3199:3199) (3294:3294:3294))
        (PORT d[3] (4864:4864:4864) (4978:4978:4978))
        (PORT d[4] (5198:5198:5198) (5113:5113:5113))
        (PORT d[5] (4086:4086:4086) (4227:4227:4227))
        (PORT d[6] (3792:3792:3792) (3827:3827:3827))
        (PORT d[7] (4430:4430:4430) (4416:4416:4416))
        (PORT d[8] (4951:4951:4951) (4879:4879:4879))
        (PORT d[9] (3359:3359:3359) (3377:3377:3377))
        (PORT d[10] (4624:4624:4624) (4560:4560:4560))
        (PORT d[11] (3216:3216:3216) (3345:3345:3345))
        (PORT d[12] (3599:3599:3599) (3689:3689:3689))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a224.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2595:2595:2595))
        (PORT d[0] (2744:2744:2744) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a224.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a224.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2552:2552:2552))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a224.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a224.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a224.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a224.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2209:2209:2209) (2340:2340:2340))
        (PORT datab (803:803:803) (787:787:787))
        (PORT datac (2069:2069:2069) (2220:2220:2220))
        (PORT datad (1100:1100:1100) (1077:1077:1077))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2123:2123:2123) (2273:2273:2273))
        (PORT datab (1537:1537:1537) (1577:1577:1577))
        (PORT datac (2174:2174:2174) (2296:2296:2296))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (368:368:368) (480:480:480))
        (PORT datac (325:325:325) (431:431:431))
        (PORT datad (1683:1683:1683) (1743:1743:1743))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (362:362:362) (472:472:472))
        (PORT datac (331:331:331) (438:438:438))
        (PORT datad (1680:1680:1680) (1740:1740:1740))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1049w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3071:3071:3071) (3078:3078:3078))
        (PORT datac (1070:1070:1070) (1080:1080:1080))
        (PORT datad (1138:1138:1138) (1158:1158:1158))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3356:3356:3356) (3491:3491:3491))
        (PORT d[1] (3938:3938:3938) (4097:4097:4097))
        (PORT d[2] (3246:3246:3246) (3350:3350:3350))
        (PORT d[3] (5248:5248:5248) (5396:5396:5396))
        (PORT d[4] (5293:5293:5293) (5362:5362:5362))
        (PORT d[5] (5082:5082:5082) (5198:5198:5198))
        (PORT d[6] (4289:4289:4289) (4360:4360:4360))
        (PORT d[7] (5621:5621:5621) (5637:5637:5637))
        (PORT d[8] (5568:5568:5568) (5677:5677:5677))
        (PORT d[9] (4478:4478:4478) (4536:4536:4536))
        (PORT d[10] (5260:5260:5260) (5415:5415:5415))
        (PORT d[11] (3612:3612:3612) (3730:3730:3730))
        (PORT d[12] (3944:3944:3944) (4024:4024:4024))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (PORT d[0] (1977:1977:1977) (1975:1975:1975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2470:2470:2470))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1029w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (301:301:301))
        (PORT datab (1033:1033:1033) (1015:1015:1015))
        (PORT datac (408:408:408) (415:415:415))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3553:3553:3553))
        (PORT d[1] (4906:4906:4906) (5045:5045:5045))
        (PORT d[2] (3241:3241:3241) (3337:3337:3337))
        (PORT d[3] (6376:6376:6376) (6551:6551:6551))
        (PORT d[4] (7071:7071:7071) (7217:7217:7217))
        (PORT d[5] (3879:3879:3879) (4077:4077:4077))
        (PORT d[6] (5093:5093:5093) (5168:5168:5168))
        (PORT d[7] (5739:5739:5739) (5815:5815:5815))
        (PORT d[8] (5366:5366:5366) (5421:5421:5421))
        (PORT d[9] (3741:3741:3741) (3755:3755:3755))
        (PORT d[10] (5397:5397:5397) (5572:5572:5572))
        (PORT d[11] (3155:3155:3155) (3241:3241:3241))
        (PORT d[12] (3259:3259:3259) (3352:3352:3352))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT d[0] (2088:2088:2088) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2490:2490:2490))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1019w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1266:1266:1266) (1244:1244:1244))
        (PORT datac (942:942:942) (932:932:932))
        (PORT datad (1313:1313:1313) (1291:1291:1291))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3794:3794:3794) (3933:3933:3933))
        (PORT d[1] (3900:3900:3900) (4059:4059:4059))
        (PORT d[2] (3586:3586:3586) (3683:3683:3683))
        (PORT d[3] (4956:4956:4956) (5074:5074:5074))
        (PORT d[4] (5654:5654:5654) (5720:5720:5720))
        (PORT d[5] (3878:3878:3878) (4072:4072:4072))
        (PORT d[6] (4057:4057:4057) (4077:4077:4077))
        (PORT d[7] (4568:4568:4568) (4602:4602:4602))
        (PORT d[8] (5172:5172:5172) (5285:5285:5285))
        (PORT d[9] (3724:3724:3724) (3742:3742:3742))
        (PORT d[10] (5668:5668:5668) (5821:5821:5821))
        (PORT d[11] (3511:3511:3511) (3589:3589:3589))
        (PORT d[12] (4288:4288:4288) (4359:4359:4359))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2545:2545:2545))
        (PORT d[0] (2229:2229:2229) (2190:2190:2190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2502:2502:2502))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1039w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (450:450:450))
        (PORT datac (717:717:717) (715:715:715))
        (PORT datad (724:724:724) (726:726:726))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3428:3428:3428))
        (PORT d[1] (4215:4215:4215) (4409:4409:4409))
        (PORT d[2] (3242:3242:3242) (3338:3338:3338))
        (PORT d[3] (5275:5275:5275) (5422:5422:5422))
        (PORT d[4] (5609:5609:5609) (5670:5670:5670))
        (PORT d[5] (4330:4330:4330) (4452:4452:4452))
        (PORT d[6] (4083:4083:4083) (4127:4127:4127))
        (PORT d[7] (4899:4899:4899) (4926:4926:4926))
        (PORT d[8] (5537:5537:5537) (5659:5659:5659))
        (PORT d[9] (3773:3773:3773) (3832:3832:3832))
        (PORT d[10] (5794:5794:5794) (5922:5922:5922))
        (PORT d[11] (3684:3684:3684) (3861:3861:3861))
        (PORT d[12] (3202:3202:3202) (3285:3285:3285))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT d[0] (2785:2785:2785) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2497:2497:2497))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2130:2130:2130) (2281:2281:2281))
        (PORT datab (1391:1391:1391) (1363:1363:1363))
        (PORT datac (2178:2178:2178) (2301:2301:2301))
        (PORT datad (2249:2249:2249) (2179:2179:2179))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2125:2125:2125) (2276:2276:2276))
        (PORT datab (1694:1694:1694) (1676:1676:1676))
        (PORT datac (2006:2006:2006) (2013:2013:2013))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1251:1251:1251) (1238:1238:1238))
        (PORT datac (1766:1766:1766) (1775:1775:1775))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1061w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1419:1419:1419) (1428:1428:1428))
        (PORT datab (4021:4021:4021) (4012:4012:4012))
        (PORT datac (763:763:763) (784:784:784))
        (PORT datad (734:734:734) (749:749:749))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1112w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3073:3073:3073) (3082:3082:3082))
        (PORT datab (1134:1134:1134) (1156:1156:1156))
        (PORT datac (1169:1169:1169) (1209:1209:1209))
        (PORT datad (1137:1137:1137) (1156:1156:1156))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3245:3245:3245) (3349:3349:3349))
        (PORT d[1] (5097:5097:5097) (5298:5298:5298))
        (PORT d[2] (4325:4325:4325) (4455:4455:4455))
        (PORT d[3] (4490:4490:4490) (4560:4560:4560))
        (PORT d[4] (4887:4887:4887) (4801:4801:4801))
        (PORT d[5] (3784:3784:3784) (3934:3934:3934))
        (PORT d[6] (3796:3796:3796) (3816:3816:3816))
        (PORT d[7] (4132:4132:4132) (4124:4124:4124))
        (PORT d[8] (3952:3952:3952) (3891:3891:3891))
        (PORT d[9] (3408:3408:3408) (3431:3431:3431))
        (PORT d[10] (4259:4259:4259) (4203:4203:4203))
        (PORT d[11] (3781:3781:3781) (3887:3887:3887))
        (PORT d[12] (3242:3242:3242) (3340:3340:3340))
        (PORT clk (2552:2552:2552) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (PORT d[0] (1444:1444:1444) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a152.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2541:2541:2541))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1586:1586:1586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1586:1586:1586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1132w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1637:1637:1637))
        (PORT datab (1130:1130:1130) (1151:1151:1151))
        (PORT datac (1162:1162:1162) (1202:1202:1202))
        (PORT datad (1140:1140:1140) (1160:1160:1160))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3579:3579:3579) (3661:3661:3661))
        (PORT d[1] (4746:4746:4746) (4952:4952:4952))
        (PORT d[2] (3557:3557:3557) (3686:3686:3686))
        (PORT d[3] (4547:4547:4547) (4626:4626:4626))
        (PORT d[4] (4520:4520:4520) (4439:4439:4439))
        (PORT d[5] (3747:3747:3747) (3902:3902:3902))
        (PORT d[6] (4114:4114:4114) (4129:4129:4129))
        (PORT d[7] (4057:4057:4057) (3997:3997:3997))
        (PORT d[8] (4024:4024:4024) (3969:3969:3969))
        (PORT d[9] (3435:3435:3435) (3467:3467:3467))
        (PORT d[10] (3895:3895:3895) (3837:3837:3837))
        (PORT d[11] (3793:3793:3793) (3900:3900:3900))
        (PORT d[12] (3174:3174:3174) (3257:3257:3257))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (PORT d[0] (1750:1750:1750) (1778:1778:1778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a176.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2539:2539:2539))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2232:2232:2232) (2339:2339:2339))
        (PORT datab (2178:2178:2178) (2319:2319:2319))
        (PORT datac (1022:1022:1022) (1009:1009:1009))
        (PORT datad (1307:1307:1307) (1272:1272:1272))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1122w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3071:3071:3071) (3079:3079:3079))
        (PORT datab (1133:1133:1133) (1155:1155:1155))
        (PORT datac (1167:1167:1167) (1207:1207:1207))
        (PORT datad (1138:1138:1138) (1157:1157:1157))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3595:3595:3595))
        (PORT d[1] (3414:3414:3414) (3527:3527:3527))
        (PORT d[2] (3938:3938:3938) (4031:4031:4031))
        (PORT d[3] (5644:5644:5644) (5788:5788:5788))
        (PORT d[4] (5654:5654:5654) (5572:5572:5572))
        (PORT d[5] (4232:4232:4232) (4455:4455:4455))
        (PORT d[6] (3871:3871:3871) (3947:3947:3947))
        (PORT d[7] (4509:4509:4509) (4531:4531:4531))
        (PORT d[8] (4715:4715:4715) (4741:4741:4741))
        (PORT d[9] (4088:4088:4088) (4136:4136:4136))
        (PORT d[10] (6089:6089:6089) (6261:6261:6261))
        (PORT d[11] (3899:3899:3899) (4017:4017:4017))
        (PORT d[12] (3258:3258:3258) (3351:3351:3351))
        (PORT clk (2547:2547:2547) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (PORT d[0] (1674:1674:1674) (1663:1663:1663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a164.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2533:2533:2533))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1142w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3069:3069:3069) (3076:3076:3076))
        (PORT datab (1132:1132:1132) (1153:1153:1153))
        (PORT datac (1165:1165:1165) (1205:1205:1205))
        (PORT datad (1139:1139:1139) (1159:1159:1159))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3275:3275:3275) (3384:3384:3384))
        (PORT d[1] (4790:4790:4790) (4998:4998:4998))
        (PORT d[2] (3968:3968:3968) (4100:4100:4100))
        (PORT d[3] (4555:4555:4555) (4635:4635:4635))
        (PORT d[4] (4470:4470:4470) (4384:4384:4384))
        (PORT d[5] (3730:3730:3730) (3883:3883:3883))
        (PORT d[6] (3818:3818:3818) (3845:3845:3845))
        (PORT d[7] (4076:4076:4076) (4016:4016:4016))
        (PORT d[8] (3614:3614:3614) (3556:3556:3556))
        (PORT d[9] (3737:3737:3737) (3762:3762:3762))
        (PORT d[10] (3902:3902:3902) (3845:3845:3845))
        (PORT d[11] (3817:3817:3817) (3922:3922:3922))
        (PORT d[12] (3204:3204:3204) (3263:3263:3263))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (PORT d[0] (1767:1767:1767) (1796:1796:1796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a188.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2532:2532:2532))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2233:2233:2233) (2340:2340:2340))
        (PORT datab (2179:2179:2179) (2320:2320:2320))
        (PORT datac (1518:1518:1518) (1444:1444:1444))
        (PORT datad (1307:1307:1307) (1282:1282:1282))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1071w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3062:3062:3062) (3067:3067:3067))
        (PORT datab (1128:1128:1128) (1149:1149:1149))
        (PORT datac (1160:1160:1160) (1199:1199:1199))
        (PORT datad (1141:1141:1141) (1162:1162:1162))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3835:3835:3835) (4005:4005:4005))
        (PORT d[1] (4130:4130:4130) (4229:4229:4229))
        (PORT d[2] (5103:5103:5103) (5273:5273:5273))
        (PORT d[3] (6118:6118:6118) (6282:6282:6282))
        (PORT d[4] (4932:4932:4932) (4849:4849:4849))
        (PORT d[5] (4542:4542:4542) (4729:4729:4729))
        (PORT d[6] (3893:3893:3893) (3971:3971:3971))
        (PORT d[7] (4725:4725:4725) (4721:4721:4721))
        (PORT d[8] (4352:4352:4352) (4344:4344:4344))
        (PORT d[9] (4075:4075:4075) (4141:4141:4141))
        (PORT d[10] (5468:5468:5468) (5467:5467:5467))
        (PORT d[11] (3609:3609:3609) (3732:3732:3732))
        (PORT d[12] (3189:3189:3189) (3275:3275:3275))
        (PORT clk (2535:2535:2535) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2567:2567:2567))
        (PORT d[0] (2750:2750:2750) (2783:2783:2783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a104.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2524:2524:2524))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1082w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3073:3073:3073) (3081:3081:3081))
        (PORT datab (1134:1134:1134) (1156:1156:1156))
        (PORT datac (1168:1168:1168) (1209:1209:1209))
        (PORT datad (1137:1137:1137) (1157:1157:1157))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3348:3348:3348))
        (PORT d[1] (5105:5105:5105) (5307:5307:5307))
        (PORT d[2] (3225:3225:3225) (3311:3311:3311))
        (PORT d[3] (4837:4837:4837) (4897:4897:4897))
        (PORT d[4] (4895:4895:4895) (4809:4809:4809))
        (PORT d[5] (3516:3516:3516) (3684:3684:3684))
        (PORT d[6] (3796:3796:3796) (3819:3819:3819))
        (PORT d[7] (4382:4382:4382) (4317:4317:4317))
        (PORT d[8] (4336:4336:4336) (4271:4271:4271))
        (PORT d[9] (3454:3454:3454) (3483:3483:3483))
        (PORT d[10] (4265:4265:4265) (4205:4205:4205))
        (PORT d[11] (3598:3598:3598) (3729:3729:3729))
        (PORT d[12] (3269:3269:3269) (3370:3370:3370))
        (PORT clk (2553:2553:2553) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (PORT d[0] (1927:1927:1927) (1897:1897:1897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a116.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2542:2542:2542))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2226:2226:2226) (2332:2332:2332))
        (PORT datab (2172:2172:2172) (2311:2311:2311))
        (PORT datac (1553:1553:1553) (1492:1492:1492))
        (PORT datad (977:977:977) (961:961:961))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1102w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3060:3060:3060) (3064:3064:3064))
        (PORT datab (1127:1127:1127) (1147:1147:1147))
        (PORT datac (1158:1158:1158) (1196:1196:1196))
        (PORT datad (1142:1142:1142) (1163:1163:1163))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3793:3793:3793) (3960:3960:3960))
        (PORT d[1] (4326:4326:4326) (4486:4486:4486))
        (PORT d[2] (5127:5127:5127) (5311:5311:5311))
        (PORT d[3] (4949:4949:4949) (5082:5082:5082))
        (PORT d[4] (5300:5300:5300) (5216:5216:5216))
        (PORT d[5] (4531:4531:4531) (4718:4718:4718))
        (PORT d[6] (3925:3925:3925) (4006:4006:4006))
        (PORT d[7] (4518:4518:4518) (4548:4548:4548))
        (PORT d[8] (4384:4384:4384) (4380:4380:4380))
        (PORT d[9] (4096:4096:4096) (4144:4144:4144))
        (PORT d[10] (5500:5500:5500) (5504:5504:5504))
        (PORT d[11] (3223:3223:3223) (3350:3350:3350))
        (PORT d[12] (3848:3848:3848) (3930:3930:3930))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2568:2568:2568))
        (PORT d[0] (2498:2498:2498) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a140.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2525:2525:2525))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1092w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3068:3068:3068) (3075:3075:3075))
        (PORT datab (1131:1131:1131) (1153:1153:1153))
        (PORT datac (1164:1164:1164) (1204:1204:1204))
        (PORT datad (1139:1139:1139) (1159:1159:1159))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (3397:3397:3397))
        (PORT d[1] (4745:4745:4745) (4951:4951:4951))
        (PORT d[2] (3969:3969:3969) (4101:4101:4101))
        (PORT d[3] (4556:4556:4556) (4637:4637:4637))
        (PORT d[4] (4486:4486:4486) (4403:4403:4403))
        (PORT d[5] (3826:3826:3826) (3974:3974:3974))
        (PORT d[6] (3838:3838:3838) (3866:3866:3866))
        (PORT d[7] (4024:4024:4024) (3964:3964:3964))
        (PORT d[8] (3922:3922:3922) (3858:3858:3858))
        (PORT d[9] (3404:3404:3404) (3432:3432:3432))
        (PORT d[10] (3887:3887:3887) (3827:3827:3827))
        (PORT d[11] (3465:3465:3465) (3580:3580:3580))
        (PORT d[12] (3185:3185:3185) (3269:3269:3269))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (PORT d[0] (1688:1688:1688) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a128.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2537:2537:2537))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1515:1515:1515))
        (PORT datab (2183:2183:2183) (2324:2324:2324))
        (PORT datac (2186:2186:2186) (2296:2296:2296))
        (PORT datad (1324:1324:1324) (1294:1294:1294))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1850:1850:1850) (1972:1972:1972))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (1803:1803:1803) (1930:1930:1930))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1244:1244:1244) (1204:1204:1204))
        (PORT datab (1410:1410:1410) (1430:1430:1430))
        (PORT datac (334:334:334) (442:442:442))
        (PORT datad (328:328:328) (427:427:427))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (365:365:365))
        (PORT datac (1047:1047:1047) (1040:1040:1040))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (1020:1020:1020))
        (PORT datab (478:478:478) (555:555:555))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (540:540:540))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (401:401:401))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (305:305:305) (388:388:388))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (581:581:581))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (409:409:409))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add4\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (565:565:565))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add4\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (822:822:822) (869:869:869))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add4\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (470:470:470) (539:539:539))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add4\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|draw\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (578:578:578))
        (PORT datab (316:316:316) (403:403:403))
        (PORT datad (738:738:738) (783:783:783))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|draw\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (301:301:301))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|draw\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (631:631:631))
        (PORT datab (259:259:259) (293:293:293))
        (PORT datac (597:597:597) (584:584:584))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|draw\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (301:301:301))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE U1\|vert_sync_out\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2854:2854:2854) (3027:3027:3027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Bird_Y_motion\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4910:4910:4910) (5275:5275:5275))
        (PORT datac (1757:1757:1757) (1752:1752:1752))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|Bird_Y_motion\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|fly_counter\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (4131:4131:4131) (4452:4452:4452))
        (PORT datac (4624:4624:4624) (5000:5000:5000))
        (PORT datad (383:383:383) (389:389:389))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|fly_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (4620:4620:4620) (4995:4995:4995))
        (PORT datad (379:379:379) (384:384:384))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (387:387:387))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|fly_counter\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (510:510:510))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datad (453:453:453) (486:486:486))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|fly_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add12\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|fly_counter\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (513:513:513))
        (PORT datab (495:495:495) (521:521:521))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|fly_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|fly_counter\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (510:510:510))
        (PORT datab (504:504:504) (532:532:532))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|fly_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add12\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (381:381:381))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|fly_counter\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (510:510:510))
        (PORT datab (504:504:504) (533:533:533))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|fly_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (PORT datab (294:294:294) (382:382:382))
        (PORT datac (259:259:259) (344:344:344))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add12\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (383:383:383))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|fly_counter\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (503:503:503) (531:531:531))
        (PORT datad (431:431:431) (458:458:458))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|fly_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add12\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (383:383:383))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|fly_counter\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (509:509:509))
        (PORT datab (506:506:506) (535:535:535))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|fly_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add12\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (344:344:344))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|fly_counter\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (505:505:505) (534:534:534))
        (PORT datad (430:430:430) (458:458:458))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|fly_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (298:298:298) (385:385:385))
        (PORT datac (263:263:263) (349:349:349))
        (PORT datad (267:267:267) (344:344:344))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Bird_Y_motion\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4911:4911:4911) (5276:5276:5276))
        (PORT datab (1724:1724:1724) (1716:1716:1716))
        (PORT datac (1757:1757:1757) (1752:1752:1752))
        (PORT datad (1179:1179:1179) (1138:1138:1138))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|Bird_Y_motion\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Bird_Y_motion\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4901:4901:4901) (5265:5265:5265))
        (PORT datab (1726:1726:1726) (1718:1718:1718))
        (PORT datac (1757:1757:1757) (1752:1752:1752))
        (PORT datad (1184:1184:1184) (1144:1144:1144))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|Bird_Y_motion\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Bird_Y_pos\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (778:778:778))
        (PORT datab (284:284:284) (366:366:366))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|Bird_Y_pos\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1131:1131:1131))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Bird_Y_pos\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datab (501:501:501) (573:573:573))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|Bird_Y_pos\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1131:1131:1131))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Bird_Y_pos\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (421:421:421))
        (PORT datab (287:287:287) (370:370:370))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|Bird_Y_pos\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1131:1131:1131))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Bird_Y_pos\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datab (754:754:754) (803:803:803))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Bird_Y_pos\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (422:422:422))
        (PORT datab (337:337:337) (448:448:448))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|Bird_Y_pos\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1131:1131:1131))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Bird_Y_pos\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (422:422:422))
        (PORT datab (336:336:336) (447:447:447))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|Bird_Y_pos\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1131:1131:1131))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Bird_Y_pos\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (571:571:571))
        (PORT datab (336:336:336) (447:447:447))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|Bird_Y_pos\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1131:1131:1131))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Bird_Y_pos\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (570:570:570))
        (PORT datab (334:334:334) (445:445:445))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|Bird_Y_pos\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1131:1131:1131))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Bird_Y_pos\[8\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (559:559:559))
        (PORT datab (334:334:334) (444:444:444))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|Bird_Y_pos\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1131:1131:1131))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1433:1433:1433))
        (PORT datac (1961:1961:1961) (1994:1994:1994))
        (PORT datad (1674:1674:1674) (1694:1694:1694))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (859:859:859))
        (PORT datab (1058:1058:1058) (1083:1083:1083))
        (PORT datac (1308:1308:1308) (1316:1316:1316))
        (PORT datad (1603:1603:1603) (1628:1628:1628))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (460:460:460))
        (PORT datac (1632:1632:1632) (1641:1641:1641))
        (PORT datad (2067:2067:2067) (2082:2082:2082))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Bird_Y_pos\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (575:575:575))
        (PORT datab (333:333:333) (444:444:444))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|Bird_Y_pos\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1131:1131:1131))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Bird_Y_motion\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2849:2849:2849) (2859:2859:2859))
        (PORT datab (885:885:885) (856:856:856))
        (PORT datac (881:881:881) (853:853:853))
        (PORT datad (2837:2837:2837) (2802:2802:2802))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2054:2054:2054) (2069:2069:2069))
        (PORT datab (2097:2097:2097) (2113:2113:2113))
        (PORT datac (2069:2069:2069) (2109:2109:2109))
        (PORT datad (2013:2013:2013) (2031:2031:2031))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Bird_Y_motion\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1807:1807:1807) (1797:1797:1797))
        (PORT datab (3002:3002:3002) (2937:2937:2937))
        (PORT datac (3003:3003:3003) (2964:2964:2964))
        (PORT datad (5222:5222:5222) (5322:5322:5322))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|Bird_Y_motion\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5805:5805:5805) (5484:5484:5484))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|Bird_Y_pos\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1131:1131:1131))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2034:2034:2034) (2030:2030:2030))
        (PORT datab (2263:2263:2263) (2268:2268:2268))
        (PORT datac (1973:1973:1973) (1986:1986:1986))
        (PORT datad (2006:2006:2006) (2028:2028:2028))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (957:957:957))
        (PORT datab (3101:3101:3101) (3129:3129:3129))
        (PORT datac (903:903:903) (883:883:883))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Bird_Y_motion\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4911:4911:4911) (5277:5277:5277))
        (PORT datab (1724:1724:1724) (1716:1716:1716))
        (PORT datac (1757:1757:1757) (1753:1753:1753))
        (PORT datad (1178:1178:1178) (1138:1138:1138))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|Bird_Y_motion\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Bird_Y_pos\[10\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (538:538:538))
        (PORT datad (300:300:300) (402:402:402))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U2\|Bird_Y_pos\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1131:1131:1131))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (582:582:582))
        (PORT datab (473:473:473) (536:536:536))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (561:561:561))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (554:554:554))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (610:610:610))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (582:582:582))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (545:545:545))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (540:540:540))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (540:540:540))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (552:552:552))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (460:460:460) (519:519:519))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (602:602:602))
        (PORT datab (783:783:783) (809:809:809))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (411:411:411))
        (PORT datab (328:328:328) (409:409:409))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (890:890:890))
        (PORT datab (666:666:666) (646:646:646))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan3\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (835:835:835) (878:878:878))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan3\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (418:418:418))
        (PORT datab (833:833:833) (876:876:876))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan3\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (419:419:419))
        (PORT datab (849:849:849) (902:902:902))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan3\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (905:905:905))
        (PORT datab (397:397:397) (412:412:412))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan3\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (881:881:881))
        (PORT datab (440:440:440) (441:441:441))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan3\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (409:409:409))
        (PORT datad (810:810:810) (866:866:866))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|draw\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (276:276:276) (357:357:357))
        (PORT datad (399:399:399) (403:403:403))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (503:503:503) (560:560:560))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (305:305:305) (388:388:388))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (305:305:305) (388:388:388))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (565:565:565))
        (PORT datab (958:958:958) (988:988:988))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (616:616:616))
        (PORT datab (967:967:967) (965:965:965))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (590:590:590))
        (PORT datab (985:985:985) (986:986:986))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1058:1058:1058))
        (PORT datab (528:528:528) (579:579:579))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1006:1006:1006))
        (PORT datab (502:502:502) (559:559:559))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan2\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1053:1053:1053))
        (PORT datab (562:562:562) (618:618:618))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan2\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1040:1040:1040))
        (PORT datab (540:540:540) (596:596:596))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan2\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1092:1092:1092))
        (PORT datab (495:495:495) (567:567:567))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan2\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1249:1249:1249))
        (PORT datab (535:535:535) (592:592:592))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|LessThan2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (580:580:580))
        (PORT datad (987:987:987) (983:983:983))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|draw\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (952:952:952) (937:937:937))
        (PORT datac (812:812:812) (872:872:872))
        (PORT datad (708:708:708) (759:759:759))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|draw\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (601:601:601))
        (PORT datac (724:724:724) (767:767:767))
        (PORT datad (463:463:463) (522:522:522))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|draw\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (PORT datab (443:443:443) (446:446:446))
        (PORT datad (460:460:460) (517:517:517))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|draw)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (300:300:300))
        (PORT datab (757:757:757) (756:756:756))
        (PORT datac (410:410:410) (420:420:420))
        (PORT datad (226:226:226) (248:248:248))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE U2\|draw\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2143:2143:2143) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|rom_in\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (321:321:321))
        (PORT datac (9574:9574:9574) (9555:9555:9555))
        (PORT datad (1934:1934:1934) (1923:1923:1923))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3006:3006:3006) (3015:3015:3015))
        (PORT datab (802:802:802) (858:858:858))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (7004:7004:7004) (6869:6869:6869))
        (PORT datab (4145:4145:4145) (4249:4249:4249))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|rom_in\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3890:3890:3890) (3804:3804:3804))
        (PORT datab (280:280:280) (313:313:313))
        (PORT datad (1910:1910:1910) (1898:1898:1898))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2295:2295:2295) (2274:2274:2274))
        (PORT datab (805:805:805) (848:848:848))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4495:4495:4495) (4478:4478:4478))
        (PORT datab (6861:6861:6861) (6742:6742:6742))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|rom_in\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3603:3603:3603) (3735:3735:3735))
        (PORT datab (280:280:280) (313:313:313))
        (PORT datad (1912:1912:1912) (1902:1902:1902))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2003:2003:2003) (1984:1984:1984))
        (PORT datab (842:842:842) (884:884:884))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add8\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4861:4861:4861) (4816:4816:4816))
        (PORT datab (6868:6868:6868) (6891:6891:6891))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|rom_in\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (3497:3497:3497) (3419:3419:3419))
        (PORT datac (1933:1933:1933) (1931:1931:1931))
        (PORT datad (250:250:250) (272:272:272))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (857:857:857))
        (PORT datab (1928:1928:1928) (1893:1893:1893))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2757:2757:2757) (2793:2793:2793))
        (PORT datab (2744:2744:2744) (2656:2656:2656))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3298:3298:3298) (3291:3291:3291))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add8\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2228:2228:2228) (2172:2172:2172))
        (PORT datab (3842:3842:3842) (3756:3756:3756))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|rom_in\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (297:297:297))
        (PORT datab (3301:3301:3301) (3225:3225:3225))
        (PORT datad (1913:1913:1913) (1904:1904:1904))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1896:1896:1896) (1866:1866:1866))
        (PORT datab (807:807:807) (857:857:857))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1272:1272:1272))
        (PORT datab (1255:1255:1255) (1234:1234:1234))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2634:2634:2634) (2655:2655:2655))
        (PORT datab (1242:1242:1242) (1223:1223:1223))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3382:3382:3382) (3323:3323:3323))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add8\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1995:1995:1995) (2008:2008:2008))
        (PORT datab (3778:3778:3778) (3721:3721:3721))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|rom_in\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2937:2937:2937) (2907:2907:2907))
        (PORT datac (247:247:247) (278:278:278))
        (PORT datad (1908:1908:1908) (1896:1896:1896))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3504:3504:3504) (3575:3575:3575))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2165:2165:2165) (2109:2109:2109))
        (PORT datab (1069:1069:1069) (1096:1096:1096))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1272:1272:1272))
        (PORT datab (1373:1373:1373) (1364:1364:1364))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add7\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2760:2760:2760) (2665:2665:2665))
        (PORT datab (1329:1329:1329) (1287:1287:1287))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add8\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3797:3797:3797) (3845:3845:3845))
        (PORT datab (1964:1964:1964) (1922:1922:1922))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|rom_in\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2800:2800:2800) (2879:2879:2879))
        (PORT datab (257:257:257) (291:291:291))
        (PORT datad (1959:1959:1959) (1954:1954:1954))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (3281:3281:3281) (3262:3262:3262))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2264:2264:2264) (2249:2249:2249))
        (PORT datab (1038:1038:1038) (1060:1060:1060))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1379:1379:1379))
        (PORT datab (1373:1373:1373) (1364:1364:1364))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add7\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2670:2670:2670) (2651:2651:2651))
        (PORT datab (1311:1311:1311) (1275:1275:1275))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add8\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3831:3831:3831) (3901:3901:3901))
        (PORT datab (1944:1944:1944) (1917:1917:1917))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|rom_in\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (313:313:313))
        (PORT datac (2872:2872:2872) (2807:2807:2807))
        (PORT datad (1912:1912:1912) (1901:1901:1901))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1369:1369:1369))
        (PORT datab (1604:1604:1604) (1576:1576:1576))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2241:2241:2241) (2203:2203:2203))
        (PORT datab (1048:1048:1048) (1092:1092:1092))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add7\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1257:1257:1257))
        (PORT datab (2625:2625:2625) (2575:2575:2575))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3478:3478:3478) (3405:3405:3405))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add8\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1967:1967:1967) (1991:1991:1991))
        (PORT datab (3524:3524:3524) (3762:3762:3762))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|rom_in\[8\])
    (DELAY
      (ABSOLUTE
        (PORT datab (255:255:255) (289:289:289))
        (PORT datac (2782:2782:2782) (2697:2697:2697))
        (PORT datad (1957:1957:1957) (1952:1952:1952))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3287:3287:3287) (3317:3317:3317))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2706:2706:2706) (2856:2856:2856))
        (PORT datab (1055:1055:1055) (1084:1084:1084))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add6\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1624:1624:1624) (1587:1587:1587))
        (PORT datab (1855:1855:1855) (1817:1817:1817))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add7\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2636:2636:2636) (2596:2596:2596))
        (PORT datab (1258:1258:1258) (1234:1234:1234))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add8\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3805:3805:3805) (3756:3756:3756))
        (PORT datab (2016:2016:2016) (1969:1969:1969))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|rom_in\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (298:298:298))
        (PORT datac (1966:1966:1966) (1956:1956:1956))
        (PORT datad (2815:2815:2815) (2744:2744:2744))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add5\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (3613:3613:3613) (3494:3494:3494))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add6\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1635:1635:1635) (1592:1592:1592))
        (PORT datab (1652:1652:1652) (1619:1619:1619))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1061:1061:1061))
        (PORT datab (2493:2493:2493) (2434:2434:2434))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add7\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1310:1310:1310))
        (PORT datab (2664:2664:2664) (2640:2640:2640))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add8\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3625:3625:3625) (3558:3558:3558))
        (PORT datab (1780:1780:1780) (1820:1820:1820))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|rom_in\[10\])
    (DELAY
      (ABSOLUTE
        (PORT datab (256:256:256) (290:290:290))
        (PORT datac (2548:2548:2548) (2698:2698:2698))
        (PORT datad (1960:1960:1960) (1955:1955:1955))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add6\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1652:1652:1652) (1620:1620:1620))
        (PORT datad (1939:1939:1939) (1895:1895:1895))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add3\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (1035:1035:1035) (1064:1064:1064))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add7\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1295:1295:1295))
        (PORT datad (3026:3026:3026) (3009:3009:3009))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|Add8\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (2002:2002:2002) (2025:2025:2025))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U2\|rom_in\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2342:2342:2342) (2359:2359:2359))
        (PORT datac (223:223:223) (254:254:254))
        (PORT datad (1960:1960:1960) (1955:1955:1955))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (858:858:858) (864:864:864))
        (PORT d[1] (1169:1169:1169) (1166:1166:1166))
        (PORT d[2] (867:867:867) (872:872:872))
        (PORT d[3] (1181:1181:1181) (1175:1175:1175))
        (PORT d[4] (862:862:862) (873:873:873))
        (PORT d[5] (864:864:864) (871:871:871))
        (PORT d[6] (808:808:808) (811:811:811))
        (PORT d[7] (857:857:857) (855:855:855))
        (PORT d[8] (1131:1131:1131) (1131:1131:1131))
        (PORT d[9] (837:837:837) (844:844:844))
        (PORT d[10] (777:777:777) (787:787:787))
        (PORT d[11] (1116:1116:1116) (1113:1113:1113))
        (PORT clk (2553:2553:2553) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1139:1139:1139) (1138:1138:1138))
        (PORT d[1] (1099:1099:1099) (1098:1098:1098))
        (PORT d[2] (1182:1182:1182) (1182:1182:1182))
        (PORT d[3] (1187:1187:1187) (1169:1169:1169))
        (PORT d[4] (880:880:880) (890:890:890))
        (PORT d[5] (812:812:812) (816:816:816))
        (PORT d[6] (1080:1080:1080) (1055:1055:1055))
        (PORT d[7] (1223:1223:1223) (1211:1211:1211))
        (PORT d[8] (836:836:836) (850:850:850))
        (PORT d[9] (857:857:857) (864:864:864))
        (PORT d[10] (869:869:869) (880:880:880))
        (PORT d[11] (843:843:843) (853:853:853))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1151:1151:1151))
        (PORT d[1] (852:852:852) (858:858:858))
        (PORT d[2] (1136:1136:1136) (1136:1136:1136))
        (PORT d[3] (1175:1175:1175) (1171:1171:1171))
        (PORT d[4] (811:811:811) (817:817:817))
        (PORT d[5] (792:792:792) (793:793:793))
        (PORT d[6] (1075:1075:1075) (1050:1050:1050))
        (PORT d[7] (1190:1190:1190) (1177:1177:1177))
        (PORT d[8] (1098:1098:1098) (1081:1081:1081))
        (PORT d[9] (825:825:825) (831:831:831))
        (PORT d[10] (864:864:864) (874:874:874))
        (PORT d[11] (870:870:870) (882:882:882))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (854:854:854) (855:855:855))
        (PORT d[1] (1116:1116:1116) (1117:1117:1117))
        (PORT d[2] (1121:1121:1121) (1108:1108:1108))
        (PORT d[3] (809:809:809) (798:798:798))
        (PORT d[4] (876:876:876) (889:889:889))
        (PORT d[5] (872:872:872) (879:879:879))
        (PORT d[6] (1026:1026:1026) (1005:1005:1005))
        (PORT d[7] (870:870:870) (865:865:865))
        (PORT d[8] (820:820:820) (831:831:831))
        (PORT d[9] (1050:1050:1050) (1023:1023:1023))
        (PORT d[10] (1129:1129:1129) (1135:1135:1135))
        (PORT d[11] (829:829:829) (838:838:838))
        (PORT clk (2556:2556:2556) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1118:1118:1118))
        (PORT datab (1094:1094:1094) (1090:1090:1090))
        (PORT datac (731:731:731) (722:722:722))
        (PORT datad (721:721:721) (708:708:708))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1133:1133:1133))
        (PORT d[1] (1201:1201:1201) (1203:1203:1203))
        (PORT d[2] (1151:1151:1151) (1151:1151:1151))
        (PORT d[3] (809:809:809) (796:796:796))
        (PORT d[4] (851:851:851) (861:861:861))
        (PORT d[5] (898:898:898) (907:907:907))
        (PORT d[6] (1069:1069:1069) (1051:1051:1051))
        (PORT d[7] (1183:1183:1183) (1167:1167:1167))
        (PORT d[8] (832:832:832) (844:844:844))
        (PORT d[9] (1094:1094:1094) (1069:1069:1069))
        (PORT d[10] (881:881:881) (892:892:892))
        (PORT d[11] (842:842:842) (852:852:852))
        (PORT clk (2559:2559:2559) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2538:2538:2538))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1583:1583:1583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1583:1583:1583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1572:1572:1572))
        (PORT datab (1054:1054:1054) (1044:1044:1044))
        (PORT datac (1086:1086:1086) (1076:1076:1076))
        (PORT datad (1836:1836:1836) (1767:1767:1767))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1139:1139:1139) (1136:1136:1136))
        (PORT d[1] (838:838:838) (843:843:843))
        (PORT d[2] (803:803:803) (807:807:807))
        (PORT d[3] (1157:1157:1157) (1152:1152:1152))
        (PORT d[4] (843:843:843) (853:853:853))
        (PORT d[5] (849:849:849) (855:855:855))
        (PORT d[6] (1063:1063:1063) (1038:1038:1038))
        (PORT d[7] (1145:1145:1145) (1126:1126:1126))
        (PORT d[8] (844:844:844) (857:857:857))
        (PORT d[9] (812:812:812) (818:818:818))
        (PORT d[10] (819:819:819) (827:827:827))
        (PORT d[11] (851:851:851) (862:862:862))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1082:1082:1082))
        (PORT datab (1086:1086:1086) (1068:1068:1068))
        (PORT datac (1048:1048:1048) (1024:1024:1024))
        (PORT datad (1038:1038:1038) (1017:1017:1017))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (445:445:445))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (770:770:770))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4576:4576:4576) (4943:4943:4943))
        (PORT datab (279:279:279) (322:322:322))
        (PORT datac (639:639:639) (634:634:634))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[16\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (660:660:660) (766:766:766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe0_X_Pos\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4520:4520:4520) (4832:4832:4832))
        (PORT datac (4512:4512:4512) (4876:4876:4876))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe1_X_Pos\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2293:2293:2293) (2227:2227:2227))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (715:715:715) (753:753:753))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~28)
    (DELAY
      (ABSOLUTE
        (PORT datac (644:644:644) (638:638:638))
        (PORT datad (249:249:249) (282:282:282))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe1_X_Pos\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2293:2293:2293) (2227:2227:2227))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (819:819:819))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4563:4563:4563) (4941:4941:4941))
        (PORT datac (713:713:713) (722:722:722))
        (PORT datad (632:632:632) (618:618:618))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe1_X_Pos\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2009:2009:2009) (1967:1967:1967))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (776:776:776))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~26)
    (DELAY
      (ABSOLUTE
        (PORT datac (713:713:713) (722:722:722))
        (PORT datad (674:674:674) (658:658:658))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe1_X_Pos\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2009:2009:2009) (1967:1967:1967))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (801:801:801) (818:818:818))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (315:315:315))
        (PORT datac (4544:4544:4544) (4904:4904:4904))
        (PORT datad (661:661:661) (642:642:642))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe1_X_Pos\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2293:2293:2293) (2227:2227:2227))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (787:787:787))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (752:752:752) (760:760:760))
        (PORT datac (622:622:622) (613:613:613))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe1_X_Pos\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2009:2009:2009) (1967:1967:1967))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (841:841:841))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4562:4562:4562) (4939:4939:4939))
        (PORT datac (714:714:714) (722:722:722))
        (PORT datad (669:669:669) (651:651:651))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe1_X_Pos\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2009:2009:2009) (1967:1967:1967))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (432:432:432))
        (PORT datac (305:305:305) (388:388:388))
        (PORT datad (762:762:762) (792:792:792))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (991:991:991) (993:993:993))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4564:4564:4564) (4942:4942:4942))
        (PORT datac (713:713:713) (721:721:721))
        (PORT datad (604:604:604) (596:596:596))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe1_X_Pos\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2009:2009:2009) (1967:1967:1967))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (416:416:416))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4565:4565:4565) (4945:4945:4945))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (650:650:650) (637:637:637))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe1_X_Pos\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2131:2131:2131))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1192:1192:1192) (1177:1177:1177))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (823:823:823))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (713:713:713) (721:721:721))
        (PORT datad (680:680:680) (665:665:665))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe1_X_Pos\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2009:2009:2009) (1967:1967:1967))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (605:605:605))
        (PORT datab (539:539:539) (592:592:592))
        (PORT datac (487:487:487) (547:547:547))
        (PORT datad (521:521:521) (575:575:575))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (617:617:617))
        (PORT datab (508:508:508) (565:565:565))
        (PORT datac (707:707:707) (742:742:742))
        (PORT datad (702:702:702) (739:739:739))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe1_X_Pos\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4581:4581:4581) (4948:4948:4948))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (618:618:618) (602:602:602))
        (PORT datad (427:427:427) (432:432:432))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~30)
    (DELAY
      (ABSOLUTE
        (PORT datad (733:733:733) (762:762:762))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add2\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (712:712:712) (721:721:721))
        (PORT datad (643:643:643) (636:636:636))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe1_X_Pos\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2009:2009:2009) (1967:1967:1967))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (419:419:419))
        (IOPATH dataa cout (498:498:498) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add10\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add10\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (742:742:742) (781:781:781))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add10\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (420:420:420))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add10\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add10\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add10\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (857:857:857))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add10\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (415:415:415))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add10\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (884:884:884))
        (PORT datab (340:340:340) (427:427:427))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (421:421:421))
        (PORT datab (949:949:949) (977:977:977))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan7\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3538:3538:3538) (3676:3676:3676))
        (PORT datab (739:739:739) (765:765:765))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan7\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3649:3649:3649) (3613:3613:3613))
        (PORT datab (800:800:800) (825:825:825))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan7\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1116:1116:1116))
        (PORT datab (339:339:339) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan7\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (797:797:797))
        (PORT datab (2875:2875:2875) (2869:2869:2869))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan7\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (844:844:844))
        (PORT datab (3372:3372:3372) (3346:3346:3346))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan7\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (842:842:842))
        (PORT datab (1291:1291:1291) (1302:1302:1302))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan7\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1369:1369:1369))
        (PORT datab (732:732:732) (776:776:776))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan7\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1825:1825:1825) (1804:1804:1804))
        (PORT datad (711:711:711) (743:743:743))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Draw\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1067:1067:1067))
        (PORT datad (950:950:950) (934:934:934))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|rand_generator\|rand\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (4615:4615:4615) (4930:4930:4930))
        (PORT datac (263:263:263) (348:348:348))
        (PORT datad (4280:4280:4280) (4618:4618:4618))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|rand_generator\|rand\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4637:4637:4637) (5010:5010:5010))
        (PORT datab (4712:4712:4712) (5109:5109:5109))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|rand_generator\|rand\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2121:2121:2121))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1124:1124:1124) (1109:1109:1109))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|rand_generator\|rand\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (430:430:430))
        (PORT datab (4314:4314:4314) (4665:4665:4665))
        (PORT datac (4672:4672:4672) (5071:5071:5071))
        (PORT datad (478:478:478) (528:528:528))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|rand_generator\|rand\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2121:2121:2121))
        (PORT asdata (771:771:771) (775:775:775))
        (PORT ena (1124:1124:1124) (1109:1109:1109))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|rand_generator\|rand\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (429:429:429))
        (PORT datab (754:754:754) (785:785:785))
        (PORT datac (4672:4672:4672) (5070:5070:5070))
        (PORT datad (4272:4272:4272) (4607:4607:4607))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|rand_generator\|rand\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2121:2121:2121))
        (PORT asdata (1031:1031:1031) (1009:1009:1009))
        (PORT ena (1124:1124:1124) (1109:1109:1109))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|rand_generator\|rand\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (430:430:430))
        (PORT datab (4626:4626:4626) (4943:4943:4943))
        (PORT datac (4672:4672:4672) (5070:5070:5070))
        (PORT datad (702:702:702) (724:724:724))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|rand_generator\|rand\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2121:2121:2121))
        (PORT asdata (804:804:804) (802:802:802))
        (PORT ena (1124:1124:1124) (1109:1109:1109))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|rand_generator\|rand\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (4618:4618:4618) (4933:4933:4933))
        (PORT datac (680:680:680) (710:710:710))
        (PORT datad (4219:4219:4219) (4552:4552:4552))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|rand_generator\|rand\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2121:2121:2121))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1124:1124:1124) (1109:1109:1109))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|rand_generator\|rand\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (750:750:750) (781:781:781))
        (PORT datac (4673:4673:4673) (5072:5072:5072))
        (PORT datad (4500:4500:4500) (4821:4821:4821))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|rand_generator\|rand\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2122:2122:2122))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1129:1129:1129) (1116:1116:1116))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|rand_generator\|rand\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (403:403:403))
        (PORT datab (4712:4712:4712) (5110:5110:5110))
        (PORT datac (4146:4146:4146) (4474:4474:4474))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|rand_generator\|rand\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2122:2122:2122))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1129:1129:1129) (1116:1116:1116))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|rand_generator\|rand\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4711:4711:4711) (5109:5109:5109))
        (PORT datac (716:716:716) (740:740:740))
        (PORT datad (4246:4246:4246) (4575:4575:4575))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|rand_generator\|rand\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2121:2121:2121))
        (PORT asdata (1057:1057:1057) (1028:1028:1028))
        (PORT ena (1124:1124:1124) (1109:1109:1109))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (305:305:305) (388:388:388))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (408:408:408) (416:416:416))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (271:271:271))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (423:423:423))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add4\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (4636:4636:4636) (5027:5027:5027))
        (PORT datad (637:637:637) (629:629:629))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe1_Y_Pos\[8\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (252:252:252) (275:275:275))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe1_Y_Pos\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (617:617:617))
        (PORT datab (508:508:508) (566:566:566))
        (PORT datac (707:707:707) (741:741:741))
        (PORT datad (702:702:702) (739:739:739))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (546:546:546) (590:590:590))
        (PORT datac (465:465:465) (521:521:521))
        (PORT datad (756:756:756) (782:782:782))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe1_Y_Pos\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (601:601:601))
        (PORT datab (537:537:537) (590:590:590))
        (PORT datac (485:485:485) (545:545:545))
        (PORT datad (517:517:517) (571:571:571))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe1_Y_Pos\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5195:5195:5195) (5581:5581:5581))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (212:212:212) (248:248:248))
        (PORT datad (600:600:600) (588:588:588))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe1_Y_Pos\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5196:5196:5196) (5581:5581:5581))
        (PORT datac (4262:4262:4262) (4610:4610:4610))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe1_Y_Pos\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1697:1697:1697) (1655:1655:1655))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add4\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (4720:4720:4720) (5100:5100:5100))
        (PORT datad (625:625:625) (614:614:614))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe1_Y_Pos\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (740:740:740) (742:742:742))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe1_Y_Pos\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1670:1670:1670) (1646:1646:1646))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add4\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (670:670:670))
        (PORT datad (4878:4878:4878) (5226:5226:5226))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe1_Y_Pos\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe1_Y_Pos\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1697:1697:1697) (1655:1655:1655))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add4\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (4720:4720:4720) (5099:5099:5099))
        (PORT datad (666:666:666) (649:649:649))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe1_Y_Pos\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (721:721:721) (720:720:720))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe1_Y_Pos\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1670:1670:1670) (1646:1646:1646))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add4\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (4672:4672:4672) (5038:5038:5038))
        (PORT datad (370:370:370) (374:374:374))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe1_Y_Pos\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1014:1014:1014) (999:999:999))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe1_Y_Pos\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1670:1670:1670) (1646:1646:1646))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add4\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (4723:4723:4723) (5102:5102:5102))
        (PORT datad (641:641:641) (632:632:632))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe1_Y_Pos\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (676:676:676) (678:678:678))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe1_Y_Pos\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1670:1670:1670) (1646:1646:1646))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa cout (498:498:498) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add11\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add11\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add11\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (821:821:821) (863:863:863))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add11\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add11\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (840:840:840))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add11\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add11\~14)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe0_Y_Pos\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4672:4672:4672) (5070:5070:5070))
        (PORT datad (854:854:854) (820:820:820))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe1_Y_Pos\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (719:719:719) (722:722:722))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe1_Y_Pos\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2129:2129:2129))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1708:1708:1708) (1675:1675:1675))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe0_Y_Pos\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4673:4673:4673) (5071:5071:5071))
        (PORT datad (705:705:705) (738:738:738))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe1_Y_Pos\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2139:2139:2139))
        (PORT asdata (1654:1654:1654) (1610:1610:1610))
        (PORT ena (1680:1680:1680) (1647:1647:1647))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe0_Y_Pos\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (4720:4720:4720) (5099:5099:5099))
        (PORT datad (688:688:688) (722:722:722))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe1_Y_Pos\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (925:925:925) (904:904:904))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe1_Y_Pos\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2129:2129:2129))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1708:1708:1708) (1675:1675:1675))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2393:2393:2393) (2397:2397:2397))
        (PORT datab (848:848:848) (889:889:889))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan10\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (PORT datab (2003:2003:2003) (1994:1994:1994))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan10\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (878:878:878))
        (PORT datab (1328:1328:1328) (1359:1359:1359))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan10\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (564:564:564))
        (PORT datab (2492:2492:2492) (2437:2437:2437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan10\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2264:2264:2264) (2254:2254:2254))
        (PORT datab (446:446:446) (449:449:449))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan10\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (428:428:428))
        (PORT datab (2231:2231:2231) (2300:2300:2300))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan10\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1101:1101:1101))
        (PORT datab (446:446:446) (449:449:449))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan10\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2470:2470:2470) (2442:2442:2442))
        (PORT datab (445:445:445) (448:448:448))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan10\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (816:816:816) (863:863:863))
        (PORT datad (610:610:610) (594:594:594))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1153:1153:1153))
        (PORT datab (305:305:305) (388:388:388))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan9\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (849:849:849))
        (PORT datab (880:880:880) (920:920:920))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan9\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1118:1118:1118))
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan9\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (869:869:869))
        (PORT datab (2764:2764:2764) (2720:2720:2720))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan9\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1688:1688:1688) (1712:1712:1712))
        (PORT datab (845:845:845) (891:891:891))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan9\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1094:1094:1094))
        (PORT datab (841:841:841) (886:886:886))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan9\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (914:914:914))
        (PORT datab (785:785:785) (830:830:830))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan9\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1450:1450:1450))
        (PORT datab (846:846:846) (892:892:892))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan9\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (830:830:830) (885:885:885))
        (PORT datad (783:783:783) (812:812:812))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|RGB_Display\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (627:627:627))
        (PORT datab (662:662:662) (646:646:646))
        (PORT datac (373:373:373) (388:388:388))
        (PORT datad (931:931:931) (903:903:903))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (779:779:779))
        (PORT datab (1081:1081:1081) (1116:1116:1116))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan8\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (790:790:790))
        (PORT datab (736:736:736) (781:781:781))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan8\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (601:601:601))
        (PORT datab (3583:3583:3583) (3713:3713:3713))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan8\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3620:3620:3620) (3594:3594:3594))
        (PORT datab (402:402:402) (418:418:418))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan8\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1457:1457:1457))
        (PORT datab (446:446:446) (449:449:449))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan8\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (427:427:427))
        (PORT datab (1421:1421:1421) (1441:1441:1441))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan8\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3097:3097:3097) (3095:3095:3095))
        (PORT datab (445:445:445) (448:448:448))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan8\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1128:1128:1128))
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan8\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (604:604:604))
        (PORT datab (1365:1365:1365) (1358:1358:1358))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan8\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1833:1833:1833) (1819:1819:1819))
        (PORT datad (373:373:373) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Draw\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1192:1192:1192))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (700:700:700) (700:700:700))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (770:770:770) (793:793:793))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (682:682:682))
        (PORT datad (796:796:796) (797:797:797))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe0_X_Pos\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2136:2136:2136))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (798:798:798))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT datac (262:262:262) (298:298:298))
        (PORT datad (943:943:943) (926:926:926))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe0_X_Pos\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2351:2351:2351) (2287:2287:2287))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (580:580:580))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (464:464:464))
        (PORT datad (777:777:777) (785:785:785))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe0_X_Pos\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1563:1563:1563) (1546:1546:1546))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (579:579:579))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (433:433:433))
        (PORT datad (777:777:777) (785:785:785))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe0_X_Pos\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1563:1563:1563) (1546:1546:1546))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (575:575:575))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (408:408:408) (418:418:418))
        (PORT datad (775:775:775) (782:782:782))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe0_X_Pos\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1563:1563:1563) (1546:1546:1546))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (493:493:493) (550:550:550))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (373:373:373) (389:389:389))
        (PORT datad (776:776:776) (784:784:784))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe0_X_Pos\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1563:1563:1563) (1546:1546:1546))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (797:797:797))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (656:656:656) (638:638:638))
        (PORT datad (796:796:796) (797:797:797))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe0_X_Pos\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2136:2136:2136))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (492:492:492) (549:549:549))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (408:408:408) (417:417:417))
        (PORT datad (776:776:776) (783:783:783))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe0_X_Pos\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1563:1563:1563) (1546:1546:1546))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (558:558:558))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (808:808:808) (824:824:824))
        (PORT datad (373:373:373) (378:378:378))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe0_X_Pos\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1563:1563:1563) (1546:1546:1546))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1172:1172:1172))
        (PORT datab (338:338:338) (424:424:424))
        (PORT datac (307:307:307) (390:390:390))
        (PORT datad (820:820:820) (868:868:868))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (980:980:980) (953:953:953))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe0_X_Pos\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1488:1488:1488) (1452:1452:1452))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (598:598:598))
        (PORT datab (565:565:565) (617:617:617))
        (PORT datac (706:706:706) (732:732:732))
        (PORT datad (720:720:720) (754:754:754))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1354:1354:1354))
        (PORT datab (323:323:323) (414:414:414))
        (PORT datad (704:704:704) (741:741:741))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe0_X_Pos\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5194:5194:5194) (5580:5580:5580))
        (PORT datab (246:246:246) (285:285:285))
        (PORT datac (711:711:711) (717:717:717))
        (PORT datad (942:942:942) (911:911:911))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT datad (1041:1041:1041) (1049:1049:1049))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (257:257:257) (292:292:292))
        (PORT datad (914:914:914) (903:903:903))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe0_X_Pos\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2351:2351:2351) (2287:2287:2287))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (325:325:325) (416:416:416))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1055:1055:1055))
        (PORT datab (761:761:761) (788:788:788))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3626:3626:3626) (3740:3740:3740))
        (PORT datab (781:781:781) (812:812:812))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan3\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3335:3335:3335) (3331:3331:3331))
        (PORT datab (779:779:779) (809:809:809))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan3\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1731:1731:1731) (1719:1719:1719))
        (PORT datab (722:722:722) (763:763:763))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan3\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1863:1863:1863) (1845:1845:1845))
        (PORT datab (761:761:761) (795:795:795))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan3\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1353:1353:1353))
        (PORT datab (1957:1957:1957) (1928:1928:1928))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan3\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (795:795:795))
        (PORT datab (1464:1464:1464) (1521:1521:1521))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan3\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (829:829:829))
        (PORT datab (1294:1294:1294) (1300:1300:1300))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan3\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1671:1671:1671) (1675:1675:1675))
        (PORT datad (722:722:722) (756:756:756))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Draw\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (843:843:843) (889:889:889))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (423:423:423))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add8\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (329:329:329) (411:411:411))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add8\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add8\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (425:425:425))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add8\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (735:735:735))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add8\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add8\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add8\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (590:590:590))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add8\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (786:786:786) (823:823:823))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1505:1505:1505) (1516:1516:1516))
        (PORT datab (799:799:799) (824:824:824))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (1021:1021:1021))
        (PORT datab (507:507:507) (566:566:566))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (592:592:592))
        (PORT datab (3332:3332:3332) (3486:3486:3486))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan4\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3408:3408:3408) (3391:3391:3391))
        (PORT datab (446:446:446) (450:450:450))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan4\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1713:1713:1713) (1710:1710:1710))
        (PORT datab (402:402:402) (418:418:418))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan4\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1918:1918:1918) (1896:1896:1896))
        (PORT datab (625:625:625) (624:624:624))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan4\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (427:427:427))
        (PORT datab (1641:1641:1641) (1643:1643:1643))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan4\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2657:2657:2657) (2709:2709:2709))
        (PORT datab (445:445:445) (448:448:448))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan4\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1274:1274:1274))
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan4\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1616:1616:1616) (1635:1635:1635))
        (PORT datad (841:841:841) (808:808:808))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (463:463:463) (532:532:532))
        (PORT datac (692:692:692) (731:731:731))
        (PORT datad (291:291:291) (373:373:373))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe0_Y_Pos\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (620:620:620))
        (PORT datab (342:342:342) (430:430:430))
        (PORT datac (309:309:309) (394:394:394))
        (PORT datad (491:491:491) (548:548:548))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe0_Y_Pos\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1168:1168:1168))
        (PORT datab (342:342:342) (429:429:429))
        (PORT datac (305:305:305) (387:387:387))
        (PORT datad (818:818:818) (866:866:866))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe0_Y_Pos\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (765:765:765))
        (PORT datab (4597:4597:4597) (4949:4949:4949))
        (PORT datac (632:632:632) (607:607:607))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe0_Y_Pos\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5196:5196:5196) (5582:5582:5582))
        (PORT datac (4261:4261:4261) (4610:4610:4610))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe0_Y_Pos\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2125:2125:2125))
        (PORT asdata (857:857:857) (857:857:857))
        (PORT ena (1723:1723:1723) (1685:1685:1685))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe0_Y_Pos\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (432:432:432) (439:439:439))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe0_Y_Pos\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1723:1723:1723) (1685:1685:1685))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe0_Y_Pos\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2125:2125:2125))
        (PORT asdata (805:805:805) (815:815:815))
        (PORT ena (1723:1723:1723) (1685:1685:1685))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe0_Y_Pos\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2125:2125:2125))
        (PORT asdata (645:645:645) (676:676:676))
        (PORT ena (1701:1701:1701) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe0_Y_Pos\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (865:865:865) (840:840:840))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe0_Y_Pos\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1723:1723:1723) (1685:1685:1685))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe0_Y_Pos\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2125:2125:2125))
        (PORT asdata (998:998:998) (981:981:981))
        (PORT ena (1723:1723:1723) (1685:1685:1685))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add9\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add9\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (563:563:563))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add9\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add9\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add9\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (757:757:757))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add9\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe0_Y_Pos\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datad (420:420:420) (433:433:433))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe0_Y_Pos\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1929:1929:1929))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe0_Y_Pos\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (1255:1255:1255) (1221:1221:1221))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe0_Y_Pos\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1929:1929:1929))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe0_Y_Pos\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2122:2122:2122))
        (PORT asdata (1068:1068:1068) (1045:1045:1045))
        (PORT ena (1453:1453:1453) (1427:1427:1427))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1670:1670:1670) (1667:1667:1667))
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (751:751:751))
        (PORT datab (1109:1109:1109) (1134:1134:1134))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan5\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (786:786:786))
        (PORT datab (1695:1695:1695) (1699:1699:1699))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan5\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (812:812:812))
        (PORT datab (2510:2510:2510) (2480:2480:2480))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan5\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (767:767:767))
        (PORT datab (1916:1916:1916) (1910:1910:1910))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan5\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (759:759:759))
        (PORT datab (1437:1437:1437) (1455:1455:1455))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan5\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1127:1127:1127))
        (PORT datab (722:722:722) (752:752:752))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan5\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1707:1707:1707) (1698:1698:1698))
        (PORT datab (806:806:806) (829:829:829))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan5\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (3646:3646:3646) (3586:3586:3586))
        (PORT datad (700:700:700) (735:735:735))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add9\~14)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (769:769:769))
        (PORT datab (858:858:858) (929:929:929))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1133:1133:1133))
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (882:882:882) (939:939:939))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan6\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1424:1424:1424))
        (PORT datab (697:697:697) (733:733:733))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan6\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1767:1767:1767) (1798:1798:1798))
        (PORT datab (449:449:449) (452:452:452))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan6\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (428:428:428))
        (PORT datab (904:904:904) (964:964:964))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan6\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1387:1387:1387))
        (PORT datab (450:450:450) (454:454:454))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan6\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1431:1431:1431))
        (PORT datab (448:448:448) (452:452:452))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan6\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (939:939:939))
        (PORT datad (614:614:614) (598:598:598))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|RGB_Display\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1329:1329:1329))
        (PORT datab (1077:1077:1077) (1056:1056:1056))
        (PORT datac (735:735:735) (743:743:743))
        (PORT datad (700:700:700) (706:706:706))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Draw\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (838:838:838))
        (PORT datab (906:906:906) (880:880:880))
        (PORT datac (880:880:880) (852:852:852))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (1005:1005:1005))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (5124:5124:5124) (5469:5469:5469))
        (PORT datac (669:669:669) (653:653:653))
        (PORT datad (670:670:670) (665:665:665))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe2_X_Pos\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2653:2653:2653) (2593:2593:2593))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (428:428:428))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (457:457:457) (472:472:472))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe2_X_Pos\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2129:2129:2129))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1765:1765:1765) (1725:1725:1725))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (712:712:712) (736:736:736))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4699:4699:4699) (5075:5075:5075))
        (PORT datac (608:608:608) (594:594:594))
        (PORT datad (677:677:677) (677:677:677))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe2_X_Pos\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2131:2131:2131))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1992:1992:1992) (1940:1940:1940))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (720:720:720) (753:753:753))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4707:4707:4707) (5085:5085:5085))
        (PORT datac (674:674:674) (663:663:663))
        (PORT datad (673:673:673) (673:673:673))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe2_X_Pos\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2131:2131:2131))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1992:1992:1992) (1940:1940:1940))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (778:778:778))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~28)
    (DELAY
      (ABSOLUTE
        (PORT datac (615:615:615) (605:605:605))
        (PORT datad (670:670:670) (666:666:666))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe2_X_Pos\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2653:2653:2653) (2593:2593:2593))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (784:784:784) (814:814:814))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4707:4707:4707) (5085:5085:5085))
        (PORT datac (605:605:605) (591:591:591))
        (PORT datad (672:672:672) (673:673:673))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe2_X_Pos\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2131:2131:2131))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1992:1992:1992) (1940:1940:1940))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (773:773:773) (797:797:797))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~26)
    (DELAY
      (ABSOLUTE
        (PORT datac (601:601:601) (586:586:586))
        (PORT datad (676:676:676) (677:677:677))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe2_X_Pos\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2131:2131:2131))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1992:1992:1992) (1940:1940:1940))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (796:796:796))
        (PORT datac (775:775:775) (802:802:802))
        (PORT datad (992:992:992) (993:993:993))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (418:418:418))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4671:4671:4671) (5040:5040:5040))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (457:457:457) (472:472:472))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe2_X_Pos\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2129:2129:2129))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1765:1765:1765) (1725:1725:1725))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (772:772:772) (806:806:806))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (707:707:707) (715:715:715))
        (PORT datad (606:606:606) (597:597:597))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe2_X_Pos\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2131:2131:2131))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1992:1992:1992) (1940:1940:1940))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (424:424:424))
        (PORT datab (323:323:323) (415:415:415))
        (PORT datac (306:306:306) (388:388:388))
        (PORT datad (740:740:740) (765:765:765))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (432:432:432))
        (PORT datab (314:314:314) (402:402:402))
        (PORT datac (477:477:477) (525:525:525))
        (PORT datad (311:311:311) (387:387:387))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe2_X_Pos\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5240:5240:5240) (5594:5594:5594))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (640:640:640) (626:626:626))
        (PORT datad (606:606:606) (592:592:592))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (803:803:803))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4706:4706:4706) (5084:5084:5084))
        (PORT datab (706:706:706) (715:715:715))
        (PORT datad (631:631:631) (621:621:621))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe2_X_Pos\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2131:2131:2131))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1992:1992:1992) (1940:1940:1940))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (480:480:480) (528:528:528))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add5\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4672:4672:4672) (5040:5040:5040))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (457:457:457) (472:472:472))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe2_X_Pos\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2129:2129:2129))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1765:1765:1765) (1725:1725:1725))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add12\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (335:335:335) (420:420:420))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (434:434:434))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add12\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (541:541:541) (584:584:584))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add12\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add12\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (329:329:329) (411:411:411))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add12\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (766:766:766))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add12\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add12\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (402:402:402))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add12\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (762:762:762) (788:788:788))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (413:413:413))
        (PORT datab (1133:1133:1133) (1173:1173:1173))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan12\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (801:801:801))
        (PORT datab (1036:1036:1036) (1087:1087:1087))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan12\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3536:3536:3536) (3658:3658:3658))
        (PORT datab (553:553:553) (600:600:600))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan12\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (432:432:432))
        (PORT datab (1356:1356:1356) (1362:1362:1362))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan12\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1520:1520:1520))
        (PORT datab (447:447:447) (452:452:452))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan12\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1350:1350:1350))
        (PORT datab (405:405:405) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan12\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3071:3071:3071) (3069:3069:3069))
        (PORT datab (448:448:448) (453:453:453))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan12\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2965:2965:2965) (2994:2994:2994))
        (PORT datab (631:631:631) (621:621:621))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan12\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1921:1921:1921) (1891:1891:1891))
        (PORT datab (402:402:402) (418:418:418))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan12\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1104:1104:1104))
        (PORT datad (400:400:400) (404:404:404))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (890:890:890))
        (PORT datab (1039:1039:1039) (1037:1037:1037))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan11\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1298:1298:1298))
        (PORT datab (480:480:480) (541:541:541))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan11\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3347:3347:3347) (3492:3492:3492))
        (PORT datab (784:784:784) (820:820:820))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan11\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (792:792:792))
        (PORT datab (3413:3413:3413) (3390:3390:3390))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan11\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (796:796:796))
        (PORT datab (1371:1371:1371) (1377:1377:1377))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan11\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (769:769:769))
        (PORT datab (1653:1653:1653) (1670:1670:1670))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan11\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (841:841:841))
        (PORT datab (1371:1371:1371) (1372:1372:1372))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan11\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1365:1365:1365))
        (PORT datab (744:744:744) (770:770:770))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan11\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1819:1819:1819) (1809:1809:1809))
        (PORT datab (769:769:769) (795:795:795))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan11\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1658:1658:1658) (1662:1662:1662))
        (PORT datad (710:710:710) (740:740:740))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Draw\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (430:430:430))
        (PORT datab (780:780:780) (814:814:814))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (638:638:638) (624:624:624))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe2_Y_Pos\[8\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (435:435:435) (434:434:434))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe2_Y_Pos\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (795:795:795))
        (PORT datab (784:784:784) (820:820:820))
        (PORT datac (705:705:705) (729:729:729))
        (PORT datad (713:713:713) (744:744:744))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (415:415:415))
        (PORT datac (285:285:285) (371:371:371))
        (PORT datad (473:473:473) (519:519:519))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe2_Y_Pos\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (425:425:425))
        (PORT datab (323:323:323) (416:416:416))
        (PORT datac (306:306:306) (388:388:388))
        (PORT datad (740:740:740) (765:765:765))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe2_Y_Pos\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5238:5238:5238) (5592:5592:5592))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (642:642:642) (634:634:634))
        (PORT datad (365:365:365) (368:368:368))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe2_Y_Pos\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4547:4547:4547) (4872:4872:4872))
        (PORT datab (4723:4723:4723) (5103:5103:5103))
        (PORT datad (958:958:958) (934:934:934))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe2_Y_Pos\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe2_Y_Pos\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2125:2125:2125))
        (PORT asdata (812:812:812) (812:812:812))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe2_Y_Pos\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (421:421:421) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe2_Y_Pos\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe2_Y_Pos\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (233:233:233) (268:268:268))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe2_Y_Pos\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe2_Y_Pos\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2121:2121:2121))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1342:1342:1342) (1284:1284:1284))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe2_Y_Pos\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add13\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (305:305:305) (388:388:388))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add13\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (682:682:682) (731:731:731))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add13\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add13\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add13\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add13\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add13\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe2_Y_Pos\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (638:638:638) (634:634:634))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe2_Y_Pos\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1696:1696:1696) (1626:1626:1626))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe2_Y_Pos\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (941:941:941) (925:925:925))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe2_Y_Pos\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1696:1696:1696) (1626:1626:1626))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Bottom_Pipe2_Y_Pos\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (944:944:944) (924:924:924))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|Bottom_Pipe2_Y_Pos\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1696:1696:1696) (1626:1626:1626))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1460:1460:1460) (1500:1500:1500))
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan13\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (PORT datab (1457:1457:1457) (1469:1469:1469))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan13\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (PORT datab (1716:1716:1716) (1726:1726:1726))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan13\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (784:784:784))
        (PORT datab (1410:1410:1410) (1434:1434:1434))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan13\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1077:1077:1077))
        (PORT datab (1263:1263:1263) (1280:1280:1280))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan13\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1435:1435:1435))
        (PORT datab (776:776:776) (801:801:801))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan13\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (809:809:809))
        (PORT datab (1707:1707:1707) (1737:1737:1737))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan13\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1894:1894:1894) (1875:1875:1875))
        (PORT datab (728:728:728) (768:768:768))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan13\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1435:1435:1435) (1478:1478:1478))
        (PORT datad (679:679:679) (715:715:715))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add13\~14)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (531:531:531))
        (PORT datab (1089:1089:1089) (1153:1153:1153))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan14\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1137:1137:1137))
        (PORT datab (475:475:475) (525:525:525))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan14\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (563:563:563))
        (PORT datab (843:843:843) (915:915:915))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan14\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1667:1667:1667))
        (PORT datab (781:781:781) (806:806:806))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan14\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (668:668:668))
        (PORT datab (1477:1477:1477) (1509:1509:1509))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan14\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (682:682:682))
        (PORT datab (1308:1308:1308) (1344:1344:1344))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan14\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (683:683:683))
        (PORT datab (1694:1694:1694) (1722:1722:1722))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan14\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1466:1466:1466))
        (PORT datab (623:623:623) (611:611:611))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan14\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1443:1443:1443))
        (PORT datad (630:630:630) (610:610:610))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|RGB_Display\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (632:632:632))
        (PORT datab (396:396:396) (410:410:410))
        (PORT datac (626:626:626) (604:604:604))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Draw\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (290:290:290))
        (PORT datab (242:242:242) (282:282:282))
        (PORT datac (722:722:722) (733:733:733))
        (PORT datad (703:703:703) (702:702:702))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1191:1191:1191))
        (PORT datab (902:902:902) (888:888:888))
        (PORT datac (702:702:702) (688:688:688))
        (PORT datad (228:228:228) (260:260:260))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1189:1189:1189))
        (PORT datab (907:907:907) (893:893:893))
        (PORT datac (698:698:698) (684:684:684))
        (PORT datad (226:226:226) (259:259:259))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1539:1539:1539) (1487:1487:1487))
        (PORT datab (1363:1363:1363) (1314:1314:1314))
        (PORT datac (456:456:456) (482:482:482))
        (PORT datad (471:471:471) (493:493:493))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|red_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2606:2606:2606) (2616:2616:2616))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3499:3499:3499))
        (PORT d[1] (4866:4866:4866) (4987:4987:4987))
        (PORT d[2] (3589:3589:3589) (3708:3708:3708))
        (PORT d[3] (5786:5786:5786) (5975:5975:5975))
        (PORT d[4] (6722:6722:6722) (6901:6901:6901))
        (PORT d[5] (4271:4271:4271) (4502:4502:4502))
        (PORT d[6] (4670:4670:4670) (4818:4818:4818))
        (PORT d[7] (5529:5529:5529) (5595:5595:5595))
        (PORT d[8] (5143:5143:5143) (5207:5207:5207))
        (PORT d[9] (4067:4067:4067) (4168:4168:4168))
        (PORT d[10] (5766:5766:5766) (5980:5980:5980))
        (PORT d[11] (3529:3529:3529) (3644:3644:3644))
        (PORT d[12] (3634:3634:3634) (3761:3761:3761))
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (PORT d[0] (2121:2121:2121) (2184:2184:2184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2530:2530:2530))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3836:3836:3836) (4074:4074:4074))
        (PORT d[1] (3919:3919:3919) (4131:4131:4131))
        (PORT d[2] (3248:3248:3248) (3343:3343:3343))
        (PORT d[3] (5278:5278:5278) (5424:5424:5424))
        (PORT d[4] (5651:5651:5651) (5751:5751:5751))
        (PORT d[5] (3972:3972:3972) (4099:4099:4099))
        (PORT d[6] (4163:4163:4163) (4212:4212:4212))
        (PORT d[7] (4859:4859:4859) (4915:4915:4915))
        (PORT d[8] (5601:5601:5601) (5753:5753:5753))
        (PORT d[9] (3750:3750:3750) (3806:3806:3806))
        (PORT d[10] (5122:5122:5122) (5266:5266:5266))
        (PORT d[11] (3651:3651:3651) (3824:3824:3824))
        (PORT d[12] (3231:3231:3231) (3317:3317:3317))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2557:2557:2557))
        (PORT d[0] (1981:1981:1981) (2017:2017:2017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2514:2514:2514))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (3183:3183:3183))
        (PORT d[1] (3913:3913:3913) (4070:4070:4070))
        (PORT d[2] (3236:3236:3236) (3337:3337:3337))
        (PORT d[3] (5275:5275:5275) (5420:5420:5420))
        (PORT d[4] (5271:5271:5271) (5340:5340:5340))
        (PORT d[5] (5107:5107:5107) (5226:5226:5226))
        (PORT d[6] (4288:4288:4288) (4359:4359:4359))
        (PORT d[7] (4538:4538:4538) (4567:4567:4567))
        (PORT d[8] (5561:5561:5561) (5671:5671:5671))
        (PORT d[9] (4503:4503:4503) (4563:4563:4563))
        (PORT d[10] (4932:4932:4932) (5100:5100:5100))
        (PORT d[11] (3573:3573:3573) (3687:3687:3687))
        (PORT d[12] (3914:3914:3914) (3980:3980:3980))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT d[0] (2998:2998:2998) (3023:3023:3023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2461:2461:2461))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3800:3800:3800) (4000:4000:4000))
        (PORT d[1] (4515:4515:4515) (4655:4655:4655))
        (PORT d[2] (3208:3208:3208) (3298:3298:3298))
        (PORT d[3] (6398:6398:6398) (6573:6573:6573))
        (PORT d[4] (6691:6691:6691) (6838:6838:6838))
        (PORT d[5] (3855:3855:3855) (4051:4051:4051))
        (PORT d[6] (4357:4357:4357) (4440:4440:4440))
        (PORT d[7] (5010:5010:5010) (5089:5089:5089))
        (PORT d[8] (4849:4849:4849) (4929:4929:4929))
        (PORT d[9] (4916:4916:4916) (5055:5055:5055))
        (PORT d[10] (5000:5000:5000) (5172:5172:5172))
        (PORT d[11] (3897:3897:3897) (4027:4027:4027))
        (PORT d[12] (3300:3300:3300) (3395:3395:3395))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT d[0] (2728:2728:2728) (2794:2794:2794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2391:2391:2391) (2522:2522:2522))
        (PORT datab (2242:2242:2242) (2364:2364:2364))
        (PORT datac (1999:1999:1999) (1988:1988:1988))
        (PORT datad (1728:1728:1728) (1739:1739:1739))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1826:1826:1826) (1889:1889:1889))
        (PORT datab (1647:1647:1647) (1645:1645:1645))
        (PORT datac (2336:2336:2336) (2472:2472:2472))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3385:3385:3385) (3563:3563:3563))
        (PORT d[1] (4581:4581:4581) (4712:4712:4712))
        (PORT d[2] (6296:6296:6296) (6515:6515:6515))
        (PORT d[3] (6658:6658:6658) (6786:6786:6786))
        (PORT d[4] (7793:7793:7793) (7925:7925:7925))
        (PORT d[5] (4211:4211:4211) (4411:4411:4411))
        (PORT d[6] (5401:5401:5401) (5523:5523:5523))
        (PORT d[7] (5591:5591:5591) (5644:5644:5644))
        (PORT d[8] (4837:4837:4837) (4910:4910:4910))
        (PORT d[9] (4076:4076:4076) (4173:4173:4173))
        (PORT d[10] (6463:6463:6463) (6666:6666:6666))
        (PORT d[11] (4759:4759:4759) (4923:4923:4923))
        (PORT d[12] (3676:3676:3676) (3805:3805:3805))
        (PORT clk (2559:2559:2559) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (PORT d[0] (2147:2147:2147) (2172:2172:2172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2545:2545:2545))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3016:3016:3016) (3161:3161:3161))
        (PORT d[1] (4555:4555:4555) (4757:4757:4757))
        (PORT d[2] (3168:3168:3168) (3260:3260:3260))
        (PORT d[3] (5273:5273:5273) (5425:5425:5425))
        (PORT d[4] (5597:5597:5597) (5643:5643:5643))
        (PORT d[5] (4706:4706:4706) (4826:4826:4826))
        (PORT d[6] (3887:3887:3887) (3963:3963:3963))
        (PORT d[7] (5254:5254:5254) (5279:5279:5279))
        (PORT d[8] (5889:5889:5889) (6002:6002:6002))
        (PORT d[9] (4159:4159:4159) (4224:4224:4224))
        (PORT d[10] (6086:6086:6086) (6207:6207:6207))
        (PORT d[11] (3660:3660:3660) (3834:3834:3834))
        (PORT d[12] (3597:3597:3597) (3679:3679:3679))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (PORT d[0] (3075:3075:3075) (3042:3042:3042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3258:3258:3258) (3359:3359:3359))
        (PORT d[1] (4324:4324:4324) (4484:4484:4484))
        (PORT d[2] (3176:3176:3176) (3262:3262:3262))
        (PORT d[3] (5203:5203:5203) (5308:5308:5308))
        (PORT d[4] (5267:5267:5267) (5327:5327:5327))
        (PORT d[5] (4867:4867:4867) (5003:5003:5003))
        (PORT d[6] (4051:4051:4051) (4071:4071:4071))
        (PORT d[7] (4891:4891:4891) (4916:4916:4916))
        (PORT d[8] (5532:5532:5532) (5642:5642:5642))
        (PORT d[9] (3410:3410:3410) (3433:3433:3433))
        (PORT d[10] (6021:6021:6021) (6170:6170:6170))
        (PORT d[11] (3150:3150:3150) (3235:3235:3235))
        (PORT d[12] (3165:3165:3165) (3203:3203:3203))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT d[0] (2605:2605:2605) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2536:2536:2536))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2129:2129:2129) (2280:2280:2280))
        (PORT datab (2062:2062:2062) (2043:2043:2043))
        (PORT datac (2178:2178:2178) (2300:2300:2300))
        (PORT datad (1053:1053:1053) (1032:1032:1032))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3324:3324:3324) (3460:3460:3460))
        (PORT d[1] (4568:4568:4568) (4760:4760:4760))
        (PORT d[2] (3220:3220:3220) (3319:3319:3319))
        (PORT d[3] (5305:5305:5305) (5459:5459:5459))
        (PORT d[4] (5557:5557:5557) (5614:5614:5614))
        (PORT d[5] (4747:4747:4747) (4872:4872:4872))
        (PORT d[6] (4255:4255:4255) (4325:4325:4325))
        (PORT d[7] (5232:5232:5232) (5253:5253:5253))
        (PORT d[8] (5580:5580:5580) (5691:5691:5691))
        (PORT d[9] (4138:4138:4138) (4199:4199:4199))
        (PORT d[10] (6130:6130:6130) (6254:6254:6254))
        (PORT d[11] (3558:3558:3558) (3670:3670:3670))
        (PORT d[12] (3574:3574:3574) (3653:3653:3653))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (PORT d[0] (2022:2022:2022) (2034:2034:2034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2470:2470:2470))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2433:2433:2433) (2398:2398:2398))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2075:2075:2075) (2228:2228:2228))
        (PORT datad (2006:2006:2006) (1971:1971:1971))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a213.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3276:3276:3276) (3431:3431:3431))
        (PORT d[1] (3998:3998:3998) (4205:4205:4205))
        (PORT d[2] (3953:3953:3953) (4079:4079:4079))
        (PORT d[3] (3339:3339:3339) (3283:3283:3283))
        (PORT d[4] (4128:4128:4128) (4031:4031:4031))
        (PORT d[5] (5302:5302:5302) (5337:5337:5337))
        (PORT d[6] (4217:4217:4217) (4324:4324:4324))
        (PORT d[7] (3261:3261:3261) (3217:3217:3217))
        (PORT d[8] (5111:5111:5111) (5169:5169:5169))
        (PORT d[9] (4448:4448:4448) (4543:4543:4543))
        (PORT d[10] (3877:3877:3877) (3858:3858:3858))
        (PORT d[11] (4275:4275:4275) (4429:4429:4429))
        (PORT d[12] (3981:3981:3981) (4055:4055:4055))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a213.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (PORT d[0] (2746:2746:2746) (2779:2779:2779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a213.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a213.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2503:2503:2503))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a213.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a213.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a213.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a213.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a225.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3327:3327:3327))
        (PORT d[1] (5081:5081:5081) (5325:5325:5325))
        (PORT d[2] (3978:3978:3978) (4147:4147:4147))
        (PORT d[3] (4447:4447:4447) (4471:4471:4471))
        (PORT d[4] (5628:5628:5628) (5680:5680:5680))
        (PORT d[5] (3475:3475:3475) (3646:3646:3646))
        (PORT d[6] (4985:4985:4985) (5090:5090:5090))
        (PORT d[7] (3772:3772:3772) (3671:3671:3671))
        (PORT d[8] (5518:5518:5518) (5658:5658:5658))
        (PORT d[9] (4191:4191:4191) (4290:4290:4290))
        (PORT d[10] (3356:3356:3356) (3360:3360:3360))
        (PORT d[11] (4008:4008:4008) (4172:4172:4172))
        (PORT d[12] (3898:3898:3898) (3993:3993:3993))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a225.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT d[0] (2657:2657:2657) (2646:2646:2646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a225.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a225.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2481:2481:2481))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a225.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a225.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a225.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a225.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a201.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3808:3808:3808) (4004:4004:4004))
        (PORT d[1] (4739:4739:4739) (4982:4982:4982))
        (PORT d[2] (4350:4350:4350) (4479:4479:4479))
        (PORT d[3] (3667:3667:3667) (3610:3610:3610))
        (PORT d[4] (5255:5255:5255) (5271:5271:5271))
        (PORT d[5] (4574:4574:4574) (4621:4621:4621))
        (PORT d[6] (4618:4618:4618) (4735:4735:4735))
        (PORT d[7] (4291:4291:4291) (4235:4235:4235))
        (PORT d[8] (4701:4701:4701) (4762:4762:4762))
        (PORT d[9] (4316:4316:4316) (4391:4391:4391))
        (PORT d[10] (4218:4218:4218) (4198:4198:4198))
        (PORT d[11] (3936:3936:3936) (4088:4088:4088))
        (PORT d[12] (3564:3564:3564) (3638:3638:3638))
        (PORT clk (2486:2486:2486) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a201.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2508:2508:2508))
        (PORT d[0] (2443:2443:2443) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a201.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a201.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2465:2465:2465))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a201.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a201.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a201.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a201.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2291:2291:2291) (2415:2415:2415))
        (PORT datab (1443:1443:1443) (1478:1478:1478))
        (PORT datac (1122:1122:1122) (1116:1116:1116))
        (PORT datad (2107:2107:2107) (2184:2184:2184))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2289:2289:2289) (2413:2413:2413))
        (PORT datab (785:785:785) (777:777:777))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (2106:2106:2106) (2182:2182:2182))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1802:1802:1802) (1818:1818:1818))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1216:1216:1216) (1203:1203:1203))
        (PORT datad (1770:1770:1770) (1827:1827:1827))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3410:3410:3410) (3581:3581:3581))
        (PORT d[1] (3736:3736:3736) (3832:3832:3832))
        (PORT d[2] (3938:3938:3938) (4030:4030:4030))
        (PORT d[3] (5657:5657:5657) (5803:5803:5803))
        (PORT d[4] (5988:5988:5988) (5899:5899:5899))
        (PORT d[5] (4569:4569:4569) (4782:4782:4782))
        (PORT d[6] (3902:3902:3902) (3984:3984:3984))
        (PORT d[7] (4501:4501:4501) (4525:4525:4525))
        (PORT d[8] (5073:5073:5073) (5062:5062:5062))
        (PORT d[9] (4486:4486:4486) (4494:4494:4494))
        (PORT d[10] (6082:6082:6082) (6250:6250:6250))
        (PORT d[11] (3587:3587:3587) (3710:3710:3710))
        (PORT d[12] (3257:3257:3257) (3350:3350:3350))
        (PORT clk (2545:2545:2545) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (PORT d[0] (1675:1675:1675) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a165.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3370:3370:3370) (3537:3537:3537))
        (PORT d[1] (3789:3789:3789) (3889:3889:3889))
        (PORT d[2] (4281:4281:4281) (4368:4368:4368))
        (PORT d[3] (5632:5632:5632) (5748:5748:5748))
        (PORT d[4] (5639:5639:5639) (5550:5550:5550))
        (PORT d[5] (4906:4906:4906) (5092:5092:5092))
        (PORT d[6] (3734:3734:3734) (3804:3804:3804))
        (PORT d[7] (4790:4790:4790) (4793:4793:4793))
        (PORT d[8] (4736:4736:4736) (4767:4767:4767))
        (PORT d[9] (4098:4098:4098) (4202:4202:4202))
        (PORT d[10] (5880:5880:5880) (5889:5889:5889))
        (PORT d[11] (3622:3622:3622) (3750:3750:3750))
        (PORT d[12] (3633:3633:3633) (3726:3726:3726))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (PORT d[0] (2447:2447:2447) (2473:2473:2473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a189.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2026:2026:2026) (2183:2183:2183))
        (PORT datab (1621:1621:1621) (1694:1694:1694))
        (PORT datac (1037:1037:1037) (1020:1020:1020))
        (PORT datad (1024:1024:1024) (1009:1009:1009))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3245:3245:3245))
        (PORT d[1] (3735:3735:3735) (3837:3837:3837))
        (PORT d[2] (4262:4262:4262) (4346:4346:4346))
        (PORT d[3] (5375:5375:5375) (5528:5528:5528))
        (PORT d[4] (5654:5654:5654) (5571:5571:5571))
        (PORT d[5] (4914:4914:4914) (5101:5101:5101))
        (PORT d[6] (3894:3894:3894) (3975:3975:3975))
        (PORT d[7] (4522:4522:4522) (4546:4546:4546))
        (PORT d[8] (4425:4425:4425) (4465:4465:4465))
        (PORT d[9] (4446:4446:4446) (4454:4454:4454))
        (PORT d[10] (6089:6089:6089) (6262:6262:6262))
        (PORT d[11] (3562:3562:3562) (3684:3684:3684))
        (PORT d[12] (3671:3671:3671) (3770:3770:3770))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (PORT d[0] (2234:2234:2234) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a141.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2534:2534:2534))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3375:3375:3375) (3521:3521:3521))
        (PORT d[1] (3845:3845:3845) (3971:3971:3971))
        (PORT d[2] (5568:5568:5568) (5797:5797:5797))
        (PORT d[3] (5702:5702:5702) (5858:5858:5858))
        (PORT d[4] (7414:7414:7414) (7545:7545:7545))
        (PORT d[5] (3956:3956:3956) (4170:4170:4170))
        (PORT d[6] (4682:4682:4682) (4799:4799:4799))
        (PORT d[7] (4893:4893:4893) (4951:4951:4951))
        (PORT d[8] (5093:5093:5093) (5123:5123:5123))
        (PORT d[9] (4751:4751:4751) (4819:4819:4819))
        (PORT d[10] (6548:6548:6548) (6566:6566:6566))
        (PORT d[11] (4388:4388:4388) (4553:4553:4553))
        (PORT d[12] (4766:4766:4766) (4901:4901:4901))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (PORT d[0] (1875:1875:1875) (1917:1917:1917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a129.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2031:2031:2031) (2189:2189:2189))
        (PORT datab (724:724:724) (711:711:711))
        (PORT datac (1570:1570:1570) (1652:1652:1652))
        (PORT datad (1431:1431:1431) (1447:1447:1447))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3787:3787:3787) (3955:3955:3955))
        (PORT d[1] (4123:4123:4123) (4222:4222:4222))
        (PORT d[2] (5472:5472:5472) (5637:5637:5637))
        (PORT d[3] (5321:5321:5321) (5454:5454:5454))
        (PORT d[4] (5276:5276:5276) (5185:5185:5185))
        (PORT d[5] (4565:4565:4565) (4754:4754:4754))
        (PORT d[6] (3897:3897:3897) (3975:3975:3975))
        (PORT d[7] (4489:4489:4489) (4513:4513:4513))
        (PORT d[8] (4686:4686:4686) (4674:4674:4674))
        (PORT d[9] (4369:4369:4369) (4434:4434:4434))
        (PORT d[10] (5845:5845:5845) (5842:5842:5842))
        (PORT d[11] (3616:3616:3616) (3740:3740:3740))
        (PORT d[12] (3881:3881:3881) (3965:3965:3965))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2568:2568:2568))
        (PORT d[0] (2726:2726:2726) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a105.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2525:2525:2525))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3279:3279:3279))
        (PORT d[1] (3771:3771:3771) (3911:3911:3911))
        (PORT d[2] (4505:4505:4505) (4717:4717:4717))
        (PORT d[3] (5360:5360:5360) (5526:5526:5526))
        (PORT d[4] (5621:5621:5621) (5690:5690:5690))
        (PORT d[5] (3816:3816:3816) (3979:3979:3979))
        (PORT d[6] (4904:4904:4904) (4996:4996:4996))
        (PORT d[7] (4821:4821:4821) (4886:4886:4886))
        (PORT d[8] (4306:4306:4306) (4290:4290:4290))
        (PORT d[9] (4170:4170:4170) (4282:4282:4282))
        (PORT d[10] (4732:4732:4732) (4726:4726:4726))
        (PORT d[11] (3939:3939:3939) (4097:4097:4097))
        (PORT d[12] (4403:4403:4403) (4532:4532:4532))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT d[0] (1702:1702:1702) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a117.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2022:2022:2022) (2178:2178:2178))
        (PORT datab (1625:1625:1625) (1699:1699:1699))
        (PORT datac (1432:1432:1432) (1409:1409:1409))
        (PORT datad (2036:2036:2036) (2039:2039:2039))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (2253:2253:2253) (2408:2408:2408))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3291:3291:3291) (3407:3407:3407))
        (PORT d[1] (3888:3888:3888) (4016:4016:4016))
        (PORT d[2] (5602:5602:5602) (5827:5827:5827))
        (PORT d[3] (5650:5650:5650) (5801:5801:5801))
        (PORT d[4] (7080:7080:7080) (7214:7214:7214))
        (PORT d[5] (3881:3881:3881) (4094:4094:4094))
        (PORT d[6] (4681:4681:4681) (4803:4803:4803))
        (PORT d[7] (4863:4863:4863) (4917:4917:4917))
        (PORT d[8] (5084:5084:5084) (5113:5113:5113))
        (PORT d[9] (4319:4319:4319) (4382:4382:4382))
        (PORT d[10] (6224:6224:6224) (6250:6250:6250))
        (PORT d[11] (4012:4012:4012) (4176:4176:4176))
        (PORT d[12] (4421:4421:4421) (4559:4559:4559))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (PORT d[0] (2714:2714:2714) (2721:2721:2721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a153.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2536:2536:2536))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3343:3343:3343) (3487:3487:3487))
        (PORT d[1] (4197:4197:4197) (4328:4328:4328))
        (PORT d[2] (5953:5953:5953) (6180:6180:6180))
        (PORT d[3] (6049:6049:6049) (6204:6204:6204))
        (PORT d[4] (6359:6359:6359) (6508:6508:6508))
        (PORT d[5] (3922:3922:3922) (4131:4131:4131))
        (PORT d[6] (5050:5050:5050) (5176:5176:5176))
        (PORT d[7] (5248:5248:5248) (5306:5306:5306))
        (PORT d[8] (4805:4805:4805) (4870:4870:4870))
        (PORT d[9] (5090:5090:5090) (5155:5155:5155))
        (PORT d[10] (6553:6553:6553) (6576:6576:6576))
        (PORT d[11] (4762:4762:4762) (4925:4925:4925))
        (PORT d[12] (4772:4772:4772) (4909:4909:4909))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (PORT d[0] (2157:2157:2157) (2181:2181:2181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a177.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2550:2550:2550))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1594:1594:1594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1595:1595:1595))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1595:1595:1595))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2058:2058:2058) (2063:2063:2063))
        (PORT datab (1617:1617:1617) (1689:1689:1689))
        (PORT datac (1991:1991:1991) (2140:2140:2140))
        (PORT datad (1485:1485:1485) (1509:1509:1509))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2252:2252:2252) (2407:2407:2407))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1370:1370:1370))
        (PORT datab (1403:1403:1403) (1436:1436:1436))
        (PORT datac (327:327:327) (434:434:434))
        (PORT datad (334:334:334) (434:434:434))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (368:368:368))
        (PORT datab (1053:1053:1053) (1064:1064:1064))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1677:1677:1677))
        (PORT datab (1493:1493:1493) (1437:1437:1437))
        (PORT datac (456:456:456) (482:482:482))
        (PORT datad (473:473:473) (495:495:495))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|red_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2606:2606:2606) (2616:2616:2616))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3469:3469:3469))
        (PORT d[1] (3841:3841:3841) (3967:3967:3967))
        (PORT d[2] (5593:5593:5593) (5819:5819:5819))
        (PORT d[3] (5667:5667:5667) (5820:5820:5820))
        (PORT d[4] (7456:7456:7456) (7590:7590:7590))
        (PORT d[5] (3905:3905:3905) (4113:4113:4113))
        (PORT d[6] (4682:4682:4682) (4804:4804:4804))
        (PORT d[7] (5192:5192:5192) (5251:5251:5251))
        (PORT d[8] (4816:4816:4816) (4885:4885:4885))
        (PORT d[9] (4711:4711:4711) (4776:4776:4776))
        (PORT d[10] (6199:6199:6199) (6224:6224:6224))
        (PORT d[11] (4389:4389:4389) (4553:4553:4553))
        (PORT d[12] (4422:4422:4422) (4560:4560:4560))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (PORT d[0] (1704:1704:1704) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2536:2536:2536))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3089:3089:3089) (3263:3263:3263))
        (PORT d[1] (3749:3749:3749) (3856:3856:3856))
        (PORT d[2] (3930:3930:3930) (4022:4022:4022))
        (PORT d[3] (6021:6021:6021) (6148:6148:6148))
        (PORT d[4] (5989:5989:5989) (5899:5899:5899))
        (PORT d[5] (4612:4612:4612) (4828:4828:4828))
        (PORT d[6] (4200:4200:4200) (4276:4276:4276))
        (PORT d[7] (4496:4496:4496) (4519:4519:4519))
        (PORT d[8] (5366:5366:5366) (5346:5346:5346))
        (PORT d[9] (4142:4142:4142) (4159:4159:4159))
        (PORT d[10] (6044:6044:6044) (6213:6213:6213))
        (PORT d[11] (3857:3857:3857) (3939:3939:3939))
        (PORT d[12] (3277:3277:3277) (3370:3370:3370))
        (PORT clk (2543:2543:2543) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (PORT d[0] (1929:1929:1929) (1924:1924:1924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3605:3605:3605) (3736:3736:3736))
        (PORT d[1] (4306:4306:4306) (4546:4546:4546))
        (PORT d[2] (4437:4437:4437) (4575:4575:4575))
        (PORT d[3] (4859:4859:4859) (4974:4974:4974))
        (PORT d[4] (5733:5733:5733) (5852:5852:5852))
        (PORT d[5] (4396:4396:4396) (4539:4539:4539))
        (PORT d[6] (3788:3788:3788) (3799:3799:3799))
        (PORT d[7] (6011:6011:6011) (6112:6112:6112))
        (PORT d[8] (5209:5209:5209) (5332:5332:5332))
        (PORT d[9] (3287:3287:3287) (3260:3260:3260))
        (PORT d[10] (4575:4575:4575) (4701:4701:4701))
        (PORT d[11] (3102:3102:3102) (3168:3168:3168))
        (PORT d[12] (3225:3225:3225) (3320:3320:3320))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2528:2528:2528))
        (PORT d[0] (3150:3150:3150) (3254:3254:3254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3502:3502:3502) (3717:3717:3717))
        (PORT d[1] (4184:4184:4184) (4316:4316:4316))
        (PORT d[2] (4285:4285:4285) (4405:4405:4405))
        (PORT d[3] (6070:6070:6070) (6250:6250:6250))
        (PORT d[4] (6424:6424:6424) (6576:6576:6576))
        (PORT d[5] (3828:3828:3828) (3991:3991:3991))
        (PORT d[6] (3963:3963:3963) (4044:4044:4044))
        (PORT d[7] (4919:4919:4919) (4987:4987:4987))
        (PORT d[8] (5208:5208:5208) (5284:5284:5284))
        (PORT d[9] (4501:4501:4501) (4642:4642:4642))
        (PORT d[10] (5042:5042:5042) (5218:5218:5218))
        (PORT d[11] (3549:3549:3549) (3681:3681:3681))
        (PORT d[12] (3585:3585:3585) (3700:3700:3700))
        (PORT clk (2489:2489:2489) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2511:2511:2511))
        (PORT d[0] (2611:2611:2611) (2606:2606:2606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (671:671:671))
        (PORT datab (2432:2432:2432) (2430:2430:2430))
        (PORT datac (1859:1859:1859) (1957:1957:1957))
        (PORT datad (2185:2185:2185) (2237:2237:2237))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1853:1853:1853) (1917:1917:1917))
        (PORT datab (1874:1874:1874) (1901:1901:1901))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (534:534:534) (620:620:620))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3761:3761:3761) (3898:3898:3898))
        (PORT d[1] (3910:3910:3910) (4068:4068:4068))
        (PORT d[2] (3635:3635:3635) (3737:3737:3737))
        (PORT d[3] (4909:4909:4909) (5025:5025:5025))
        (PORT d[4] (5664:5664:5664) (5716:5716:5716))
        (PORT d[5] (3928:3928:3928) (4125:4125:4125))
        (PORT d[6] (4025:4025:4025) (4040:4040:4040))
        (PORT d[7] (4897:4897:4897) (4921:4921:4921))
        (PORT d[8] (5824:5824:5824) (5930:5930:5930))
        (PORT d[9] (3704:3704:3704) (3722:3722:3722))
        (PORT d[10] (5657:5657:5657) (5811:5811:5811))
        (PORT d[11] (3513:3513:3513) (3628:3628:3628))
        (PORT d[12] (4319:4319:4319) (4393:4393:4393))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT d[0] (2037:2037:2037) (2051:2051:2051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2497:2497:2497))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3420:3420:3420) (3594:3594:3594))
        (PORT d[1] (3778:3778:3778) (3880:3880:3880))
        (PORT d[2] (3586:3586:3586) (3679:3679:3679))
        (PORT d[3] (6398:6398:6398) (6575:6575:6575))
        (PORT d[4] (6328:6328:6328) (6231:6231:6231))
        (PORT d[5] (3877:3877:3877) (4079:4079:4079))
        (PORT d[6] (4514:4514:4514) (4584:4584:4584))
        (PORT d[7] (4515:4515:4515) (4538:4538:4538))
        (PORT d[8] (5685:5685:5685) (5731:5731:5731))
        (PORT d[9] (4144:4144:4144) (4160:4160:4160))
        (PORT d[10] (5722:5722:5722) (5895:5895:5895))
        (PORT d[11] (3458:3458:3458) (3546:3546:3546))
        (PORT d[12] (3238:3238:3238) (3330:3330:3330))
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (PORT d[0] (2042:2042:2042) (2031:2031:2031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3262:3262:3262) (3364:3364:3364))
        (PORT d[1] (4325:4325:4325) (4485:4485:4485))
        (PORT d[2] (3518:3518:3518) (3611:3611:3611))
        (PORT d[3] (4918:4918:4918) (5035:5035:5035))
        (PORT d[4] (5234:5234:5234) (5261:5261:5261))
        (PORT d[5] (4835:4835:4835) (4969:4969:4969))
        (PORT d[6] (4070:4070:4070) (4090:4090:4090))
        (PORT d[7] (4805:4805:4805) (4789:4789:4789))
        (PORT d[8] (5856:5856:5856) (5959:5959:5959))
        (PORT d[9] (3372:3372:3372) (3391:3391:3391))
        (PORT d[10] (4945:4945:4945) (4880:4880:4880))
        (PORT d[11] (3511:3511:3511) (3590:3590:3590))
        (PORT d[12] (3533:3533:3533) (3563:3563:3563))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (PORT d[0] (2935:2935:2935) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2524:2524:2524))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3342:3342:3342) (3509:3509:3509))
        (PORT d[1] (4873:4873:4873) (5011:5011:5011))
        (PORT d[2] (3234:3234:3234) (3329:3329:3329))
        (PORT d[3] (6043:6043:6043) (6223:6223:6223))
        (PORT d[4] (6085:6085:6085) (6204:6204:6204))
        (PORT d[5] (3879:3879:3879) (4076:4076:4076))
        (PORT d[6] (5086:5086:5086) (5160:5160:5160))
        (PORT d[7] (5362:5362:5362) (5440:5440:5440))
        (PORT d[8] (5334:5334:5334) (5385:5385:5385))
        (PORT d[9] (4192:4192:4192) (4336:4336:4336))
        (PORT d[10] (5363:5363:5363) (5537:5537:5537))
        (PORT d[11] (3095:3095:3095) (3186:3186:3186))
        (PORT d[12] (3257:3257:3257) (3344:3344:3344))
        (PORT clk (2507:2507:2507) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2528:2528:2528))
        (PORT d[0] (2747:2747:2747) (2684:2684:2684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2212:2212:2212) (2344:2344:2344))
        (PORT datab (1098:1098:1098) (1072:1072:1072))
        (PORT datac (2073:2073:2073) (2226:2226:2226))
        (PORT datad (2158:2158:2158) (2170:2170:2170))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1450:1450:1450) (1417:1417:1417))
        (PORT datab (1760:1760:1760) (1787:1787:1787))
        (PORT datac (2080:2080:2080) (2234:2234:2234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a202.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3920:3920:3920) (3995:3995:3995))
        (PORT d[1] (4647:4647:4647) (4802:4802:4802))
        (PORT d[2] (3186:3186:3186) (3279:3279:3279))
        (PORT d[3] (4911:4911:4911) (5028:5028:5028))
        (PORT d[4] (5228:5228:5228) (5255:5255:5255))
        (PORT d[5] (3896:3896:3896) (4092:4092:4092))
        (PORT d[6] (3709:3709:3709) (3734:3734:3734))
        (PORT d[7] (4773:4773:4773) (4755:4755:4755))
        (PORT d[8] (5293:5293:5293) (5219:5219:5219))
        (PORT d[9] (3390:3390:3390) (3410:3410:3410))
        (PORT d[10] (4944:4944:4944) (4880:4880:4880))
        (PORT d[11] (3468:3468:3468) (3544:3544:3544))
        (PORT d[12] (3509:3509:3509) (3543:3543:3543))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a202.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (PORT d[0] (2064:2064:2064) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a202.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a202.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a202.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a202.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a202.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a202.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a226.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3237:3237:3237) (3333:3333:3333))
        (PORT d[1] (4242:4242:4242) (4427:4427:4427))
        (PORT d[2] (3543:3543:3543) (3640:3640:3640))
        (PORT d[3] (4882:4882:4882) (4990:4990:4990))
        (PORT d[4] (5231:5231:5231) (5148:5148:5148))
        (PORT d[5] (4118:4118:4118) (4265:4265:4265))
        (PORT d[6] (4489:4489:4489) (4502:4502:4502))
        (PORT d[7] (4141:4141:4141) (4126:4126:4126))
        (PORT d[8] (4997:4997:4997) (4933:4933:4933))
        (PORT d[9] (3371:3371:3371) (3389:3389:3389))
        (PORT d[10] (4624:4624:4624) (4561:4561:4561))
        (PORT d[11] (3935:3935:3935) (4057:4057:4057))
        (PORT d[12] (3637:3637:3637) (3733:3733:3733))
        (PORT clk (2564:2564:2564) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a226.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2594:2594:2594))
        (PORT d[0] (2750:2750:2750) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a226.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a226.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2551:2551:2551))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a226.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a226.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a226.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a226.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2219:2219:2219) (2352:2352:2352))
        (PORT datab (1034:1034:1034) (1013:1013:1013))
        (PORT datac (2083:2083:2083) (2238:2238:2238))
        (PORT datad (1027:1027:1027) (1006:1006:1006))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a214.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3924:3924:3924) (3985:3985:3985))
        (PORT d[1] (4250:4250:4250) (4436:4436:4436))
        (PORT d[2] (3588:3588:3588) (3682:3682:3682))
        (PORT d[3] (4889:4889:4889) (4985:4985:4985))
        (PORT d[4] (4897:4897:4897) (4930:4930:4930))
        (PORT d[5] (4474:4474:4474) (4613:4613:4613))
        (PORT d[6] (4471:4471:4471) (4483:4483:4483))
        (PORT d[7] (4101:4101:4101) (4092:4092:4092))
        (PORT d[8] (4969:4969:4969) (4898:4898:4898))
        (PORT d[9] (3337:3337:3337) (3357:3357:3357))
        (PORT d[10] (4954:4954:4954) (4891:4891:4891))
        (PORT d[11] (3502:3502:3502) (3580:3580:3580))
        (PORT d[12] (3484:3484:3484) (3516:3516:3516))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a214.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2591:2591:2591))
        (PORT d[0] (2126:2126:2126) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a214.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a214.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a214.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a214.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a214.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1593:1593:1593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a214.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1593:1593:1593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2133:2133:2133) (2286:2286:2286))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (2181:2181:2181) (2304:2304:2304))
        (PORT datad (1039:1039:1039) (1015:1015:1015))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1245:1245:1245) (1231:1231:1231))
        (PORT datac (1766:1766:1766) (1775:1775:1775))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3869:3869:3869) (3958:3958:3958))
        (PORT d[1] (4704:4704:4704) (4923:4923:4923))
        (PORT d[2] (3584:3584:3584) (3673:3673:3673))
        (PORT d[3] (4429:4429:4429) (4378:4378:4378))
        (PORT d[4] (5594:5594:5594) (5652:5652:5652))
        (PORT d[5] (3735:3735:3735) (3883:3883:3883))
        (PORT d[6] (3827:3827:3827) (3904:3904:3904))
        (PORT d[7] (4549:4549:4549) (4583:4583:4583))
        (PORT d[8] (3351:3351:3351) (3249:3249:3249))
        (PORT d[9] (3798:3798:3798) (3868:3868:3868))
        (PORT d[10] (4025:4025:4025) (4054:4054:4054))
        (PORT d[11] (3609:3609:3609) (3736:3736:3736))
        (PORT d[12] (3145:3145:3145) (3184:3184:3184))
        (PORT clk (2563:2563:2563) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2586:2586:2586))
        (PORT d[0] (1842:1842:1842) (1789:1789:1789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a178.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (3732:3732:3732))
        (PORT d[1] (3943:3943:3943) (4156:4156:4156))
        (PORT d[2] (4373:4373:4373) (4498:4498:4498))
        (PORT d[3] (3311:3311:3311) (3240:3240:3240))
        (PORT d[4] (4924:4924:4924) (4831:4831:4831))
        (PORT d[5] (4290:4290:4290) (4507:4507:4507))
        (PORT d[6] (4942:4942:4942) (5034:5034:5034))
        (PORT d[7] (3954:3954:3954) (3904:3904:3904))
        (PORT d[8] (3610:3610:3610) (3533:3533:3533))
        (PORT d[9] (4208:4208:4208) (4282:4282:4282))
        (PORT d[10] (3608:3608:3608) (3611:3611:3611))
        (PORT d[11] (3928:3928:3928) (4053:4053:4053))
        (PORT d[12] (3863:3863:3863) (3960:3960:3960))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT d[0] (1916:1916:1916) (1836:1836:1836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a154.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (825:825:825))
        (PORT datab (1418:1418:1418) (1404:1404:1404))
        (PORT datac (1859:1859:1859) (1957:1957:1957))
        (PORT datad (532:532:532) (617:617:617))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3627:3627:3627) (3737:3737:3737))
        (PORT d[1] (3952:3952:3952) (4165:4165:4165))
        (PORT d[2] (4337:4337:4337) (4459:4459:4459))
        (PORT d[3] (3668:3668:3668) (3612:3612:3612))
        (PORT d[4] (4936:4936:4936) (4829:4829:4829))
        (PORT d[5] (4586:4586:4586) (4797:4797:4797))
        (PORT d[6] (4969:4969:4969) (5062:5062:5062))
        (PORT d[7] (3959:3959:3959) (3909:3909:3909))
        (PORT d[8] (3993:3993:3993) (3918:3918:3918))
        (PORT d[9] (4208:4208:4208) (4281:4281:4281))
        (PORT d[10] (3900:3900:3900) (3891:3891:3891))
        (PORT d[11] (3621:3621:3621) (3788:3788:3788))
        (PORT d[12] (3481:3481:3481) (3581:3581:3581))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT d[0] (1620:1620:1620) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a130.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2527:2527:2527))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3326:3326:3326) (3479:3479:3479))
        (PORT d[1] (3928:3928:3928) (4130:4130:4130))
        (PORT d[2] (3597:3597:3597) (3725:3725:3725))
        (PORT d[3] (3318:3318:3318) (3262:3262:3262))
        (PORT d[4] (4499:4499:4499) (4401:4401:4401))
        (PORT d[5] (4250:4250:4250) (4461:4461:4461))
        (PORT d[6] (4597:4597:4597) (4697:4697:4697))
        (PORT d[7] (3617:3617:3617) (3574:3574:3574))
        (PORT d[8] (3604:3604:3604) (3533:3533:3533))
        (PORT d[9] (4798:4798:4798) (4889:4889:4889))
        (PORT d[10] (3568:3568:3568) (3564:3564:3564))
        (PORT d[11] (3937:3937:3937) (4062:4062:4062))
        (PORT d[12] (3824:3824:3824) (3918:3918:3918))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT d[0] (1669:1669:1669) (1642:1642:1642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a142.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (672:672:672))
        (PORT datab (1901:1901:1901) (2001:2001:2001))
        (PORT datac (1077:1077:1077) (1076:1076:1076))
        (PORT datad (1079:1079:1079) (1068:1068:1068))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3271:3271:3271))
        (PORT d[1] (4343:4343:4343) (4558:4558:4558))
        (PORT d[2] (3521:3521:3521) (3655:3655:3655))
        (PORT d[3] (4383:4383:4383) (4396:4396:4396))
        (PORT d[4] (5611:5611:5611) (5677:5677:5677))
        (PORT d[5] (3525:3525:3525) (3705:3705:3705))
        (PORT d[6] (3939:3939:3939) (4018:4018:4018))
        (PORT d[7] (4823:4823:4823) (4721:4721:4721))
        (PORT d[8] (5566:5566:5566) (5710:5710:5710))
        (PORT d[9] (4145:4145:4145) (4209:4209:4209))
        (PORT d[10] (4034:4034:4034) (4034:4034:4034))
        (PORT d[11] (3602:3602:3602) (3725:3725:3725))
        (PORT d[12] (4621:4621:4621) (4719:4719:4719))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (PORT d[0] (2267:2267:2267) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a118.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3881:3881:3881) (4124:4124:4124))
        (PORT d[1] (4352:4352:4352) (4594:4594:4594))
        (PORT d[2] (4248:4248:4248) (4395:4395:4395))
        (PORT d[3] (4539:4539:4539) (4605:4605:4605))
        (PORT d[4] (4884:4884:4884) (4905:4905:4905))
        (PORT d[5] (4171:4171:4171) (4216:4216:4216))
        (PORT d[6] (4551:4551:4551) (4656:4656:4656))
        (PORT d[7] (3919:3919:3919) (3865:3865:3865))
        (PORT d[8] (5413:5413:5413) (5498:5498:5498))
        (PORT d[9] (4402:4402:4402) (4495:4495:4495))
        (PORT d[10] (4584:4584:4584) (4561:4561:4561))
        (PORT d[11] (4452:4452:4452) (4665:4665:4665))
        (PORT d[12] (3590:3590:3590) (3662:3662:3662))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT d[0] (2620:2620:2620) (2612:2612:2612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a106.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (670:670:670))
        (PORT datab (1448:1448:1448) (1413:1413:1413))
        (PORT datac (1858:1858:1858) (1956:1956:1956))
        (PORT datad (2076:2076:2076) (2075:2075:2075))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1371:1371:1371) (1445:1445:1445))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3303:3303:3303) (3414:3414:3414))
        (PORT d[1] (3814:3814:3814) (3936:3936:3936))
        (PORT d[2] (5257:5257:5257) (5488:5488:5488))
        (PORT d[3] (5974:5974:5974) (6143:6143:6143))
        (PORT d[4] (6700:6700:6700) (6829:6829:6829))
        (PORT d[5] (3919:3919:3919) (4124:4124:4124))
        (PORT d[6] (4318:4318:4318) (4435:4435:4435))
        (PORT d[7] (4885:4885:4885) (4940:4940:4940))
        (PORT d[8] (4735:4735:4735) (4767:4767:4767))
        (PORT d[9] (3978:3978:3978) (4042:4042:4042))
        (PORT d[10] (5867:5867:5867) (5890:5890:5890))
        (PORT d[11] (3627:3627:3627) (3797:3797:3797))
        (PORT d[12] (4052:4052:4052) (4188:4188:4188))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT d[0] (2401:2401:2401) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a166.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2537:2537:2537))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3900:3900:3900) (4144:4144:4144))
        (PORT d[1] (4368:4368:4368) (4612:4612:4612))
        (PORT d[2] (3953:3953:3953) (4100:4100:4100))
        (PORT d[3] (4857:4857:4857) (4903:4903:4903))
        (PORT d[4] (5155:5155:5155) (5164:5164:5164))
        (PORT d[5] (4217:4217:4217) (4267:4267:4267))
        (PORT d[6] (4587:4587:4587) (4696:4696:4696))
        (PORT d[7] (3910:3910:3910) (3857:3857:3857))
        (PORT d[8] (5465:5465:5465) (5570:5570:5570))
        (PORT d[9] (4370:4370:4370) (4460:4460:4460))
        (PORT d[10] (4577:4577:4577) (4553:4553:4553))
        (PORT d[11] (4451:4451:4451) (4664:4664:4664))
        (PORT d[12] (3621:3621:3621) (3696:3696:3696))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (PORT d[0] (2113:2113:2113) (2119:2119:2119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a190.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2493:2493:2493))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2287:2287:2287) (2348:2348:2348))
        (PORT datab (2512:2512:2512) (2513:2513:2513))
        (PORT datac (1865:1865:1865) (1964:1964:1964))
        (PORT datad (534:534:534) (620:620:620))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1371:1371:1371) (1444:1444:1444))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1187:1187:1187))
        (PORT datab (367:367:367) (478:478:478))
        (PORT datac (328:328:328) (435:435:435))
        (PORT datad (992:992:992) (983:983:983))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (369:369:369))
        (PORT datab (1227:1227:1227) (1204:1204:1204))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1342:1342:1342))
        (PORT datab (1813:1813:1813) (1747:1747:1747))
        (PORT datac (456:456:456) (482:482:482))
        (PORT datad (462:462:462) (483:483:483))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|red_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2606:2606:2606) (2616:2616:2616))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3470:3470:3470) (3673:3673:3673))
        (PORT d[1] (4683:4683:4683) (4923:4923:4923))
        (PORT d[2] (4613:4613:4613) (4731:4731:4731))
        (PORT d[3] (4778:4778:4778) (4825:4825:4825))
        (PORT d[4] (6492:6492:6492) (6640:6640:6640))
        (PORT d[5] (3525:3525:3525) (3689:3689:3689))
        (PORT d[6] (3939:3939:3939) (4015:4015:4015))
        (PORT d[7] (5684:5684:5684) (5787:5787:5787))
        (PORT d[8] (6423:6423:6423) (6624:6624:6624))
        (PORT d[9] (3726:3726:3726) (3779:3779:3779))
        (PORT d[10] (5379:5379:5379) (5577:5577:5577))
        (PORT d[11] (3168:3168:3168) (3258:3258:3258))
        (PORT d[12] (4582:4582:4582) (4681:4681:4681))
        (PORT clk (2498:2498:2498) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2520:2520:2520))
        (PORT d[0] (3465:3465:3465) (3462:3462:3462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2477:2477:2477))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3429:3429:3429) (3591:3591:3591))
        (PORT d[1] (4975:4975:4975) (5176:5176:5176))
        (PORT d[2] (3634:3634:3634) (3773:3773:3773))
        (PORT d[3] (4816:4816:4816) (4869:4869:4869))
        (PORT d[4] (6714:6714:6714) (6822:6822:6822))
        (PORT d[5] (4176:4176:4176) (4343:4343:4343))
        (PORT d[6] (3539:3539:3539) (3580:3580:3580))
        (PORT d[7] (5723:5723:5723) (5831:5831:5831))
        (PORT d[8] (5982:5982:5982) (6153:6153:6153))
        (PORT d[9] (4467:4467:4467) (4505:4505:4505))
        (PORT d[10] (4702:4702:4702) (4752:4752:4752))
        (PORT d[11] (3565:3565:3565) (3674:3674:3674))
        (PORT d[12] (3759:3759:3759) (3820:3820:3820))
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (PORT d[0] (2285:2285:2285) (2135:2135:2135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2778:2778:2778) (2950:2950:2950))
        (PORT datab (2005:2005:2005) (1981:1981:1981))
        (PORT datac (2429:2429:2429) (2452:2452:2452))
        (PORT datad (752:752:752) (748:748:748))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3601:3601:3601) (3713:3713:3713))
        (PORT d[1] (4060:4060:4060) (4279:4279:4279))
        (PORT d[2] (4981:4981:4981) (5087:5087:5087))
        (PORT d[3] (4471:4471:4471) (4532:4532:4532))
        (PORT d[4] (5969:5969:5969) (6059:6059:6059))
        (PORT d[5] (3495:3495:3495) (3667:3667:3667))
        (PORT d[6] (3912:3912:3912) (3988:3988:3988))
        (PORT d[7] (5320:5320:5320) (5429:5429:5429))
        (PORT d[8] (6024:6024:6024) (6177:6177:6177))
        (PORT d[9] (4763:4763:4763) (4814:4814:4814))
        (PORT d[10] (4874:4874:4874) (4992:4992:4992))
        (PORT d[11] (3179:3179:3179) (3270:3270:3270))
        (PORT d[12] (3236:3236:3236) (3325:3325:3325))
        (PORT clk (2484:2484:2484) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2505:2505:2505))
        (PORT d[0] (2349:2349:2349) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2462:2462:2462))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3238:3238:3238) (3363:3363:3363))
        (PORT d[1] (4656:4656:4656) (4861:4861:4861))
        (PORT d[2] (3979:3979:3979) (4100:4100:4100))
        (PORT d[3] (4796:4796:4796) (4847:4847:4847))
        (PORT d[4] (6401:6401:6401) (6516:6516:6516))
        (PORT d[5] (4154:4154:4154) (4318:4318:4318))
        (PORT d[6] (3527:3527:3527) (3567:3567:3567))
        (PORT d[7] (5685:5685:5685) (5790:5790:5790))
        (PORT d[8] (5675:5675:5675) (5841:5841:5841))
        (PORT d[9] (5126:5126:5126) (5172:5172:5172))
        (PORT d[10] (5232:5232:5232) (5343:5343:5343))
        (PORT d[11] (3249:3249:3249) (3370:3370:3370))
        (PORT d[12] (3950:3950:3950) (4031:4031:4031))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (PORT d[0] (2019:2019:2019) (2025:2025:2025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2499:2499:2499))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2479:2479:2479) (2498:2498:2498))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1782:1782:1782) (1795:1795:1795))
        (PORT datad (1335:1335:1335) (1304:1304:1304))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a215.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3262:3262:3262))
        (PORT d[1] (5037:5037:5037) (5250:5250:5250))
        (PORT d[2] (4032:4032:4032) (4165:4165:4165))
        (PORT d[3] (4363:4363:4363) (4377:4377:4377))
        (PORT d[4] (5725:5725:5725) (5796:5796:5796))
        (PORT d[5] (3939:3939:3939) (4118:4118:4118))
        (PORT d[6] (3917:3917:3917) (4000:4000:4000))
        (PORT d[7] (5552:5552:5552) (5456:5456:5456))
        (PORT d[8] (5978:5978:5978) (6128:6128:6128))
        (PORT d[9] (4436:4436:4436) (4478:4478:4478))
        (PORT d[10] (4384:4384:4384) (4381:4381:4381))
        (PORT d[11] (3203:3203:3203) (3292:3292:3292))
        (PORT d[12] (3469:3469:3469) (3525:3525:3525))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a215.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (PORT d[0] (2202:2202:2202) (2142:2142:2142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a215.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a215.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a215.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a215.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a215.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a215.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3408:3408:3408) (3596:3596:3596))
        (PORT d[1] (3996:3996:3996) (4214:4214:4214))
        (PORT d[2] (4013:4013:4013) (4186:4186:4186))
        (PORT d[3] (4019:4019:4019) (4037:4037:4037))
        (PORT d[4] (5164:5164:5164) (5220:5220:5220))
        (PORT d[5] (3511:3511:3511) (3684:3684:3684))
        (PORT d[6] (4666:4666:4666) (4779:4779:4779))
        (PORT d[7] (4483:4483:4483) (4382:4382:4382))
        (PORT d[8] (5615:5615:5615) (5763:5763:5763))
        (PORT d[9] (4500:4500:4500) (4563:4563:4563))
        (PORT d[10] (3667:3667:3667) (3665:3665:3665))
        (PORT d[11] (3570:3570:3570) (3688:3688:3688))
        (PORT d[12] (4244:4244:4244) (4344:4344:4344))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT d[0] (2616:2616:2616) (2663:2663:2663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a203.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2512:2512:2512))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2477:2477:2477) (2494:2494:2494))
        (PORT datab (1042:1042:1042) (1014:1014:1014))
        (PORT datac (2717:2717:2717) (2892:2892:2892))
        (PORT datad (1654:1654:1654) (1615:1615:1615))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a227.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3280:3280:3280))
        (PORT d[1] (4369:4369:4369) (4586:4586:4586))
        (PORT d[2] (3616:3616:3616) (3752:3752:3752))
        (PORT d[3] (4655:4655:4655) (4611:4611:4611))
        (PORT d[4] (5585:5585:5585) (5632:5632:5632))
        (PORT d[5] (3491:3491:3491) (3663:3663:3663))
        (PORT d[6] (3938:3938:3938) (4017:4017:4017))
        (PORT d[7] (4823:4823:4823) (4720:4720:4720))
        (PORT d[8] (5575:5575:5575) (5721:5721:5721))
        (PORT d[9] (4190:4190:4190) (4264:4264:4264))
        (PORT d[10] (4016:4016:4016) (4013:4013:4013))
        (PORT d[11] (3281:3281:3281) (3415:3415:3415))
        (PORT d[12] (4589:4589:4589) (4684:4684:4684))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a227.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (PORT d[0] (3022:3022:3022) (3008:3008:3008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a227.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a227.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a227.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a227.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a227.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a227.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2481:2481:2481) (2500:2500:2500))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (2726:2726:2726) (2904:2904:2904))
        (PORT datad (1325:1325:1325) (1297:1297:1297))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1952:1952:1952) (2023:2023:2023))
        (PORT datac (1974:1974:1974) (1882:1882:1882))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3652:3652:3652) (3785:3785:3785))
        (PORT d[1] (4623:4623:4623) (4818:4818:4818))
        (PORT d[2] (3777:3777:3777) (3807:3807:3807))
        (PORT d[3] (5280:5280:5280) (5390:5390:5390))
        (PORT d[4] (5667:5667:5667) (5761:5761:5761))
        (PORT d[5] (4476:4476:4476) (4652:4652:4652))
        (PORT d[6] (3758:3758:3758) (3774:3774:3774))
        (PORT d[7] (5671:5671:5671) (5742:5742:5742))
        (PORT d[8] (5165:5165:5165) (5276:5276:5276))
        (PORT d[9] (3328:3328:3328) (3306:3306:3306))
        (PORT d[10] (4902:4902:4902) (5023:5023:5023))
        (PORT d[11] (3073:3073:3073) (3139:3139:3139))
        (PORT d[12] (3310:3310:3310) (3408:3408:3408))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT d[0] (2166:2166:2166) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2511:2511:2511))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3362:3362:3362) (3501:3501:3501))
        (PORT d[1] (4626:4626:4626) (4862:4862:4862))
        (PORT d[2] (4010:4010:4010) (4146:4146:4146))
        (PORT d[3] (5722:5722:5722) (5913:5913:5913))
        (PORT d[4] (6073:6073:6073) (6185:6185:6185))
        (PORT d[5] (4082:4082:4082) (4233:4233:4233))
        (PORT d[6] (3734:3734:3734) (3750:3750:3750))
        (PORT d[7] (5604:5604:5604) (5705:5705:5705))
        (PORT d[8] (6349:6349:6349) (6546:6546:6546))
        (PORT d[9] (3662:3662:3662) (3660:3660:3660))
        (PORT d[10] (4943:4943:4943) (5068:5068:5068))
        (PORT d[11] (3703:3703:3703) (3888:3888:3888))
        (PORT d[12] (3203:3203:3203) (3285:3285:3285))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT d[0] (1632:1632:1632) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3644:3644:3644) (3778:3778:3778))
        (PORT d[1] (4644:4644:4644) (4881:4881:4881))
        (PORT d[2] (4362:4362:4362) (4494:4494:4494))
        (PORT d[3] (5237:5237:5237) (5345:5345:5345))
        (PORT d[4] (5716:5716:5716) (5834:5834:5834))
        (PORT d[5] (4073:4073:4073) (4223:4223:4223))
        (PORT d[6] (4136:4136:4136) (4139:4139:4139))
        (PORT d[7] (5669:5669:5669) (5776:5776:5776))
        (PORT d[8] (6372:6372:6372) (6572:6572:6572))
        (PORT d[9] (3896:3896:3896) (3875:3875:3875))
        (PORT d[10] (4584:4584:4584) (4711:4711:4711))
        (PORT d[11] (3041:3041:3041) (3111:3111:3111))
        (PORT d[12] (3199:3199:3199) (3286:3286:3286))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (PORT d[0] (3143:3143:3143) (3247:3247:3247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2964:2964:2964) (3103:3103:3103))
        (PORT d[1] (3959:3959:3959) (4167:4167:4167))
        (PORT d[2] (3415:3415:3415) (3450:3450:3450))
        (PORT d[3] (5343:5343:5343) (5499:5499:5499))
        (PORT d[4] (5743:5743:5743) (5860:5860:5860))
        (PORT d[5] (4456:4456:4456) (4629:4629:4629))
        (PORT d[6] (4467:4467:4467) (4467:4467:4467))
        (PORT d[7] (5310:5310:5310) (5385:5385:5385))
        (PORT d[8] (6348:6348:6348) (6444:6444:6444))
        (PORT d[9] (3866:3866:3866) (3816:3816:3816))
        (PORT d[10] (4598:4598:4598) (4726:4726:4726))
        (PORT d[11] (3065:3065:3065) (3132:3132:3132))
        (PORT d[12] (3588:3588:3588) (3679:3679:3679))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (PORT d[0] (3036:3036:3036) (3064:3064:3064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2516:2516:2516))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1757:1757:1757) (1718:1718:1718))
        (PORT datab (2803:2803:2803) (2886:2886:2886))
        (PORT datac (2215:2215:2215) (2286:2286:2286))
        (PORT datad (1066:1066:1066) (1046:1046:1046))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\[3\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1077:1077:1077))
        (PORT datab (2050:2050:2050) (2010:2010:2010))
        (PORT datac (2217:2217:2217) (2288:2288:2288))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\[3\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (1708:1708:1708) (1668:1668:1668))
        (PORT datac (1661:1661:1661) (1677:1677:1677))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3861:3861:3861) (4102:4102:4102))
        (PORT d[1] (4378:4378:4378) (4624:4624:4624))
        (PORT d[2] (4349:4349:4349) (4465:4465:4465))
        (PORT d[3] (4826:4826:4826) (4885:4885:4885))
        (PORT d[4] (4915:4915:4915) (4937:4937:4937))
        (PORT d[5] (4193:4193:4193) (4240:4240:4240))
        (PORT d[6] (4867:4867:4867) (4963:4963:4963))
        (PORT d[7] (3919:3919:3919) (3867:3867:3867))
        (PORT d[8] (5464:5464:5464) (5569:5569:5569))
        (PORT d[9] (4395:4395:4395) (4488:4488:4488))
        (PORT d[10] (4563:4563:4563) (4537:4537:4537))
        (PORT d[11] (4474:4474:4474) (4691:4691:4691))
        (PORT d[12] (3557:3557:3557) (3627:3627:3627))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (PORT d[0] (2825:2825:2825) (2899:2899:2899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a179.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4141:4141:4141) (4330:4330:4330))
        (PORT d[1] (4008:4008:4008) (4211:4211:4211))
        (PORT d[2] (4328:4328:4328) (4447:4447:4447))
        (PORT d[3] (3719:3719:3719) (3660:3660:3660))
        (PORT d[4] (3461:3461:3461) (3388:3388:3388))
        (PORT d[5] (4938:4938:4938) (4980:4980:4980))
        (PORT d[6] (4981:4981:4981) (5095:5095:5095))
        (PORT d[7] (3103:3103:3103) (3034:3034:3034))
        (PORT d[8] (4805:4805:4805) (4874:4874:4874))
        (PORT d[9] (4117:4117:4117) (4218:4218:4218))
        (PORT d[10] (3818:3818:3818) (3797:3797:3797))
        (PORT d[11] (3589:3589:3589) (3751:3751:3751))
        (PORT d[12] (3617:3617:3617) (3695:3695:3695))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (PORT d[0] (1970:1970:1970) (1887:1887:1887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a155.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2161:2161:2161) (2236:2236:2236))
        (PORT datab (1476:1476:1476) (1508:1508:1508))
        (PORT datac (916:916:916) (888:888:888))
        (PORT datad (2257:2257:2257) (2362:2362:2362))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3656:3656:3656) (3805:3805:3805))
        (PORT d[1] (3968:3968:3968) (4169:4169:4169))
        (PORT d[2] (3940:3940:3940) (4067:4067:4067))
        (PORT d[3] (3324:3324:3324) (3268:3268:3268))
        (PORT d[4] (3499:3499:3499) (3417:3417:3417))
        (PORT d[5] (5283:5283:5283) (5318:5318:5318))
        (PORT d[6] (5046:5046:5046) (5167:5167:5167))
        (PORT d[7] (3240:3240:3240) (3194:3194:3194))
        (PORT d[8] (4806:4806:4806) (4875:4875:4875))
        (PORT d[9] (4439:4439:4439) (4536:4536:4536))
        (PORT d[10] (3539:3539:3539) (3530:3530:3530))
        (PORT d[11] (3975:3975:3975) (4138:4138:4138))
        (PORT d[12] (3947:3947:3947) (4021:4021:4021))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (PORT d[0] (1857:1857:1857) (1776:1776:1776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a167.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2493:2493:2493))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3490:3490:3490) (3699:3699:3699))
        (PORT d[1] (4237:4237:4237) (4416:4416:4416))
        (PORT d[2] (4687:4687:4687) (4903:4903:4903))
        (PORT d[3] (4863:4863:4863) (4931:4931:4931))
        (PORT d[4] (5499:5499:5499) (5499:5499:5499))
        (PORT d[5] (3804:3804:3804) (3959:3959:3959))
        (PORT d[6] (4261:4261:4261) (4321:4321:4321))
        (PORT d[7] (6040:6040:6040) (6166:6166:6166))
        (PORT d[8] (5189:5189:5189) (5159:5159:5159))
        (PORT d[9] (3726:3726:3726) (3789:3789:3789))
        (PORT d[10] (3928:3928:3928) (3876:3876:3876))
        (PORT d[11] (4505:4505:4505) (4720:4720:4720))
        (PORT d[12] (3887:3887:3887) (3972:3972:3972))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT d[0] (2245:2245:2245) (2320:2320:2320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a191.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2289:2289:2289) (2413:2413:2413))
        (PORT datab (778:778:778) (783:783:783))
        (PORT datac (2107:2107:2107) (2009:2009:2009))
        (PORT datad (2106:2106:2106) (2183:2183:2183))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3816:3816:3816) (4004:4004:4004))
        (PORT d[1] (4010:4010:4010) (4222:4222:4222))
        (PORT d[2] (3936:3936:3936) (4064:4064:4064))
        (PORT d[3] (5906:5906:5906) (5966:5966:5966))
        (PORT d[4] (3458:3458:3458) (3405:3405:3405))
        (PORT d[5] (4842:4842:4842) (4991:4991:4991))
        (PORT d[6] (4528:4528:4528) (4593:4593:4593))
        (PORT d[7] (3048:3048:3048) (2996:2996:2996))
        (PORT d[8] (3232:3232:3232) (3166:3166:3166))
        (PORT d[9] (4101:4101:4101) (4120:4120:4120))
        (PORT d[10] (3534:3534:3534) (3476:3476:3476))
        (PORT d[11] (5177:5177:5177) (5390:5390:5390))
        (PORT d[12] (3173:3173:3173) (3235:3235:3235))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2565:2565:2565))
        (PORT d[0] (1780:1780:1780) (1805:1805:1805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a131.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2522:2522:2522))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3491:3491:3491) (3698:3698:3698))
        (PORT d[1] (4352:4352:4352) (4596:4596:4596))
        (PORT d[2] (4348:4348:4348) (4464:4464:4464))
        (PORT d[3] (4854:4854:4854) (4914:4914:4914))
        (PORT d[4] (5236:5236:5236) (5250:5250:5250))
        (PORT d[5] (4225:4225:4225) (4276:4276:4276))
        (PORT d[6] (4295:4295:4295) (4421:4421:4421))
        (PORT d[7] (3945:3945:3945) (3895:3895:3895))
        (PORT d[8] (5426:5426:5426) (5527:5527:5527))
        (PORT d[9] (4350:4350:4350) (4438:4438:4438))
        (PORT d[10] (4195:4195:4195) (4173:4173:4173))
        (PORT d[11] (4402:4402:4402) (4610:4610:4610))
        (PORT d[12] (3575:3575:3575) (3647:3647:3647))
        (PORT clk (2500:2500:2500) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2521:2521:2521))
        (PORT d[0] (2953:2953:2953) (2939:2939:2939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a107.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2159:2159:2159) (2234:2234:2234))
        (PORT datab (1818:1818:1818) (1740:1740:1740))
        (PORT datac (2190:2190:2190) (2284:2284:2284))
        (PORT datad (1302:1302:1302) (1263:1263:1263))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3418:3418:3418) (3589:3589:3589))
        (PORT d[1] (4738:4738:4738) (4987:4987:4987))
        (PORT d[2] (4778:4778:4778) (4992:4992:4992))
        (PORT d[3] (4096:4096:4096) (4122:4122:4122))
        (PORT d[4] (5290:5290:5290) (5341:5341:5341))
        (PORT d[5] (4067:4067:4067) (4165:4165:4165))
        (PORT d[6] (4663:4663:4663) (4777:4777:4777))
        (PORT d[7] (6907:6907:6907) (7089:7089:7089))
        (PORT d[8] (5202:5202:5202) (5317:5317:5317))
        (PORT d[9] (5090:5090:5090) (5155:5155:5155))
        (PORT d[10] (3739:3739:3739) (3745:3745:3745))
        (PORT d[11] (3992:3992:3992) (4150:4150:4150))
        (PORT d[12] (4327:4327:4327) (4457:4457:4457))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT d[0] (1952:1952:1952) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a119.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2461:2461:2461))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3615:3615:3615) (3762:3762:3762))
        (PORT d[1] (5080:5080:5080) (5320:5320:5320))
        (PORT d[2] (3666:3666:3666) (3798:3798:3798))
        (PORT d[3] (3350:3350:3350) (3297:3297:3297))
        (PORT d[4] (4155:4155:4155) (4059:4059:4059))
        (PORT d[5] (4933:4933:4933) (4972:4972:4972))
        (PORT d[6] (5016:5016:5016) (5132:5132:5132))
        (PORT d[7] (3215:3215:3215) (3143:3143:3143))
        (PORT d[8] (5098:5098:5098) (5156:5156:5156))
        (PORT d[9] (4448:4448:4448) (4542:4542:4542))
        (PORT d[10] (3499:3499:3499) (3484:3484:3484))
        (PORT d[11] (3944:3944:3944) (4104:4104:4104))
        (PORT d[12] (4012:4012:4012) (4089:4089:4089))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT d[0] (2002:2002:2002) (1968:1968:1968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a143.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2285:2285:2285) (2408:2408:2408))
        (PORT datab (1660:1660:1660) (1676:1676:1676))
        (PORT datac (617:617:617) (597:597:597))
        (PORT datad (2103:2103:2103) (2179:2179:2179))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (574:574:574))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (569:569:569))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\[3\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1142:1142:1142))
        (PORT datac (1918:1918:1918) (1951:1951:1951))
        (PORT datad (1684:1684:1684) (1667:1667:1667))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (721:721:721))
        (PORT datab (958:958:958) (926:926:926))
        (PORT datac (1599:1599:1599) (1556:1556:1556))
        (PORT datad (228:228:228) (261:261:261))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|red_out\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE draw\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1187:1187:1187) (1138:1138:1138))
        (PORT datac (211:211:211) (249:249:249))
        (PORT datad (416:416:416) (417:417:417))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE draw\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1829:1829:1829) (1781:1781:1781))
        (PORT datab (905:905:905) (892:892:892))
        (PORT datac (722:722:722) (733:733:733))
        (PORT datad (702:702:702) (701:701:701))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE draw\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1540:1540:1540) (1490:1490:1490))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|red_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2579:2579:2579))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1893:1893:1893) (1824:1824:1824))
        (PORT sclr (1270:1270:1270) (1322:1322:1322))
        (PORT sload (913:913:913) (987:987:987))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4114:4114:4114) (4248:4248:4248))
        (PORT d[1] (3935:3935:3935) (4096:4096:4096))
        (PORT d[2] (3991:3991:3991) (4091:4091:4091))
        (PORT d[3] (4886:4886:4886) (5001:5001:5001))
        (PORT d[4] (6026:6026:6026) (6086:6086:6086))
        (PORT d[5] (4179:4179:4179) (4367:4367:4367))
        (PORT d[6] (4360:4360:4360) (4372:4372:4372))
        (PORT d[7] (4883:4883:4883) (4907:4907:4907))
        (PORT d[8] (5524:5524:5524) (5633:5633:5633))
        (PORT d[9] (3372:3372:3372) (3396:3396:3396))
        (PORT d[10] (5969:5969:5969) (6117:6117:6117))
        (PORT d[11] (3502:3502:3502) (3580:3580:3580))
        (PORT d[12] (3191:3191:3191) (3229:3229:3229))
        (PORT clk (2542:2542:2542) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2574:2574:2574))
        (PORT d[0] (1688:1688:1688) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2531:2531:2531))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3450:3450:3450) (3663:3663:3663))
        (PORT d[1] (3504:3504:3504) (3638:3638:3638))
        (PORT d[2] (3605:3605:3605) (3731:3731:3731))
        (PORT d[3] (5726:5726:5726) (5912:5912:5912))
        (PORT d[4] (6405:6405:6405) (6556:6556:6556))
        (PORT d[5] (3471:3471:3471) (3635:3635:3635))
        (PORT d[6] (3888:3888:3888) (3961:3961:3961))
        (PORT d[7] (5321:5321:5321) (5418:5418:5418))
        (PORT d[8] (5232:5232:5232) (5344:5344:5344))
        (PORT d[9] (4570:4570:4570) (4714:4714:4714))
        (PORT d[10] (5429:5429:5429) (5607:5607:5607))
        (PORT d[11] (3513:3513:3513) (3638:3638:3638))
        (PORT d[12] (3600:3600:3600) (3711:3711:3711))
        (PORT clk (2515:2515:2515) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (PORT d[0] (2679:2679:2679) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3804:3804:3804) (4008:4008:4008))
        (PORT d[1] (4536:4536:4536) (4679:4679:4679))
        (PORT d[2] (3243:3243:3243) (3336:3336:3336))
        (PORT d[3] (6019:6019:6019) (6195:6195:6195))
        (PORT d[4] (6739:6739:6739) (6890:6890:6890))
        (PORT d[5] (3853:3853:3853) (4048:4048:4048))
        (PORT d[6] (4735:4735:4735) (4814:4814:4814))
        (PORT d[7] (5386:5386:5386) (5466:5466:5466))
        (PORT d[8] (5031:5031:5031) (5083:5083:5083))
        (PORT d[9] (4917:4917:4917) (5055:5055:5055))
        (PORT d[10] (5021:5021:5021) (5197:5197:5197))
        (PORT d[11] (4261:4261:4261) (4387:4387:4387))
        (PORT d[12] (3278:3278:3278) (3364:3364:3364))
        (PORT clk (2489:2489:2489) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2511:2511:2511))
        (PORT d[0] (2914:2914:2914) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (3671:3671:3671))
        (PORT d[1] (3821:3821:3821) (3964:3964:3964))
        (PORT d[2] (3971:3971:3971) (4102:4102:4102))
        (PORT d[3] (5723:5723:5723) (5908:5908:5908))
        (PORT d[4] (6431:6431:6431) (6571:6571:6571))
        (PORT d[5] (3478:3478:3478) (3643:3643:3643))
        (PORT d[6] (3935:3935:3935) (4009:4009:4009))
        (PORT d[7] (4937:4937:4937) (5006:5006:5006))
        (PORT d[8] (5507:5507:5507) (5613:5613:5613))
        (PORT d[9] (4537:4537:4537) (4679:4679:4679))
        (PORT d[10] (5422:5422:5422) (5599:5599:5599))
        (PORT d[11] (3528:3528:3528) (3657:3657:3657))
        (PORT d[12] (3828:3828:3828) (3935:3935:3935))
        (PORT clk (2507:2507:2507) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2528:2528:2528))
        (PORT d[0] (2439:2439:2439) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2390:2390:2390) (2520:2520:2520))
        (PORT datab (2243:2243:2243) (2364:2364:2364))
        (PORT datac (2127:2127:2127) (2139:2139:2139))
        (PORT datad (2459:2459:2459) (2504:2504:2504))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2391:2391:2391) (2521:2521:2521))
        (PORT datab (1018:1018:1018) (994:994:994))
        (PORT datac (1914:1914:1914) (1989:1989:1989))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a220.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3010:3010:3010) (3166:3166:3166))
        (PORT d[1] (5420:5420:5420) (5663:5663:5663))
        (PORT d[2] (3995:3995:3995) (4164:4164:4164))
        (PORT d[3] (4782:4782:4782) (4799:4799:4799))
        (PORT d[4] (5986:5986:5986) (6036:6036:6036))
        (PORT d[5] (3523:3523:3523) (3692:3692:3692))
        (PORT d[6] (4319:4319:4319) (4436:4436:4436))
        (PORT d[7] (4140:4140:4140) (4035:4035:4035))
        (PORT d[8] (5550:5550:5550) (5692:5692:5692))
        (PORT d[9] (4581:4581:4581) (4681:4681:4681))
        (PORT d[10] (3298:3298:3298) (3295:3295:3295))
        (PORT d[11] (4257:4257:4257) (4402:4402:4402))
        (PORT d[12] (3908:3908:3908) (4012:4012:4012))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a220.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT d[0] (2325:2325:2325) (2328:2328:2328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a220.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a220.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2501:2501:2501))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a220.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a220.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a220.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a220.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3228:3228:3228))
        (PORT d[1] (5044:5044:5044) (5258:5258:5258))
        (PORT d[2] (4015:4015:4015) (4162:4162:4162))
        (PORT d[3] (4386:4386:4386) (4403:4403:4403))
        (PORT d[4] (5706:5706:5706) (5777:5777:5777))
        (PORT d[5] (4275:4275:4275) (4451:4451:4451))
        (PORT d[6] (3906:3906:3906) (3987:3987:3987))
        (PORT d[7] (5542:5542:5542) (5445:5445:5445))
        (PORT d[8] (6080:6080:6080) (6240:6240:6240))
        (PORT d[9] (4118:4118:4118) (4170:4170:4170))
        (PORT d[10] (5107:5107:5107) (5155:5155:5155))
        (PORT d[11] (3196:3196:3196) (3285:3285:3285))
        (PORT d[12] (3422:3422:3422) (3488:3488:3488))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (PORT d[0] (2332:2332:2332) (2340:2340:2340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a196.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2521:2521:2521))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2771:2771:2771) (2941:2941:2941))
        (PORT datab (2190:2190:2190) (2171:2171:2171))
        (PORT datac (2426:2426:2426) (2448:2448:2448))
        (PORT datad (404:404:404) (405:405:405))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3516:3516:3516))
        (PORT d[1] (5729:5729:5729) (5965:5965:5965))
        (PORT d[2] (3903:3903:3903) (4070:4070:4070))
        (PORT d[3] (3995:3995:3995) (3963:3963:3963))
        (PORT d[4] (5987:5987:5987) (6037:6037:6037))
        (PORT d[5] (3531:3531:3531) (3705:3705:3705))
        (PORT d[6] (4320:4320:4320) (4437:4437:4437))
        (PORT d[7] (4144:4144:4144) (4049:4049:4049))
        (PORT d[8] (5547:5547:5547) (5688:5688:5688))
        (PORT d[9] (4576:4576:4576) (4674:4674:4674))
        (PORT d[10] (3312:3312:3312) (3311:3311:3311))
        (PORT d[11] (4264:4264:4264) (4409:4409:4409))
        (PORT d[12] (3884:3884:3884) (3985:3985:3985))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2547:2547:2547))
        (PORT d[0] (2668:2668:2668) (2664:2664:2664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a208.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2480:2480:2480) (2499:2499:2499))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2725:2725:2725) (2903:2903:2903))
        (PORT datad (1694:1694:1694) (1695:1695:1695))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3315:3315:3315) (3429:3429:3429))
        (PORT d[1] (4620:4620:4620) (4823:4823:4823))
        (PORT d[2] (3990:3990:3990) (4127:4127:4127))
        (PORT d[3] (4813:4813:4813) (4863:4863:4863))
        (PORT d[4] (6366:6366:6366) (6479:6479:6479))
        (PORT d[5] (3840:3840:3840) (4007:4007:4007))
        (PORT d[6] (3863:3863:3863) (3936:3936:3936))
        (PORT d[7] (5379:5379:5379) (5495:5495:5495))
        (PORT d[8] (5696:5696:5696) (5861:5861:5861))
        (PORT d[9] (5118:5118:5118) (5164:5164:5164))
        (PORT d[10] (5224:5224:5224) (5335:5335:5335))
        (PORT d[11] (3170:3170:3170) (3267:3267:3267))
        (PORT d[12] (3555:3555:3555) (3640:3640:3640))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT d[0] (3415:3415:3415) (3410:3410:3410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2489:2489:2489))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3229:3229:3229))
        (PORT d[1] (5021:5021:5021) (5231:5231:5231))
        (PORT d[2] (4016:4016:4016) (4163:4163:4163))
        (PORT d[3] (4440:4440:4440) (4461:4461:4461))
        (PORT d[4] (6050:6050:6050) (6111:6111:6111))
        (PORT d[5] (4276:4276:4276) (4451:4451:4451))
        (PORT d[6] (3932:3932:3932) (4015:4015:4015))
        (PORT d[7] (5543:5543:5543) (5445:5445:5445))
        (PORT d[8] (6061:6061:6061) (6227:6227:6227))
        (PORT d[9] (4073:4073:4073) (4119:4119:4119))
        (PORT d[10] (4726:4726:4726) (4779:4779:4779))
        (PORT d[11] (3214:3214:3214) (3305:3305:3305))
        (PORT d[12] (3780:3780:3780) (3839:3839:3839))
        (PORT clk (2540:2540:2540) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (PORT d[0] (2613:2613:2613) (2457:2457:2457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2520:2520:2520))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2774:2774:2774) (2944:2944:2944))
        (PORT datab (1406:1406:1406) (1386:1386:1386))
        (PORT datac (2427:2427:2427) (2449:2449:2449))
        (PORT datad (960:960:960) (929:929:929))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3421:3421:3421) (3582:3582:3582))
        (PORT d[1] (5000:5000:5000) (5201:5201:5201))
        (PORT d[2] (3621:3621:3621) (3744:3744:3744))
        (PORT d[3] (4742:4742:4742) (4752:4752:4752))
        (PORT d[4] (6747:6747:6747) (6857:6857:6857))
        (PORT d[5] (4277:4277:4277) (4451:4451:4451))
        (PORT d[6] (4259:4259:4259) (4327:4327:4327))
        (PORT d[7] (5889:5889:5889) (5785:5785:5785))
        (PORT d[8] (6017:6017:6017) (6181:6181:6181))
        (PORT d[9] (4454:4454:4454) (4491:4491:4491))
        (PORT d[10] (4751:4751:4751) (4805:4805:4805))
        (PORT d[11] (3573:3573:3573) (3683:3683:3683))
        (PORT d[12] (3786:3786:3786) (3845:3845:3845))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT d[0] (2371:2371:2371) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3476:3476:3476) (3677:3677:3677))
        (PORT d[1] (4727:4727:4727) (4966:4966:4966))
        (PORT d[2] (4608:4608:4608) (4727:4727:4727))
        (PORT d[3] (4769:4769:4769) (4815:4815:4815))
        (PORT d[4] (6814:6814:6814) (6959:6959:6959))
        (PORT d[5] (3511:3511:3511) (3675:3675:3675))
        (PORT d[6] (3937:3937:3937) (4015:4015:4015))
        (PORT d[7] (5340:5340:5340) (5450:5450:5450))
        (PORT d[8] (6470:6470:6470) (6674:6674:6674))
        (PORT d[9] (4410:4410:4410) (4462:4462:4462))
        (PORT d[10] (4871:4871:4871) (4986:4986:4986))
        (PORT d[11] (3216:3216:3216) (3311:3311:3311))
        (PORT d[12] (4621:4621:4621) (4723:4723:4723))
        (PORT clk (2484:2484:2484) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2505:2505:2505))
        (PORT d[0] (2349:2349:2349) (2359:2359:2359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2462:2462:2462))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2478:2478:2478) (2496:2496:2496))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (792:792:792) (790:790:790))
        (PORT datad (1725:1725:1725) (1707:1707:1707))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2009:2009:2009) (1923:1923:1923))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1920:1920:1920) (1992:1992:1992))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (3242:3242:3242))
        (PORT d[1] (4093:4093:4093) (4221:4221:4221))
        (PORT d[2] (4470:4470:4470) (4693:4693:4693))
        (PORT d[3] (5647:5647:5647) (5800:5800:5800))
        (PORT d[4] (6289:6289:6289) (6338:6338:6338))
        (PORT d[5] (3477:3477:3477) (3643:3643:3643))
        (PORT d[6] (4589:4589:4589) (4689:4689:4689))
        (PORT d[7] (5911:5911:5911) (6005:6005:6005))
        (PORT d[8] (4395:4395:4395) (4423:4423:4423))
        (PORT d[9] (3805:3805:3805) (3915:3915:3915))
        (PORT d[10] (5106:5106:5106) (5131:5131:5131))
        (PORT d[11] (3931:3931:3931) (4085:4085:4085))
        (PORT d[12] (4065:4065:4065) (4200:4200:4200))
        (PORT clk (2467:2467:2467) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2492:2492:2492))
        (PORT d[0] (2471:2471:2471) (2494:2494:2494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a172.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2449:2449:2449))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3906:3906:3906) (4113:4113:4113))
        (PORT d[1] (4387:4387:4387) (4597:4597:4597))
        (PORT d[2] (3987:3987:3987) (4120:4120:4120))
        (PORT d[3] (4872:4872:4872) (4946:4946:4946))
        (PORT d[4] (4163:4163:4163) (4088:4088:4088))
        (PORT d[5] (4812:4812:4812) (4957:4957:4957))
        (PORT d[6] (3719:3719:3719) (3735:3735:3735))
        (PORT d[7] (3722:3722:3722) (3670:3670:3670))
        (PORT d[8] (3643:3643:3643) (3594:3594:3594))
        (PORT d[9] (3736:3736:3736) (3761:3761:3761))
        (PORT d[10] (3526:3526:3526) (3466:3466:3466))
        (PORT d[11] (3824:3824:3824) (3929:3929:3929))
        (PORT d[12] (3235:3235:3235) (3296:3296:3296))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (PORT d[0] (2185:2185:2185) (2152:2152:2152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a148.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2069:2069:2069) (2171:2171:2171))
        (PORT datab (2073:2073:2073) (2116:2116:2116))
        (PORT datac (2456:2456:2456) (2635:2635:2635))
        (PORT datad (1386:1386:1386) (1359:1359:1359))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3127:3127:3127) (3304:3304:3304))
        (PORT d[1] (3417:3417:3417) (3562:3562:3562))
        (PORT d[2] (4451:4451:4451) (4673:4673:4673))
        (PORT d[3] (6080:6080:6080) (6270:6270:6270))
        (PORT d[4] (5618:5618:5618) (5685:5685:5685))
        (PORT d[5] (3431:3431:3431) (3587:3587:3587))
        (PORT d[6] (4470:4470:4470) (4565:4565:4565))
        (PORT d[7] (5210:5210:5210) (5311:5311:5311))
        (PORT d[8] (4385:4385:4385) (4411:4411:4411))
        (PORT d[9] (3802:3802:3802) (3906:3906:3906))
        (PORT d[10] (5085:5085:5085) (5108:5108:5108))
        (PORT d[11] (3949:3949:3949) (4104:4104:4104))
        (PORT d[12] (3700:3700:3700) (3836:3836:3836))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT d[0] (2228:2228:2228) (2315:2315:2315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a184.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3544:3544:3544) (3756:3756:3756))
        (PORT d[1] (4563:4563:4563) (4746:4746:4746))
        (PORT d[2] (5021:5021:5021) (5234:5234:5234))
        (PORT d[3] (5200:5200:5200) (5261:5261:5261))
        (PORT d[4] (5454:5454:5454) (5438:5438:5438))
        (PORT d[5] (3801:3801:3801) (3958:3958:3958))
        (PORT d[6] (3791:3791:3791) (3854:3854:3854))
        (PORT d[7] (6386:6386:6386) (6505:6505:6505))
        (PORT d[8] (5608:5608:5608) (5569:5569:5569))
        (PORT d[9] (3398:3398:3398) (3458:3458:3458))
        (PORT d[10] (3887:3887:3887) (3830:3830:3830))
        (PORT d[11] (4118:4118:4118) (4339:4339:4339))
        (PORT d[12] (4245:4245:4245) (4326:4326:4326))
        (PORT clk (2483:2483:2483) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2508:2508:2508))
        (PORT d[0] (3112:3112:3112) (3200:3200:3200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a160.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2465:2465:2465))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2065:2065:2065) (2167:2167:2167))
        (PORT datab (2099:2099:2099) (2141:2141:2141))
        (PORT datac (2460:2460:2460) (2640:2640:2640))
        (PORT datad (1420:1420:1420) (1390:1390:1390))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (3376:3376:3376))
        (PORT d[1] (4547:4547:4547) (4765:4765:4765))
        (PORT d[2] (4436:4436:4436) (4637:4637:4637))
        (PORT d[3] (4051:4051:4051) (4072:4072:4072))
        (PORT d[4] (5335:5335:5335) (5389:5389:5389))
        (PORT d[5] (3829:3829:3829) (3952:3952:3952))
        (PORT d[6] (4308:4308:4308) (4421:4421:4421))
        (PORT d[7] (6126:6126:6126) (6310:6310:6310))
        (PORT d[8] (5933:5933:5933) (6043:6043:6043))
        (PORT d[9] (4687:4687:4687) (4752:4752:4752))
        (PORT d[10] (4376:4376:4376) (4370:4370:4370))
        (PORT d[11] (4316:4316:4316) (4467:4467:4467))
        (PORT d[12] (4273:4273:4273) (4399:4399:4399))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT d[0] (2322:2322:2322) (2318:2318:2318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a100.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2481:2481:2481))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3453:3453:3453) (3662:3662:3662))
        (PORT d[1] (4914:4914:4914) (5093:5093:5093))
        (PORT d[2] (5355:5355:5355) (5558:5558:5558))
        (PORT d[3] (5561:5561:5561) (5626:5626:5626))
        (PORT d[4] (3767:3767:3767) (3700:3700:3700))
        (PORT d[5] (4462:4462:4462) (4615:4615:4615))
        (PORT d[6] (4177:4177:4177) (4244:4244:4244))
        (PORT d[7] (4077:4077:4077) (4000:4000:4000))
        (PORT d[8] (4954:4954:4954) (4949:4949:4949))
        (PORT d[9] (4085:4085:4085) (4139:4139:4139))
        (PORT d[10] (3180:3180:3180) (3125:3125:3125))
        (PORT d[11] (4868:4868:4868) (5088:5088:5088))
        (PORT d[12] (3233:3233:3233) (3292:3292:3292))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT d[0] (1645:1645:1645) (1659:1659:1659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a112.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2489:2489:2489))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2071:2071:2071) (2173:2173:2173))
        (PORT datab (2117:2117:2117) (2156:2156:2156))
        (PORT datac (2454:2454:2454) (2632:2632:2632))
        (PORT datad (989:989:989) (967:967:967))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3465:3465:3465))
        (PORT d[1] (3561:3561:3561) (3724:3724:3724))
        (PORT d[2] (4149:4149:4149) (4350:4350:4350))
        (PORT d[3] (6068:6068:6068) (6220:6220:6220))
        (PORT d[4] (6298:6298:6298) (6353:6353:6353))
        (PORT d[5] (4180:4180:4180) (4340:4340:4340))
        (PORT d[6] (4177:4177:4177) (4274:4274:4274))
        (PORT d[7] (5423:5423:5423) (5469:5469:5469))
        (PORT d[8] (4215:4215:4215) (4201:4201:4201))
        (PORT d[9] (3521:3521:3521) (3533:3533:3533))
        (PORT d[10] (4747:4747:4747) (4746:4746:4746))
        (PORT d[11] (3949:3949:3949) (4102:4102:4102))
        (PORT d[12] (3321:3321:3321) (3423:3423:3423))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT d[0] (2051:2051:2051) (2071:2071:2071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a124.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3537:3537:3537) (3749:3749:3749))
        (PORT d[1] (4582:4582:4582) (4768:4768:4768))
        (PORT d[2] (5028:5028:5028) (5242:5242:5242))
        (PORT d[3] (5207:5207:5207) (5268:5268:5268))
        (PORT d[4] (5574:5574:5574) (5620:5620:5620))
        (PORT d[5] (4127:4127:4127) (4283:4283:4283))
        (PORT d[6] (3857:3857:3857) (3925:3925:3925))
        (PORT d[7] (3673:3673:3673) (3611:3611:3611))
        (PORT d[8] (4836:4836:4836) (4823:4823:4823))
        (PORT d[9] (3733:3733:3733) (3789:3789:3789))
        (PORT d[10] (3537:3537:3537) (3483:3483:3483))
        (PORT d[11] (4481:4481:4481) (4700:4700:4700))
        (PORT d[12] (4283:4283:4283) (4365:4365:4365))
        (PORT clk (2483:2483:2483) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2508:2508:2508))
        (PORT d[0] (2099:2099:2099) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a136.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2465:2465:2465))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2078:2078:2078) (2182:2182:2182))
        (PORT datab (1539:1539:1539) (1469:1469:1469))
        (PORT datac (2446:2446:2446) (2623:2623:2623))
        (PORT datad (1337:1337:1337) (1299:1299:1299))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1603:1603:1603) (1619:1619:1619))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (1573:1573:1573) (1583:1583:1583))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1402:1402:1402))
        (PORT datab (1569:1569:1569) (1555:1555:1555))
        (PORT datac (326:326:326) (433:433:433))
        (PORT datad (335:335:335) (435:435:435))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1050:1050:1050))
        (PORT datac (263:263:263) (320:320:320))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1284:1284:1284))
        (PORT datab (1976:1976:1976) (1946:1946:1946))
        (PORT datac (456:456:456) (482:482:482))
        (PORT datad (462:462:462) (482:482:482))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|green_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2606:2606:2606) (2616:2616:2616))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3474:3474:3474))
        (PORT d[1] (4224:4224:4224) (4432:4432:4432))
        (PORT d[2] (3236:3236:3236) (3331:3331:3331))
        (PORT d[3] (5299:5299:5299) (5452:5452:5452))
        (PORT d[4] (5934:5934:5934) (6018:6018:6018))
        (PORT d[5] (3769:3769:3769) (3913:3913:3913))
        (PORT d[6] (4120:4120:4120) (4166:4166:4166))
        (PORT d[7] (5229:5229:5229) (5244:5244:5244))
        (PORT d[8] (5883:5883:5883) (5990:5990:5990))
        (PORT d[9] (3796:3796:3796) (3858:3858:3858))
        (PORT d[10] (5746:5746:5746) (5870:5870:5870))
        (PORT d[11] (3604:3604:3604) (3772:3772:3772))
        (PORT d[12] (3214:3214:3214) (3296:3296:3296))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT d[0] (2069:2069:2069) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2507:2507:2507))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3435:3435:3435) (3603:3603:3603))
        (PORT d[1] (3473:3473:3473) (3584:3584:3584))
        (PORT d[2] (3158:3158:3158) (3240:3240:3240))
        (PORT d[3] (6059:6059:6059) (6239:6239:6239))
        (PORT d[4] (6714:6714:6714) (6864:6864:6864))
        (PORT d[5] (3889:3889:3889) (4088:4088:4088))
        (PORT d[6] (4741:4741:4741) (4823:4823:4823))
        (PORT d[7] (5388:5388:5388) (5466:5466:5466))
        (PORT d[8] (5312:5312:5312) (5359:5359:5359))
        (PORT d[9] (4525:4525:4525) (4662:4662:4662))
        (PORT d[10] (5048:5048:5048) (5225:5225:5225))
        (PORT d[11] (4235:4235:4235) (4360:4360:4360))
        (PORT d[12] (3240:3240:3240) (3326:3326:3326))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (PORT d[0] (1777:1777:1777) (1797:1797:1797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2475:2475:2475))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3048:3048:3048) (3188:3188:3188))
        (PORT d[1] (4951:4951:4951) (5172:5172:5172))
        (PORT d[2] (4072:4072:4072) (4211:4211:4211))
        (PORT d[3] (5217:5217:5217) (5324:5324:5324))
        (PORT d[4] (6069:6069:6069) (6181:6181:6181))
        (PORT d[5] (4065:4065:4065) (4214:4214:4214))
        (PORT d[6] (4170:4170:4170) (4175:4175:4175))
        (PORT d[7] (5693:5693:5693) (5802:5802:5802))
        (PORT d[8] (6369:6369:6369) (6571:6571:6571))
        (PORT d[9] (3889:3889:3889) (3867:3867:3867))
        (PORT d[10] (4936:4936:4936) (5061:5061:5061))
        (PORT d[11] (3189:3189:3189) (3264:3264:3264))
        (PORT d[12] (3198:3198:3198) (3282:3282:3282))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT d[0] (2838:2838:2838) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2511:2511:2511))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3313:3313:3313) (3448:3448:3448))
        (PORT d[1] (4568:4568:4568) (4759:4759:4759))
        (PORT d[2] (3172:3172:3172) (3244:3244:3244))
        (PORT d[3] (5273:5273:5273) (5420:5420:5420))
        (PORT d[4] (5566:5566:5566) (5624:5624:5624))
        (PORT d[5] (4715:4715:4715) (4836:4836:4836))
        (PORT d[6] (3888:3888:3888) (3964:3964:3964))
        (PORT d[7] (5257:5257:5257) (5279:5279:5279))
        (PORT d[8] (5219:5219:5219) (5337:5337:5337))
        (PORT d[9] (4137:4137:4137) (4198:4198:4198))
        (PORT d[10] (6099:6099:6099) (6221:6221:6221))
        (PORT d[11] (3191:3191:3191) (3312:3312:3312))
        (PORT d[12] (3604:3604:3604) (3687:3687:3687))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2518:2518:2518))
        (PORT d[0] (3004:3004:3004) (3029:3029:3029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2475:2475:2475))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2206:2206:2206) (2152:2152:2152))
        (PORT datab (2244:2244:2244) (2365:2365:2365))
        (PORT datac (2337:2337:2337) (2473:2473:2473))
        (PORT datad (1949:1949:1949) (1927:1927:1927))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2395:2395:2395) (2527:2527:2527))
        (PORT datab (2336:2336:2336) (2287:2287:2287))
        (PORT datac (2330:2330:2330) (2300:2300:2300))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3690:3690:3690))
        (PORT d[1] (4554:4554:4554) (4734:4734:4734))
        (PORT d[2] (4373:4373:4373) (4593:4593:4593))
        (PORT d[3] (4864:4864:4864) (4932:4932:4932))
        (PORT d[4] (5442:5442:5442) (5439:5439:5439))
        (PORT d[5] (3793:3793:3793) (3949:3949:3949))
        (PORT d[6] (3850:3850:3850) (3915:3915:3915))
        (PORT d[7] (6041:6041:6041) (6167:6167:6167))
        (PORT d[8] (5601:5601:5601) (5562:5562:5562))
        (PORT d[9] (3695:3695:3695) (3755:3755:3755))
        (PORT d[10] (3927:3927:3927) (3875:3875:3875))
        (PORT d[11] (4463:4463:4463) (4676:4676:4676))
        (PORT d[12] (3919:3919:3919) (4010:4010:4010))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT d[0] (2875:2875:2875) (2974:2974:2974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a161.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2469:2469:2469))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3536:3536:3536) (3748:3748:3748))
        (PORT d[1] (3901:3901:3901) (4091:4091:4091))
        (PORT d[2] (4704:4704:4704) (4917:4917:4917))
        (PORT d[3] (4534:4534:4534) (4600:4600:4600))
        (PORT d[4] (5428:5428:5428) (5434:5434:5434))
        (PORT d[5] (3499:3499:3499) (3582:3582:3582))
        (PORT d[6] (4255:4255:4255) (4316:4316:4316))
        (PORT d[7] (4293:4293:4293) (4216:4216:4216))
        (PORT d[8] (4619:4619:4619) (4608:4608:4608))
        (PORT d[9] (3339:3339:3339) (3405:3405:3405))
        (PORT d[10] (4261:4261:4261) (4199:4199:4199))
        (PORT d[11] (4840:4840:4840) (5049:5049:5049))
        (PORT d[12] (3568:3568:3568) (3654:3654:3654))
        (PORT clk (2513:2513:2513) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (PORT d[0] (2202:2202:2202) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a185.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2070:2070:2070) (2172:2172:2172))
        (PORT datab (1651:1651:1651) (1597:1597:1597))
        (PORT datac (2455:2455:2455) (2633:2633:2633))
        (PORT datad (1652:1652:1652) (1621:1621:1621))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3795:3795:3795) (3976:3976:3976))
        (PORT d[1] (4911:4911:4911) (5089:5089:5089))
        (PORT d[2] (4001:4001:4001) (4195:4195:4195))
        (PORT d[3] (5553:5553:5553) (5617:5617:5617))
        (PORT d[4] (3796:3796:3796) (3731:3731:3731))
        (PORT d[5] (4147:4147:4147) (4304:4304:4304))
        (PORT d[6] (3849:3849:3849) (3908:3908:3908))
        (PORT d[7] (4070:4070:4070) (3993:3993:3993))
        (PORT d[8] (4889:4889:4889) (4880:4880:4880))
        (PORT d[9] (4104:4104:4104) (4159:4159:4159))
        (PORT d[10] (3253:3253:3253) (3193:3193:3193))
        (PORT d[11] (4861:4861:4861) (5081:5081:5081))
        (PORT d[12] (3211:3211:3211) (3267:3267:3267))
        (PORT clk (2503:2503:2503) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2527:2527:2527))
        (PORT d[0] (1668:1668:1668) (1681:1681:1681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a113.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2484:2484:2484))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3536:3536:3536) (3748:3748:3748))
        (PORT d[1] (4205:4205:4205) (4382:4382:4382))
        (PORT d[2] (4694:4694:4694) (4910:4910:4910))
        (PORT d[3] (4565:4565:4565) (4633:4633:4633))
        (PORT d[4] (5080:5080:5080) (5092:5092:5092))
        (PORT d[5] (3519:3519:3519) (3594:3594:3594))
        (PORT d[6] (4223:4223:4223) (4281:4281:4281))
        (PORT d[7] (6018:6018:6018) (6141:6141:6141))
        (PORT d[8] (5559:5559:5559) (5520:5520:5520))
        (PORT d[9] (3700:3700:3700) (3759:3759:3759))
        (PORT d[10] (4254:4254:4254) (4191:4191:4191))
        (PORT d[11] (4514:4514:4514) (4730:4730:4730))
        (PORT d[12] (3894:3894:3894) (3981:3981:3981))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT d[0] (2644:2644:2644) (2631:2631:2631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a101.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2489:2489:2489))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2077:2077:2077) (2181:2181:2181))
        (PORT datab (1102:1102:1102) (1079:1079:1079))
        (PORT datac (2447:2447:2447) (2624:2624:2624))
        (PORT datad (1776:1776:1776) (1742:1742:1742))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3461:3461:3461) (3667:3667:3667))
        (PORT d[1] (3973:3973:3973) (4183:4183:4183))
        (PORT d[2] (3611:3611:3611) (3743:3743:3743))
        (PORT d[3] (5562:5562:5562) (5627:5627:5627))
        (PORT d[4] (3812:3812:3812) (3748:3748:3748))
        (PORT d[5] (4494:4494:4494) (4650:4650:4650))
        (PORT d[6] (4519:4519:4519) (4583:4583:4583))
        (PORT d[7] (4052:4052:4052) (3974:3974:3974))
        (PORT d[8] (4923:4923:4923) (4915:4915:4915))
        (PORT d[9] (4149:4149:4149) (4208:4208:4208))
        (PORT d[10] (3172:3172:3172) (3116:3116:3116))
        (PORT d[11] (4837:4837:4837) (5054:5054:5054))
        (PORT d[12] (3201:3201:3201) (3259:3259:3259))
        (PORT clk (2513:2513:2513) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (PORT d[0] (2047:2047:2047) (2063:2063:2063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a125.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (3750:3750:3750))
        (PORT d[1] (4893:4893:4893) (5070:5070:5070))
        (PORT d[2] (4307:4307:4307) (4473:4473:4473))
        (PORT d[3] (5206:5206:5206) (5271:5271:5271))
        (PORT d[4] (5561:5561:5561) (5607:5607:5607))
        (PORT d[5] (4160:4160:4160) (4318:4318:4318))
        (PORT d[6] (4209:4209:4209) (4267:4267:4267))
        (PORT d[7] (3710:3710:3710) (3640:3640:3640))
        (PORT d[8] (4557:4557:4557) (4556:4556:4556))
        (PORT d[9] (3798:3798:3798) (3861:3861:3861))
        (PORT d[10] (3516:3516:3516) (3457:3457:3457))
        (PORT d[11] (4521:4521:4521) (4746:4746:4746))
        (PORT d[12] (4259:4259:4259) (4344:4344:4344))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT d[0] (1782:1782:1782) (1816:1816:1816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a137.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2469:2469:2469))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2503:2503:2503) (2676:2676:2676))
        (PORT datab (724:724:724) (711:711:711))
        (PORT datac (1041:1041:1041) (1027:1027:1027))
        (PORT datad (2038:2038:2038) (2121:2121:2121))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1608:1608:1608) (1625:1625:1625))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3525:3525:3525) (3739:3739:3739))
        (PORT d[1] (4359:4359:4359) (4566:4566:4566))
        (PORT d[2] (3944:3944:3944) (4073:4073:4073))
        (PORT d[3] (5914:5914:5914) (5974:5974:5974))
        (PORT d[4] (4117:4117:4117) (4038:4038:4038))
        (PORT d[5] (3443:3443:3443) (3612:3612:3612))
        (PORT d[6] (4884:4884:4884) (4941:4941:4941))
        (PORT d[7] (3690:3690:3690) (3633:3633:3633))
        (PORT d[8] (3603:3603:3603) (3544:3544:3544))
        (PORT d[9] (3744:3744:3744) (3769:3769:3769))
        (PORT d[10] (3525:3525:3525) (3466:3466:3466))
        (PORT d[11] (5201:5201:5201) (5415:5415:5415))
        (PORT d[12] (3222:3222:3222) (3282:3282:3282))
        (PORT clk (2542:2542:2542) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2571:2571:2571))
        (PORT d[0] (2190:2190:2190) (2158:2158:2158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a149.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3528:3528:3528) (3742:3742:3742))
        (PORT d[1] (3982:3982:3982) (4192:4192:4192))
        (PORT d[2] (3571:3571:3571) (3700:3700:3700))
        (PORT d[3] (5892:5892:5892) (5950:5950:5950))
        (PORT d[4] (3725:3725:3725) (3656:3656:3656))
        (PORT d[5] (4487:4487:4487) (4640:4640:4640))
        (PORT d[6] (4559:4559:4559) (4627:4627:4627))
        (PORT d[7] (3369:3369:3369) (3307:3307:3307))
        (PORT d[8] (3773:3773:3773) (3699:3699:3699))
        (PORT d[9] (4097:4097:4097) (4118:4118:4118))
        (PORT d[10] (3163:3163:3163) (3109:3109:3109))
        (PORT d[11] (4832:4832:4832) (5051:5051:5051))
        (PORT d[12] (3220:3220:3220) (3279:3279:3279))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT d[0] (1772:1772:1772) (1801:1801:1801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a173.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2066:2066:2066) (2167:2167:2167))
        (PORT datab (1091:1091:1091) (1071:1071:1071))
        (PORT datac (2459:2459:2459) (2639:2639:2639))
        (PORT datad (1031:1031:1031) (1013:1013:1013))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1569:1569:1569) (1579:1579:1579))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a197.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3220:3220:3220) (3308:3308:3308))
        (PORT d[1] (4335:4335:4335) (4549:4549:4549))
        (PORT d[2] (4008:4008:4008) (4183:4183:4183))
        (PORT d[3] (4053:4053:4053) (4072:4072:4072))
        (PORT d[4] (5307:5307:5307) (5374:5374:5374))
        (PORT d[5] (3504:3504:3504) (3676:3676:3676))
        (PORT d[6] (3905:3905:3905) (3982:3982:3982))
        (PORT d[7] (4816:4816:4816) (4713:4713:4713))
        (PORT d[8] (5560:5560:5560) (5704:5704:5704))
        (PORT d[9] (4198:4198:4198) (4273:4273:4273))
        (PORT d[10] (3675:3675:3675) (3674:3674:3674))
        (PORT d[11] (3566:3566:3566) (3684:3684:3684))
        (PORT d[12] (4614:4614:4614) (4711:4711:4711))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a197.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2559:2559:2559))
        (PORT d[0] (2797:2797:2797) (2919:2919:2919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a197.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a197.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2516:2516:2516))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a197.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a197.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a197.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a197.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a221.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3556:3556:3556) (3636:3636:3636))
        (PORT d[1] (4326:4326:4326) (4538:4538:4538))
        (PORT d[2] (4008:4008:4008) (4182:4182:4182))
        (PORT d[3] (4677:4677:4677) (4633:4633:4633))
        (PORT d[4] (5652:5652:5652) (5677:5677:5677))
        (PORT d[5] (3542:3542:3542) (3718:3718:3718))
        (PORT d[6] (3924:3924:3924) (4002:4002:4002))
        (PORT d[7] (4835:4835:4835) (4733:4733:4733))
        (PORT d[8] (5610:5610:5610) (5756:5756:5756))
        (PORT d[9] (4510:4510:4510) (4572:4572:4572))
        (PORT d[10] (3675:3675:3675) (3673:3673:3673))
        (PORT d[11] (3241:3241:3241) (3375:3375:3375))
        (PORT d[12] (4276:4276:4276) (4380:4380:4380))
        (PORT clk (2533:2533:2533) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a221.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2558:2558:2558))
        (PORT d[0] (2645:2645:2645) (2634:2634:2634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a221.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a221.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2515:2515:2515))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a221.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a221.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a221.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a221.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1211:1211:1211))
        (PORT datab (2670:2670:2670) (2803:2803:2803))
        (PORT datac (1735:1735:1735) (1794:1794:1794))
        (PORT datad (1322:1322:1322) (1303:1303:1303))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3590:3590:3590) (3672:3672:3672))
        (PORT d[1] (4023:4023:4023) (4242:4242:4242))
        (PORT d[2] (4012:4012:4012) (4185:4185:4185))
        (PORT d[3] (4320:4320:4320) (4283:4283:4283))
        (PORT d[4] (5569:5569:5569) (5581:5581:5581))
        (PORT d[5] (3524:3524:3524) (3698:3698:3698))
        (PORT d[6] (4665:4665:4665) (4778:4778:4778))
        (PORT d[7] (4482:4482:4482) (4381:4381:4381))
        (PORT d[8] (5576:5576:5576) (5721:5721:5721))
        (PORT d[9] (4545:4545:4545) (4613:4613:4613))
        (PORT d[10] (3653:3653:3653) (3649:3649:3649))
        (PORT d[11] (3608:3608:3608) (3727:3727:3727))
        (PORT d[12] (4268:4268:4268) (4371:4371:4371))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (PORT d[0] (3002:3002:3002) (2992:2992:2992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a209.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2510:2510:2510))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1555:1555:1555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1555:1555:1555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1784:1784:1784) (1838:1838:1838))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1582:1582:1582) (1538:1538:1538))
        (PORT datad (2635:2635:2635) (2756:2756:2756))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3174:3174:3174) (3253:3253:3253))
        (PORT d[1] (4697:4697:4697) (4916:4916:4916))
        (PORT d[2] (3661:3661:3661) (3811:3811:3811))
        (PORT d[3] (4065:4065:4065) (4088:4088:4088))
        (PORT d[4] (5302:5302:5302) (5373:5373:5373))
        (PORT d[5] (3944:3944:3944) (4125:4125:4125))
        (PORT d[6] (3889:3889:3889) (3982:3982:3982))
        (PORT d[7] (5186:5186:5186) (5088:5088:5088))
        (PORT d[8] (5946:5946:5946) (6093:6093:6093))
        (PORT d[9] (4131:4131:4131) (4187:4187:4187))
        (PORT d[10] (4378:4378:4378) (4375:4375:4375))
        (PORT d[11] (3530:3530:3530) (3636:3636:3636))
        (PORT d[12] (3425:3425:3425) (3479:3479:3479))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (PORT d[0] (1885:1885:1885) (1832:1832:1832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3188:3188:3188) (3271:3271:3271))
        (PORT d[1] (4684:4684:4684) (4894:4894:4894))
        (PORT d[2] (3675:3675:3675) (3810:3810:3810))
        (PORT d[3] (4422:4422:4422) (4438:4438:4438))
        (PORT d[4] (5301:5301:5301) (5377:5377:5377))
        (PORT d[5] (3570:3570:3570) (3760:3760:3760))
        (PORT d[6] (3917:3917:3917) (4000:4000:4000))
        (PORT d[7] (4826:4826:4826) (4727:4727:4727))
        (PORT d[8] (5603:5603:5603) (5754:5754:5754))
        (PORT d[9] (3797:3797:3797) (3863:3863:3863))
        (PORT d[10] (3985:3985:3985) (4002:4002:4002))
        (PORT d[11] (3555:3555:3555) (3683:3683:3683))
        (PORT d[12] (3446:3446:3446) (3507:3507:3507))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (PORT d[0] (2411:2411:2411) (2465:2465:2465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3462:3462:3462) (3664:3664:3664))
        (PORT d[1] (4742:4742:4742) (4985:4985:4985))
        (PORT d[2] (4635:4635:4635) (4750:4750:4750))
        (PORT d[3] (4471:4471:4471) (4519:4519:4519))
        (PORT d[4] (6841:6841:6841) (6987:6987:6987))
        (PORT d[5] (3505:3505:3505) (3669:3669:3669))
        (PORT d[6] (3892:3892:3892) (3967:3967:3967))
        (PORT d[7] (5341:5341:5341) (5451:5451:5451))
        (PORT d[8] (6473:6473:6473) (6676:6676:6676))
        (PORT d[9] (4404:4404:4404) (4455:4455:4455))
        (PORT d[10] (5380:5380:5380) (5577:5577:5577))
        (PORT d[11] (3528:3528:3528) (3617:3617:3617))
        (PORT d[12] (4588:4588:4588) (4688:4688:4688))
        (PORT clk (2491:2491:2491) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2511:2511:2511))
        (PORT d[0] (3753:3753:3753) (3740:3740:3740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3378:3378:3378))
        (PORT d[1] (4718:4718:4718) (4930:4930:4930))
        (PORT d[2] (3677:3677:3677) (3827:3827:3827))
        (PORT d[3] (4395:4395:4395) (4410:4410:4410))
        (PORT d[4] (5652:5652:5652) (5701:5701:5701))
        (PORT d[5] (3566:3566:3566) (3749:3749:3749))
        (PORT d[6] (3912:3912:3912) (3994:3994:3994))
        (PORT d[7] (5178:5178:5178) (5079:5079:5079))
        (PORT d[8] (5635:5635:5635) (5791:5791:5791))
        (PORT d[9] (4144:4144:4144) (4198:4198:4198))
        (PORT d[10] (4046:4046:4046) (4047:4047:4047))
        (PORT d[11] (3202:3202:3202) (3334:3334:3334))
        (PORT d[12] (3403:3403:3403) (3444:3444:3444))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (PORT d[0] (3233:3233:3233) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1784:1784:1784) (1838:1838:1838))
        (PORT datab (2669:2669:2669) (2802:2802:2802))
        (PORT datac (1745:1745:1745) (1774:1774:1774))
        (PORT datad (940:940:940) (920:920:920))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1791:1791:1791) (1846:1846:1846))
        (PORT datab (984:984:984) (981:981:981))
        (PORT datac (667:667:667) (644:644:644))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (1984:1984:1984) (2054:2054:2054))
        (PORT datac (1745:1745:1745) (1672:1672:1672))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1635:1635:1635) (1626:1626:1626))
        (PORT datab (1355:1355:1355) (1429:1429:1429))
        (PORT datac (1325:1325:1325) (1354:1354:1354))
        (PORT datad (832:832:832) (890:890:890))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (367:367:367))
        (PORT datac (989:989:989) (991:991:991))
        (PORT datad (706:706:706) (707:707:707))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (998:998:998))
        (PORT datab (1440:1440:1440) (1491:1491:1491))
        (PORT datac (456:456:456) (482:482:482))
        (PORT datad (471:471:471) (493:493:493))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|green_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2606:2606:2606) (2616:2616:2616))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3557:3557:3557) (3770:3770:3770))
        (PORT d[1] (4203:4203:4203) (4389:4389:4389))
        (PORT d[2] (4397:4397:4397) (4616:4616:4616))
        (PORT d[3] (4854:4854:4854) (4920:4920:4920))
        (PORT d[4] (5429:5429:5429) (5428:5428:5428))
        (PORT d[5] (3403:3403:3403) (3563:3563:3563))
        (PORT d[6] (4242:4242:4242) (4301:4301:4301))
        (PORT d[7] (6032:6032:6032) (6158:6158:6158))
        (PORT d[8] (5243:5243:5243) (5212:5212:5212))
        (PORT d[9] (3719:3719:3719) (3782:3782:3782))
        (PORT d[10] (4244:4244:4244) (4182:4182:4182))
        (PORT d[11] (4513:4513:4513) (4729:4729:4729))
        (PORT d[12] (3878:3878:3878) (3963:3963:3963))
        (PORT clk (2503:2503:2503) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2527:2527:2527))
        (PORT d[0] (2238:2238:2238) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a186.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2484:2484:2484))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3095:3095:3095) (3271:3271:3271))
        (PORT d[1] (3989:3989:3989) (4091:4091:4091))
        (PORT d[2] (4440:4440:4440) (4645:4645:4645))
        (PORT d[3] (6385:6385:6385) (6574:6574:6574))
        (PORT d[4] (6013:6013:6013) (6080:6080:6080))
        (PORT d[5] (3499:3499:3499) (3669:3669:3669))
        (PORT d[6] (4550:4550:4550) (4645:4645:4645))
        (PORT d[7] (5612:5612:5612) (5711:5711:5711))
        (PORT d[8] (4708:4708:4708) (4731:4731:4731))
        (PORT d[9] (3828:3828:3828) (3943:3943:3943))
        (PORT d[10] (5068:5068:5068) (5091:5091:5091))
        (PORT d[11] (4294:4294:4294) (4440:4440:4440))
        (PORT d[12] (4070:4070:4070) (4204:4204:4204))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT d[0] (2435:2435:2435) (2456:2456:2456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a162.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2339:2339:2339) (2342:2342:2342))
        (PORT datab (2689:2689:2689) (2846:2846:2846))
        (PORT datac (2006:2006:2006) (1973:1973:1973))
        (PORT datad (354:354:354) (460:460:460))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3292:3292:3292) (3404:3404:3404))
        (PORT d[1] (4147:4147:4147) (4261:4261:4261))
        (PORT d[2] (4828:4828:4828) (5052:5052:5052))
        (PORT d[3] (5991:5991:5991) (6161:6161:6161))
        (PORT d[4] (6672:6672:6672) (6799:6799:6799))
        (PORT d[5] (3855:3855:3855) (4055:4055:4055))
        (PORT d[6] (4272:4272:4272) (4389:4389:4389))
        (PORT d[7] (4942:4942:4942) (5004:5004:5004))
        (PORT d[8] (4416:4416:4416) (4452:4452:4452))
        (PORT d[9] (4003:4003:4003) (4068:4068:4068))
        (PORT d[10] (5833:5833:5833) (5854:5854:5854))
        (PORT d[11] (3967:3967:3967) (4122:4122:4122))
        (PORT d[12] (4045:4045:4045) (4179:4179:4179))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (PORT d[0] (2343:2343:2343) (2350:2350:2350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a150.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2531:2531:2531))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3451:3451:3451) (3617:3617:3617))
        (PORT d[1] (3933:3933:3933) (4095:4095:4095))
        (PORT d[2] (4465:4465:4465) (4658:4658:4658))
        (PORT d[3] (5691:5691:5691) (5855:5855:5855))
        (PORT d[4] (4648:4648:4648) (4565:4565:4565))
        (PORT d[5] (3841:3841:3841) (4027:4027:4027))
        (PORT d[6] (3922:3922:3922) (4002:4002:4002))
        (PORT d[7] (4929:4929:4929) (4955:4955:4955))
        (PORT d[8] (3976:3976:3976) (3967:3967:3967))
        (PORT d[9] (3218:3218:3218) (3229:3229:3229))
        (PORT d[10] (5096:5096:5096) (5091:5091:5091))
        (PORT d[11] (3998:3998:3998) (4155:4155:4155))
        (PORT d[12] (3889:3889:3889) (3975:3975:3975))
        (PORT clk (2522:2522:2522) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2552:2552:2552))
        (PORT d[0] (2443:2443:2443) (2463:2463:2463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a174.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2509:2509:2509))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1502:1502:1502) (1531:1531:1531))
        (PORT datab (1054:1054:1054) (1035:1035:1035))
        (PORT datac (2638:2638:2638) (2790:2790:2790))
        (PORT datad (340:340:340) (444:444:444))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3305:3305:3305))
        (PORT d[1] (3760:3760:3760) (3892:3892:3892))
        (PORT d[2] (4476:4476:4476) (4699:4699:4699))
        (PORT d[3] (6095:6095:6095) (6286:6286:6286))
        (PORT d[4] (5970:5970:5970) (6014:6014:6014))
        (PORT d[5] (3452:3452:3452) (3609:3609:3609))
        (PORT d[6] (4431:4431:4431) (4527:4527:4527))
        (PORT d[7] (5588:5588:5588) (5685:5685:5685))
        (PORT d[8] (4373:4373:4373) (4399:4399:4399))
        (PORT d[9] (3790:3790:3790) (3893:3893:3893))
        (PORT d[10] (5042:5042:5042) (5066:5066:5066))
        (PORT d[11] (4300:4300:4300) (4446:4446:4446))
        (PORT d[12] (3732:3732:3732) (3873:3873:3873))
        (PORT clk (2492:2492:2492) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2516:2516:2516))
        (PORT d[0] (2362:2362:2362) (2366:2366:2366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a102.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2473:2473:2473))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3117:3117:3117) (3274:3274:3274))
        (PORT d[1] (4114:4114:4114) (4245:4245:4245))
        (PORT d[2] (4492:4492:4492) (4717:4717:4717))
        (PORT d[3] (6379:6379:6379) (6568:6568:6568))
        (PORT d[4] (5631:5631:5631) (5699:5699:5699))
        (PORT d[5] (3841:3841:3841) (4006:4006:4006))
        (PORT d[6] (4140:4140:4140) (4242:4242:4242))
        (PORT d[7] (6267:6267:6267) (6356:6356:6356))
        (PORT d[8] (4433:4433:4433) (4465:4465:4465))
        (PORT d[9] (4137:4137:4137) (4247:4247:4247))
        (PORT d[10] (4733:4733:4733) (4725:4725:4725))
        (PORT d[11] (3957:3957:3957) (4117:4117:4117))
        (PORT d[12] (4370:4370:4370) (4497:4497:4497))
        (PORT clk (2467:2467:2467) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2492:2492:2492))
        (PORT d[0] (2025:2025:2025) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a114.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2449:2449:2449))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1827:1827:1827) (1846:1846:1846))
        (PORT datab (381:381:381) (498:498:498))
        (PORT datac (2644:2644:2644) (2798:2798:2798))
        (PORT datad (1729:1729:1729) (1696:1696:1696))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3442:3442:3442) (3616:3616:3616))
        (PORT d[1] (4282:4282:4282) (4440:4440:4440))
        (PORT d[2] (4818:4818:4818) (5010:5010:5010))
        (PORT d[3] (6110:6110:6110) (6273:6273:6273))
        (PORT d[4] (4936:4936:4936) (4848:4848:4848))
        (PORT d[5] (4208:4208:4208) (4401:4401:4401))
        (PORT d[6] (3899:3899:3899) (3976:3976:3976))
        (PORT d[7] (4553:4553:4553) (4582:4582:4582))
        (PORT d[8] (4330:4330:4330) (4320:4320:4320))
        (PORT d[9] (3708:3708:3708) (3778:3778:3778))
        (PORT d[10] (5475:5475:5475) (5476:5476:5476))
        (PORT d[11] (3243:3243:3243) (3372:3372:3372))
        (PORT d[12] (3536:3536:3536) (3628:3628:3628))
        (PORT clk (2532:2532:2532) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2564:2564:2564))
        (PORT d[0] (2390:2390:2390) (2413:2413:2413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a138.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2521:2521:2521))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3257:3257:3257))
        (PORT d[1] (3920:3920:3920) (4082:4082:4082))
        (PORT d[2] (4504:4504:4504) (4707:4707:4707))
        (PORT d[3] (5679:5679:5679) (5843:5843:5843))
        (PORT d[4] (4657:4657:4657) (4571:4571:4571))
        (PORT d[5] (3881:3881:3881) (4076:4076:4076))
        (PORT d[6] (3916:3916:3916) (3996:3996:3996))
        (PORT d[7] (4843:4843:4843) (4900:4900:4900))
        (PORT d[8] (4021:4021:4021) (4018:4018:4018))
        (PORT d[9] (3409:3409:3409) (3485:3485:3485))
        (PORT d[10] (5116:5116:5116) (5117:5117:5117))
        (PORT d[11] (4335:4335:4335) (4486:4486:4486))
        (PORT d[12] (3844:3844:3844) (3925:3925:3925))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2554:2554:2554))
        (PORT d[0] (1779:1779:1779) (1809:1809:1809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a126.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1039:1039:1039))
        (PORT datab (1101:1101:1101) (1088:1088:1088))
        (PORT datac (2642:2642:2642) (2795:2795:2795))
        (PORT datad (345:345:345) (450:450:450))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1851:1851:1851) (1987:1987:1987))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1893:1893:1893) (2024:2024:2024))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a222.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3584:3584:3584))
        (PORT d[1] (5789:5789:5789) (6027:6027:6027))
        (PORT d[2] (4029:4029:4029) (4188:4188:4188))
        (PORT d[3] (3995:3995:3995) (3962:3962:3962))
        (PORT d[4] (5320:5320:5320) (5358:5358:5358))
        (PORT d[5] (3494:3494:3494) (3664:3664:3664))
        (PORT d[6] (4619:4619:4619) (4729:4729:4729))
        (PORT d[7] (4145:4145:4145) (4050:4050:4050))
        (PORT d[8] (5550:5550:5550) (5702:5702:5702))
        (PORT d[9] (4553:4553:4553) (4621:4621:4621))
        (PORT d[10] (3319:3319:3319) (3320:3320:3320))
        (PORT d[11] (4264:4264:4264) (4410:4410:4410))
        (PORT d[12] (4210:4210:4210) (4313:4313:4313))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a222.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (PORT d[0] (2680:2680:2680) (2674:2674:2674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a222.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a222.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2506:2506:2506))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a222.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a222.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a222.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a222.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a198.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3383:3383:3383) (3551:3551:3551))
        (PORT d[1] (4772:4772:4772) (5018:5018:5018))
        (PORT d[2] (4770:4770:4770) (4983:4983:4983))
        (PORT d[3] (4450:4450:4450) (4471:4471:4471))
        (PORT d[4] (5261:5261:5261) (5313:5313:5313))
        (PORT d[5] (4028:4028:4028) (4120:4120:4120))
        (PORT d[6] (4654:4654:4654) (4768:4768:4768))
        (PORT d[7] (6931:6931:6931) (7114:7114:7114))
        (PORT d[8] (5582:5582:5582) (5698:5698:5698))
        (PORT d[9] (4730:4730:4730) (4801:4801:4801))
        (PORT d[10] (3722:3722:3722) (3727:3727:3727))
        (PORT d[11] (3976:3976:3976) (4136:4136:4136))
        (PORT d[12] (4290:4290:4290) (4423:4423:4423))
        (PORT clk (2468:2468:2468) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a198.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2491:2491:2491))
        (PORT d[0] (2447:2447:2447) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a198.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a198.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2448:2448:2448))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a198.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a198.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a198.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a198.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1782:1782:1782) (1836:1836:1836))
        (PORT datab (2668:2668:2668) (2802:2802:2802))
        (PORT datac (1326:1326:1326) (1308:1308:1308))
        (PORT datad (1686:1686:1686) (1693:1693:1693))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a210.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3026:3026:3026) (3168:3168:3168))
        (PORT d[1] (5412:5412:5412) (5655:5655:5655))
        (PORT d[2] (4046:4046:4046) (4224:4224:4224))
        (PORT d[3] (4765:4765:4765) (4782:4782:4782))
        (PORT d[4] (5992:5992:5992) (6042:6042:6042))
        (PORT d[5] (3458:3458:3458) (3626:3626:3626))
        (PORT d[6] (4271:4271:4271) (4384:4384:4384))
        (PORT d[7] (3795:3795:3795) (3696:3696:3696))
        (PORT d[8] (5533:5533:5533) (5674:5674:5674))
        (PORT d[9] (4586:4586:4586) (4685:4685:4685))
        (PORT d[10] (3334:3334:3334) (3335:3335:3335))
        (PORT d[11] (3908:3908:3908) (4061:4061:4061))
        (PORT d[12] (3876:3876:3876) (3968:3968:3968))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a210.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT d[0] (2298:2298:2298) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a210.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a210.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2490:2490:2490))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a210.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a210.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a210.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a210.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1792:1792:1792) (1848:1848:1848))
        (PORT datab (2671:2671:2671) (2805:2805:2805))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1585:1585:1585) (1556:1556:1556))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3875:3875:3875) (3963:3963:3963))
        (PORT d[1] (4695:4695:4695) (4913:4913:4913))
        (PORT d[2] (3230:3230:3230) (3319:3319:3319))
        (PORT d[3] (4062:4062:4062) (3999:3999:3999))
        (PORT d[4] (5636:5636:5636) (5539:5539:5539))
        (PORT d[5] (3808:3808:3808) (4015:4015:4015))
        (PORT d[6] (4819:4819:4819) (4879:4879:4879))
        (PORT d[7] (4654:4654:4654) (4603:4603:4603))
        (PORT d[8] (4328:4328:4328) (4251:4251:4251))
        (PORT d[9] (3776:3776:3776) (3843:3843:3843))
        (PORT d[10] (4291:4291:4291) (4309:4309:4309))
        (PORT d[11] (3601:3601:3601) (3728:3728:3728))
        (PORT d[12] (3844:3844:3844) (3873:3873:3873))
        (PORT clk (2565:2565:2565) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2588:2588:2588))
        (PORT d[0] (1808:1808:1808) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3471:3471:3471) (3673:3673:3673))
        (PORT d[1] (4670:4670:4670) (4908:4908:4908))
        (PORT d[2] (3666:3666:3666) (3796:3796:3796))
        (PORT d[3] (4777:4777:4777) (4815:4815:4815))
        (PORT d[4] (6447:6447:6447) (6597:6597:6597))
        (PORT d[5] (3518:3518:3518) (3684:3684:3684))
        (PORT d[6] (3902:3902:3902) (3976:3976:3976))
        (PORT d[7] (5640:5640:5640) (5729:5729:5729))
        (PORT d[8] (6146:6146:6146) (6362:6362:6362))
        (PORT d[9] (4068:4068:4068) (4117:4117:4117))
        (PORT d[10] (5341:5341:5341) (5534:5534:5534))
        (PORT d[11] (2860:2860:2860) (2950:2950:2950))
        (PORT d[12] (4282:4282:4282) (4391:4391:4391))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT d[0] (3448:3448:3448) (3444:3444:3444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2484:2484:2484))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1789:1789:1789) (1844:1844:1844))
        (PORT datab (2670:2670:2670) (2804:2804:2804))
        (PORT datac (1463:1463:1463) (1400:1400:1400))
        (PORT datad (2065:2065:2065) (2103:2103:2103))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3798:3798:3798) (3962:3962:3962))
        (PORT d[1] (3750:3750:3750) (3853:3853:3853))
        (PORT d[2] (3586:3586:3586) (3680:3680:3680))
        (PORT d[3] (5690:5690:5690) (5835:5835:5835))
        (PORT d[4] (5988:5988:5988) (5898:5898:5898))
        (PORT d[5] (4191:4191:4191) (4384:4384:4384))
        (PORT d[6] (4238:4238:4238) (4316:4316:4316))
        (PORT d[7] (4515:4515:4515) (4537:4537:4537))
        (PORT d[8] (5717:5717:5717) (5767:5767:5767))
        (PORT d[9] (4102:4102:4102) (4114:4114:4114))
        (PORT d[10] (5756:5756:5756) (5932:5932:5932))
        (PORT d[11] (3792:3792:3792) (3869:3869:3869))
        (PORT d[12] (3165:3165:3165) (3258:3258:3258))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT d[0] (2380:2380:2380) (2359:2359:2359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2507:2507:2507))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3632:3632:3632) (3764:3764:3764))
        (PORT d[1] (4346:4346:4346) (4559:4559:4559))
        (PORT d[2] (4411:4411:4411) (4547:4547:4547))
        (PORT d[3] (5218:5218:5218) (5307:5307:5307))
        (PORT d[4] (5719:5719:5719) (5835:5835:5835))
        (PORT d[5] (3781:3781:3781) (3968:3968:3968))
        (PORT d[6] (4123:4123:4123) (4126:4126:4126))
        (PORT d[7] (6011:6011:6011) (6113:6113:6113))
        (PORT d[8] (5544:5544:5544) (5649:5649:5649))
        (PORT d[9] (3280:3280:3280) (3252:3252:3252))
        (PORT d[10] (4586:4586:4586) (4711:4711:4711))
        (PORT d[11] (3221:3221:3221) (3312:3312:3312))
        (PORT d[12] (3210:3210:3210) (3302:3302:3302))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT d[0] (1949:1949:1949) (1905:1905:1905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2479:2479:2479))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1783:1783:1783) (1837:1837:1837))
        (PORT datab (235:235:235) (271:271:271))
        (PORT datac (3084:3084:3084) (3131:3131:3131))
        (PORT datad (2708:2708:2708) (2776:2776:2776))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1785:1785:1785) (1719:1719:1719))
        (PORT datab (1989:1989:1989) (2060:2060:2060))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1734:1734:1734) (1761:1761:1761))
        (PORT datab (1558:1558:1558) (1604:1604:1604))
        (PORT datac (1105:1105:1105) (1132:1132:1132))
        (PORT datad (1174:1174:1174) (1149:1149:1149))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3290:3290:3290) (3412:3412:3412))
        (PORT d[1] (4325:4325:4325) (4541:4541:4541))
        (PORT d[2] (3475:3475:3475) (3551:3551:3551))
        (PORT d[3] (4044:4044:4044) (3992:3992:3992))
        (PORT d[4] (5293:5293:5293) (5189:5189:5189))
        (PORT d[5] (4952:4952:4952) (5156:5156:5156))
        (PORT d[6] (3744:3744:3744) (3748:3748:3748))
        (PORT d[7] (4312:4312:4312) (4265:4265:4265))
        (PORT d[8] (4384:4384:4384) (4302:4302:4302))
        (PORT d[9] (3849:3849:3849) (3932:3932:3932))
        (PORT d[10] (4067:4067:4067) (4095:4095:4095))
        (PORT d[11] (3989:3989:3989) (4149:4149:4149))
        (PORT d[12] (3488:3488:3488) (3520:3520:3520))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2577:2577:2577))
        (PORT d[0] (1440:1440:1440) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3305:3305:3305) (3445:3445:3445))
        (PORT d[1] (3998:3998:3998) (4216:4216:4216))
        (PORT d[2] (3387:3387:3387) (3420:3420:3420))
        (PORT d[3] (5280:5280:5280) (5387:5387:5387))
        (PORT d[4] (5768:5768:5768) (5887:5887:5887))
        (PORT d[5] (4158:4158:4158) (4342:4342:4342))
        (PORT d[6] (4493:4493:4493) (4496:4496:4496))
        (PORT d[7] (5340:5340:5340) (5420:5420:5420))
        (PORT d[8] (5954:5954:5954) (6054:6054:6054))
        (PORT d[9] (3632:3632:3632) (3638:3638:3638))
        (PORT d[10] (4628:4628:4628) (4760:4760:4760))
        (PORT d[11] (3205:3205:3205) (3297:3297:3297))
        (PORT d[12] (3587:3587:3587) (3679:3679:3679))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT d[0] (3024:3024:3024) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3165:3165:3165))
        (PORT d[1] (4827:4827:4827) (5101:5101:5101))
        (PORT d[2] (4055:4055:4055) (4247:4247:4247))
        (PORT d[3] (4466:4466:4466) (4525:4525:4525))
        (PORT d[4] (5727:5727:5727) (5828:5828:5828))
        (PORT d[5] (4192:4192:4192) (4380:4380:4380))
        (PORT d[6] (4307:4307:4307) (4421:4421:4421))
        (PORT d[7] (6423:6423:6423) (6591:6591:6591))
        (PORT d[8] (6441:6441:6441) (6672:6672:6672))
        (PORT d[9] (4913:4913:4913) (5035:5035:5035))
        (PORT d[10] (4125:4125:4125) (4198:4198:4198))
        (PORT d[11] (3953:3953:3953) (4107:4107:4107))
        (PORT d[12] (3498:3498:3498) (3611:3611:3611))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (PORT d[0] (2943:2943:2943) (3082:3082:3082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1591:1591:1591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1591:1591:1591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1591:1591:1591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3916:3916:3916) (4007:4007:4007))
        (PORT d[1] (4703:4703:4703) (4922:4922:4922))
        (PORT d[2] (3595:3595:3595) (3671:3671:3671))
        (PORT d[3] (4415:4415:4415) (4362:4362:4362))
        (PORT d[4] (5657:5657:5657) (5552:5552:5552))
        (PORT d[5] (3437:3437:3437) (3594:3594:3594))
        (PORT d[6] (4863:4863:4863) (4926:4926:4926))
        (PORT d[7] (4639:4639:4639) (4588:4588:4588))
        (PORT d[8] (3384:3384:3384) (3291:3291:3291))
        (PORT d[9] (3790:3790:3790) (3860:3860:3860))
        (PORT d[10] (3987:3987:3987) (4012:4012:4012))
        (PORT d[11] (3608:3608:3608) (3736:3736:3736))
        (PORT d[12] (3845:3845:3845) (3874:3874:3874))
        (PORT clk (2577:2577:2577) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2604:2604:2604))
        (PORT d[0] (1544:1544:1544) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1606:1606:1606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (902:902:902))
        (PORT datab (2236:2236:2236) (2307:2307:2307))
        (PORT datac (2669:2669:2669) (2696:2696:2696))
        (PORT datad (405:405:405) (408:408:408))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1004:1004:1004))
        (PORT datab (2231:2231:2231) (2301:2301:2301))
        (PORT datac (1802:1802:1802) (1784:1784:1784))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (441:441:441))
        (PORT datac (1235:1235:1235) (1185:1185:1185))
        (PORT datad (719:719:719) (721:721:721))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1605:1605:1605) (1562:1562:1562))
        (PORT datab (973:973:973) (954:954:954))
        (PORT datac (456:456:456) (482:482:482))
        (PORT datad (472:472:472) (494:494:494))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|green_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2606:2606:2606) (2616:2616:2616))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3671:3671:3671) (3806:3806:3806))
        (PORT d[1] (4371:4371:4371) (4618:4618:4618))
        (PORT d[2] (4376:4376:4376) (4510:4510:4510))
        (PORT d[3] (4887:4887:4887) (4993:4993:4993))
        (PORT d[4] (5974:5974:5974) (6068:6068:6068))
        (PORT d[5] (4418:4418:4418) (4561:4561:4561))
        (PORT d[6] (4122:4122:4122) (4124:4124:4124))
        (PORT d[7] (6004:6004:6004) (6105:6105:6105))
        (PORT d[8] (5516:5516:5516) (5628:5628:5628))
        (PORT d[9] (3313:3313:3313) (3288:3288:3288))
        (PORT d[10] (4583:4583:4583) (4710:4710:4710))
        (PORT d[11] (3371:3371:3371) (3432:3432:3432))
        (PORT d[12] (3217:3217:3217) (3306:3306:3306))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT d[0] (3072:3072:3072) (3103:3103:3103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3655:3655:3655) (3774:3774:3774))
        (PORT d[1] (3947:3947:3947) (4160:4160:4160))
        (PORT d[2] (3738:3738:3738) (3767:3767:3767))
        (PORT d[3] (5667:5667:5667) (5810:5810:5810))
        (PORT d[4] (6070:6070:6070) (6175:6175:6175))
        (PORT d[5] (4501:4501:4501) (4679:4679:4679))
        (PORT d[6] (3743:3743:3743) (3757:3757:3757))
        (PORT d[7] (5630:5630:5630) (5689:5689:5689))
        (PORT d[8] (6355:6355:6355) (6451:6451:6451))
        (PORT d[9] (3353:3353:3353) (3333:3333:3333))
        (PORT d[10] (4889:4889:4889) (5010:5010:5010))
        (PORT d[11] (3092:3092:3092) (3159:3159:3159))
        (PORT d[12] (3578:3578:3578) (3667:3667:3667))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (PORT d[0] (2125:2125:2125) (2190:2190:2190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2506:2506:2506))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (3285:3285:3285))
        (PORT d[1] (4274:4274:4274) (4509:4509:4509))
        (PORT d[2] (4358:4358:4358) (4570:4570:4570))
        (PORT d[3] (5147:5147:5147) (5226:5226:5226))
        (PORT d[4] (6083:6083:6083) (6215:6215:6215))
        (PORT d[5] (3447:3447:3447) (3605:3605:3605))
        (PORT d[6] (4181:4181:4181) (4277:4277:4277))
        (PORT d[7] (5714:5714:5714) (5861:5861:5861))
        (PORT d[8] (6061:6061:6061) (6262:6262:6262))
        (PORT d[9] (4512:4512:4512) (4602:4602:4602))
        (PORT d[10] (4503:4503:4503) (4605:4605:4605))
        (PORT d[11] (3520:3520:3520) (3637:3637:3637))
        (PORT d[12] (3924:3924:3924) (4060:4060:4060))
        (PORT clk (2516:2516:2516) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2544:2544:2544))
        (PORT d[0] (2533:2533:2533) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2501:2501:2501))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3315:3315:3315) (3502:3502:3502))
        (PORT d[1] (4236:4236:4236) (4454:4454:4454))
        (PORT d[2] (3929:3929:3929) (4050:4050:4050))
        (PORT d[3] (5753:5753:5753) (5949:5949:5949))
        (PORT d[4] (6103:6103:6103) (6256:6256:6256))
        (PORT d[5] (3473:3473:3473) (3639:3639:3639))
        (PORT d[6] (3921:3921:3921) (3996:3996:3996))
        (PORT d[7] (5290:5290:5290) (5386:5386:5386))
        (PORT d[8] (6028:6028:6028) (6237:6237:6237))
        (PORT d[9] (4011:4011:4011) (4048:4048:4048))
        (PORT d[10] (5317:5317:5317) (5507:5507:5507))
        (PORT d[11] (3184:3184:3184) (3266:3266:3266))
        (PORT d[12] (3908:3908:3908) (4018:4018:4018))
        (PORT clk (2524:2524:2524) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2549:2549:2549))
        (PORT d[0] (2038:2038:2038) (2072:2072:2072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2506:2506:2506))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2788:2788:2788) (2850:2850:2850))
        (PORT datab (2799:2799:2799) (2881:2881:2881))
        (PORT datac (2217:2217:2217) (2287:2287:2287))
        (PORT datad (2097:2097:2097) (2053:2053:2053))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\[3\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1710:1710:1710) (1694:1694:1694))
        (PORT datab (1101:1101:1101) (1092:1092:1092))
        (PORT datac (2763:2763:2763) (2845:2845:2845))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3265:3265:3265) (3377:3377:3377))
        (PORT d[1] (3479:3479:3479) (3606:3606:3606))
        (PORT d[2] (4855:4855:4855) (5083:5083:5083))
        (PORT d[3] (5976:5976:5976) (6144:6144:6144))
        (PORT d[4] (6320:6320:6320) (6445:6445:6445))
        (PORT d[5] (3875:3875:3875) (4076:4076:4076))
        (PORT d[6] (4308:4308:4308) (4421:4421:4421))
        (PORT d[7] (5259:5259:5259) (5315:5315:5315))
        (PORT d[8] (4415:4415:4415) (4451:4451:4451))
        (PORT d[9] (3999:3999:3999) (4067:4067:4067))
        (PORT d[10] (5454:5454:5454) (5474:5474:5474))
        (PORT d[11] (3988:3988:3988) (4154:4154:4154))
        (PORT d[12] (4030:4030:4030) (4163:4163:4163))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (PORT d[0] (2549:2549:2549) (2610:2610:2610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a175.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2529:2529:2529))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3435:3435:3435))
        (PORT d[1] (3528:3528:3528) (3656:3656:3656))
        (PORT d[2] (4821:4821:4821) (5045:5045:5045))
        (PORT d[3] (5644:5644:5644) (5818:5818:5818))
        (PORT d[4] (6687:6687:6687) (6799:6799:6799))
        (PORT d[5] (3882:3882:3882) (4083:4083:4083))
        (PORT d[6] (4321:4321:4321) (4436:4436:4436))
        (PORT d[7] (5243:5243:5243) (5297:5297:5297))
        (PORT d[8] (4407:4407:4407) (4442:4442:4442))
        (PORT d[9] (3433:3433:3433) (3516:3516:3516))
        (PORT d[10] (5479:5479:5479) (5500:5500:5500))
        (PORT d[11] (3984:3984:3984) (4154:4154:4154))
        (PORT d[12] (3693:3693:3693) (3831:3831:3831))
        (PORT clk (2541:2541:2541) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2570:2570:2570))
        (PORT d[0] (2362:2362:2362) (2375:2375:2375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a151.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2527:2527:2527))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (495:495:495))
        (PORT datac (1403:1403:1403) (1415:1415:1415))
        (PORT datad (1480:1480:1480) (1497:1497:1497))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3326:3326:3326) (3473:3473:3473))
        (PORT d[1] (4095:4095:4095) (4224:4224:4224))
        (PORT d[2] (4842:4842:4842) (5054:5054:5054))
        (PORT d[3] (5377:5377:5377) (5543:5543:5543))
        (PORT d[4] (5288:5288:5288) (5357:5357:5357))
        (PORT d[5] (3478:3478:3478) (3644:3644:3644))
        (PORT d[6] (4559:4559:4559) (4655:4655:4655))
        (PORT d[7] (5944:5944:5944) (6041:6041:6041))
        (PORT d[8] (4714:4714:4714) (4736:4736:4736))
        (PORT d[9] (3837:3837:3837) (3952:3952:3952))
        (PORT d[10] (4734:4734:4734) (4726:4726:4726))
        (PORT d[11] (3624:3624:3624) (3790:3790:3790))
        (PORT d[12] (4364:4364:4364) (4492:4492:4492))
        (PORT clk (2459:2459:2459) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2482:2482:2482))
        (PORT d[0] (2429:2429:2429) (2451:2451:2451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a163.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2439:2439:2439))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3268:3268:3268))
        (PORT d[1] (3453:3453:3453) (3593:3593:3593))
        (PORT d[2] (4470:4470:4470) (4692:4692:4692))
        (PORT d[3] (5721:5721:5721) (5917:5917:5917))
        (PORT d[4] (5950:5950:5950) (6008:6008:6008))
        (PORT d[5] (3470:3470:3470) (3626:3626:3626))
        (PORT d[6] (4170:4170:4170) (4277:4277:4277))
        (PORT d[7] (5603:5603:5603) (5702:5702:5702))
        (PORT d[8] (4375:4375:4375) (4406:4406:4406))
        (PORT d[9] (3773:3773:3773) (3881:3881:3881))
        (PORT d[10] (5055:5055:5055) (5085:5085:5085))
        (PORT d[11] (3920:3920:3920) (4069:4069:4069))
        (PORT d[12] (4032:4032:4032) (4164:4164:4164))
        (PORT clk (2486:2486:2486) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2510:2510:2510))
        (PORT d[0] (2588:2588:2588) (2664:2664:2664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a187.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2467:2467:2467))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1443:1443:1443) (1476:1476:1476))
        (PORT datab (382:382:382) (499:499:499))
        (PORT datac (2645:2645:2645) (2799:2799:2799))
        (PORT datad (1453:1453:1453) (1469:1469:1469))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (277:277:277))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2639:2639:2639) (2791:2791:2791))
        (PORT datad (1851:1851:1851) (1986:1986:1986))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3028:3028:3028) (3184:3184:3184))
        (PORT d[1] (4399:4399:4399) (4648:4648:4648))
        (PORT d[2] (4422:4422:4422) (4639:4639:4639))
        (PORT d[3] (4431:4431:4431) (4449:4449:4449))
        (PORT d[4] (5606:5606:5606) (5653:5653:5653))
        (PORT d[5] (3465:3465:3465) (3590:3590:3590))
        (PORT d[6] (4300:4300:4300) (4414:4414:4414))
        (PORT d[7] (6545:6545:6545) (6730:6730:6730))
        (PORT d[8] (5881:5881:5881) (5988:5988:5988))
        (PORT d[9] (4723:4723:4723) (4793:4793:4793))
        (PORT d[10] (4038:4038:4038) (4038:4038:4038))
        (PORT d[11] (3973:3973:3973) (4131:4131:4131))
        (PORT d[12] (4241:4241:4241) (4370:4370:4370))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT d[0] (2330:2330:2330) (2322:2322:2322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a103.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2461:2461:2461))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3659:3659:3659) (3772:3772:3772))
        (PORT d[1] (4326:4326:4326) (4540:4540:4540))
        (PORT d[2] (3540:3540:3540) (3617:3617:3617))
        (PORT d[3] (3985:3985:3985) (3919:3919:3919))
        (PORT d[4] (5269:5269:5269) (5169:5169:5169))
        (PORT d[5] (3918:3918:3918) (4128:4128:4128))
        (PORT d[6] (4133:4133:4133) (4206:4206:4206))
        (PORT d[7] (3999:3999:3999) (3961:3961:3961))
        (PORT d[8] (3997:3997:3997) (3919:3919:3919))
        (PORT d[9] (4186:4186:4186) (4257:4257:4257))
        (PORT d[10] (3948:3948:3948) (3946:3946:3946))
        (PORT d[11] (3577:3577:3577) (3705:3705:3705))
        (PORT d[12] (3466:3466:3466) (3496:3496:3496))
        (PORT clk (2550:2550:2550) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2575:2575:2575))
        (PORT d[0] (1638:1638:1638) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a127.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (671:671:671))
        (PORT datab (2252:2252:2252) (2306:2306:2306))
        (PORT datac (1860:1860:1860) (1958:1958:1958))
        (PORT datad (1042:1042:1042) (1024:1024:1024))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3666:3666:3666) (3778:3778:3778))
        (PORT d[1] (3953:3953:3953) (4166:4166:4166))
        (PORT d[2] (3495:3495:3495) (3561:3561:3561))
        (PORT d[3] (3683:3683:3683) (3630:3630:3630))
        (PORT d[4] (5262:5262:5262) (5162:5162:5162))
        (PORT d[5] (4625:4625:4625) (4837:4837:4837))
        (PORT d[6] (3893:3893:3893) (3976:3976:3976))
        (PORT d[7] (3967:3967:3967) (3925:3925:3925))
        (PORT d[8] (4027:4027:4027) (3954:3954:3954))
        (PORT d[9] (4200:4200:4200) (4273:4273:4273))
        (PORT d[10] (3911:3911:3911) (3904:3904:3904))
        (PORT d[11] (4001:4001:4001) (4161:4161:4161))
        (PORT d[12] (3137:3137:3137) (3174:3174:3174))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT d[0] (1335:1335:1335) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a139.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2529:2529:2529))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3588:3588:3588) (3731:3731:3731))
        (PORT d[1] (3954:3954:3954) (4165:4165:4165))
        (PORT d[2] (4345:4345:4345) (4469:4469:4469))
        (PORT d[3] (3299:3299:3299) (3242:3242:3242))
        (PORT d[4] (4913:4913:4913) (4818:4818:4818))
        (PORT d[5] (4289:4289:4289) (4506:4506:4506))
        (PORT d[6] (4961:4961:4961) (5053:5053:5053))
        (PORT d[7] (3973:3973:3973) (3924:3924:3924))
        (PORT d[8] (3639:3639:3639) (3571:3571:3571))
        (PORT d[9] (4165:4165:4165) (4237:4237:4237))
        (PORT d[10] (3577:3577:3577) (3574:3574:3574))
        (PORT d[11] (3936:3936:3936) (4061:4061:4061))
        (PORT d[12] (3862:3862:3862) (3959:3959:3959))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (PORT d[0] (1506:1506:1506) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a115.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (671:671:671))
        (PORT datab (1898:1898:1898) (1998:1998:1998))
        (PORT datac (1049:1049:1049) (1026:1026:1026))
        (PORT datad (1286:1286:1286) (1254:1254:1254))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datac (1368:1368:1368) (1441:1441:1441))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1809:1809:1809) (1868:1868:1868))
        (PORT datab (1352:1352:1352) (1425:1425:1425))
        (PORT datac (962:962:962) (949:949:949))
        (PORT datad (834:834:834) (892:892:892))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\[3\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (1708:1708:1708) (1668:1668:1668))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1405:1405:1405) (1437:1437:1437))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3295:3295:3295) (3484:3484:3484))
        (PORT d[1] (3947:3947:3947) (4163:4163:4163))
        (PORT d[2] (3963:3963:3963) (4098:4098:4098))
        (PORT d[3] (4784:4784:4784) (4835:4835:4835))
        (PORT d[4] (5941:5941:5941) (6037:6037:6037))
        (PORT d[5] (3839:3839:3839) (4006:4006:4006))
        (PORT d[6] (3840:3840:3840) (3900:3900:3900))
        (PORT d[7] (5398:5398:5398) (5515:5515:5515))
        (PORT d[8] (5677:5677:5677) (5841:5841:5841))
        (PORT d[9] (5073:5073:5073) (5113:5113:5113))
        (PORT d[10] (4865:4865:4865) (4982:4982:4982))
        (PORT d[11] (3540:3540:3540) (3647:3647:3647))
        (PORT d[12] (3585:3585:3585) (3674:3674:3674))
        (PORT clk (2515:2515:2515) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (PORT d[0] (2676:2676:2676) (2682:2682:2682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2500:2500:2500))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3483:3483:3483) (3687:3687:3687))
        (PORT d[1] (4393:4393:4393) (4640:4640:4640))
        (PORT d[2] (4261:4261:4261) (4381:4381:4381))
        (PORT d[3] (6317:6317:6317) (6482:6482:6482))
        (PORT d[4] (6474:6474:6474) (6626:6626:6626))
        (PORT d[5] (3481:3481:3481) (3646:3646:3646))
        (PORT d[6] (3932:3932:3932) (4009:4009:4009))
        (PORT d[7] (5657:5657:5657) (5747:5747:5747))
        (PORT d[8] (6115:6115:6115) (6323:6323:6323))
        (PORT d[9] (4045:4045:4045) (4089:4089:4089))
        (PORT d[10] (5359:5359:5359) (5554:5554:5554))
        (PORT d[11] (2861:2861:2861) (2951:2951:2951))
        (PORT d[12] (4249:4249:4249) (4355:4355:4355))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT d[0] (3469:3469:3469) (3459:3459:3459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2489:2489:2489))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3549:3549:3549) (3661:3661:3661))
        (PORT d[1] (4630:4630:4630) (4833:4833:4833))
        (PORT d[2] (3981:3981:3981) (4117:4117:4117))
        (PORT d[3] (4489:4489:4489) (4549:4549:4549))
        (PORT d[4] (6374:6374:6374) (6488:6488:6488))
        (PORT d[5] (3836:3836:3836) (4009:4009:4009))
        (PORT d[6] (3528:3528:3528) (3567:3567:3567))
        (PORT d[7] (5705:5705:5705) (5811:5811:5811))
        (PORT d[8] (5628:5628:5628) (5797:5797:5797))
        (PORT d[9] (5125:5125:5125) (5171:5171:5171))
        (PORT d[10] (5231:5231:5231) (5342:5342:5342))
        (PORT d[11] (2840:2840:2840) (2933:2933:2933))
        (PORT d[12] (3885:3885:3885) (3963:3963:3963))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT d[0] (1688:1688:1688) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2776:2776:2776) (2947:2947:2947))
        (PORT datab (2565:2565:2565) (2583:2583:2583))
        (PORT datac (2428:2428:2428) (2451:2451:2451))
        (PORT datad (1283:1283:1283) (1246:1246:1246))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3638:3638:3638) (3754:3754:3754))
        (PORT d[1] (4949:4949:4949) (5148:5148:5148))
        (PORT d[2] (3608:3608:3608) (3745:3745:3745))
        (PORT d[3] (4428:4428:4428) (4483:4483:4483))
        (PORT d[4] (5568:5568:5568) (5659:5659:5659))
        (PORT d[5] (4169:4169:4169) (4336:4336:4336))
        (PORT d[6] (3521:3521:3521) (3560:3560:3560))
        (PORT d[7] (4902:4902:4902) (4967:4967:4967))
        (PORT d[8] (5722:5722:5722) (5894:5894:5894))
        (PORT d[9] (4085:4085:4085) (4130:4130:4130))
        (PORT d[10] (4393:4393:4393) (4450:4450:4450))
        (PORT d[11] (2873:2873:2873) (2969:2969:2969))
        (PORT d[12] (3919:3919:3919) (3997:3997:3997))
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (PORT d[0] (2349:2349:2349) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2523:2523:2523))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2480:2480:2480) (2499:2499:2499))
        (PORT datab (1644:1644:1644) (1612:1612:1612))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1326:1326:1326) (1287:1287:1287))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a223.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3800:3800:3800) (3952:3952:3952))
        (PORT d[1] (5108:5108:5108) (5353:5353:5353))
        (PORT d[2] (4023:4023:4023) (4197:4197:4197))
        (PORT d[3] (4780:4780:4780) (4796:4796:4796))
        (PORT d[4] (5936:5936:5936) (5978:5978:5978))
        (PORT d[5] (4371:4371:4371) (4457:4457:4457))
        (PORT d[6] (5009:5009:5009) (5118:5118:5118))
        (PORT d[7] (3162:3162:3162) (3077:3077:3077))
        (PORT d[8] (5211:5211:5211) (5327:5327:5327))
        (PORT d[9] (5077:5077:5077) (5147:5147:5147))
        (PORT d[10] (3357:3357:3357) (3361:3361:3361))
        (PORT d[11] (3637:3637:3637) (3798:3798:3798))
        (PORT d[12] (3930:3930:3930) (4029:4029:4029))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a223.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (PORT d[0] (2359:2359:2359) (2364:2364:2364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a223.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a223.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2476:2476:2476))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a223.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a223.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a223.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a223.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a211.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2978:2978:2978) (3127:3127:3127))
        (PORT d[1] (5068:5068:5068) (5313:5313:5313))
        (PORT d[2] (4011:4011:4011) (4187:4187:4187))
        (PORT d[3] (4729:4729:4729) (4729:4729:4729))
        (PORT d[4] (5629:5629:5629) (5681:5681:5681))
        (PORT d[5] (4409:4409:4409) (4498:4498:4498))
        (PORT d[6] (5017:5017:5017) (5126:5126:5126))
        (PORT d[7] (3818:3818:3818) (3724:3724:3724))
        (PORT d[8] (5497:5497:5497) (5644:5644:5644))
        (PORT d[9] (4195:4195:4195) (4298:4298:4298))
        (PORT d[10] (3317:3317:3317) (3316:3316:3316))
        (PORT d[11] (3867:3867:3867) (4015:4015:4015))
        (PORT d[12] (3921:3921:3921) (4011:4011:4011))
        (PORT clk (2506:2506:2506) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a211.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (PORT d[0] (2297:2297:2297) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a211.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a211.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a211.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a211.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a211.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a211.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a199.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3809:3809:3809) (3975:3975:3975))
        (PORT d[1] (5075:5075:5075) (5318:5318:5318))
        (PORT d[2] (4010:4010:4010) (4184:4184:4184))
        (PORT d[3] (4425:4425:4425) (4446:4446:4446))
        (PORT d[4] (5631:5631:5631) (5682:5682:5682))
        (PORT d[5] (4384:4384:4384) (4472:4472:4472))
        (PORT d[6] (4964:4964:4964) (5068:5068:5068))
        (PORT d[7] (6882:6882:6882) (7063:7063:7063))
        (PORT d[8] (5241:5241:5241) (5361:5361:5361))
        (PORT d[9] (5083:5083:5083) (5151:5151:5151))
        (PORT d[10] (3698:3698:3698) (3701:3701:3701))
        (PORT d[11] (3668:3668:3668) (3832:3832:3832))
        (PORT d[12] (4328:4328:4328) (4458:4458:4458))
        (PORT clk (2489:2489:2489) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a199.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (PORT d[0] (2071:2071:2071) (2105:2105:2105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a199.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a199.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2470:2470:2470))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a199.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a199.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a199.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a199.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2508:2508:2508) (2681:2681:2681))
        (PORT datab (1764:1764:1764) (1776:1776:1776))
        (PORT datac (1742:1742:1742) (1761:1761:1761))
        (PORT datad (2033:2033:2033) (2116:2116:2116))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2383:2383:2383) (2506:2506:2506))
        (PORT datab (2429:2429:2429) (2514:2514:2514))
        (PORT datac (755:755:755) (754:754:754))
        (PORT datad (1477:1477:1477) (1515:1515:1515))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (1954:1954:1954) (2027:2027:2027))
        (PORT datac (1973:1973:1973) (1882:1882:1882))
        (PORT datad (1757:1757:1757) (1773:1773:1773))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (965:965:965))
        (PORT datab (1432:1432:1432) (1385:1385:1385))
        (PORT datac (702:702:702) (689:689:689))
        (PORT datad (228:228:228) (261:261:261))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|green_out\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|green_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2579:2579:2579))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1908:1908:1908) (1858:1858:1858))
        (PORT sclr (1270:1270:1270) (1322:1322:1322))
        (PORT sload (913:913:913) (987:987:987))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3308:3308:3308) (3443:3443:3443))
        (PORT d[1] (4559:4559:4559) (4763:4763:4763))
        (PORT d[2] (3206:3206:3206) (3298:3298:3298))
        (PORT d[3] (5291:5291:5291) (5442:5442:5442))
        (PORT d[4] (5598:5598:5598) (5658:5658:5658))
        (PORT d[5] (4362:4362:4362) (4488:4488:4488))
        (PORT d[6] (4094:4094:4094) (4140:4140:4140))
        (PORT d[7] (5239:5239:5239) (5262:5262:5262))
        (PORT d[8] (5558:5558:5558) (5681:5681:5681))
        (PORT d[9] (4113:4113:4113) (4171:4171:4171))
        (PORT d[10] (5795:5795:5795) (5923:5923:5923))
        (PORT d[11] (3691:3691:3691) (3869:3869:3869))
        (PORT d[12] (3562:3562:3562) (3631:3631:3631))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT d[0] (2117:2117:2117) (2161:2161:2161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2491:2491:2491))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3469:3469:3469) (3671:3671:3671))
        (PORT d[1] (4696:4696:4696) (4928:4928:4928))
        (PORT d[2] (4552:4552:4552) (4646:4646:4646))
        (PORT d[3] (4782:4782:4782) (4822:4822:4822))
        (PORT d[4] (6129:6129:6129) (6287:6287:6287))
        (PORT d[5] (3534:3534:3534) (3703:3703:3703))
        (PORT d[6] (3914:3914:3914) (3989:3989:3989))
        (PORT d[7] (5626:5626:5626) (5717:5717:5717))
        (PORT d[8] (6111:6111:6111) (6324:6324:6324))
        (PORT d[9] (4044:4044:4044) (4088:4088:4088))
        (PORT d[10] (5165:5165:5165) (5273:5273:5273))
        (PORT d[11] (3184:3184:3184) (3268:3268:3268))
        (PORT d[12] (4242:4242:4242) (4347:4347:4347))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT d[0] (2525:2525:2525) (2615:2615:2615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2002:2002:2002) (1979:1979:1979))
        (PORT datab (2241:2241:2241) (2362:2362:2362))
        (PORT datac (2343:2343:2343) (2481:2481:2481))
        (PORT datad (2857:2857:2857) (2826:2826:2826))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3062:3062:3062) (3228:3228:3228))
        (PORT d[1] (3417:3417:3417) (3530:3530:3530))
        (PORT d[2] (3242:3242:3242) (3338:3338:3338))
        (PORT d[3] (5363:5363:5363) (5520:5520:5520))
        (PORT d[4] (6059:6059:6059) (6177:6177:6177))
        (PORT d[5] (3869:3869:3869) (4069:4069:4069))
        (PORT d[6] (5099:5099:5099) (5177:5177:5177))
        (PORT d[7] (5741:5741:5741) (5815:5815:5815))
        (PORT d[8] (5665:5665:5665) (5709:5709:5709))
        (PORT d[9] (3749:3749:3749) (3763:3763:3763))
        (PORT d[10] (5398:5398:5398) (5573:5573:5573))
        (PORT d[11] (3444:3444:3444) (3528:3528:3528))
        (PORT d[12] (3258:3258:3258) (3351:3351:3351))
        (PORT clk (2526:2526:2526) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2557:2557:2557))
        (PORT d[0] (2077:2077:2077) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2514:2514:2514))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3412:3412:3412))
        (PORT d[1] (4014:4014:4014) (4235:4235:4235))
        (PORT d[2] (3432:3432:3432) (3468:3468:3468))
        (PORT d[3] (4946:4946:4946) (5062:5062:5062))
        (PORT d[4] (5708:5708:5708) (5823:5823:5823))
        (PORT d[5] (3815:3815:3815) (4000:4000:4000))
        (PORT d[6] (4145:4145:4145) (4152:4152:4152))
        (PORT d[7] (5332:5332:5332) (5411:5411:5411))
        (PORT d[8] (5959:5959:5959) (6062:6062:6062))
        (PORT d[9] (3658:3658:3658) (3663:3663:3663))
        (PORT d[10] (4563:4563:4563) (4689:4689:4689))
        (PORT d[11] (3172:3172:3172) (3260:3260:3260))
        (PORT d[12] (3546:3546:3546) (3628:3628:3628))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2528:2528:2528))
        (PORT d[0] (2974:2974:2974) (2997:2997:2997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (2244:2244:2244) (2365:2365:2365))
        (PORT datac (1636:1636:1636) (1645:1645:1645))
        (PORT datad (1525:1525:1525) (1469:1469:1469))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3331:3331:3331) (3479:3479:3479))
        (PORT d[1] (3801:3801:3801) (3912:3912:3912))
        (PORT d[2] (4481:4481:4481) (4711:4711:4711))
        (PORT d[3] (5653:5653:5653) (5824:5824:5824))
        (PORT d[4] (5959:5959:5959) (6074:6074:6074))
        (PORT d[5] (3449:3449:3449) (3611:3611:3611))
        (PORT d[6] (4328:4328:4328) (4443:4443:4443))
        (PORT d[7] (5308:5308:5308) (5369:5369:5369))
        (PORT d[8] (4338:4338:4338) (4357:4357:4357))
        (PORT d[9] (3611:3611:3611) (3675:3675:3675))
        (PORT d[10] (5108:5108:5108) (5131:5131:5131))
        (PORT d[11] (4277:4277:4277) (4422:4422:4422))
        (PORT d[12] (3675:3675:3675) (3811:3811:3811))
        (PORT clk (2534:2534:2534) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (PORT d[0] (2369:2369:2369) (2382:2382:2382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a144.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2521:2521:2521))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3228:3228:3228))
        (PORT d[1] (3575:3575:3575) (3737:3737:3737))
        (PORT d[2] (4105:4105:4105) (4301:4301:4301))
        (PORT d[3] (6066:6066:6066) (6204:6204:6204))
        (PORT d[4] (5996:5996:5996) (6062:6062:6062))
        (PORT d[5] (4168:4168:4168) (4326:4326:4326))
        (PORT d[6] (5275:5275:5275) (5360:5360:5360))
        (PORT d[7] (4807:4807:4807) (4870:4870:4870))
        (PORT d[8] (4775:4775:4775) (4800:4800:4800))
        (PORT d[9] (4456:4456:4456) (4560:4560:4560))
        (PORT d[10] (4726:4726:4726) (4719:4719:4719))
        (PORT d[11] (3583:3583:3583) (3743:3743:3743))
        (PORT d[12] (3303:3303:3303) (3403:3403:3403))
        (PORT clk (2492:2492:2492) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2516:2516:2516))
        (PORT d[0] (2487:2487:2487) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a168.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2473:2473:2473))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2076:2076:2076) (2074:2074:2074))
        (PORT datab (1467:1467:1467) (1438:1438:1438))
        (PORT datac (2649:2649:2649) (2803:2803:2803))
        (PORT datad (352:352:352) (458:458:458))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (3247:3247:3247))
        (PORT d[1] (3622:3622:3622) (3789:3789:3789))
        (PORT d[2] (4428:4428:4428) (4617:4617:4617))
        (PORT d[3] (5319:5319:5319) (5485:5485:5485))
        (PORT d[4] (4269:4269:4269) (4189:4189:4189))
        (PORT d[5] (4154:4154:4154) (4313:4313:4313))
        (PORT d[6] (4191:4191:4191) (4270:4270:4270))
        (PORT d[7] (5430:5430:5430) (5477:5477:5477))
        (PORT d[8] (3936:3936:3936) (3926:3926:3926))
        (PORT d[9] (3184:3184:3184) (3203:3203:3203))
        (PORT d[10] (4725:4725:4725) (4720:4720:4720))
        (PORT d[11] (4002:4002:4002) (4163:4163:4163))
        (PORT d[12] (3864:3864:3864) (3948:3948:3948))
        (PORT clk (2518:2518:2518) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (PORT d[0] (1779:1779:1779) (1808:1808:1808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a120.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2506:2506:2506))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (3244:3244:3244))
        (PORT d[1] (3518:3518:3518) (3672:3672:3672))
        (PORT d[2] (4062:4062:4062) (4261:4261:4261))
        (PORT d[3] (5707:5707:5707) (5867:5867:5867))
        (PORT d[4] (5940:5940:5940) (5989:5989:5989))
        (PORT d[5] (3812:3812:3812) (3976:3976:3976))
        (PORT d[6] (4912:4912:4912) (5006:5006:5006))
        (PORT d[7] (5401:5401:5401) (5448:5448:5448))
        (PORT d[8] (4742:4742:4742) (4765:4765:4765))
        (PORT d[9] (3565:3565:3565) (3580:3580:3580))
        (PORT d[10] (4601:4601:4601) (4591:4591:4591))
        (PORT d[11] (3978:3978:3978) (4140:4140:4140))
        (PORT d[12] (3309:3309:3309) (3410:3410:3410))
        (PORT clk (2486:2486:2486) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2510:2510:2510))
        (PORT d[0] (2065:2065:2065) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a132.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2467:2467:2467))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1054:1054:1054))
        (PORT datab (1417:1417:1417) (1448:1448:1448))
        (PORT datac (2649:2649:2649) (2804:2804:2804))
        (PORT datad (353:353:353) (459:459:459))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3472:3472:3472) (3650:3650:3650))
        (PORT d[1] (3981:3981:3981) (4147:4147:4147))
        (PORT d[2] (4832:4832:4832) (5026:5026:5026))
        (PORT d[3] (5740:5740:5740) (5909:5909:5909))
        (PORT d[4] (4936:4936:4936) (4850:4850:4850))
        (PORT d[5] (3868:3868:3868) (4064:4064:4064))
        (PORT d[6] (3890:3890:3890) (3979:3979:3979))
        (PORT d[7] (4528:4528:4528) (4556:4556:4556))
        (PORT d[8] (4029:4029:4029) (4027:4027:4027))
        (PORT d[9] (3702:3702:3702) (3771:3771:3771))
        (PORT d[10] (5094:5094:5094) (5091:5091:5091))
        (PORT d[11] (4343:4343:4343) (4494:4494:4494))
        (PORT d[12] (3513:3513:3513) (3601:3601:3601))
        (PORT clk (2530:2530:2530) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (PORT d[0] (1654:1654:1654) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a108.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2516:2516:2516))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3480:3480:3480) (3650:3650:3650))
        (PORT d[1] (4241:4241:4241) (4393:4393:4393))
        (PORT d[2] (4775:4775:4775) (4956:4956:4956))
        (PORT d[3] (5712:5712:5712) (5879:5879:5879))
        (PORT d[4] (4602:4602:4602) (4519:4519:4519))
        (PORT d[5] (4181:4181:4181) (4369:4369:4369))
        (PORT d[6] (3903:3903:3903) (3981:3981:3981))
        (PORT d[7] (4922:4922:4922) (4947:4947:4947))
        (PORT d[8] (3997:3997:3997) (3991:3991:3991))
        (PORT d[9] (3714:3714:3714) (3782:3782:3782))
        (PORT d[10] (5094:5094:5094) (5090:5090:5090))
        (PORT d[11] (4373:4373:4373) (4528:4528:4528))
        (PORT d[12] (3545:3545:3545) (3638:3638:3638))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2556:2556:2556))
        (PORT d[0] (2744:2744:2744) (2776:2776:2776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a96.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2513:2513:2513))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (752:752:752))
        (PORT datab (383:383:383) (502:502:502))
        (PORT datac (2647:2647:2647) (2801:2801:2801))
        (PORT datad (1065:1065:1065) (1043:1043:1043))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1846:1846:1846) (1980:1980:1980))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3115:3115:3115) (3278:3278:3278))
        (PORT d[1] (4411:4411:4411) (4529:4529:4529))
        (PORT d[2] (4074:4074:4074) (4258:4258:4258))
        (PORT d[3] (5364:5364:5364) (5517:5517:5517))
        (PORT d[4] (5973:5973:5973) (6019:6019:6019))
        (PORT d[5] (3817:3817:3817) (3979:3979:3979))
        (PORT d[6] (4937:4937:4937) (5032:5032:5032))
        (PORT d[7] (6274:6274:6274) (6362:6362:6362))
        (PORT d[8] (4736:4736:4736) (4758:4758:4758))
        (PORT d[9] (4129:4129:4129) (4234:4234:4234))
        (PORT d[10] (4744:4744:4744) (4737:4737:4737))
        (PORT d[11] (3977:3977:3977) (4139:4139:4139))
        (PORT d[12] (3310:3310:3310) (3410:3410:3410))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT d[0] (2070:2070:2070) (2097:2097:2097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a156.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2461:2461:2461))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3252:3252:3252))
        (PORT d[1] (3783:3783:3783) (3918:3918:3918))
        (PORT d[2] (4431:4431:4431) (4650:4650:4650))
        (PORT d[3] (6036:6036:6036) (6231:6231:6231))
        (PORT d[4] (5986:5986:5986) (6048:6048:6048))
        (PORT d[5] (3484:3484:3484) (3651:3651:3651))
        (PORT d[6] (4535:4535:4535) (4628:4628:4628))
        (PORT d[7] (5580:5580:5580) (5675:5675:5675))
        (PORT d[8] (4998:4998:4998) (5017:5017:5017))
        (PORT d[9] (3808:3808:3808) (3917:3917:3917))
        (PORT d[10] (5088:5088:5088) (5111:5111:5111))
        (PORT d[11] (4325:4325:4325) (4474:4474:4474))
        (PORT d[12] (4038:4038:4038) (4169:4169:4169))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT d[0] (2563:2563:2563) (2641:2641:2641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a180.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2461:2461:2461))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1738:1738:1738) (1702:1702:1702))
        (PORT datab (2047:2047:2047) (2023:2023:2023))
        (PORT datac (2639:2639:2639) (2792:2792:2792))
        (PORT datad (342:342:342) (446:446:446))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1850:1850:1850) (1985:1985:1985))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a204.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3040:3040:3040) (3184:3184:3184))
        (PORT d[1] (5447:5447:5447) (5691:5691:5691))
        (PORT d[2] (4047:4047:4047) (4225:4225:4225))
        (PORT d[3] (3627:3627:3627) (3606:3606:3606))
        (PORT d[4] (4936:4936:4936) (4974:4974:4974))
        (PORT d[5] (3502:3502:3502) (3670:3670:3670))
        (PORT d[6] (4285:4285:4285) (4401:4401:4401))
        (PORT d[7] (3795:3795:3795) (3697:3697:3697))
        (PORT d[8] (5534:5534:5534) (5642:5642:5642))
        (PORT d[9] (4569:4569:4569) (4666:4666:4666))
        (PORT d[10] (3245:3245:3245) (3237:3237:3237))
        (PORT d[11] (4275:4275:4275) (4422:4422:4422))
        (PORT d[12] (3862:3862:3862) (3960:3960:3960))
        (PORT clk (2516:2516:2516) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a204.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2538:2538:2538))
        (PORT d[0] (2677:2677:2677) (2671:2671:2671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a204.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a204.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2495:2495:2495))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a204.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a204.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a204.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a204.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3541:3541:3541))
        (PORT d[1] (5762:5762:5762) (5999:5999:5999))
        (PORT d[2] (4031:4031:4031) (4205:4205:4205))
        (PORT d[3] (4313:4313:4313) (4275:4275:4275))
        (PORT d[4] (5216:5216:5216) (5235:5235:5235))
        (PORT d[5] (3508:3508:3508) (3679:3679:3679))
        (PORT d[6] (4632:4632:4632) (4743:4743:4743))
        (PORT d[7] (4476:4476:4476) (4376:4376:4376))
        (PORT d[8] (5563:5563:5563) (5705:5705:5705))
        (PORT d[9] (4552:4552:4552) (4621:4621:4621))
        (PORT d[10] (3686:3686:3686) (3679:3679:3679))
        (PORT d[11] (3563:3563:3563) (3684:3684:3684))
        (PORT d[12] (4222:4222:4222) (4319:4319:4319))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT d[0] (2348:2348:2348) (2346:2346:2346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a216.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2508:2508:2508))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3420:3420:3420) (3590:3590:3590))
        (PORT d[1] (4713:4713:4713) (4955:4955:4955))
        (PORT d[2] (4793:4793:4793) (4994:4994:4994))
        (PORT d[3] (4407:4407:4407) (4422:4422:4422))
        (PORT d[4] (5660:5660:5660) (5710:5710:5710))
        (PORT d[5] (4044:4044:4044) (4139:4139:4139))
        (PORT d[6] (4608:4608:4608) (4715:4715:4715))
        (PORT d[7] (6546:6546:6546) (6731:6731:6731))
        (PORT d[8] (5589:5589:5589) (5705:5705:5705))
        (PORT d[9] (4741:4741:4741) (4815:4815:4815))
        (PORT d[10] (4055:4055:4055) (4057:4057:4057))
        (PORT d[11] (3661:3661:3661) (3831:3831:3831))
        (PORT d[12] (3987:3987:3987) (4127:4127:4127))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2500:2500:2500))
        (PORT d[0] (2102:2102:2102) (2141:2141:2141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a192.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2457:2457:2457))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1790:1790:1790) (1845:1845:1845))
        (PORT datab (2671:2671:2671) (2804:2804:2804))
        (PORT datac (1364:1364:1364) (1337:1337:1337))
        (PORT datad (2090:2090:2090) (2115:2115:2115))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1792:1792:1792) (1848:1848:1848))
        (PORT datab (2671:2671:2671) (2805:2805:2805))
        (PORT datac (1692:1692:1692) (1710:1710:1710))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3870:3870:3870) (3959:3959:3959))
        (PORT d[1] (4292:4292:4292) (4527:4527:4527))
        (PORT d[2] (3161:3161:3161) (3258:3258:3258))
        (PORT d[3] (4410:4410:4410) (4359:4359:4359))
        (PORT d[4] (3509:3509:3509) (3417:3417:3417))
        (PORT d[5] (3747:3747:3747) (3895:3895:3895))
        (PORT d[6] (4158:4158:4158) (4226:4226:4226))
        (PORT d[7] (4867:4867:4867) (4892:4892:4892))
        (PORT d[8] (3397:3397:3397) (3301:3301:3301))
        (PORT d[9] (3830:3830:3830) (3904:3904:3904))
        (PORT d[10] (3995:3995:3995) (4020:4020:4020))
        (PORT d[11] (3409:3409:3409) (3511:3511:3511))
        (PORT d[12] (3139:3139:3139) (3178:3178:3178))
        (PORT clk (2562:2562:2562) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2585:2585:2585))
        (PORT d[0] (1907:1907:1907) (1855:1855:1855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3648:3648:3648))
        (PORT d[1] (4707:4707:4707) (4925:4925:4925))
        (PORT d[2] (3562:3562:3562) (3649:3649:3649))
        (PORT d[3] (4050:4050:4050) (4001:4001:4001))
        (PORT d[4] (5662:5662:5662) (5568:5568:5568))
        (PORT d[5] (3895:3895:3895) (4104:4104:4104))
        (PORT d[6] (4525:4525:4525) (4595:4595:4595))
        (PORT d[7] (4346:4346:4346) (4306:4306:4306))
        (PORT d[8] (4358:4358:4358) (4286:4286:4286))
        (PORT d[9] (3737:3737:3737) (3795:3795:3795))
        (PORT d[10] (3667:3667:3667) (3699:3699:3699))
        (PORT d[11] (3588:3588:3588) (3713:3713:3713))
        (PORT d[12] (3838:3838:3838) (3866:3866:3866))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (PORT d[0] (1496:1496:1496) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3457:3457:3457) (3656:3656:3656))
        (PORT d[1] (4311:4311:4311) (4515:4515:4515))
        (PORT d[2] (4931:4931:4931) (5041:5041:5041))
        (PORT d[3] (4476:4476:4476) (4531:4531:4531))
        (PORT d[4] (6031:6031:6031) (6132:6132:6132))
        (PORT d[5] (3833:3833:3833) (4000:4000:4000))
        (PORT d[6] (3870:3870:3870) (3941:3941:3941))
        (PORT d[7] (5359:5359:5359) (5472:5472:5472))
        (PORT d[8] (5683:5683:5683) (5848:5848:5848))
        (PORT d[9] (4772:4772:4772) (4824:4824:4824))
        (PORT d[10] (4865:4865:4865) (4982:4982:4982))
        (PORT d[11] (2862:2862:2862) (2958:2958:2958))
        (PORT d[12] (3546:3546:3546) (3630:3630:3630))
        (PORT clk (2498:2498:2498) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2520:2520:2520))
        (PORT d[0] (3395:3395:3395) (3386:3386:3386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2477:2477:2477))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (3192:3192:3192))
        (PORT d[1] (4691:4691:4691) (4902:4902:4902))
        (PORT d[2] (3660:3660:3660) (3810:3810:3810))
        (PORT d[3] (4048:4048:4048) (4065:4065:4065))
        (PORT d[4] (5322:5322:5322) (5395:5395:5395))
        (PORT d[5] (3937:3937:3937) (4117:4117:4117))
        (PORT d[6] (3928:3928:3928) (4011:4011:4011))
        (PORT d[7] (5185:5185:5185) (5087:5087:5087))
        (PORT d[8] (5971:5971:5971) (6121:6121:6121))
        (PORT d[9] (4507:4507:4507) (4556:4556:4556))
        (PORT d[10] (4391:4391:4391) (4385:4385:4385))
        (PORT d[11] (3569:3569:3569) (3695:3695:3695))
        (PORT d[12] (3104:3104:3104) (3165:3165:3165))
        (PORT clk (2561:2561:2561) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2587:2587:2587))
        (PORT d[0] (2930:2930:2930) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1589:1589:1589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1589:1589:1589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1794:1794:1794) (1850:1850:1850))
        (PORT datab (2672:2672:2672) (2806:2806:2806))
        (PORT datac (1799:1799:1799) (1851:1851:1851))
        (PORT datad (981:981:981) (962:962:962))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1786:1786:1786) (1841:1841:1841))
        (PORT datab (1500:1500:1500) (1441:1441:1441))
        (PORT datac (1241:1241:1241) (1180:1180:1180))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1988:1988:1988) (2059:2059:2059))
        (PORT datac (1749:1749:1749) (1676:1676:1676))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1786:1786:1786))
        (PORT datab (1357:1357:1357) (1431:1431:1431))
        (PORT datac (1309:1309:1309) (1325:1325:1325))
        (PORT datad (829:829:829) (887:887:887))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1385:1385:1385) (1346:1346:1346))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1395:1395:1395) (1405:1405:1405))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1609:1609:1609) (1574:1574:1574))
        (PORT datab (1497:1497:1497) (1444:1444:1444))
        (PORT datac (625:625:625) (617:617:617))
        (PORT datad (660:660:660) (646:646:646))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|blue_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2611:2611:2611) (2629:2629:2629))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3381:3381:3381) (3554:3554:3554))
        (PORT d[1] (4538:4538:4538) (4668:4668:4668))
        (PORT d[2] (3911:3911:3911) (4024:4024:4024))
        (PORT d[3] (6700:6700:6700) (6839:6839:6839))
        (PORT d[4] (6723:6723:6723) (6907:6907:6907))
        (PORT d[5] (4242:4242:4242) (4476:4476:4476))
        (PORT d[6] (4667:4667:4667) (4814:4814:4814))
        (PORT d[7] (5535:5535:5535) (5600:5600:5600))
        (PORT d[8] (5163:5163:5163) (5227:5227:5227))
        (PORT d[9] (4029:4029:4029) (4128:4128:4128))
        (PORT d[10] (6100:6100:6100) (6308:6308:6308))
        (PORT d[11] (3920:3920:3920) (4026:4026:4026))
        (PORT d[12] (3615:3615:3615) (3743:3743:3743))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (PORT d[0] (2150:2150:2150) (2180:2180:2180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (3104:3104:3104))
        (PORT d[1] (3905:3905:3905) (4061:4061:4061))
        (PORT d[2] (3246:3246:3246) (3348:3348:3348))
        (PORT d[3] (4931:4931:4931) (5050:5050:5050))
        (PORT d[4] (5264:5264:5264) (5328:5328:5328))
        (PORT d[5] (5114:5114:5114) (5234:5234:5234))
        (PORT d[6] (3699:3699:3699) (3711:3711:3711))
        (PORT d[7] (5622:5622:5622) (5638:5638:5638))
        (PORT d[8] (5550:5550:5550) (5659:5659:5659))
        (PORT d[9] (4479:4479:4479) (4536:4536:4536))
        (PORT d[10] (5303:5303:5303) (5460:5460:5460))
        (PORT d[11] (3612:3612:3612) (3731:3731:3731))
        (PORT d[12] (3952:3952:3952) (4032:4032:4032))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2518:2518:2518))
        (PORT d[0] (2017:2017:2017) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2475:2475:2475))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3502:3502:3502) (3713:3713:3713))
        (PORT d[1] (3855:3855:3855) (4000:4000:4000))
        (PORT d[2] (3952:3952:3952) (4082:4082:4082))
        (PORT d[3] (6049:6049:6049) (6226:6226:6226))
        (PORT d[4] (6446:6446:6446) (6599:6599:6599))
        (PORT d[5] (3820:3820:3820) (3982:3982:3982))
        (PORT d[6] (3913:3913:3913) (3990:3990:3990))
        (PORT d[7] (5664:5664:5664) (5750:5750:5750))
        (PORT d[8] (5540:5540:5540) (5649:5649:5649))
        (PORT d[9] (4518:4518:4518) (4659:4659:4659))
        (PORT d[10] (5403:5403:5403) (5576:5576:5576))
        (PORT d[11] (3573:3573:3573) (3708:3708:3708))
        (PORT d[12] (3594:3594:3594) (3704:3704:3704))
        (PORT clk (2500:2500:2500) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (PORT d[0] (2812:2812:2812) (2793:2793:2793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2480:2480:2480))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4144:4144:4144) (4276:4276:4276))
        (PORT d[1] (4291:4291:4291) (4449:4449:4449))
        (PORT d[2] (3990:3990:3990) (4090:4090:4090))
        (PORT d[3] (4875:4875:4875) (4988:4988:4988))
        (PORT d[4] (6028:6028:6028) (6089:6089:6089))
        (PORT d[5] (4187:4187:4187) (4376:4376:4376))
        (PORT d[6] (4057:4057:4057) (4077:4077:4077))
        (PORT d[7] (4916:4916:4916) (4942:4942:4942))
        (PORT d[8] (5563:5563:5563) (5677:5677:5677))
        (PORT d[9] (3379:3379:3379) (3399:3399:3399))
        (PORT d[10] (6002:6002:6002) (6152:6152:6152))
        (PORT d[11] (3461:3461:3461) (3536:3536:3536))
        (PORT d[12] (3552:3552:3552) (3582:3582:3582))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (PORT d[0] (2632:2632:2632) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2135:2135:2135) (2288:2288:2288))
        (PORT datab (2189:2189:2189) (2217:2217:2217))
        (PORT datac (2182:2182:2182) (2306:2306:2306))
        (PORT datad (1038:1038:1038) (1020:1020:1020))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2136:2136:2136) (2290:2290:2290))
        (PORT datab (2580:2580:2580) (2522:2522:2522))
        (PORT datac (1693:1693:1693) (1667:1667:1667))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a217.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3524:3524:3524) (3738:3738:3738))
        (PORT d[1] (5235:5235:5235) (5404:5404:5404))
        (PORT d[2] (3601:3601:3601) (3732:3732:3732))
        (PORT d[3] (5913:5913:5913) (5974:5974:5974))
        (PORT d[4] (3805:3805:3805) (3743:3743:3743))
        (PORT d[5] (4790:4790:4790) (4937:4937:4937))
        (PORT d[6] (4505:4505:4505) (4565:4565:4565))
        (PORT d[7] (3681:3681:3681) (3623:3623:3623))
        (PORT d[8] (3590:3590:3590) (3536:3536:3536))
        (PORT d[9] (3743:3743:3743) (3769:3769:3769))
        (PORT d[10] (3518:3518:3518) (3457:3457:3457))
        (PORT d[11] (3831:3831:3831) (3937:3937:3937))
        (PORT d[12] (3231:3231:3231) (3278:3278:3278))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a217.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (PORT d[0] (3055:3055:3055) (3096:3096:3096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a217.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a217.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a217.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a217.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a217.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a217.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a193.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3497:3497:3497) (3707:3707:3707))
        (PORT d[1] (4853:4853:4853) (5027:5027:5027))
        (PORT d[2] (4313:4313:4313) (4493:4493:4493))
        (PORT d[3] (5538:5538:5538) (5600:5600:5600))
        (PORT d[4] (5592:5592:5592) (5639:5639:5639))
        (PORT d[5] (4147:4147:4147) (4304:4304:4304))
        (PORT d[6] (4169:4169:4169) (4234:4234:4234))
        (PORT d[7] (3697:3697:3697) (3624:3624:3624))
        (PORT d[8] (4907:4907:4907) (4899:4899:4899))
        (PORT d[9] (3768:3768:3768) (3827:3827:3827))
        (PORT d[10] (3503:3503:3503) (3442:3442:3442))
        (PORT d[11] (4491:4491:4491) (4711:4711:4711))
        (PORT d[12] (3197:3197:3197) (3253:3253:3253))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a193.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT d[0] (2370:2370:2370) (2423:2423:2423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a193.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a193.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a193.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a193.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a193.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a193.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1083:1083:1083))
        (PORT datab (1092:1092:1092) (1073:1073:1073))
        (PORT datac (2445:2445:2445) (2622:2622:2622))
        (PORT datad (2044:2044:2044) (2128:2128:2128))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a205.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3351:3351:3351) (3506:3506:3506))
        (PORT d[1] (3903:3903:3903) (4108:4108:4108))
        (PORT d[2] (4005:4005:4005) (4137:4137:4137))
        (PORT d[3] (3301:3301:3301) (3242:3242:3242))
        (PORT d[4] (4498:4498:4498) (4400:4400:4400))
        (PORT d[5] (4235:4235:4235) (4444:4444:4444))
        (PORT d[6] (4571:4571:4571) (4669:4669:4669))
        (PORT d[7] (3610:3610:3610) (3566:3566:3566))
        (PORT d[8] (3556:3556:3556) (3475:3475:3475))
        (PORT d[9] (4798:4798:4798) (4889:4889:4889))
        (PORT d[10] (3578:3578:3578) (3572:3572:3572))
        (PORT d[11] (4340:4340:4340) (4463:4463:4463))
        (PORT d[12] (3811:3811:3811) (3903:3903:3903))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a205.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT d[0] (3071:3071:3071) (3094:3094:3094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a205.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a205.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a205.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a205.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a205.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a205.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1487:1487:1487) (1456:1456:1456))
        (PORT datac (2450:2450:2450) (2628:2628:2628))
        (PORT datad (2040:2040:2040) (2123:2123:2123))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1803:1803:1803) (1818:1818:1818))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (1218:1218:1218) (1205:1205:1205))
        (PORT datad (1608:1608:1608) (1615:1615:1615))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3390:3390:3390))
        (PORT d[1] (5082:5082:5082) (5282:5282:5282))
        (PORT d[2] (4345:4345:4345) (4476:4476:4476))
        (PORT d[3] (4531:4531:4531) (4608:4608:4608))
        (PORT d[4] (4521:4521:4521) (4440:4440:4440))
        (PORT d[5] (3432:3432:3432) (3599:3599:3599))
        (PORT d[6] (3400:3400:3400) (3429:3429:3429))
        (PORT d[7] (4054:4054:4054) (3996:3996:3996))
        (PORT d[8] (3994:3994:3994) (3934:3934:3934))
        (PORT d[9] (3395:3395:3395) (3422:3422:3422))
        (PORT d[10] (3896:3896:3896) (3838:3838:3838))
        (PORT d[11] (3204:3204:3204) (3332:3332:3332))
        (PORT d[12] (3200:3200:3200) (3282:3282:3282))
        (PORT clk (2551:2551:2551) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (PORT d[0] (1550:1550:1550) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a109.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2540:2540:2540))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3006:3006:3006) (3162:3162:3162))
        (PORT d[1] (4390:4390:4390) (4638:4638:4638))
        (PORT d[2] (4451:4451:4451) (4655:4655:4655))
        (PORT d[3] (4417:4417:4417) (4431:4431:4431))
        (PORT d[4] (5584:5584:5584) (5629:5629:5629))
        (PORT d[5] (3453:3453:3453) (3576:3576:3576))
        (PORT d[6] (4303:4303:4303) (4415:4415:4415))
        (PORT d[7] (6152:6152:6152) (6338:6338:6338))
        (PORT d[8] (5933:5933:5933) (6043:6043:6043))
        (PORT d[9] (4398:4398:4398) (4477:4477:4477))
        (PORT d[10] (4396:4396:4396) (4390:4390:4390))
        (PORT d[11] (3966:3966:3966) (4127:4127:4127))
        (PORT d[12] (3954:3954:3954) (4094:4094:4094))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (PORT d[0] (2309:2309:2309) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a97.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2476:2476:2476))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2227:2227:2227) (2333:2333:2333))
        (PORT datab (2174:2174:2174) (2313:2313:2313))
        (PORT datac (1009:1009:1009) (988:988:988))
        (PORT datad (2639:2639:2639) (2739:2739:2739))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (3422:3422:3422))
        (PORT d[1] (3495:3495:3495) (3611:3611:3611))
        (PORT d[2] (5213:5213:5213) (5442:5442:5442))
        (PORT d[3] (6317:6317:6317) (6482:6482:6482))
        (PORT d[4] (7042:7042:7042) (7173:7173:7173))
        (PORT d[5] (3911:3911:3911) (4116:4116:4116))
        (PORT d[6] (4345:4345:4345) (4469:4469:4469))
        (PORT d[7] (4892:4892:4892) (4949:4949:4949))
        (PORT d[8] (4741:4741:4741) (4773:4773:4773))
        (PORT d[9] (4377:4377:4377) (4439:4439:4439))
        (PORT d[10] (6208:6208:6208) (6232:6232:6232))
        (PORT d[11] (4261:4261:4261) (4419:4419:4419))
        (PORT d[12] (4397:4397:4397) (4531:4531:4531))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (PORT d[0] (1828:1828:1828) (1862:1862:1862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a121.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2534:2534:2534))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3585:3585:3585))
        (PORT d[1] (3766:3766:3766) (3869:3869:3869))
        (PORT d[2] (4282:4282:4282) (4369:4369:4369))
        (PORT d[3] (5634:5634:5634) (5762:5762:5762))
        (PORT d[4] (5304:5304:5304) (5222:5222:5222))
        (PORT d[5] (4918:4918:4918) (5104:5104:5104))
        (PORT d[6] (3871:3871:3871) (3945:3945:3945))
        (PORT d[7] (4512:4512:4512) (4537:4537:4537))
        (PORT d[8] (4712:4712:4712) (4703:4703:4703))
        (PORT d[9] (3790:3790:3790) (3847:3847:3847))
        (PORT d[10] (5849:5849:5849) (5849:5849:5849))
        (PORT d[11] (3947:3947:3947) (4067:4067:4067))
        (PORT d[12] (3678:3678:3678) (3776:3776:3776))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (PORT d[0] (2217:2217:2217) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a133.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2228:2228:2228) (2335:2335:2335))
        (PORT datab (2175:2175:2175) (2314:2314:2314))
        (PORT datac (1798:1798:1798) (1849:1849:1849))
        (PORT datad (1191:1191:1191) (1136:1136:1136))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (270:270:270))
        (PORT datac (1801:1801:1801) (1927:1927:1927))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3447:3447:3447))
        (PORT d[1] (3492:3492:3492) (3618:3618:3618))
        (PORT d[2] (4834:4834:4834) (5058:5058:5058))
        (PORT d[3] (5922:5922:5922) (6082:6082:6082))
        (PORT d[4] (6336:6336:6336) (6462:6462:6462))
        (PORT d[5] (3887:3887:3887) (4089:4089:4089))
        (PORT d[6] (4295:4295:4295) (4408:4408:4408))
        (PORT d[7] (5251:5251:5251) (5305:5305:5305))
        (PORT d[8] (4391:4391:4391) (4424:4424:4424))
        (PORT d[9] (3614:3614:3614) (3681:3681:3681))
        (PORT d[10] (5476:5476:5476) (5499:5499:5499))
        (PORT d[11] (4224:4224:4224) (4381:4381:4381))
        (PORT d[12] (3923:3923:3923) (4045:4045:4045))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (PORT d[0] (2203:2203:2203) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a169.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2525:2525:2525))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3268:3268:3268) (3378:3378:3378))
        (PORT d[1] (3496:3496:3496) (3612:3612:3612))
        (PORT d[2] (5613:5613:5613) (5840:5840:5840))
        (PORT d[3] (5280:5280:5280) (5432:5432:5432))
        (PORT d[4] (7052:7052:7052) (7183:7183:7183))
        (PORT d[5] (3871:3871:3871) (4074:4074:4074))
        (PORT d[6] (4346:4346:4346) (4470:4470:4470))
        (PORT d[7] (4892:4892:4892) (4933:4933:4933))
        (PORT d[8] (5069:5069:5069) (5097:5097:5097))
        (PORT d[9] (4352:4352:4352) (4412:4412:4412))
        (PORT d[10] (6209:6209:6209) (6233:6233:6233))
        (PORT d[11] (4068:4068:4068) (4237:4237:4237))
        (PORT d[12] (4413:4413:4413) (4549:4549:4549))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (PORT d[0] (2380:2380:2380) (2396:2396:2396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a145.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2535:2535:2535))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2334:2334:2334) (2357:2357:2357))
        (PORT datab (1922:1922:1922) (1987:1987:1987))
        (PORT datac (2173:2173:2173) (2281:2281:2281))
        (PORT datad (2122:2122:2122) (2262:2262:2262))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3789:3789:3789) (3995:3995:3995))
        (PORT d[1] (4548:4548:4548) (4732:4732:4732))
        (PORT d[2] (4335:4335:4335) (4517:4517:4517))
        (PORT d[3] (5198:5198:5198) (5262:5262:5262))
        (PORT d[4] (5250:5250:5250) (5304:5304:5304))
        (PORT d[5] (3801:3801:3801) (3958:3958:3958))
        (PORT d[6] (4203:4203:4203) (4260:4260:4260))
        (PORT d[7] (5674:5674:5674) (5801:5801:5801))
        (PORT d[8] (5640:5640:5640) (5605:5605:5605))
        (PORT d[9] (3748:3748:3748) (3808:3808:3808))
        (PORT d[10] (3605:3605:3605) (3546:3546:3546))
        (PORT d[11] (4491:4491:4491) (4709:4709:4709))
        (PORT d[12] (4221:4221:4221) (4303:4303:4303))
        (PORT clk (2476:2476:2476) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2499:2499:2499))
        (PORT d[0] (2573:2573:2573) (2637:2637:2637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a181.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2456:2456:2456))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3366:3366:3366) (3542:3542:3542))
        (PORT d[1] (4171:4171:4171) (4304:4304:4304))
        (PORT d[2] (5900:5900:5900) (6124:6124:6124))
        (PORT d[3] (6655:6655:6655) (6779:6779:6779))
        (PORT d[4] (7758:7758:7758) (7888:7888:7888))
        (PORT d[5] (3926:3926:3926) (4137:4137:4137))
        (PORT d[6] (5349:5349:5349) (5465:5465:5465))
        (PORT d[7] (5248:5248:5248) (5307:5307:5307))
        (PORT d[8] (4841:4841:4841) (4912:4912:4912))
        (PORT d[9] (3730:3730:3730) (3842:3842:3842))
        (PORT d[10] (6481:6481:6481) (6686:6686:6686))
        (PORT d[11] (4751:4751:4751) (4914:4914:4914))
        (PORT d[12] (3657:3657:3657) (3785:3785:3785))
        (PORT clk (2563:2563:2563) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2592:2592:2592))
        (PORT d[0] (2073:2073:2073) (2098:2098:2098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a157.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2549:2549:2549))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1594:1594:1594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1594:1594:1594))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1594:1594:1594))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2223:2223:2223) (2329:2329:2329))
        (PORT datab (2170:2170:2170) (2308:2308:2308))
        (PORT datac (2082:2082:2082) (2094:2094:2094))
        (PORT datad (1737:1737:1737) (1791:1791:1791))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datac (1808:1808:1808) (1935:1935:1935))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1146:1146:1146))
        (PORT datab (1353:1353:1353) (1426:1426:1426))
        (PORT datac (1198:1198:1198) (1134:1134:1134))
        (PORT datad (833:833:833) (892:892:892))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3427:3427:3427) (3602:3602:3602))
        (PORT d[1] (3744:3744:3744) (3850:3850:3850))
        (PORT d[2] (3916:3916:3916) (4006:4006:4006))
        (PORT d[3] (6030:6030:6030) (6168:6168:6168))
        (PORT d[4] (6337:6337:6337) (6242:6242:6242))
        (PORT d[5] (4203:4203:4203) (4396:4396:4396))
        (PORT d[6] (4233:4233:4233) (4312:4312:4312))
        (PORT d[7] (4776:4776:4776) (4779:4779:4779))
        (PORT d[8] (5371:5371:5371) (5352:5352:5352))
        (PORT d[9] (4110:4110:4110) (4122:4122:4122))
        (PORT d[10] (5757:5757:5757) (5933:5933:5933))
        (PORT d[11] (3825:3825:3825) (3903:3903:3903))
        (PORT d[12] (3238:3238:3238) (3330:3330:3330))
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (PORT d[0] (1714:1714:1714) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2526:2526:2526))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3757:3757:3757) (3960:3960:3960))
        (PORT d[1] (4529:4529:4529) (4672:4672:4672))
        (PORT d[2] (3520:3520:3520) (3599:3599:3599))
        (PORT d[3] (5680:5680:5680) (5865:5865:5865))
        (PORT d[4] (6732:6732:6732) (6882:6882:6882))
        (PORT d[5] (3875:3875:3875) (4071:4071:4071))
        (PORT d[6] (4727:4727:4727) (4805:4805:4805))
        (PORT d[7] (5016:5016:5016) (5102:5102:5102))
        (PORT d[8] (5111:5111:5111) (5179:5179:5179))
        (PORT d[9] (4917:4917:4917) (5055:5055:5055))
        (PORT d[10] (5014:5014:5014) (5188:5188:5188))
        (PORT d[11] (4216:4216:4216) (4340:4340:4340))
        (PORT d[12] (3254:3254:3254) (3343:3343:3343))
        (PORT clk (2482:2482:2482) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2502:2502:2502))
        (PORT d[0] (2608:2608:2608) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2459:2459:2459))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3840:3840:3840) (4049:4049:4049))
        (PORT d[1] (3857:3857:3857) (4004:4004:4004))
        (PORT d[2] (3953:3953:3953) (4083:4083:4083))
        (PORT d[3] (6063:6063:6063) (6242:6242:6242))
        (PORT d[4] (6753:6753:6753) (6894:6894:6894))
        (PORT d[5] (3827:3827:3827) (3990:3990:3990))
        (PORT d[6] (3929:3929:3929) (4007:4007:4007))
        (PORT d[7] (5696:5696:5696) (5785:5785:5785))
        (PORT d[8] (5541:5541:5541) (5649:5649:5649))
        (PORT d[9] (4200:4200:4200) (4348:4348:4348))
        (PORT d[10] (5073:5073:5073) (5255:5255:5255))
        (PORT d[11] (3549:3549:3549) (3681:3681:3681))
        (PORT d[12] (3615:3615:3615) (3700:3700:3700))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (PORT d[0] (2470:2470:2470) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2475:2475:2475))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3819:3819:3819) (4027:4027:4027))
        (PORT d[1] (3489:3489:3489) (3624:3624:3624))
        (PORT d[2] (4286:4286:4286) (4409:4409:4409))
        (PORT d[3] (6071:6071:6071) (6251:6251:6251))
        (PORT d[4] (6712:6712:6712) (6855:6855:6855))
        (PORT d[5] (4152:4152:4152) (4309:4309:4309))
        (PORT d[6] (3969:3969:3969) (4054:4054:4054))
        (PORT d[7] (4932:4932:4932) (5001:5001:5001))
        (PORT d[8] (5871:5871:5871) (5973:5973:5973))
        (PORT d[9] (4516:4516:4516) (4658:4658:4658))
        (PORT d[10] (5064:5064:5064) (5245:5245:5245))
        (PORT d[11] (3875:3875:3875) (4003:4003:4003))
        (PORT d[12] (3640:3640:3640) (3727:3727:3727))
        (PORT clk (2482:2482:2482) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2502:2502:2502))
        (PORT d[0] (2614:2614:2614) (2624:2624:2624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2459:2459:2459))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2021:2021:2021) (2177:2177:2177))
        (PORT datab (1601:1601:1601) (1628:1628:1628))
        (PORT datac (1580:1580:1580) (1663:1663:1663))
        (PORT datad (2370:2370:2370) (2330:2330:2330))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1109:1109:1109))
        (PORT datab (1629:1629:1629) (1704:1704:1704))
        (PORT datac (1793:1793:1793) (1809:1809:1809))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1190:1190:1190))
        (PORT datab (751:751:751) (749:749:749))
        (PORT datac (266:266:266) (323:323:323))
        (PORT datad (1663:1663:1663) (1569:1569:1569))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1493:1493:1493) (1439:1439:1439))
        (PORT datab (1577:1577:1577) (1503:1503:1503))
        (PORT datac (456:456:456) (482:482:482))
        (PORT datad (470:470:470) (492:492:492))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|blue_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2606:2606:2606) (2616:2616:2616))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3432:3432:3432) (3612:3612:3612))
        (PORT d[1] (4532:4532:4532) (4660:4660:4660))
        (PORT d[2] (3917:3917:3917) (4031:4031:4031))
        (PORT d[3] (6066:6066:6066) (6242:6242:6242))
        (PORT d[4] (7021:7021:7021) (7148:7148:7148))
        (PORT d[5] (4255:4255:4255) (4456:4456:4456))
        (PORT d[6] (5402:5402:5402) (5524:5524:5524))
        (PORT d[7] (5592:5592:5592) (5644:5644:5644))
        (PORT d[8] (4833:4833:4833) (4903:4903:4903))
        (PORT d[9] (3734:3734:3734) (3842:3842:3842))
        (PORT d[10] (6107:6107:6107) (6316:6316:6316))
        (PORT d[11] (3901:3901:3901) (4007:4007:4007))
        (PORT d[12] (3694:3694:3694) (3825:3825:3825))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (PORT d[0] (2147:2147:2147) (2175:2175:2175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3405:3405:3405) (3544:3544:3544))
        (PORT d[1] (3891:3891:3891) (4046:4046:4046))
        (PORT d[2] (3628:3628:3628) (3730:3730:3730))
        (PORT d[3] (4958:4958:4958) (5078:5078:5078))
        (PORT d[4] (5258:5258:5258) (5322:5322:5322))
        (PORT d[5] (5076:5076:5076) (5192:5192:5192))
        (PORT d[6] (4002:4002:4002) (4014:4014:4014))
        (PORT d[7] (4552:4552:4552) (4577:4577:4577))
        (PORT d[8] (5550:5550:5550) (5659:5659:5659))
        (PORT d[9] (4461:4461:4461) (4517:4517:4517))
        (PORT d[10] (5346:5346:5346) (5503:5503:5503))
        (PORT d[11] (3175:3175:3175) (3295:3295:3295))
        (PORT d[12] (3921:3921:3921) (3998:3998:3998))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (PORT d[0] (2031:2031:2031) (2044:2044:2044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3874:3874:3874) (3945:3945:3945))
        (PORT d[1] (4250:4250:4250) (4435:4435:4435))
        (PORT d[2] (3202:3202:3202) (3297:3297:3297))
        (PORT d[3] (4917:4917:4917) (5033:5033:5033))
        (PORT d[4] (5232:5232:5232) (5148:5148:5148))
        (PORT d[5] (4466:4466:4466) (4604:4604:4604))
        (PORT d[6] (4501:4501:4501) (4517:4517:4517))
        (PORT d[7] (4469:4469:4469) (4458:4458:4458))
        (PORT d[8] (4966:4966:4966) (4899:4899:4899))
        (PORT d[9] (3376:3376:3376) (3395:3395:3395))
        (PORT d[10] (4589:4589:4589) (4531:4531:4531))
        (PORT d[11] (3566:3566:3566) (3688:3688:3688))
        (PORT d[12] (3638:3638:3638) (3733:3733:3733))
        (PORT clk (2563:2563:2563) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2593:2593:2593))
        (PORT d[0] (3293:3293:3293) (3237:3237:3237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2550:2550:2550))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1594:1594:1594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1595:1595:1595))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1595:1595:1595))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3831:3831:3831) (4038:4038:4038))
        (PORT d[1] (4205:4205:4205) (4352:4352:4352))
        (PORT d[2] (4280:4280:4280) (4405:4405:4405))
        (PORT d[3] (6047:6047:6047) (6222:6222:6222))
        (PORT d[4] (6716:6716:6716) (6861:6861:6861))
        (PORT d[5] (4158:4158:4158) (4315:4315:4315))
        (PORT d[6] (4348:4348:4348) (4430:4430:4430))
        (PORT d[7] (4958:4958:4958) (5033:5033:5033))
        (PORT d[8] (5904:5904:5904) (6007:6007:6007))
        (PORT d[9] (4550:4550:4550) (4694:4694:4694))
        (PORT d[10] (5044:5044:5044) (5219:5219:5219))
        (PORT d[11] (3921:3921:3921) (4053:4053:4053))
        (PORT d[12] (3277:3277:3277) (3368:3368:3368))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT d[0] (3197:3197:3197) (3169:3169:3169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2225:2225:2225) (2330:2330:2330))
        (PORT datab (1001:1001:1001) (994:994:994))
        (PORT datac (1838:1838:1838) (1890:1890:1890))
        (PORT datad (2123:2123:2123) (2263:2263:2263))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2461:2461:2461) (2526:2526:2526))
        (PORT datab (2180:2180:2180) (2320:2320:2320))
        (PORT datac (1986:1986:1986) (1952:1952:1952))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a206.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3322:3322:3322))
        (PORT d[1] (5104:5104:5104) (5306:5306:5306))
        (PORT d[2] (4326:4326:4326) (4455:4455:4455))
        (PORT d[3] (4794:4794:4794) (4851:4851:4851))
        (PORT d[4] (4894:4894:4894) (4808:4808:4808))
        (PORT d[5] (3530:3530:3530) (3698:3698:3698))
        (PORT d[6] (3464:3464:3464) (3497:3497:3497))
        (PORT d[7] (4349:4349:4349) (4283:4283:4283))
        (PORT d[8] (4257:4257:4257) (4188:4188:4188))
        (PORT d[9] (3423:3423:3423) (3449:3449:3449))
        (PORT d[10] (4265:4265:4265) (4204:4204:4204))
        (PORT d[11] (3813:3813:3813) (3922:3922:3922))
        (PORT d[12] (3230:3230:3230) (3322:3322:3322))
        (PORT clk (2553:2553:2553) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a206.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (PORT d[0] (2096:2096:2096) (2008:2008:2008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a206.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a206.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2542:2542:2542))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a206.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a206.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a206.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a206.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a194.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (3321:3321:3321))
        (PORT d[1] (3919:3919:3919) (4113:4113:4113))
        (PORT d[2] (3589:3589:3589) (3689:3689:3689))
        (PORT d[3] (4848:4848:4848) (4909:4909:4909))
        (PORT d[4] (5185:5185:5185) (5098:5098:5098))
        (PORT d[5] (3451:3451:3451) (3619:3619:3619))
        (PORT d[6] (3822:3822:3822) (3862:3862:3862))
        (PORT d[7] (4481:4481:4481) (4466:4466:4466))
        (PORT d[8] (4656:4656:4656) (4595:4595:4595))
        (PORT d[9] (3444:3444:3444) (3472:3472:3472))
        (PORT d[10] (4616:4616:4616) (4553:4553:4553))
        (PORT d[11] (3928:3928:3928) (4050:4050:4050))
        (PORT d[12] (3615:3615:3615) (3709:3709:3709))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a194.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (PORT d[0] (2770:2770:2770) (2779:2779:2779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a194.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a194.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a194.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a194.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a194.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a194.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a218.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3263:3263:3263) (3348:3348:3348))
        (PORT d[1] (4338:4338:4338) (4577:4577:4577))
        (PORT d[2] (3543:3543:3543) (3626:3626:3626))
        (PORT d[3] (4822:4822:4822) (4882:4882:4882))
        (PORT d[4] (4877:4877:4877) (4798:4798:4798))
        (PORT d[5] (4097:4097:4097) (4241:4241:4241))
        (PORT d[6] (4155:4155:4155) (4176:4176:4176))
        (PORT d[7] (4131:4131:4131) (4123:4123:4123))
        (PORT d[8] (4618:4618:4618) (4551:4551:4551))
        (PORT d[9] (3419:3419:3419) (3444:3444:3444))
        (PORT d[10] (4255:4255:4255) (4198:4198:4198))
        (PORT d[11] (3572:3572:3572) (3698:3698:3698))
        (PORT d[12] (3273:3273:3273) (3375:3375:3375))
        (PORT clk (2567:2567:2567) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a218.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (PORT d[0] (2378:2378:2378) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a218.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a218.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a218.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a218.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1598:1598:1598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a218.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1598:1598:1598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a218.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1598:1598:1598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (965:965:965))
        (PORT datab (2173:2173:2173) (2312:2312:2312))
        (PORT datac (2176:2176:2176) (2284:2284:2284))
        (PORT datad (677:677:677) (655:655:655))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1007:1007:1007))
        (PORT datab (2182:2182:2182) (2322:2322:2322))
        (PORT datac (2185:2185:2185) (2295:2295:2295))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (484:484:484))
        (PORT datab (257:257:257) (292:292:292))
        (PORT datac (1524:1524:1524) (1462:1462:1462))
        (PORT datad (1531:1531:1531) (1472:1472:1472))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3594:3594:3594) (3707:3707:3707))
        (PORT d[1] (3874:3874:3874) (3999:3999:3999))
        (PORT d[2] (5226:5226:5226) (5451:5451:5451))
        (PORT d[3] (6002:6002:6002) (6173:6173:6173))
        (PORT d[4] (7064:7064:7064) (7180:7180:7180))
        (PORT d[5] (3918:3918:3918) (4124:4124:4124))
        (PORT d[6] (4307:4307:4307) (4425:4425:4425))
        (PORT d[7] (4876:4876:4876) (4931:4931:4931))
        (PORT d[8] (4739:4739:4739) (4774:4774:4774))
        (PORT d[9] (4345:4345:4345) (4404:4404:4404))
        (PORT d[10] (5842:5842:5842) (5864:5864:5864))
        (PORT d[11] (4014:4014:4014) (4176:4176:4176))
        (PORT d[12] (4053:4053:4053) (4188:4188:4188))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2576:2576:2576))
        (PORT d[0] (2374:2374:2374) (2389:2389:2389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a146.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2533:2533:2533))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3354:3354:3354) (3499:3499:3499))
        (PORT d[1] (4243:4243:4243) (4376:4376:4376))
        (PORT d[2] (5961:5961:5961) (6186:6186:6186))
        (PORT d[3] (6339:6339:6339) (6476:6476:6476))
        (PORT d[4] (7443:7443:7443) (7579:7579:7579))
        (PORT d[5] (3952:3952:3952) (4167:4167:4167))
        (PORT d[6] (5049:5049:5049) (5175:5175:5175))
        (PORT d[7] (5240:5240:5240) (5298:5298:5298))
        (PORT d[8] (4768:4768:4768) (4832:4832:4832))
        (PORT d[9] (3723:3723:3723) (3831:3831:3831))
        (PORT d[10] (6578:6578:6578) (6603:6603:6603))
        (PORT d[11] (4397:4397:4397) (4564:4564:4564))
        (PORT d[12] (4772:4772:4772) (4908:4908:4908))
        (PORT clk (2567:2567:2567) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (PORT d[0] (2119:2119:2119) (2144:2144:2144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a170.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2551:2551:2551))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2108:2108:2108) (2145:2145:2145))
        (PORT datab (1620:1620:1620) (1693:1693:1693))
        (PORT datac (1988:1988:1988) (2136:2136:2136))
        (PORT datad (2094:2094:2094) (2093:2093:2093))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3389:3389:3389) (3536:3536:3536))
        (PORT d[1] (3851:3851:3851) (3986:3986:3986))
        (PORT d[2] (5975:5975:5975) (6194:6194:6194))
        (PORT d[3] (5977:5977:5977) (6126:6126:6126))
        (PORT d[4] (7442:7442:7442) (7575:7575:7575))
        (PORT d[5] (3913:3913:3913) (4122:4122:4122))
        (PORT d[6] (5041:5041:5041) (5166:5166:5166))
        (PORT d[7] (4894:4894:4894) (4952:4952:4952))
        (PORT d[8] (4756:4756:4756) (4818:4818:4818))
        (PORT d[9] (4752:4752:4752) (4820:4820:4820))
        (PORT d[10] (6562:6562:6562) (6584:6584:6584))
        (PORT d[11] (4452:4452:4452) (4628:4628:4628))
        (PORT d[12] (4772:4772:4772) (4908:4908:4908))
        (PORT clk (2566:2566:2566) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2595:2595:2595))
        (PORT d[0] (1875:1875:1875) (1917:1917:1917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a122.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3408:3408:3408) (3571:3571:3571))
        (PORT d[1] (3744:3744:3744) (3847:3847:3847))
        (PORT d[2] (4275:4275:4275) (4361:4361:4361))
        (PORT d[3] (5688:5688:5688) (5820:5820:5820))
        (PORT d[4] (5640:5640:5640) (5551:5551:5551))
        (PORT d[5] (4944:4944:4944) (5137:5137:5137))
        (PORT d[6] (3879:3879:3879) (3958:3958:3958))
        (PORT d[7] (4555:4555:4555) (4580:4580:4580))
        (PORT d[8] (4408:4408:4408) (4448:4448:4448))
        (PORT d[9] (4104:4104:4104) (4208:4208:4208))
        (PORT d[10] (4562:4562:4562) (4677:4677:4677))
        (PORT d[11] (3218:3218:3218) (3350:3350:3350))
        (PORT d[12] (3640:3640:3640) (3734:3734:3734))
        (PORT clk (2552:2552:2552) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2578:2578:2578))
        (PORT d[0] (2520:2520:2520) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a134.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2027:2027:2027) (2184:2184:2184))
        (PORT datab (1619:1619:1619) (1692:1692:1692))
        (PORT datac (1471:1471:1471) (1499:1499:1499))
        (PORT datad (1061:1061:1061) (1036:1036:1036))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3414:3414:3414) (3583:3583:3583))
        (PORT d[1] (4111:4111:4111) (4208:4208:4208))
        (PORT d[2] (5500:5500:5500) (5667:5667:5667))
        (PORT d[3] (5367:5367:5367) (5506:5506:5506))
        (PORT d[4] (5300:5300:5300) (5217:5217:5217))
        (PORT d[5] (4540:4540:4540) (4728:4728:4728))
        (PORT d[6] (3891:3891:3891) (3968:3968:3968))
        (PORT d[7] (4748:4748:4748) (4748:4748:4748))
        (PORT d[8] (4733:4733:4733) (4728:4728:4728))
        (PORT d[9] (3734:3734:3734) (3847:3847:3847))
        (PORT d[10] (5837:5837:5837) (5836:5836:5836))
        (PORT d[11] (3259:3259:3259) (3385:3385:3385))
        (PORT d[12] (3276:3276:3276) (3373:3373:3373))
        (PORT clk (2537:2537:2537) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (PORT d[0] (2774:2774:2774) (2814:2814:2814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a98.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2526:2526:2526))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3426:3426:3426) (3601:3601:3601))
        (PORT d[1] (4267:4267:4267) (4423:4423:4423))
        (PORT d[2] (4798:4798:4798) (4993:4993:4993))
        (PORT d[3] (6064:6064:6064) (6225:6225:6225))
        (PORT d[4] (4931:4931:4931) (4848:4848:4848))
        (PORT d[5] (4178:4178:4178) (4367:4367:4367))
        (PORT d[6] (3918:3918:3918) (3999:3999:3999))
        (PORT d[7] (4519:4519:4519) (4546:4546:4546))
        (PORT d[8] (4376:4376:4376) (4371:4371:4371))
        (PORT d[9] (4030:4030:4030) (4094:4094:4094))
        (PORT d[10] (5491:5491:5491) (5494:5494:5494))
        (PORT d[11] (3628:3628:3628) (3752:3752:3752))
        (PORT d[12] (3829:3829:3829) (3911:3911:3911))
        (PORT clk (2534:2534:2534) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (PORT d[0] (1606:1606:1606) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a110.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2523:2523:2523))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2028:2028:2028) (2186:2186:2186))
        (PORT datab (1619:1619:1619) (1691:1691:1691))
        (PORT datac (1095:1095:1095) (1083:1083:1083))
        (PORT datad (1396:1396:1396) (1372:1372:1372))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2252:2252:2252) (2407:2407:2407))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3143:3143:3143) (3320:3320:3320))
        (PORT d[1] (3885:3885:3885) (4038:4038:4038))
        (PORT d[2] (4409:4409:4409) (4598:4598:4598))
        (PORT d[3] (5699:5699:5699) (5860:5860:5860))
        (PORT d[4] (6300:6300:6300) (6352:6352:6352))
        (PORT d[5] (3825:3825:3825) (4018:4018:4018))
        (PORT d[6] (5282:5282:5282) (5368:5368:5368))
        (PORT d[7] (5461:5461:5461) (5511:5511:5511))
        (PORT d[8] (3992:3992:3992) (3982:3982:3982))
        (PORT d[9] (3240:3240:3240) (3257:3257:3257))
        (PORT d[10] (4781:4781:4781) (4782:4782:4782))
        (PORT d[11] (4250:4250:4250) (4405:4405:4405))
        (PORT d[12] (3896:3896:3896) (3983:3983:3983))
        (PORT clk (2503:2503:2503) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (PORT d[0] (2625:2625:2625) (2737:2737:2737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a182.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2482:2482:2482))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3372:3372:3372) (3548:3548:3548))
        (PORT d[1] (4171:4171:4171) (4305:4305:4305))
        (PORT d[2] (6282:6282:6282) (6502:6502:6502))
        (PORT d[3] (6379:6379:6379) (6528:6528:6528))
        (PORT d[4] (6363:6363:6363) (6522:6522:6522))
        (PORT d[5] (3927:3927:3927) (4138:4138:4138))
        (PORT d[6] (5389:5389:5389) (5508:5508:5508))
        (PORT d[7] (5585:5585:5585) (5637:5637:5637))
        (PORT d[8] (4824:4824:4824) (4893:4893:4893))
        (PORT d[9] (5084:5084:5084) (5148:5148:5148))
        (PORT d[10] (6443:6443:6443) (6646:6646:6646))
        (PORT d[11] (4815:4815:4815) (4984:4984:4984))
        (PORT d[12] (3656:3656:3656) (3785:3785:3785))
        (PORT clk (2561:2561:2561) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2591:2591:2591))
        (PORT d[0] (2073:2073:2073) (2098:2098:2098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a158.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1593:1593:1593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1593:1593:1593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2017:2017:2017) (2173:2173:2173))
        (PORT datab (1629:1629:1629) (1705:1705:1705))
        (PORT datac (2083:2083:2083) (2048:2048:2048))
        (PORT datad (2517:2517:2517) (2564:2564:2564))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2251:2251:2251) (2406:2406:2406))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1400:1400:1400) (1420:1420:1420))
        (PORT datac (331:331:331) (439:439:439))
        (PORT datad (330:330:330) (429:429:429))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3369:3369:3369) (3537:3537:3537))
        (PORT d[1] (3443:3443:3443) (3541:3541:3541))
        (PORT d[2] (3220:3220:3220) (3313:3313:3313))
        (PORT d[3] (6068:6068:6068) (6248:6248:6248))
        (PORT d[4] (7029:7029:7029) (7171:7171:7171))
        (PORT d[5] (3872:3872:3872) (4069:4069:4069))
        (PORT d[6] (5046:5046:5046) (5117:5117:5117))
        (PORT d[7] (5355:5355:5355) (5432:5432:5432))
        (PORT d[8] (5358:5358:5358) (5412:5412:5412))
        (PORT d[9] (3373:3373:3373) (3391:3391:3391))
        (PORT d[10] (5349:5349:5349) (5521:5521:5521))
        (PORT d[11] (4236:4236:4236) (4360:4360:4360))
        (PORT d[12] (3278:3278:3278) (3367:3367:3367))
        (PORT clk (2500:2500:2500) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (PORT d[0] (2024:2024:2024) (2030:2030:2030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2480:2480:2480))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3530:3530:3530) (3651:3651:3651))
        (PORT d[1] (4024:4024:4024) (4247:4247:4247))
        (PORT d[2] (3391:3391:3391) (3424:3424:3424))
        (PORT d[3] (4946:4946:4946) (5064:5064:5064))
        (PORT d[4] (5983:5983:5983) (6075:6075:6075))
        (PORT d[5] (3810:3810:3810) (3994:3994:3994))
        (PORT d[6] (4144:4144:4144) (4151:4151:4151))
        (PORT d[7] (5251:5251:5251) (5315:5315:5315))
        (PORT d[8] (5976:5976:5976) (6080:6080:6080))
        (PORT d[9] (3653:3653:3653) (3658:3658:3658))
        (PORT d[10] (4549:4549:4549) (4673:4673:4673))
        (PORT d[11] (3218:3218:3218) (3312:3312:3312))
        (PORT d[12] (3250:3250:3250) (3349:3349:3349))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT d[0] (3043:3043:3043) (3067:3067:3067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2479:2479:2479))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3527:3527:3527) (3644:3644:3644))
        (PORT d[1] (4588:4588:4588) (4813:4813:4813))
        (PORT d[2] (4022:4022:4022) (4194:4194:4194))
        (PORT d[3] (4876:4876:4876) (4966:4966:4966))
        (PORT d[4] (6099:6099:6099) (6231:6231:6231))
        (PORT d[5] (3759:3759:3759) (3908:3908:3908))
        (PORT d[6] (4264:4264:4264) (4365:4365:4365))
        (PORT d[7] (6038:6038:6038) (6175:6175:6175))
        (PORT d[8] (6097:6097:6097) (6294:6294:6294))
        (PORT d[9] (4842:4842:4842) (4925:4925:4925))
        (PORT d[10] (4439:4439:4439) (4501:4501:4501))
        (PORT d[11] (3533:3533:3533) (3645:3645:3645))
        (PORT d[12] (4257:4257:4257) (4386:4386:4386))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2568:2568:2568))
        (PORT d[0] (2384:2384:2384) (2460:2460:2460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2525:2525:2525))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3476:3476:3476) (3679:3679:3679))
        (PORT d[1] (4317:4317:4317) (4557:4557:4557))
        (PORT d[2] (4266:4266:4266) (4384:4384:4384))
        (PORT d[3] (6329:6329:6329) (6493:6493:6493))
        (PORT d[4] (6493:6493:6493) (6639:6639:6639))
        (PORT d[5] (3527:3527:3527) (3695:3695:3695))
        (PORT d[6] (3920:3920:3920) (3995:3995:3995))
        (PORT d[7] (5643:5643:5643) (5730:5730:5730))
        (PORT d[8] (6063:6063:6063) (6266:6266:6266))
        (PORT d[9] (4078:4078:4078) (4123:4123:4123))
        (PORT d[10] (5306:5306:5306) (5495:5495:5495))
        (PORT d[11] (3189:3189:3189) (3273:3273:3273))
        (PORT d[12] (3904:3904:3904) (4014:4014:4014))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (PORT d[0] (2033:2033:2033) (2065:2065:2065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2499:2499:2499))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2399:2399:2399) (2372:2372:2372))
        (PORT datab (2804:2804:2804) (2887:2887:2887))
        (PORT datac (2215:2215:2215) (2286:2286:2286))
        (PORT datad (2878:2878:2878) (2949:2949:2949))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2043:2043:2043) (2048:2048:2048))
        (PORT datab (1407:1407:1407) (1381:1381:1381))
        (PORT datac (2767:2767:2767) (2850:2850:2850))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (1708:1708:1708) (1668:1668:1668))
        (PORT datac (1601:1601:1601) (1547:1547:1547))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (747:747:747))
        (PORT datab (1053:1053:1053) (1043:1043:1043))
        (PORT datac (620:620:620) (612:612:612))
        (PORT datad (663:663:663) (649:649:649))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|blue_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2611:2611:2611) (2629:2629:2629))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3469:3469:3469))
        (PORT d[1] (4335:4335:4335) (4579:4579:4579))
        (PORT d[2] (4045:4045:4045) (4183:4183:4183))
        (PORT d[3] (5715:5715:5715) (5908:5908:5908))
        (PORT d[4] (6067:6067:6067) (6179:6179:6179))
        (PORT d[5] (4072:4072:4072) (4222:4222:4222))
        (PORT d[6] (4143:4143:4143) (4147:4147:4147))
        (PORT d[7] (5668:5668:5668) (5775:5775:5775))
        (PORT d[8] (6376:6376:6376) (6579:6579:6579))
        (PORT d[9] (3895:3895:3895) (3874:3874:3874))
        (PORT d[10] (4947:4947:4947) (5072:5072:5072))
        (PORT d[11] (3151:3151:3151) (3224:3224:3224))
        (PORT d[12] (3240:3240:3240) (3331:3331:3331))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (PORT d[0] (1593:1593:1593) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2506:2506:2506))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3298:3298:3298) (3486:3486:3486))
        (PORT d[1] (4033:4033:4033) (4251:4251:4251))
        (PORT d[2] (4989:4989:4989) (5094:5094:5094))
        (PORT d[3] (4469:4469:4469) (4530:4530:4530))
        (PORT d[4] (5616:5616:5616) (5721:5721:5721))
        (PORT d[5] (3487:3487:3487) (3658:3658:3658))
        (PORT d[6] (3943:3943:3943) (4021:4021:4021))
        (PORT d[7] (4969:4969:4969) (5034:5034:5034))
        (PORT d[8] (6502:6502:6502) (6710:6710:6710))
        (PORT d[9] (4717:4717:4717) (4761:4761:4761))
        (PORT d[10] (4535:4535:4535) (4658:4658:4658))
        (PORT d[11] (3215:3215:3215) (3310:3310:3310))
        (PORT d[12] (3522:3522:3522) (3602:3602:3602))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2496:2496:2496))
        (PORT d[0] (2502:2502:2502) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1793:1793:1793) (1818:1818:1818))
        (PORT datab (2805:2805:2805) (2889:2889:2889))
        (PORT datac (2214:2214:2214) (2284:2284:2284))
        (PORT datad (1718:1718:1718) (1753:1753:1753))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3367:3367:3367))
        (PORT d[1] (3997:3997:3997) (4218:4218:4218))
        (PORT d[2] (3061:3061:3061) (3084:3084:3084))
        (PORT d[3] (4936:4936:4936) (5051:5051:5051))
        (PORT d[4] (5692:5692:5692) (5785:5785:5785))
        (PORT d[5] (4106:4106:4106) (4286:4286:4286))
        (PORT d[6] (4137:4137:4137) (4143:4143:4143))
        (PORT d[7] (4951:4951:4951) (5028:5028:5028))
        (PORT d[8] (3853:3853:3853) (3758:3758:3758))
        (PORT d[9] (3265:3265:3265) (3236:3236:3236))
        (PORT d[10] (4461:4461:4461) (4582:4582:4582))
        (PORT d[11] (3251:3251:3251) (3347:3347:3347))
        (PORT d[12] (3249:3249:3249) (3348:3348:3348))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (PORT d[0] (3025:3025:3025) (3051:3051:3051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2470:2470:2470))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3626:3626:3626) (3757:3757:3757))
        (PORT d[1] (4622:4622:4622) (4817:4817:4817))
        (PORT d[2] (3783:3783:3783) (3813:3813:3813))
        (PORT d[3] (5612:5612:5612) (5755:5755:5755))
        (PORT d[4] (5659:5659:5659) (5750:5750:5750))
        (PORT d[5] (4508:4508:4508) (4687:4687:4687))
        (PORT d[6] (3775:3775:3775) (3788:3788:3788))
        (PORT d[7] (5683:5683:5683) (5756:5756:5756))
        (PORT d[8] (3176:3176:3176) (3098:3098:3098))
        (PORT d[9] (3627:3627:3627) (3597:3597:3597))
        (PORT d[10] (4939:4939:4939) (5062:5062:5062))
        (PORT d[11] (3123:3123:3123) (3204:3204:3204))
        (PORT d[12] (3311:3311:3311) (3409:3409:3409))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT d[0] (2174:2174:2174) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1422:1422:1422) (1393:1393:1393))
        (PORT datac (1013:1013:1013) (993:993:993))
        (PORT datad (2742:2742:2742) (2807:2807:2807))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3291:3291:3291) (3410:3410:3410))
        (PORT d[1] (4317:4317:4317) (4532:4532:4532))
        (PORT d[2] (3554:3554:3554) (3630:3630:3630))
        (PORT d[3] (3987:3987:3987) (3922:3922:3922))
        (PORT d[4] (5270:5270:5270) (5170:5170:5170))
        (PORT d[5] (3919:3919:3919) (4128:4128:4128))
        (PORT d[6] (4173:4173:4173) (4245:4245:4245))
        (PORT d[7] (4306:4306:4306) (4258:4258:4258))
        (PORT d[8] (3959:3959:3959) (3883:3883:3883))
        (PORT d[9] (3827:3827:3827) (3903:3903:3903))
        (PORT d[10] (4244:4244:4244) (4234:4234:4234))
        (PORT d[11] (3989:3989:3989) (4148:4148:4148))
        (PORT d[12] (3512:3512:3512) (3547:3547:3547))
        (PORT clk (2551:2551:2551) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2576:2576:2576))
        (PORT d[0] (2398:2398:2398) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a219.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a195.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3398:3398:3398))
        (PORT d[1] (4326:4326:4326) (4542:4542:4542))
        (PORT d[2] (3240:3240:3240) (3330:3330:3330))
        (PORT d[3] (4065:4065:4065) (4017:4017:4017))
        (PORT d[4] (5250:5250:5250) (5312:5312:5312))
        (PORT d[5] (4952:4952:4952) (5157:5157:5157))
        (PORT d[6] (4521:4521:4521) (4590:4590:4590))
        (PORT d[7] (4345:4345:4345) (4300:4300:4300))
        (PORT d[8] (4352:4352:4352) (4270:4270:4270))
        (PORT d[9] (3834:3834:3834) (3916:3916:3916))
        (PORT d[10] (4282:4282:4282) (4274:4274:4274))
        (PORT d[11] (3237:3237:3237) (3370:3370:3370))
        (PORT d[12] (3488:3488:3488) (3520:3520:3520))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a195.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2577:2577:2577))
        (PORT d[0] (2298:2298:2298) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a195.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a195.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a195.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a195.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a195.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a195.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (672:672:672))
        (PORT datab (1902:1902:1902) (2002:2002:2002))
        (PORT datac (774:774:774) (775:775:775))
        (PORT datad (639:639:639) (612:612:612))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a207.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3263:3263:3263))
        (PORT d[1] (5071:5071:5071) (5286:5286:5286))
        (PORT d[2] (4034:4034:4034) (4182:4182:4182))
        (PORT d[3] (4404:4404:4404) (4421:4421:4421))
        (PORT d[4] (5705:5705:5705) (5776:5776:5776))
        (PORT d[5] (3907:3907:3907) (4087:4087:4087))
        (PORT d[6] (3899:3899:3899) (3980:3980:3980))
        (PORT d[7] (5535:5535:5535) (5437:5437:5437))
        (PORT d[8] (6067:6067:6067) (6233:6233:6233))
        (PORT d[9] (4125:4125:4125) (4177:4177:4177))
        (PORT d[10] (4384:4384:4384) (4382:4382:4382))
        (PORT d[11] (3202:3202:3202) (3292:3292:3292))
        (PORT d[12] (3421:3421:3421) (3487:3487:3487))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a207.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (PORT d[0] (2169:2169:2169) (2112:2112:2112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a207.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a207.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a207.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a207.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a207.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a207.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2770:2770:2770) (2940:2940:2940))
        (PORT datab (1723:1723:1723) (1770:1770:1770))
        (PORT datac (2426:2426:2426) (2447:2447:2447))
        (PORT datad (710:710:710) (704:704:704))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3429:3429:3429) (3591:3591:3591))
        (PORT d[1] (5029:5029:5029) (5228:5228:5228))
        (PORT d[2] (3624:3624:3624) (3762:3762:3762))
        (PORT d[3] (4789:4789:4789) (4841:4841:4841))
        (PORT d[4] (6721:6721:6721) (6829:6829:6829))
        (PORT d[5] (4177:4177:4177) (4344:4344:4344))
        (PORT d[6] (3502:3502:3502) (3534:3534:3534))
        (PORT d[7] (5867:5867:5867) (5762:5762:5762))
        (PORT d[8] (5731:5731:5731) (5904:5904:5904))
        (PORT d[9] (4474:4474:4474) (4512:4512:4512))
        (PORT d[10] (4743:4743:4743) (4796:4796:4796))
        (PORT d[11] (3599:3599:3599) (3709:3709:3709))
        (PORT d[12] (3758:3758:3758) (3820:3820:3820))
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (PORT d[0] (2342:2342:2342) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2513:2513:2513))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3408:3408:3408) (3580:3580:3580))
        (PORT d[1] (3424:3424:3424) (3537:3537:3537))
        (PORT d[2] (3578:3578:3578) (3671:3671:3671))
        (PORT d[3] (6424:6424:6424) (6603:6603:6603))
        (PORT d[4] (6002:6002:6002) (6125:6125:6125))
        (PORT d[5] (3877:3877:3877) (4078:4078:4078))
        (PORT d[6] (4529:4529:4529) (4596:4596:4596))
        (PORT d[7] (5747:5747:5747) (5823:5823:5823))
        (PORT d[8] (5710:5710:5710) (5759:5759:5759))
        (PORT d[9] (3781:3781:3781) (3799:3799:3799))
        (PORT d[10] (5707:5707:5707) (5878:5878:5878))
        (PORT d[11] (3426:3426:3426) (3510:3510:3510))
        (PORT d[12] (3283:3283:3283) (3379:3379:3379))
        (PORT clk (2520:2520:2520) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (PORT d[0] (2679:2679:2679) (2608:2608:2608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2500:2500:2500))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3795:3795:3795) (3934:3934:3934))
        (PORT d[1] (3909:3909:3909) (4069:4069:4069))
        (PORT d[2] (3984:3984:3984) (4084:4084:4084))
        (PORT d[3] (4898:4898:4898) (5012:5012:5012))
        (PORT d[4] (5993:5993:5993) (6052:6052:6052))
        (PORT d[5] (3832:3832:3832) (4029:4029:4029))
        (PORT d[6] (4371:4371:4371) (4379:4379:4379))
        (PORT d[7] (4901:4901:4901) (4927:4927:4927))
        (PORT d[8] (5510:5510:5510) (5617:5617:5617))
        (PORT d[9] (3373:3373:3373) (3397:3397:3397))
        (PORT d[10] (5695:5695:5695) (5849:5849:5849))
        (PORT d[11] (3541:3541:3541) (3624:3624:3624))
        (PORT d[12] (3175:3175:3175) (3208:3208:3208))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT d[0] (2610:2610:2610) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2507:2507:2507))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (2174:2174:2174))
        (PORT datab (1627:1627:1627) (1702:1702:1702))
        (PORT datac (1354:1354:1354) (1326:1326:1326))
        (PORT datad (2001:2001:2001) (2005:2005:2005))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3263:3263:3263) (3388:3388:3388))
        (PORT d[1] (4027:4027:4027) (4244:4244:4244))
        (PORT d[2] (4965:4965:4965) (5076:5076:5076))
        (PORT d[3] (4767:4767:4767) (4818:4818:4818))
        (PORT d[4] (5935:5935:5935) (6028:6028:6028))
        (PORT d[5] (3496:3496:3496) (3668:3668:3668))
        (PORT d[6] (3881:3881:3881) (3954:3954:3954))
        (PORT d[7] (5284:5284:5284) (5388:5388:5388))
        (PORT d[8] (5642:5642:5642) (5804:5804:5804))
        (PORT d[9] (4771:4771:4771) (4823:4823:4823))
        (PORT d[10] (4857:4857:4857) (4973:4973:4973))
        (PORT d[11] (3194:3194:3194) (3286:3286:3286))
        (PORT d[12] (3506:3506:3506) (3587:3587:3587))
        (PORT clk (2491:2491:2491) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2511:2511:2511))
        (PORT d[0] (2346:2346:2346) (2359:2359:2359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|mux2\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2477:2477:2477) (2495:2495:2495))
        (PORT datab (814:814:814) (811:811:811))
        (PORT datac (1814:1814:1814) (1885:1885:1885))
        (PORT datad (1470:1470:1470) (1501:1501:1501))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (1956:1956:1956) (2029:2029:2029))
        (PORT datac (1973:1973:1973) (1881:1881:1881))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3299:3299:3299) (3447:3447:3447))
        (PORT d[1] (4006:4006:4006) (4213:4213:4213))
        (PORT d[2] (3977:3977:3977) (4106:4106:4106))
        (PORT d[3] (3215:3215:3215) (3145:3145:3145))
        (PORT d[4] (4490:4490:4490) (4391:4391:4391))
        (PORT d[5] (3897:3897:3897) (4111:4111:4111))
        (PORT d[6] (5392:5392:5392) (5504:5504:5504))
        (PORT d[7] (3596:3596:3596) (3549:3549:3549))
        (PORT d[8] (3226:3226:3226) (3148:3148:3148))
        (PORT d[9] (4823:4823:4823) (4916:4916:4916))
        (PORT d[10] (3203:3203:3203) (3202:3202:3202))
        (PORT d[11] (4290:4290:4290) (4409:4409:4409))
        (PORT d[12] (3499:3499:3499) (3603:3603:3603))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (PORT d[0] (1588:1588:1588) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a147.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3267:3267:3267) (3424:3424:3424))
        (PORT d[1] (4756:4756:4756) (5000:5000:5000))
        (PORT d[2] (4323:4323:4323) (4451:4451:4451))
        (PORT d[3] (4048:4048:4048) (3982:3982:3982))
        (PORT d[4] (5519:5519:5519) (5523:5523:5523))
        (PORT d[5] (4597:4597:4597) (4647:4647:4647))
        (PORT d[6] (4577:4577:4577) (4691:4691:4691))
        (PORT d[7] (4309:4309:4309) (4254:4254:4254))
        (PORT d[8] (5412:5412:5412) (5512:5512:5512))
        (PORT d[9] (4049:4049:4049) (4140:4140:4140))
        (PORT d[10] (4226:4226:4226) (4207:4207:4207))
        (PORT d[11] (4056:4056:4056) (4272:4272:4272))
        (PORT d[12] (3218:3218:3218) (3297:3297:3297))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT d[0] (2549:2549:2549) (2628:2628:2628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a171.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2474:2474:2474))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (811:811:811))
        (PORT datab (1366:1366:1366) (1334:1334:1334))
        (PORT datac (2190:2190:2190) (2283:2283:2283))
        (PORT datad (2105:2105:2105) (2181:2181:2181))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3609:3609:3609) (3759:3759:3759))
        (PORT d[1] (4040:4040:4040) (4251:4251:4251))
        (PORT d[2] (4003:4003:4003) (4122:4122:4122))
        (PORT d[3] (3726:3726:3726) (3667:3667:3667))
        (PORT d[4] (3812:3812:3812) (3720:3720:3720))
        (PORT d[5] (4964:4964:4964) (5008:5008:5008))
        (PORT d[6] (4628:4628:4628) (4745:4745:4745))
        (PORT d[7] (4251:4251:4251) (4196:4196:4196))
        (PORT d[8] (4766:4766:4766) (4830:4830:4830))
        (PORT d[9] (4116:4116:4116) (4217:4217:4217))
        (PORT d[10] (3838:3838:3838) (3821:3821:3821))
        (PORT d[11] (3922:3922:3922) (4079:4079:4079))
        (PORT d[12] (3646:3646:3646) (3733:3733:3733))
        (PORT clk (2500:2500:2500) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2521:2521:2521))
        (PORT d[0] (1871:1871:1871) (1792:1792:1792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a159.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3907:3907:3907) (4152:4152:4152))
        (PORT d[1] (4317:4317:4317) (4550:4550:4550))
        (PORT d[2] (4001:4001:4001) (4163:4163:4163))
        (PORT d[3] (4480:4480:4480) (4543:4543:4543))
        (PORT d[4] (4893:4893:4893) (4911:4911:4911))
        (PORT d[5] (3595:3595:3595) (3675:3675:3675))
        (PORT d[6] (4546:4546:4546) (4648:4648:4648))
        (PORT d[7] (3566:3566:3566) (3517:3517:3517))
        (PORT d[8] (5170:5170:5170) (5266:5266:5266))
        (PORT d[9] (3752:3752:3752) (3862:3862:3862))
        (PORT d[10] (4553:4553:4553) (4526:4526:4526))
        (PORT d[11] (4744:4744:4744) (4950:4950:4950))
        (PORT d[12] (3229:3229:3229) (3303:3303:3303))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (PORT d[0] (1810:1810:1810) (1833:1833:1833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a183.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2503:2503:2503))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2160:2160:2160) (2235:2235:2235))
        (PORT datab (2224:2224:2224) (2319:2319:2319))
        (PORT datac (1083:1083:1083) (1059:1059:1059))
        (PORT datad (1400:1400:1400) (1383:1383:1383))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (3179:3179:3179))
        (PORT d[1] (4425:4425:4425) (4676:4676:4676))
        (PORT d[2] (4449:4449:4449) (4667:4667:4667))
        (PORT d[3] (4082:4082:4082) (4106:4106:4106))
        (PORT d[4] (5598:5598:5598) (5645:5645:5645))
        (PORT d[5] (3952:3952:3952) (4046:4046:4046))
        (PORT d[6] (4322:4322:4322) (4435:4435:4435))
        (PORT d[7] (6541:6541:6541) (6729:6729:6729))
        (PORT d[8] (5203:5203:5203) (5308:5308:5308))
        (PORT d[9] (4696:4696:4696) (4768:4768:4768))
        (PORT d[10] (4075:4075:4075) (4080:4080:4080))
        (PORT d[11] (4012:4012:4012) (4170:4170:4170))
        (PORT d[12] (3949:3949:3949) (4088:4088:4088))
        (PORT clk (2489:2489:2489) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (PORT d[0] (2240:2240:2240) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a99.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2470:2470:2470))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3430:3430:3430) (3587:3587:3587))
        (PORT d[1] (4745:4745:4745) (4989:4989:4989))
        (PORT d[2] (4804:4804:4804) (5020:5020:5020))
        (PORT d[3] (4384:4384:4384) (4399:4399:4399))
        (PORT d[4] (5571:5571:5571) (5610:5610:5610))
        (PORT d[5] (4066:4066:4066) (4164:4164:4164))
        (PORT d[6] (4631:4631:4631) (4741:4741:4741))
        (PORT d[7] (6907:6907:6907) (7088:7088:7088))
        (PORT d[8] (5537:5537:5537) (5647:5647:5647))
        (PORT d[9] (5052:5052:5052) (5116:5116:5116))
        (PORT d[10] (3721:3721:3721) (3727:3727:3727))
        (PORT d[11] (3682:3682:3682) (3854:3854:3854))
        (PORT d[12] (4320:4320:4320) (4450:4450:4450))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2500:2500:2500))
        (PORT d[0] (2275:2275:2275) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a111.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2457:2457:2457))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2286:2286:2286) (2409:2409:2409))
        (PORT datab (1866:1866:1866) (1889:1889:1889))
        (PORT datac (1710:1710:1710) (1665:1665:1665))
        (PORT datad (2104:2104:2104) (2180:2180:2180))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3656:3656:3656) (3809:3809:3809))
        (PORT d[1] (4740:4740:4740) (4983:4983:4983))
        (PORT d[2] (4004:4004:4004) (4123:4123:4123))
        (PORT d[3] (3699:3699:3699) (3639:3639:3639))
        (PORT d[4] (5230:5230:5230) (5245:5245:5245))
        (PORT d[5] (4607:4607:4607) (4657:4657:4657))
        (PORT d[6] (4658:4658:4658) (4780:4780:4780))
        (PORT d[7] (4317:4317:4317) (4262:4262:4262))
        (PORT d[8] (4751:4751:4751) (4813:4813:4813))
        (PORT d[9] (4295:4295:4295) (4369:4369:4369))
        (PORT d[10] (3833:3833:3833) (3813:3813:3813))
        (PORT d[11] (3622:3622:3622) (3786:3786:3786))
        (PORT d[12] (3611:3611:3611) (3696:3696:3696))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT d[0] (1697:1697:1697) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a135.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2474:2474:2474))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3332:3332:3332) (3487:3487:3487))
        (PORT d[1] (4032:4032:4032) (4242:4242:4242))
        (PORT d[2] (3598:3598:3598) (3725:3725:3725))
        (PORT d[3] (3187:3187:3187) (3119:3119:3119))
        (PORT d[4] (4499:4499:4499) (4400:4400:4400))
        (PORT d[5] (5334:5334:5334) (5372:5372:5372))
        (PORT d[6] (5423:5423:5423) (5538:5538:5538))
        (PORT d[7] (3293:3293:3293) (3253:3253:3253))
        (PORT d[8] (5148:5148:5148) (5210:5210:5210))
        (PORT d[9] (4458:4458:4458) (4555:4555:4555))
        (PORT d[10] (3883:3883:3883) (3864:3864:3864))
        (PORT d[11] (4322:4322:4322) (4445:4445:4445))
        (PORT d[12] (3954:3954:3954) (4028:4028:4028))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT d[0] (1637:1637:1637) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a123.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2507:2507:2507))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U4\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2286:2286:2286) (2409:2409:2409))
        (PORT datab (1055:1055:1055) (1029:1029:1029))
        (PORT datac (758:758:758) (757:757:757))
        (PORT datad (2104:2104:2104) (2180:2180:2180))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (572:572:572))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (462:462:462) (531:531:531))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1533:1533:1533))
        (PORT datab (1084:1084:1084) (1119:1119:1119))
        (PORT datac (1541:1541:1541) (1576:1576:1576))
        (PORT datad (1419:1419:1419) (1447:1447:1447))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1064:1064:1064))
        (PORT datac (1310:1310:1310) (1267:1267:1267))
        (PORT datad (1039:1039:1039) (1029:1029:1029))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|blue_out\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1681:1681:1681) (1645:1645:1645))
        (PORT datab (256:256:256) (290:290:290))
        (PORT datac (1617:1617:1617) (1572:1572:1572))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|blue_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2579:2579:2579))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (551:551:551))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (487:487:487))
        (PORT datab (358:358:358) (471:471:471))
        (PORT datac (325:325:325) (432:432:432))
        (PORT datad (327:327:327) (420:420:420))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[11\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (682:682:682))
        (PORT datab (1001:1001:1001) (967:967:967))
        (PORT datac (925:925:925) (905:905:905))
        (PORT datad (721:721:721) (719:719:719))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[11\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (647:647:647))
        (PORT datab (245:245:245) (284:284:284))
        (PORT datac (226:226:226) (257:257:257))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (766:766:766))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datac (707:707:707) (712:712:712))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4545:4545:4545) (4916:4916:4916))
        (PORT datab (4521:4521:4521) (4833:4833:4833))
        (PORT datac (234:234:234) (269:269:269))
        (PORT datad (717:717:717) (702:702:702))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (448:448:448))
        (PORT datab (261:261:261) (304:304:304))
        (PORT datad (228:228:228) (269:269:269))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|score\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2130:2130:2130))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (586:586:586))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (558:558:558))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (316:316:316))
        (PORT datab (413:413:413) (434:434:434))
        (PORT datad (228:228:228) (263:263:263))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|score\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2130:2130:2130))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (491:491:491) (547:547:547))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (315:315:315))
        (PORT datab (455:455:455) (461:461:461))
        (PORT datad (229:229:229) (264:264:264))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|score\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2130:2130:2130))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (795:795:795) (850:850:850))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (795:795:795) (851:851:851))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (423:423:423) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4533:4533:4533) (4911:4911:4911))
        (PORT datac (235:235:235) (272:272:272))
        (PORT datad (743:743:743) (732:732:732))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (852:852:852))
        (PORT datab (269:269:269) (308:308:308))
        (PORT datac (752:752:752) (758:758:758))
        (PORT datad (955:955:955) (928:928:928))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (791:791:791))
        (PORT datab (262:262:262) (310:310:310))
        (PORT datad (228:228:228) (261:261:261))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|score\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2115:2115:2115))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (879:879:879))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (518:518:518))
        (PORT datab (484:484:484) (548:548:548))
        (PORT datac (754:754:754) (761:761:761))
        (PORT datad (672:672:672) (654:654:654))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (262:262:262) (310:310:310))
        (PORT datad (228:228:228) (261:261:261))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|score\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2115:2115:2115))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (517:517:517))
        (PORT datab (370:370:370) (493:493:493))
        (PORT datad (338:338:338) (438:438:438))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (894:894:894))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (454:454:454) (476:476:476))
        (PORT datac (683:683:683) (685:685:685))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[6\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (759:759:759))
        (PORT datab (263:263:263) (312:312:312))
        (PORT datad (229:229:229) (262:262:262))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|score\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2115:2115:2115))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (494:494:494))
        (PORT datab (380:380:380) (505:505:505))
        (PORT datac (328:328:328) (436:436:436))
        (PORT datad (351:351:351) (468:468:468))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (844:844:844))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (469:469:469))
        (PORT datac (684:684:684) (689:689:689))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[7\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (697:697:697))
        (PORT datab (260:260:260) (308:308:308))
        (PORT datad (227:227:227) (260:260:260))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|score\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2115:2115:2115))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (489:489:489))
        (PORT datab (369:369:369) (491:491:491))
        (PORT datac (332:332:332) (439:439:439))
        (PORT datad (345:345:345) (462:462:462))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (528:528:528) (579:579:579))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5196:5196:5196) (5582:5582:5582))
        (PORT datab (1039:1039:1039) (1024:1024:1024))
        (PORT datac (4261:4261:4261) (4610:4610:4610))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (813:813:813))
        (PORT datab (301:301:301) (344:344:344))
        (PORT datac (750:750:750) (797:797:797))
        (PORT datad (649:649:649) (642:642:642))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[8\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (816:816:816))
        (PORT datab (397:397:397) (411:411:411))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (649:649:649) (642:642:642))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|score\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (529:529:529) (581:581:581))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[9\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (814:814:814))
        (PORT datab (334:334:334) (428:428:428))
        (PORT datac (750:750:750) (796:796:796))
        (PORT datad (393:393:393) (394:394:394))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[9\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (711:711:711))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (650:650:650) (643:643:643))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|score\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (561:561:561))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (836:836:836))
        (PORT datab (332:332:332) (425:425:425))
        (PORT datac (484:484:484) (542:542:542))
        (PORT datad (754:754:754) (769:769:769))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[10\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (301:301:301) (345:345:345))
        (PORT datac (481:481:481) (539:539:539))
        (PORT datad (648:648:648) (641:641:641))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (450:450:450))
        (PORT datab (751:751:751) (764:764:764))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (649:649:649) (641:641:641))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|score\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[11\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (837:837:837))
        (PORT datac (483:483:483) (541:541:541))
        (PORT datad (300:300:300) (386:386:386))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (461:461:461) (518:518:518))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (812:812:812))
        (PORT datab (490:490:490) (557:557:557))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (392:392:392) (394:394:394))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[11\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (299:299:299) (343:343:343))
        (PORT datad (650:650:650) (643:643:643))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|score\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|Equal8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (274:274:274) (354:354:354))
        (PORT datad (300:300:300) (385:385:385))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (4485:4485:4485) (4848:4848:4848))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (694:694:694))
        (PORT datab (286:286:286) (321:321:321))
        (PORT datac (236:236:236) (271:271:271))
        (PORT datad (718:718:718) (702:702:702))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|score\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (315:315:315))
        (PORT datab (457:457:457) (464:464:464))
        (PORT datad (229:229:229) (264:264:264))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|score\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2130:2130:2130))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE segment1\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (484:484:484))
        (PORT datab (356:356:356) (469:469:469))
        (PORT datac (324:324:324) (431:431:431))
        (PORT datad (326:326:326) (418:418:418))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE segment1\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (585:585:585))
        (PORT datab (489:489:489) (545:545:545))
        (PORT datac (462:462:462) (516:516:516))
        (PORT datad (451:451:451) (503:503:503))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE segment1\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (483:483:483))
        (PORT datab (356:356:356) (469:469:469))
        (PORT datac (323:323:323) (429:429:429))
        (PORT datad (325:325:325) (417:417:417))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE segment1\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (479:479:479))
        (PORT datab (357:357:357) (470:470:470))
        (PORT datac (318:318:318) (424:424:424))
        (PORT datad (320:320:320) (411:411:411))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE segment1\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (478:478:478))
        (PORT datab (357:357:357) (470:470:470))
        (PORT datac (318:318:318) (424:424:424))
        (PORT datad (319:319:319) (410:410:410))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE segment1\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (482:482:482))
        (PORT datab (356:356:356) (469:469:469))
        (PORT datac (322:322:322) (428:428:428))
        (PORT datad (324:324:324) (416:416:416))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE segment1\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (480:480:480))
        (PORT datab (356:356:356) (469:469:469))
        (PORT datac (320:320:320) (426:426:426))
        (PORT datad (322:322:322) (414:414:414))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE segment2\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (872:872:872))
        (PORT datab (778:778:778) (825:825:825))
        (PORT datac (771:771:771) (820:820:820))
        (PORT datad (779:779:779) (826:826:826))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE segment2\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (521:521:521))
        (PORT datab (380:380:380) (504:504:504))
        (PORT datac (327:327:327) (434:434:434))
        (PORT datad (341:341:341) (441:441:441))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE segment2\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (514:514:514))
        (PORT datab (367:367:367) (488:488:488))
        (PORT datac (331:331:331) (439:439:439))
        (PORT datad (336:336:336) (436:436:436))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE segment2\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (520:520:520))
        (PORT datab (378:378:378) (502:502:502))
        (PORT datac (328:328:328) (435:435:435))
        (PORT datad (340:340:340) (440:440:440))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE segment2\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (517:517:517))
        (PORT datab (372:372:372) (495:495:495))
        (PORT datac (330:330:330) (437:437:437))
        (PORT datad (338:338:338) (438:438:438))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE segment2\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (519:519:519))
        (PORT datab (376:376:376) (499:499:499))
        (PORT datac (328:328:328) (435:435:435))
        (PORT datad (339:339:339) (439:439:439))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE segment2\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (521:521:521))
        (PORT datab (380:380:380) (505:505:505))
        (PORT datac (327:327:327) (434:434:434))
        (PORT datad (341:341:341) (441:441:441))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE segment3\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1148:1148:1148))
        (PORT datab (1054:1054:1054) (1102:1102:1102))
        (PORT datac (1053:1053:1053) (1095:1095:1095))
        (PORT datad (1054:1054:1054) (1078:1078:1078))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE segment3\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1147:1147:1147))
        (PORT datab (1053:1053:1053) (1101:1101:1101))
        (PORT datac (1052:1052:1052) (1094:1094:1094))
        (PORT datad (1054:1054:1054) (1078:1078:1078))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE segment3\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1159:1159:1159))
        (PORT datab (1059:1059:1059) (1108:1108:1108))
        (PORT datac (1060:1060:1060) (1104:1104:1104))
        (PORT datad (1050:1050:1050) (1073:1073:1073))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE segment3\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1145:1145:1145))
        (PORT datab (1052:1052:1052) (1100:1100:1100))
        (PORT datac (1051:1051:1051) (1093:1093:1093))
        (PORT datad (1055:1055:1055) (1079:1079:1079))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE segment3\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1155:1155:1155))
        (PORT datab (1057:1057:1057) (1106:1106:1106))
        (PORT datac (1058:1058:1058) (1101:1101:1101))
        (PORT datad (1051:1051:1051) (1074:1074:1074))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE segment3\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1158:1158:1158))
        (PORT datab (1059:1059:1059) (1108:1108:1108))
        (PORT datac (1059:1059:1059) (1103:1103:1103))
        (PORT datad (1050:1050:1050) (1073:1073:1073))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE segment3\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1157:1157:1157))
        (PORT datab (1058:1058:1058) (1107:1107:1107))
        (PORT datac (1059:1059:1059) (1102:1102:1102))
        (PORT datad (1050:1050:1050) (1074:1074:1074))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
)
