LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY REG16 IS PORT(
	RST, CLOCK, ENABLE: IN STD_LOGIC;	--Control signals
	D: IN STD_LOGIC_VECTOR (15 DOWNTO 0);	--Data-In
	Q: OUT STD_LOGIC_VECTOR(15 DOWNTO 0));	--Register Data
END REG16;

ARCHITECTURE LOGIC OF REG16 IS
	SIGNAL reg: STD_LOGIC_VECTOR(15 DOWNTO 0);
BEGIN
	PROCESS (RESETN, CLOCK, ENABLE)
	BEGIN
		IF RESETN = '1' THEN	--Se reset for 0, set '0000'
			Q <= "0000";
		ELSIF RISING_EDGE(CLOCK) AND ENABLE='1' THEN
			Q <= D;
		END IF;
	END PROCESS;
END LOGIC;