# compile verilog/system verilog design source files
verilog xil_defaultlib  "ConvEngineWeightBankTop_tb_time_impl.v"

# Do not sort compile order
nosort
