# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../verilog.srcs/sources_1/ip/clkout_upg" \
"cpu_sim_time_synth.v" \
"../../../../../verilog.srcs/sim_1/new/cpu_sim.v" \

# Do not sort compile order
nosort
