
Exjobb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000120e0  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b48  08012198  08012198  00022198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012ce0  08012ce0  000301e4  2**0
                  CONTENTS
  4 .ARM          00000000  08012ce0  08012ce0  000301e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08012ce0  08012ce0  000301e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012ce0  08012ce0  00022ce0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012ce4  08012ce4  00022ce4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08012ce8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f4  200001e4  08012ecc  000301e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005d8  08012ecc  000305d8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000301e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b155  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003026  00000000  00000000  0004b361  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013b8  00000000  00000000  0004e388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001290  00000000  00000000  0004f740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000197ea  00000000  00000000  000509d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019719  00000000  00000000  0006a1ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b736  00000000  00000000  000838d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011f009  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005fd0  00000000  00000000  0011f05c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	200001e4 	.word	0x200001e4
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08012180 	.word	0x08012180

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	200001e8 	.word	0x200001e8
 80000fc:	08012180 	.word	0x08012180

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__gnu_thumb1_case_uqi>:
 8000110:	b402      	push	{r1}
 8000112:	4671      	mov	r1, lr
 8000114:	0849      	lsrs	r1, r1, #1
 8000116:	0049      	lsls	r1, r1, #1
 8000118:	5c09      	ldrb	r1, [r1, r0]
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	448e      	add	lr, r1
 800011e:	bc02      	pop	{r1}
 8000120:	4770      	bx	lr
 8000122:	46c0      	nop			; (mov r8, r8)

08000124 <__gnu_thumb1_case_shi>:
 8000124:	b403      	push	{r0, r1}
 8000126:	4671      	mov	r1, lr
 8000128:	0849      	lsrs	r1, r1, #1
 800012a:	0040      	lsls	r0, r0, #1
 800012c:	0049      	lsls	r1, r1, #1
 800012e:	5e09      	ldrsh	r1, [r1, r0]
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	448e      	add	lr, r1
 8000134:	bc03      	pop	{r0, r1}
 8000136:	4770      	bx	lr

08000138 <__udivsi3>:
 8000138:	2200      	movs	r2, #0
 800013a:	0843      	lsrs	r3, r0, #1
 800013c:	428b      	cmp	r3, r1
 800013e:	d374      	bcc.n	800022a <__udivsi3+0xf2>
 8000140:	0903      	lsrs	r3, r0, #4
 8000142:	428b      	cmp	r3, r1
 8000144:	d35f      	bcc.n	8000206 <__udivsi3+0xce>
 8000146:	0a03      	lsrs	r3, r0, #8
 8000148:	428b      	cmp	r3, r1
 800014a:	d344      	bcc.n	80001d6 <__udivsi3+0x9e>
 800014c:	0b03      	lsrs	r3, r0, #12
 800014e:	428b      	cmp	r3, r1
 8000150:	d328      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d30d      	bcc.n	8000174 <__udivsi3+0x3c>
 8000158:	22ff      	movs	r2, #255	; 0xff
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	ba12      	rev	r2, r2
 800015e:	0c03      	lsrs	r3, r0, #16
 8000160:	428b      	cmp	r3, r1
 8000162:	d302      	bcc.n	800016a <__udivsi3+0x32>
 8000164:	1212      	asrs	r2, r2, #8
 8000166:	0209      	lsls	r1, r1, #8
 8000168:	d065      	beq.n	8000236 <__udivsi3+0xfe>
 800016a:	0b03      	lsrs	r3, r0, #12
 800016c:	428b      	cmp	r3, r1
 800016e:	d319      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000170:	e000      	b.n	8000174 <__udivsi3+0x3c>
 8000172:	0a09      	lsrs	r1, r1, #8
 8000174:	0bc3      	lsrs	r3, r0, #15
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x46>
 800017a:	03cb      	lsls	r3, r1, #15
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b83      	lsrs	r3, r0, #14
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x52>
 8000186:	038b      	lsls	r3, r1, #14
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b43      	lsrs	r3, r0, #13
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x5e>
 8000192:	034b      	lsls	r3, r1, #13
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0b03      	lsrs	r3, r0, #12
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x6a>
 800019e:	030b      	lsls	r3, r1, #12
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0ac3      	lsrs	r3, r0, #11
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x76>
 80001aa:	02cb      	lsls	r3, r1, #11
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a83      	lsrs	r3, r0, #10
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x82>
 80001b6:	028b      	lsls	r3, r1, #10
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a43      	lsrs	r3, r0, #9
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x8e>
 80001c2:	024b      	lsls	r3, r1, #9
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	0a03      	lsrs	r3, r0, #8
 80001ca:	428b      	cmp	r3, r1
 80001cc:	d301      	bcc.n	80001d2 <__udivsi3+0x9a>
 80001ce:	020b      	lsls	r3, r1, #8
 80001d0:	1ac0      	subs	r0, r0, r3
 80001d2:	4152      	adcs	r2, r2
 80001d4:	d2cd      	bcs.n	8000172 <__udivsi3+0x3a>
 80001d6:	09c3      	lsrs	r3, r0, #7
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xa8>
 80001dc:	01cb      	lsls	r3, r1, #7
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0983      	lsrs	r3, r0, #6
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xb4>
 80001e8:	018b      	lsls	r3, r1, #6
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0943      	lsrs	r3, r0, #5
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xc0>
 80001f4:	014b      	lsls	r3, r1, #5
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0903      	lsrs	r3, r0, #4
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xcc>
 8000200:	010b      	lsls	r3, r1, #4
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	08c3      	lsrs	r3, r0, #3
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xd8>
 800020c:	00cb      	lsls	r3, r1, #3
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0883      	lsrs	r3, r0, #2
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xe4>
 8000218:	008b      	lsls	r3, r1, #2
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	0843      	lsrs	r3, r0, #1
 8000220:	428b      	cmp	r3, r1
 8000222:	d301      	bcc.n	8000228 <__udivsi3+0xf0>
 8000224:	004b      	lsls	r3, r1, #1
 8000226:	1ac0      	subs	r0, r0, r3
 8000228:	4152      	adcs	r2, r2
 800022a:	1a41      	subs	r1, r0, r1
 800022c:	d200      	bcs.n	8000230 <__udivsi3+0xf8>
 800022e:	4601      	mov	r1, r0
 8000230:	4152      	adcs	r2, r2
 8000232:	4610      	mov	r0, r2
 8000234:	4770      	bx	lr
 8000236:	e7ff      	b.n	8000238 <__udivsi3+0x100>
 8000238:	b501      	push	{r0, lr}
 800023a:	2000      	movs	r0, #0
 800023c:	f000 f8f0 	bl	8000420 <__aeabi_idiv0>
 8000240:	bd02      	pop	{r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_uidivmod>:
 8000244:	2900      	cmp	r1, #0
 8000246:	d0f7      	beq.n	8000238 <__udivsi3+0x100>
 8000248:	e776      	b.n	8000138 <__udivsi3>
 800024a:	4770      	bx	lr

0800024c <__divsi3>:
 800024c:	4603      	mov	r3, r0
 800024e:	430b      	orrs	r3, r1
 8000250:	d47f      	bmi.n	8000352 <__divsi3+0x106>
 8000252:	2200      	movs	r2, #0
 8000254:	0843      	lsrs	r3, r0, #1
 8000256:	428b      	cmp	r3, r1
 8000258:	d374      	bcc.n	8000344 <__divsi3+0xf8>
 800025a:	0903      	lsrs	r3, r0, #4
 800025c:	428b      	cmp	r3, r1
 800025e:	d35f      	bcc.n	8000320 <__divsi3+0xd4>
 8000260:	0a03      	lsrs	r3, r0, #8
 8000262:	428b      	cmp	r3, r1
 8000264:	d344      	bcc.n	80002f0 <__divsi3+0xa4>
 8000266:	0b03      	lsrs	r3, r0, #12
 8000268:	428b      	cmp	r3, r1
 800026a:	d328      	bcc.n	80002be <__divsi3+0x72>
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d30d      	bcc.n	800028e <__divsi3+0x42>
 8000272:	22ff      	movs	r2, #255	; 0xff
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	ba12      	rev	r2, r2
 8000278:	0c03      	lsrs	r3, r0, #16
 800027a:	428b      	cmp	r3, r1
 800027c:	d302      	bcc.n	8000284 <__divsi3+0x38>
 800027e:	1212      	asrs	r2, r2, #8
 8000280:	0209      	lsls	r1, r1, #8
 8000282:	d065      	beq.n	8000350 <__divsi3+0x104>
 8000284:	0b03      	lsrs	r3, r0, #12
 8000286:	428b      	cmp	r3, r1
 8000288:	d319      	bcc.n	80002be <__divsi3+0x72>
 800028a:	e000      	b.n	800028e <__divsi3+0x42>
 800028c:	0a09      	lsrs	r1, r1, #8
 800028e:	0bc3      	lsrs	r3, r0, #15
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x4c>
 8000294:	03cb      	lsls	r3, r1, #15
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b83      	lsrs	r3, r0, #14
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x58>
 80002a0:	038b      	lsls	r3, r1, #14
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b43      	lsrs	r3, r0, #13
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x64>
 80002ac:	034b      	lsls	r3, r1, #13
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0b03      	lsrs	r3, r0, #12
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x70>
 80002b8:	030b      	lsls	r3, r1, #12
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0ac3      	lsrs	r3, r0, #11
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x7c>
 80002c4:	02cb      	lsls	r3, r1, #11
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a83      	lsrs	r3, r0, #10
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x88>
 80002d0:	028b      	lsls	r3, r1, #10
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a43      	lsrs	r3, r0, #9
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0x94>
 80002dc:	024b      	lsls	r3, r1, #9
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	0a03      	lsrs	r3, r0, #8
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d301      	bcc.n	80002ec <__divsi3+0xa0>
 80002e8:	020b      	lsls	r3, r1, #8
 80002ea:	1ac0      	subs	r0, r0, r3
 80002ec:	4152      	adcs	r2, r2
 80002ee:	d2cd      	bcs.n	800028c <__divsi3+0x40>
 80002f0:	09c3      	lsrs	r3, r0, #7
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xae>
 80002f6:	01cb      	lsls	r3, r1, #7
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0983      	lsrs	r3, r0, #6
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xba>
 8000302:	018b      	lsls	r3, r1, #6
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0943      	lsrs	r3, r0, #5
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xc6>
 800030e:	014b      	lsls	r3, r1, #5
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0903      	lsrs	r3, r0, #4
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xd2>
 800031a:	010b      	lsls	r3, r1, #4
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	08c3      	lsrs	r3, r0, #3
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xde>
 8000326:	00cb      	lsls	r3, r1, #3
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0883      	lsrs	r3, r0, #2
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xea>
 8000332:	008b      	lsls	r3, r1, #2
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	0843      	lsrs	r3, r0, #1
 800033a:	428b      	cmp	r3, r1
 800033c:	d301      	bcc.n	8000342 <__divsi3+0xf6>
 800033e:	004b      	lsls	r3, r1, #1
 8000340:	1ac0      	subs	r0, r0, r3
 8000342:	4152      	adcs	r2, r2
 8000344:	1a41      	subs	r1, r0, r1
 8000346:	d200      	bcs.n	800034a <__divsi3+0xfe>
 8000348:	4601      	mov	r1, r0
 800034a:	4152      	adcs	r2, r2
 800034c:	4610      	mov	r0, r2
 800034e:	4770      	bx	lr
 8000350:	e05d      	b.n	800040e <__divsi3+0x1c2>
 8000352:	0fca      	lsrs	r2, r1, #31
 8000354:	d000      	beq.n	8000358 <__divsi3+0x10c>
 8000356:	4249      	negs	r1, r1
 8000358:	1003      	asrs	r3, r0, #32
 800035a:	d300      	bcc.n	800035e <__divsi3+0x112>
 800035c:	4240      	negs	r0, r0
 800035e:	4053      	eors	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	469c      	mov	ip, r3
 8000364:	0903      	lsrs	r3, r0, #4
 8000366:	428b      	cmp	r3, r1
 8000368:	d32d      	bcc.n	80003c6 <__divsi3+0x17a>
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d312      	bcc.n	8000396 <__divsi3+0x14a>
 8000370:	22fc      	movs	r2, #252	; 0xfc
 8000372:	0189      	lsls	r1, r1, #6
 8000374:	ba12      	rev	r2, r2
 8000376:	0a03      	lsrs	r3, r0, #8
 8000378:	428b      	cmp	r3, r1
 800037a:	d30c      	bcc.n	8000396 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d308      	bcc.n	8000396 <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d304      	bcc.n	8000396 <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	d03a      	beq.n	8000406 <__divsi3+0x1ba>
 8000390:	1192      	asrs	r2, r2, #6
 8000392:	e000      	b.n	8000396 <__divsi3+0x14a>
 8000394:	0989      	lsrs	r1, r1, #6
 8000396:	09c3      	lsrs	r3, r0, #7
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x154>
 800039c:	01cb      	lsls	r3, r1, #7
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0983      	lsrs	r3, r0, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x160>
 80003a8:	018b      	lsls	r3, r1, #6
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0943      	lsrs	r3, r0, #5
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x16c>
 80003b4:	014b      	lsls	r3, r1, #5
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	0903      	lsrs	r3, r0, #4
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x178>
 80003c0:	010b      	lsls	r3, r1, #4
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	08c3      	lsrs	r3, r0, #3
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x184>
 80003cc:	00cb      	lsls	r3, r1, #3
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	0883      	lsrs	r3, r0, #2
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x190>
 80003d8:	008b      	lsls	r3, r1, #2
 80003da:	1ac0      	subs	r0, r0, r3
 80003dc:	4152      	adcs	r2, r2
 80003de:	d2d9      	bcs.n	8000394 <__divsi3+0x148>
 80003e0:	0843      	lsrs	r3, r0, #1
 80003e2:	428b      	cmp	r3, r1
 80003e4:	d301      	bcc.n	80003ea <__divsi3+0x19e>
 80003e6:	004b      	lsls	r3, r1, #1
 80003e8:	1ac0      	subs	r0, r0, r3
 80003ea:	4152      	adcs	r2, r2
 80003ec:	1a41      	subs	r1, r0, r1
 80003ee:	d200      	bcs.n	80003f2 <__divsi3+0x1a6>
 80003f0:	4601      	mov	r1, r0
 80003f2:	4663      	mov	r3, ip
 80003f4:	4152      	adcs	r2, r2
 80003f6:	105b      	asrs	r3, r3, #1
 80003f8:	4610      	mov	r0, r2
 80003fa:	d301      	bcc.n	8000400 <__divsi3+0x1b4>
 80003fc:	4240      	negs	r0, r0
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d500      	bpl.n	8000404 <__divsi3+0x1b8>
 8000402:	4249      	negs	r1, r1
 8000404:	4770      	bx	lr
 8000406:	4663      	mov	r3, ip
 8000408:	105b      	asrs	r3, r3, #1
 800040a:	d300      	bcc.n	800040e <__divsi3+0x1c2>
 800040c:	4240      	negs	r0, r0
 800040e:	b501      	push	{r0, lr}
 8000410:	2000      	movs	r0, #0
 8000412:	f000 f805 	bl	8000420 <__aeabi_idiv0>
 8000416:	bd02      	pop	{r1, pc}

08000418 <__aeabi_idivmod>:
 8000418:	2900      	cmp	r1, #0
 800041a:	d0f8      	beq.n	800040e <__divsi3+0x1c2>
 800041c:	e716      	b.n	800024c <__divsi3>
 800041e:	4770      	bx	lr

08000420 <__aeabi_idiv0>:
 8000420:	4770      	bx	lr
 8000422:	46c0      	nop			; (mov r8, r8)

08000424 <__aeabi_cdrcmple>:
 8000424:	4684      	mov	ip, r0
 8000426:	1c10      	adds	r0, r2, #0
 8000428:	4662      	mov	r2, ip
 800042a:	468c      	mov	ip, r1
 800042c:	1c19      	adds	r1, r3, #0
 800042e:	4663      	mov	r3, ip
 8000430:	e000      	b.n	8000434 <__aeabi_cdcmpeq>
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__aeabi_cdcmpeq>:
 8000434:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000436:	f001 fe33 	bl	80020a0 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	d401      	bmi.n	8000442 <__aeabi_cdcmpeq+0xe>
 800043e:	2100      	movs	r1, #0
 8000440:	42c8      	cmn	r0, r1
 8000442:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000444 <__aeabi_dcmpeq>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f001 fd7d 	bl	8001f44 <__eqdf2>
 800044a:	4240      	negs	r0, r0
 800044c:	3001      	adds	r0, #1
 800044e:	bd10      	pop	{r4, pc}

08000450 <__aeabi_dcmplt>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f001 fe25 	bl	80020a0 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	db01      	blt.n	800045e <__aeabi_dcmplt+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			; (mov r8, r8)

08000464 <__aeabi_dcmple>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f001 fe1b 	bl	80020a0 <__ledf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	dd01      	ble.n	8000472 <__aeabi_dcmple+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			; (mov r8, r8)

08000478 <__aeabi_dcmpgt>:
 8000478:	b510      	push	{r4, lr}
 800047a:	f001 fd9f 	bl	8001fbc <__gedf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	dc01      	bgt.n	8000486 <__aeabi_dcmpgt+0xe>
 8000482:	2000      	movs	r0, #0
 8000484:	bd10      	pop	{r4, pc}
 8000486:	2001      	movs	r0, #1
 8000488:	bd10      	pop	{r4, pc}
 800048a:	46c0      	nop			; (mov r8, r8)

0800048c <__aeabi_dcmpge>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f001 fd95 	bl	8001fbc <__gedf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	da01      	bge.n	800049a <__aeabi_dcmpge+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			; (mov r8, r8)

080004a0 <__aeabi_cfrcmple>:
 80004a0:	4684      	mov	ip, r0
 80004a2:	1c08      	adds	r0, r1, #0
 80004a4:	4661      	mov	r1, ip
 80004a6:	e7ff      	b.n	80004a8 <__aeabi_cfcmpeq>

080004a8 <__aeabi_cfcmpeq>:
 80004a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004aa:	f000 fb67 	bl	8000b7c <__lesf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	d401      	bmi.n	80004b6 <__aeabi_cfcmpeq+0xe>
 80004b2:	2100      	movs	r1, #0
 80004b4:	42c8      	cmn	r0, r1
 80004b6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004b8 <__aeabi_fcmpeq>:
 80004b8:	b510      	push	{r4, lr}
 80004ba:	f000 faeb 	bl	8000a94 <__eqsf2>
 80004be:	4240      	negs	r0, r0
 80004c0:	3001      	adds	r0, #1
 80004c2:	bd10      	pop	{r4, pc}

080004c4 <__aeabi_fcmplt>:
 80004c4:	b510      	push	{r4, lr}
 80004c6:	f000 fb59 	bl	8000b7c <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	db01      	blt.n	80004d2 <__aeabi_fcmplt+0xe>
 80004ce:	2000      	movs	r0, #0
 80004d0:	bd10      	pop	{r4, pc}
 80004d2:	2001      	movs	r0, #1
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	46c0      	nop			; (mov r8, r8)

080004d8 <__aeabi_fcmple>:
 80004d8:	b510      	push	{r4, lr}
 80004da:	f000 fb4f 	bl	8000b7c <__lesf2>
 80004de:	2800      	cmp	r0, #0
 80004e0:	dd01      	ble.n	80004e6 <__aeabi_fcmple+0xe>
 80004e2:	2000      	movs	r0, #0
 80004e4:	bd10      	pop	{r4, pc}
 80004e6:	2001      	movs	r0, #1
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	46c0      	nop			; (mov r8, r8)

080004ec <__aeabi_fcmpgt>:
 80004ec:	b510      	push	{r4, lr}
 80004ee:	f000 faf9 	bl	8000ae4 <__gesf2>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	dc01      	bgt.n	80004fa <__aeabi_fcmpgt+0xe>
 80004f6:	2000      	movs	r0, #0
 80004f8:	bd10      	pop	{r4, pc}
 80004fa:	2001      	movs	r0, #1
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	46c0      	nop			; (mov r8, r8)

08000500 <__aeabi_fcmpge>:
 8000500:	b510      	push	{r4, lr}
 8000502:	f000 faef 	bl	8000ae4 <__gesf2>
 8000506:	2800      	cmp	r0, #0
 8000508:	da01      	bge.n	800050e <__aeabi_fcmpge+0xe>
 800050a:	2000      	movs	r0, #0
 800050c:	bd10      	pop	{r4, pc}
 800050e:	2001      	movs	r0, #1
 8000510:	bd10      	pop	{r4, pc}
 8000512:	46c0      	nop			; (mov r8, r8)

08000514 <__aeabi_f2uiz>:
 8000514:	219e      	movs	r1, #158	; 0x9e
 8000516:	b510      	push	{r4, lr}
 8000518:	05c9      	lsls	r1, r1, #23
 800051a:	1c04      	adds	r4, r0, #0
 800051c:	f7ff fff0 	bl	8000500 <__aeabi_fcmpge>
 8000520:	2800      	cmp	r0, #0
 8000522:	d103      	bne.n	800052c <__aeabi_f2uiz+0x18>
 8000524:	1c20      	adds	r0, r4, #0
 8000526:	f000 fe55 	bl	80011d4 <__aeabi_f2iz>
 800052a:	bd10      	pop	{r4, pc}
 800052c:	219e      	movs	r1, #158	; 0x9e
 800052e:	1c20      	adds	r0, r4, #0
 8000530:	05c9      	lsls	r1, r1, #23
 8000532:	f000 fc87 	bl	8000e44 <__aeabi_fsub>
 8000536:	f000 fe4d 	bl	80011d4 <__aeabi_f2iz>
 800053a:	2380      	movs	r3, #128	; 0x80
 800053c:	061b      	lsls	r3, r3, #24
 800053e:	469c      	mov	ip, r3
 8000540:	4460      	add	r0, ip
 8000542:	e7f2      	b.n	800052a <__aeabi_f2uiz+0x16>

08000544 <__aeabi_fadd>:
 8000544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000546:	4646      	mov	r6, r8
 8000548:	46d6      	mov	lr, sl
 800054a:	464f      	mov	r7, r9
 800054c:	024d      	lsls	r5, r1, #9
 800054e:	0242      	lsls	r2, r0, #9
 8000550:	b5c0      	push	{r6, r7, lr}
 8000552:	0a52      	lsrs	r2, r2, #9
 8000554:	0a6e      	lsrs	r6, r5, #9
 8000556:	0047      	lsls	r7, r0, #1
 8000558:	46b0      	mov	r8, r6
 800055a:	0e3f      	lsrs	r7, r7, #24
 800055c:	004e      	lsls	r6, r1, #1
 800055e:	0fc4      	lsrs	r4, r0, #31
 8000560:	00d0      	lsls	r0, r2, #3
 8000562:	4694      	mov	ip, r2
 8000564:	003b      	movs	r3, r7
 8000566:	4682      	mov	sl, r0
 8000568:	0e36      	lsrs	r6, r6, #24
 800056a:	0fc9      	lsrs	r1, r1, #31
 800056c:	09ad      	lsrs	r5, r5, #6
 800056e:	428c      	cmp	r4, r1
 8000570:	d06d      	beq.n	800064e <__aeabi_fadd+0x10a>
 8000572:	1bb8      	subs	r0, r7, r6
 8000574:	4681      	mov	r9, r0
 8000576:	2800      	cmp	r0, #0
 8000578:	dd4d      	ble.n	8000616 <__aeabi_fadd+0xd2>
 800057a:	2e00      	cmp	r6, #0
 800057c:	d100      	bne.n	8000580 <__aeabi_fadd+0x3c>
 800057e:	e088      	b.n	8000692 <__aeabi_fadd+0x14e>
 8000580:	2fff      	cmp	r7, #255	; 0xff
 8000582:	d05a      	beq.n	800063a <__aeabi_fadd+0xf6>
 8000584:	2380      	movs	r3, #128	; 0x80
 8000586:	04db      	lsls	r3, r3, #19
 8000588:	431d      	orrs	r5, r3
 800058a:	464b      	mov	r3, r9
 800058c:	2201      	movs	r2, #1
 800058e:	2b1b      	cmp	r3, #27
 8000590:	dc0a      	bgt.n	80005a8 <__aeabi_fadd+0x64>
 8000592:	002b      	movs	r3, r5
 8000594:	464a      	mov	r2, r9
 8000596:	4649      	mov	r1, r9
 8000598:	40d3      	lsrs	r3, r2
 800059a:	2220      	movs	r2, #32
 800059c:	1a52      	subs	r2, r2, r1
 800059e:	4095      	lsls	r5, r2
 80005a0:	002a      	movs	r2, r5
 80005a2:	1e55      	subs	r5, r2, #1
 80005a4:	41aa      	sbcs	r2, r5
 80005a6:	431a      	orrs	r2, r3
 80005a8:	4653      	mov	r3, sl
 80005aa:	1a9a      	subs	r2, r3, r2
 80005ac:	0153      	lsls	r3, r2, #5
 80005ae:	d400      	bmi.n	80005b2 <__aeabi_fadd+0x6e>
 80005b0:	e0b9      	b.n	8000726 <__aeabi_fadd+0x1e2>
 80005b2:	0192      	lsls	r2, r2, #6
 80005b4:	0996      	lsrs	r6, r2, #6
 80005b6:	0030      	movs	r0, r6
 80005b8:	f002 fd5a 	bl	8003070 <__clzsi2>
 80005bc:	3805      	subs	r0, #5
 80005be:	4086      	lsls	r6, r0
 80005c0:	4287      	cmp	r7, r0
 80005c2:	dd00      	ble.n	80005c6 <__aeabi_fadd+0x82>
 80005c4:	e0d4      	b.n	8000770 <__aeabi_fadd+0x22c>
 80005c6:	0033      	movs	r3, r6
 80005c8:	1bc7      	subs	r7, r0, r7
 80005ca:	2020      	movs	r0, #32
 80005cc:	3701      	adds	r7, #1
 80005ce:	40fb      	lsrs	r3, r7
 80005d0:	1bc7      	subs	r7, r0, r7
 80005d2:	40be      	lsls	r6, r7
 80005d4:	0032      	movs	r2, r6
 80005d6:	1e56      	subs	r6, r2, #1
 80005d8:	41b2      	sbcs	r2, r6
 80005da:	2700      	movs	r7, #0
 80005dc:	431a      	orrs	r2, r3
 80005de:	0753      	lsls	r3, r2, #29
 80005e0:	d004      	beq.n	80005ec <__aeabi_fadd+0xa8>
 80005e2:	230f      	movs	r3, #15
 80005e4:	4013      	ands	r3, r2
 80005e6:	2b04      	cmp	r3, #4
 80005e8:	d000      	beq.n	80005ec <__aeabi_fadd+0xa8>
 80005ea:	3204      	adds	r2, #4
 80005ec:	0153      	lsls	r3, r2, #5
 80005ee:	d400      	bmi.n	80005f2 <__aeabi_fadd+0xae>
 80005f0:	e09c      	b.n	800072c <__aeabi_fadd+0x1e8>
 80005f2:	1c7b      	adds	r3, r7, #1
 80005f4:	2ffe      	cmp	r7, #254	; 0xfe
 80005f6:	d100      	bne.n	80005fa <__aeabi_fadd+0xb6>
 80005f8:	e09a      	b.n	8000730 <__aeabi_fadd+0x1ec>
 80005fa:	0192      	lsls	r2, r2, #6
 80005fc:	0a52      	lsrs	r2, r2, #9
 80005fe:	4694      	mov	ip, r2
 8000600:	b2db      	uxtb	r3, r3
 8000602:	05d8      	lsls	r0, r3, #23
 8000604:	4663      	mov	r3, ip
 8000606:	07e4      	lsls	r4, r4, #31
 8000608:	4318      	orrs	r0, r3
 800060a:	4320      	orrs	r0, r4
 800060c:	bce0      	pop	{r5, r6, r7}
 800060e:	46ba      	mov	sl, r7
 8000610:	46b1      	mov	r9, r6
 8000612:	46a8      	mov	r8, r5
 8000614:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000616:	2800      	cmp	r0, #0
 8000618:	d049      	beq.n	80006ae <__aeabi_fadd+0x16a>
 800061a:	1bf3      	subs	r3, r6, r7
 800061c:	2f00      	cmp	r7, #0
 800061e:	d000      	beq.n	8000622 <__aeabi_fadd+0xde>
 8000620:	e0b6      	b.n	8000790 <__aeabi_fadd+0x24c>
 8000622:	4652      	mov	r2, sl
 8000624:	2a00      	cmp	r2, #0
 8000626:	d060      	beq.n	80006ea <__aeabi_fadd+0x1a6>
 8000628:	3b01      	subs	r3, #1
 800062a:	2b00      	cmp	r3, #0
 800062c:	d100      	bne.n	8000630 <__aeabi_fadd+0xec>
 800062e:	e0fc      	b.n	800082a <__aeabi_fadd+0x2e6>
 8000630:	2eff      	cmp	r6, #255	; 0xff
 8000632:	d000      	beq.n	8000636 <__aeabi_fadd+0xf2>
 8000634:	e0b4      	b.n	80007a0 <__aeabi_fadd+0x25c>
 8000636:	000c      	movs	r4, r1
 8000638:	4642      	mov	r2, r8
 800063a:	2a00      	cmp	r2, #0
 800063c:	d078      	beq.n	8000730 <__aeabi_fadd+0x1ec>
 800063e:	2080      	movs	r0, #128	; 0x80
 8000640:	03c0      	lsls	r0, r0, #15
 8000642:	4310      	orrs	r0, r2
 8000644:	0242      	lsls	r2, r0, #9
 8000646:	0a53      	lsrs	r3, r2, #9
 8000648:	469c      	mov	ip, r3
 800064a:	23ff      	movs	r3, #255	; 0xff
 800064c:	e7d9      	b.n	8000602 <__aeabi_fadd+0xbe>
 800064e:	1bb9      	subs	r1, r7, r6
 8000650:	2900      	cmp	r1, #0
 8000652:	dd71      	ble.n	8000738 <__aeabi_fadd+0x1f4>
 8000654:	2e00      	cmp	r6, #0
 8000656:	d03f      	beq.n	80006d8 <__aeabi_fadd+0x194>
 8000658:	2fff      	cmp	r7, #255	; 0xff
 800065a:	d0ee      	beq.n	800063a <__aeabi_fadd+0xf6>
 800065c:	2380      	movs	r3, #128	; 0x80
 800065e:	04db      	lsls	r3, r3, #19
 8000660:	431d      	orrs	r5, r3
 8000662:	2201      	movs	r2, #1
 8000664:	291b      	cmp	r1, #27
 8000666:	dc07      	bgt.n	8000678 <__aeabi_fadd+0x134>
 8000668:	002a      	movs	r2, r5
 800066a:	2320      	movs	r3, #32
 800066c:	40ca      	lsrs	r2, r1
 800066e:	1a59      	subs	r1, r3, r1
 8000670:	408d      	lsls	r5, r1
 8000672:	1e6b      	subs	r3, r5, #1
 8000674:	419d      	sbcs	r5, r3
 8000676:	432a      	orrs	r2, r5
 8000678:	4452      	add	r2, sl
 800067a:	0153      	lsls	r3, r2, #5
 800067c:	d553      	bpl.n	8000726 <__aeabi_fadd+0x1e2>
 800067e:	3701      	adds	r7, #1
 8000680:	2fff      	cmp	r7, #255	; 0xff
 8000682:	d055      	beq.n	8000730 <__aeabi_fadd+0x1ec>
 8000684:	2301      	movs	r3, #1
 8000686:	497b      	ldr	r1, [pc, #492]	; (8000874 <__aeabi_fadd+0x330>)
 8000688:	4013      	ands	r3, r2
 800068a:	0852      	lsrs	r2, r2, #1
 800068c:	400a      	ands	r2, r1
 800068e:	431a      	orrs	r2, r3
 8000690:	e7a5      	b.n	80005de <__aeabi_fadd+0x9a>
 8000692:	2d00      	cmp	r5, #0
 8000694:	d02c      	beq.n	80006f0 <__aeabi_fadd+0x1ac>
 8000696:	2301      	movs	r3, #1
 8000698:	425b      	negs	r3, r3
 800069a:	469c      	mov	ip, r3
 800069c:	44e1      	add	r9, ip
 800069e:	464b      	mov	r3, r9
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d100      	bne.n	80006a6 <__aeabi_fadd+0x162>
 80006a4:	e0ad      	b.n	8000802 <__aeabi_fadd+0x2be>
 80006a6:	2fff      	cmp	r7, #255	; 0xff
 80006a8:	d000      	beq.n	80006ac <__aeabi_fadd+0x168>
 80006aa:	e76e      	b.n	800058a <__aeabi_fadd+0x46>
 80006ac:	e7c5      	b.n	800063a <__aeabi_fadd+0xf6>
 80006ae:	20fe      	movs	r0, #254	; 0xfe
 80006b0:	1c7e      	adds	r6, r7, #1
 80006b2:	4230      	tst	r0, r6
 80006b4:	d160      	bne.n	8000778 <__aeabi_fadd+0x234>
 80006b6:	2f00      	cmp	r7, #0
 80006b8:	d000      	beq.n	80006bc <__aeabi_fadd+0x178>
 80006ba:	e093      	b.n	80007e4 <__aeabi_fadd+0x2a0>
 80006bc:	4652      	mov	r2, sl
 80006be:	2a00      	cmp	r2, #0
 80006c0:	d100      	bne.n	80006c4 <__aeabi_fadd+0x180>
 80006c2:	e0b6      	b.n	8000832 <__aeabi_fadd+0x2ee>
 80006c4:	2d00      	cmp	r5, #0
 80006c6:	d09c      	beq.n	8000602 <__aeabi_fadd+0xbe>
 80006c8:	1b52      	subs	r2, r2, r5
 80006ca:	0150      	lsls	r0, r2, #5
 80006cc:	d400      	bmi.n	80006d0 <__aeabi_fadd+0x18c>
 80006ce:	e0c3      	b.n	8000858 <__aeabi_fadd+0x314>
 80006d0:	4653      	mov	r3, sl
 80006d2:	000c      	movs	r4, r1
 80006d4:	1aea      	subs	r2, r5, r3
 80006d6:	e782      	b.n	80005de <__aeabi_fadd+0x9a>
 80006d8:	2d00      	cmp	r5, #0
 80006da:	d009      	beq.n	80006f0 <__aeabi_fadd+0x1ac>
 80006dc:	3901      	subs	r1, #1
 80006de:	2900      	cmp	r1, #0
 80006e0:	d100      	bne.n	80006e4 <__aeabi_fadd+0x1a0>
 80006e2:	e08b      	b.n	80007fc <__aeabi_fadd+0x2b8>
 80006e4:	2fff      	cmp	r7, #255	; 0xff
 80006e6:	d1bc      	bne.n	8000662 <__aeabi_fadd+0x11e>
 80006e8:	e7a7      	b.n	800063a <__aeabi_fadd+0xf6>
 80006ea:	000c      	movs	r4, r1
 80006ec:	4642      	mov	r2, r8
 80006ee:	0037      	movs	r7, r6
 80006f0:	2fff      	cmp	r7, #255	; 0xff
 80006f2:	d0a2      	beq.n	800063a <__aeabi_fadd+0xf6>
 80006f4:	0252      	lsls	r2, r2, #9
 80006f6:	0a53      	lsrs	r3, r2, #9
 80006f8:	469c      	mov	ip, r3
 80006fa:	b2fb      	uxtb	r3, r7
 80006fc:	e781      	b.n	8000602 <__aeabi_fadd+0xbe>
 80006fe:	21fe      	movs	r1, #254	; 0xfe
 8000700:	3701      	adds	r7, #1
 8000702:	4239      	tst	r1, r7
 8000704:	d165      	bne.n	80007d2 <__aeabi_fadd+0x28e>
 8000706:	2b00      	cmp	r3, #0
 8000708:	d17e      	bne.n	8000808 <__aeabi_fadd+0x2c4>
 800070a:	2800      	cmp	r0, #0
 800070c:	d100      	bne.n	8000710 <__aeabi_fadd+0x1cc>
 800070e:	e0aa      	b.n	8000866 <__aeabi_fadd+0x322>
 8000710:	2d00      	cmp	r5, #0
 8000712:	d100      	bne.n	8000716 <__aeabi_fadd+0x1d2>
 8000714:	e775      	b.n	8000602 <__aeabi_fadd+0xbe>
 8000716:	002a      	movs	r2, r5
 8000718:	4452      	add	r2, sl
 800071a:	2700      	movs	r7, #0
 800071c:	0153      	lsls	r3, r2, #5
 800071e:	d502      	bpl.n	8000726 <__aeabi_fadd+0x1e2>
 8000720:	4b55      	ldr	r3, [pc, #340]	; (8000878 <__aeabi_fadd+0x334>)
 8000722:	3701      	adds	r7, #1
 8000724:	401a      	ands	r2, r3
 8000726:	0753      	lsls	r3, r2, #29
 8000728:	d000      	beq.n	800072c <__aeabi_fadd+0x1e8>
 800072a:	e75a      	b.n	80005e2 <__aeabi_fadd+0x9e>
 800072c:	08d2      	lsrs	r2, r2, #3
 800072e:	e7df      	b.n	80006f0 <__aeabi_fadd+0x1ac>
 8000730:	2200      	movs	r2, #0
 8000732:	23ff      	movs	r3, #255	; 0xff
 8000734:	4694      	mov	ip, r2
 8000736:	e764      	b.n	8000602 <__aeabi_fadd+0xbe>
 8000738:	2900      	cmp	r1, #0
 800073a:	d0e0      	beq.n	80006fe <__aeabi_fadd+0x1ba>
 800073c:	1bf3      	subs	r3, r6, r7
 800073e:	2f00      	cmp	r7, #0
 8000740:	d03e      	beq.n	80007c0 <__aeabi_fadd+0x27c>
 8000742:	2eff      	cmp	r6, #255	; 0xff
 8000744:	d100      	bne.n	8000748 <__aeabi_fadd+0x204>
 8000746:	e777      	b.n	8000638 <__aeabi_fadd+0xf4>
 8000748:	2280      	movs	r2, #128	; 0x80
 800074a:	0001      	movs	r1, r0
 800074c:	04d2      	lsls	r2, r2, #19
 800074e:	4311      	orrs	r1, r2
 8000750:	468a      	mov	sl, r1
 8000752:	2201      	movs	r2, #1
 8000754:	2b1b      	cmp	r3, #27
 8000756:	dc08      	bgt.n	800076a <__aeabi_fadd+0x226>
 8000758:	4652      	mov	r2, sl
 800075a:	2120      	movs	r1, #32
 800075c:	4650      	mov	r0, sl
 800075e:	40da      	lsrs	r2, r3
 8000760:	1acb      	subs	r3, r1, r3
 8000762:	4098      	lsls	r0, r3
 8000764:	1e43      	subs	r3, r0, #1
 8000766:	4198      	sbcs	r0, r3
 8000768:	4302      	orrs	r2, r0
 800076a:	0037      	movs	r7, r6
 800076c:	1952      	adds	r2, r2, r5
 800076e:	e784      	b.n	800067a <__aeabi_fadd+0x136>
 8000770:	4a41      	ldr	r2, [pc, #260]	; (8000878 <__aeabi_fadd+0x334>)
 8000772:	1a3f      	subs	r7, r7, r0
 8000774:	4032      	ands	r2, r6
 8000776:	e732      	b.n	80005de <__aeabi_fadd+0x9a>
 8000778:	4653      	mov	r3, sl
 800077a:	1b5e      	subs	r6, r3, r5
 800077c:	0173      	lsls	r3, r6, #5
 800077e:	d42d      	bmi.n	80007dc <__aeabi_fadd+0x298>
 8000780:	2e00      	cmp	r6, #0
 8000782:	d000      	beq.n	8000786 <__aeabi_fadd+0x242>
 8000784:	e717      	b.n	80005b6 <__aeabi_fadd+0x72>
 8000786:	2200      	movs	r2, #0
 8000788:	2400      	movs	r4, #0
 800078a:	2300      	movs	r3, #0
 800078c:	4694      	mov	ip, r2
 800078e:	e738      	b.n	8000602 <__aeabi_fadd+0xbe>
 8000790:	2eff      	cmp	r6, #255	; 0xff
 8000792:	d100      	bne.n	8000796 <__aeabi_fadd+0x252>
 8000794:	e74f      	b.n	8000636 <__aeabi_fadd+0xf2>
 8000796:	2280      	movs	r2, #128	; 0x80
 8000798:	4650      	mov	r0, sl
 800079a:	04d2      	lsls	r2, r2, #19
 800079c:	4310      	orrs	r0, r2
 800079e:	4682      	mov	sl, r0
 80007a0:	2201      	movs	r2, #1
 80007a2:	2b1b      	cmp	r3, #27
 80007a4:	dc08      	bgt.n	80007b8 <__aeabi_fadd+0x274>
 80007a6:	4652      	mov	r2, sl
 80007a8:	2420      	movs	r4, #32
 80007aa:	4650      	mov	r0, sl
 80007ac:	40da      	lsrs	r2, r3
 80007ae:	1ae3      	subs	r3, r4, r3
 80007b0:	4098      	lsls	r0, r3
 80007b2:	1e43      	subs	r3, r0, #1
 80007b4:	4198      	sbcs	r0, r3
 80007b6:	4302      	orrs	r2, r0
 80007b8:	000c      	movs	r4, r1
 80007ba:	0037      	movs	r7, r6
 80007bc:	1aaa      	subs	r2, r5, r2
 80007be:	e6f5      	b.n	80005ac <__aeabi_fadd+0x68>
 80007c0:	2800      	cmp	r0, #0
 80007c2:	d093      	beq.n	80006ec <__aeabi_fadd+0x1a8>
 80007c4:	3b01      	subs	r3, #1
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d04f      	beq.n	800086a <__aeabi_fadd+0x326>
 80007ca:	2eff      	cmp	r6, #255	; 0xff
 80007cc:	d1c1      	bne.n	8000752 <__aeabi_fadd+0x20e>
 80007ce:	4642      	mov	r2, r8
 80007d0:	e733      	b.n	800063a <__aeabi_fadd+0xf6>
 80007d2:	2fff      	cmp	r7, #255	; 0xff
 80007d4:	d0ac      	beq.n	8000730 <__aeabi_fadd+0x1ec>
 80007d6:	4455      	add	r5, sl
 80007d8:	086a      	lsrs	r2, r5, #1
 80007da:	e7a4      	b.n	8000726 <__aeabi_fadd+0x1e2>
 80007dc:	4653      	mov	r3, sl
 80007de:	000c      	movs	r4, r1
 80007e0:	1aee      	subs	r6, r5, r3
 80007e2:	e6e8      	b.n	80005b6 <__aeabi_fadd+0x72>
 80007e4:	4653      	mov	r3, sl
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d128      	bne.n	800083c <__aeabi_fadd+0x2f8>
 80007ea:	2d00      	cmp	r5, #0
 80007ec:	d000      	beq.n	80007f0 <__aeabi_fadd+0x2ac>
 80007ee:	e722      	b.n	8000636 <__aeabi_fadd+0xf2>
 80007f0:	2380      	movs	r3, #128	; 0x80
 80007f2:	03db      	lsls	r3, r3, #15
 80007f4:	469c      	mov	ip, r3
 80007f6:	2400      	movs	r4, #0
 80007f8:	23ff      	movs	r3, #255	; 0xff
 80007fa:	e702      	b.n	8000602 <__aeabi_fadd+0xbe>
 80007fc:	002a      	movs	r2, r5
 80007fe:	4452      	add	r2, sl
 8000800:	e73b      	b.n	800067a <__aeabi_fadd+0x136>
 8000802:	4653      	mov	r3, sl
 8000804:	1b5a      	subs	r2, r3, r5
 8000806:	e6d1      	b.n	80005ac <__aeabi_fadd+0x68>
 8000808:	2800      	cmp	r0, #0
 800080a:	d100      	bne.n	800080e <__aeabi_fadd+0x2ca>
 800080c:	e714      	b.n	8000638 <__aeabi_fadd+0xf4>
 800080e:	2d00      	cmp	r5, #0
 8000810:	d100      	bne.n	8000814 <__aeabi_fadd+0x2d0>
 8000812:	e712      	b.n	800063a <__aeabi_fadd+0xf6>
 8000814:	2380      	movs	r3, #128	; 0x80
 8000816:	03db      	lsls	r3, r3, #15
 8000818:	421a      	tst	r2, r3
 800081a:	d100      	bne.n	800081e <__aeabi_fadd+0x2da>
 800081c:	e70d      	b.n	800063a <__aeabi_fadd+0xf6>
 800081e:	4641      	mov	r1, r8
 8000820:	4219      	tst	r1, r3
 8000822:	d000      	beq.n	8000826 <__aeabi_fadd+0x2e2>
 8000824:	e709      	b.n	800063a <__aeabi_fadd+0xf6>
 8000826:	4642      	mov	r2, r8
 8000828:	e707      	b.n	800063a <__aeabi_fadd+0xf6>
 800082a:	000c      	movs	r4, r1
 800082c:	0037      	movs	r7, r6
 800082e:	1aaa      	subs	r2, r5, r2
 8000830:	e6bc      	b.n	80005ac <__aeabi_fadd+0x68>
 8000832:	2d00      	cmp	r5, #0
 8000834:	d013      	beq.n	800085e <__aeabi_fadd+0x31a>
 8000836:	000c      	movs	r4, r1
 8000838:	46c4      	mov	ip, r8
 800083a:	e6e2      	b.n	8000602 <__aeabi_fadd+0xbe>
 800083c:	2d00      	cmp	r5, #0
 800083e:	d100      	bne.n	8000842 <__aeabi_fadd+0x2fe>
 8000840:	e6fb      	b.n	800063a <__aeabi_fadd+0xf6>
 8000842:	2380      	movs	r3, #128	; 0x80
 8000844:	03db      	lsls	r3, r3, #15
 8000846:	421a      	tst	r2, r3
 8000848:	d100      	bne.n	800084c <__aeabi_fadd+0x308>
 800084a:	e6f6      	b.n	800063a <__aeabi_fadd+0xf6>
 800084c:	4640      	mov	r0, r8
 800084e:	4218      	tst	r0, r3
 8000850:	d000      	beq.n	8000854 <__aeabi_fadd+0x310>
 8000852:	e6f2      	b.n	800063a <__aeabi_fadd+0xf6>
 8000854:	000c      	movs	r4, r1
 8000856:	e6ef      	b.n	8000638 <__aeabi_fadd+0xf4>
 8000858:	2a00      	cmp	r2, #0
 800085a:	d000      	beq.n	800085e <__aeabi_fadd+0x31a>
 800085c:	e763      	b.n	8000726 <__aeabi_fadd+0x1e2>
 800085e:	2200      	movs	r2, #0
 8000860:	2400      	movs	r4, #0
 8000862:	4694      	mov	ip, r2
 8000864:	e6cd      	b.n	8000602 <__aeabi_fadd+0xbe>
 8000866:	46c4      	mov	ip, r8
 8000868:	e6cb      	b.n	8000602 <__aeabi_fadd+0xbe>
 800086a:	002a      	movs	r2, r5
 800086c:	0037      	movs	r7, r6
 800086e:	4452      	add	r2, sl
 8000870:	e703      	b.n	800067a <__aeabi_fadd+0x136>
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	7dffffff 	.word	0x7dffffff
 8000878:	fbffffff 	.word	0xfbffffff

0800087c <__aeabi_fdiv>:
 800087c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800087e:	464f      	mov	r7, r9
 8000880:	4646      	mov	r6, r8
 8000882:	46d6      	mov	lr, sl
 8000884:	0245      	lsls	r5, r0, #9
 8000886:	b5c0      	push	{r6, r7, lr}
 8000888:	0047      	lsls	r7, r0, #1
 800088a:	1c0c      	adds	r4, r1, #0
 800088c:	0a6d      	lsrs	r5, r5, #9
 800088e:	0e3f      	lsrs	r7, r7, #24
 8000890:	0fc6      	lsrs	r6, r0, #31
 8000892:	2f00      	cmp	r7, #0
 8000894:	d066      	beq.n	8000964 <__aeabi_fdiv+0xe8>
 8000896:	2fff      	cmp	r7, #255	; 0xff
 8000898:	d06c      	beq.n	8000974 <__aeabi_fdiv+0xf8>
 800089a:	2300      	movs	r3, #0
 800089c:	00ea      	lsls	r2, r5, #3
 800089e:	2580      	movs	r5, #128	; 0x80
 80008a0:	4699      	mov	r9, r3
 80008a2:	469a      	mov	sl, r3
 80008a4:	04ed      	lsls	r5, r5, #19
 80008a6:	4315      	orrs	r5, r2
 80008a8:	3f7f      	subs	r7, #127	; 0x7f
 80008aa:	0260      	lsls	r0, r4, #9
 80008ac:	0061      	lsls	r1, r4, #1
 80008ae:	0a43      	lsrs	r3, r0, #9
 80008b0:	4698      	mov	r8, r3
 80008b2:	0e09      	lsrs	r1, r1, #24
 80008b4:	0fe4      	lsrs	r4, r4, #31
 80008b6:	2900      	cmp	r1, #0
 80008b8:	d048      	beq.n	800094c <__aeabi_fdiv+0xd0>
 80008ba:	29ff      	cmp	r1, #255	; 0xff
 80008bc:	d010      	beq.n	80008e0 <__aeabi_fdiv+0x64>
 80008be:	2280      	movs	r2, #128	; 0x80
 80008c0:	00d8      	lsls	r0, r3, #3
 80008c2:	04d2      	lsls	r2, r2, #19
 80008c4:	4302      	orrs	r2, r0
 80008c6:	4690      	mov	r8, r2
 80008c8:	2000      	movs	r0, #0
 80008ca:	397f      	subs	r1, #127	; 0x7f
 80008cc:	464a      	mov	r2, r9
 80008ce:	0033      	movs	r3, r6
 80008d0:	1a7f      	subs	r7, r7, r1
 80008d2:	4302      	orrs	r2, r0
 80008d4:	496c      	ldr	r1, [pc, #432]	; (8000a88 <__aeabi_fdiv+0x20c>)
 80008d6:	0092      	lsls	r2, r2, #2
 80008d8:	588a      	ldr	r2, [r1, r2]
 80008da:	4063      	eors	r3, r4
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	4697      	mov	pc, r2
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d16d      	bne.n	80009c0 <__aeabi_fdiv+0x144>
 80008e4:	2002      	movs	r0, #2
 80008e6:	3fff      	subs	r7, #255	; 0xff
 80008e8:	e033      	b.n	8000952 <__aeabi_fdiv+0xd6>
 80008ea:	2300      	movs	r3, #0
 80008ec:	4698      	mov	r8, r3
 80008ee:	0026      	movs	r6, r4
 80008f0:	4645      	mov	r5, r8
 80008f2:	4682      	mov	sl, r0
 80008f4:	4653      	mov	r3, sl
 80008f6:	2b02      	cmp	r3, #2
 80008f8:	d100      	bne.n	80008fc <__aeabi_fdiv+0x80>
 80008fa:	e07f      	b.n	80009fc <__aeabi_fdiv+0x180>
 80008fc:	2b03      	cmp	r3, #3
 80008fe:	d100      	bne.n	8000902 <__aeabi_fdiv+0x86>
 8000900:	e094      	b.n	8000a2c <__aeabi_fdiv+0x1b0>
 8000902:	2b01      	cmp	r3, #1
 8000904:	d017      	beq.n	8000936 <__aeabi_fdiv+0xba>
 8000906:	0038      	movs	r0, r7
 8000908:	307f      	adds	r0, #127	; 0x7f
 800090a:	2800      	cmp	r0, #0
 800090c:	dd5f      	ble.n	80009ce <__aeabi_fdiv+0x152>
 800090e:	076b      	lsls	r3, r5, #29
 8000910:	d004      	beq.n	800091c <__aeabi_fdiv+0xa0>
 8000912:	230f      	movs	r3, #15
 8000914:	402b      	ands	r3, r5
 8000916:	2b04      	cmp	r3, #4
 8000918:	d000      	beq.n	800091c <__aeabi_fdiv+0xa0>
 800091a:	3504      	adds	r5, #4
 800091c:	012b      	lsls	r3, r5, #4
 800091e:	d503      	bpl.n	8000928 <__aeabi_fdiv+0xac>
 8000920:	0038      	movs	r0, r7
 8000922:	4b5a      	ldr	r3, [pc, #360]	; (8000a8c <__aeabi_fdiv+0x210>)
 8000924:	3080      	adds	r0, #128	; 0x80
 8000926:	401d      	ands	r5, r3
 8000928:	28fe      	cmp	r0, #254	; 0xfe
 800092a:	dc67      	bgt.n	80009fc <__aeabi_fdiv+0x180>
 800092c:	01ad      	lsls	r5, r5, #6
 800092e:	0a6d      	lsrs	r5, r5, #9
 8000930:	b2c0      	uxtb	r0, r0
 8000932:	e002      	b.n	800093a <__aeabi_fdiv+0xbe>
 8000934:	001e      	movs	r6, r3
 8000936:	2000      	movs	r0, #0
 8000938:	2500      	movs	r5, #0
 800093a:	05c0      	lsls	r0, r0, #23
 800093c:	4328      	orrs	r0, r5
 800093e:	07f6      	lsls	r6, r6, #31
 8000940:	4330      	orrs	r0, r6
 8000942:	bce0      	pop	{r5, r6, r7}
 8000944:	46ba      	mov	sl, r7
 8000946:	46b1      	mov	r9, r6
 8000948:	46a8      	mov	r8, r5
 800094a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800094c:	2b00      	cmp	r3, #0
 800094e:	d12b      	bne.n	80009a8 <__aeabi_fdiv+0x12c>
 8000950:	2001      	movs	r0, #1
 8000952:	464a      	mov	r2, r9
 8000954:	0033      	movs	r3, r6
 8000956:	494e      	ldr	r1, [pc, #312]	; (8000a90 <__aeabi_fdiv+0x214>)
 8000958:	4302      	orrs	r2, r0
 800095a:	0092      	lsls	r2, r2, #2
 800095c:	588a      	ldr	r2, [r1, r2]
 800095e:	4063      	eors	r3, r4
 8000960:	b2db      	uxtb	r3, r3
 8000962:	4697      	mov	pc, r2
 8000964:	2d00      	cmp	r5, #0
 8000966:	d113      	bne.n	8000990 <__aeabi_fdiv+0x114>
 8000968:	2304      	movs	r3, #4
 800096a:	4699      	mov	r9, r3
 800096c:	3b03      	subs	r3, #3
 800096e:	2700      	movs	r7, #0
 8000970:	469a      	mov	sl, r3
 8000972:	e79a      	b.n	80008aa <__aeabi_fdiv+0x2e>
 8000974:	2d00      	cmp	r5, #0
 8000976:	d105      	bne.n	8000984 <__aeabi_fdiv+0x108>
 8000978:	2308      	movs	r3, #8
 800097a:	4699      	mov	r9, r3
 800097c:	3b06      	subs	r3, #6
 800097e:	27ff      	movs	r7, #255	; 0xff
 8000980:	469a      	mov	sl, r3
 8000982:	e792      	b.n	80008aa <__aeabi_fdiv+0x2e>
 8000984:	230c      	movs	r3, #12
 8000986:	4699      	mov	r9, r3
 8000988:	3b09      	subs	r3, #9
 800098a:	27ff      	movs	r7, #255	; 0xff
 800098c:	469a      	mov	sl, r3
 800098e:	e78c      	b.n	80008aa <__aeabi_fdiv+0x2e>
 8000990:	0028      	movs	r0, r5
 8000992:	f002 fb6d 	bl	8003070 <__clzsi2>
 8000996:	2776      	movs	r7, #118	; 0x76
 8000998:	1f43      	subs	r3, r0, #5
 800099a:	409d      	lsls	r5, r3
 800099c:	2300      	movs	r3, #0
 800099e:	427f      	negs	r7, r7
 80009a0:	4699      	mov	r9, r3
 80009a2:	469a      	mov	sl, r3
 80009a4:	1a3f      	subs	r7, r7, r0
 80009a6:	e780      	b.n	80008aa <__aeabi_fdiv+0x2e>
 80009a8:	0018      	movs	r0, r3
 80009aa:	f002 fb61 	bl	8003070 <__clzsi2>
 80009ae:	4642      	mov	r2, r8
 80009b0:	1f43      	subs	r3, r0, #5
 80009b2:	2176      	movs	r1, #118	; 0x76
 80009b4:	409a      	lsls	r2, r3
 80009b6:	4249      	negs	r1, r1
 80009b8:	1a09      	subs	r1, r1, r0
 80009ba:	4690      	mov	r8, r2
 80009bc:	2000      	movs	r0, #0
 80009be:	e785      	b.n	80008cc <__aeabi_fdiv+0x50>
 80009c0:	21ff      	movs	r1, #255	; 0xff
 80009c2:	2003      	movs	r0, #3
 80009c4:	e782      	b.n	80008cc <__aeabi_fdiv+0x50>
 80009c6:	001e      	movs	r6, r3
 80009c8:	20ff      	movs	r0, #255	; 0xff
 80009ca:	2500      	movs	r5, #0
 80009cc:	e7b5      	b.n	800093a <__aeabi_fdiv+0xbe>
 80009ce:	2301      	movs	r3, #1
 80009d0:	1a1b      	subs	r3, r3, r0
 80009d2:	2b1b      	cmp	r3, #27
 80009d4:	dcaf      	bgt.n	8000936 <__aeabi_fdiv+0xba>
 80009d6:	379e      	adds	r7, #158	; 0x9e
 80009d8:	0029      	movs	r1, r5
 80009da:	40bd      	lsls	r5, r7
 80009dc:	40d9      	lsrs	r1, r3
 80009de:	1e6a      	subs	r2, r5, #1
 80009e0:	4195      	sbcs	r5, r2
 80009e2:	430d      	orrs	r5, r1
 80009e4:	076b      	lsls	r3, r5, #29
 80009e6:	d004      	beq.n	80009f2 <__aeabi_fdiv+0x176>
 80009e8:	230f      	movs	r3, #15
 80009ea:	402b      	ands	r3, r5
 80009ec:	2b04      	cmp	r3, #4
 80009ee:	d000      	beq.n	80009f2 <__aeabi_fdiv+0x176>
 80009f0:	3504      	adds	r5, #4
 80009f2:	016b      	lsls	r3, r5, #5
 80009f4:	d544      	bpl.n	8000a80 <__aeabi_fdiv+0x204>
 80009f6:	2001      	movs	r0, #1
 80009f8:	2500      	movs	r5, #0
 80009fa:	e79e      	b.n	800093a <__aeabi_fdiv+0xbe>
 80009fc:	20ff      	movs	r0, #255	; 0xff
 80009fe:	2500      	movs	r5, #0
 8000a00:	e79b      	b.n	800093a <__aeabi_fdiv+0xbe>
 8000a02:	2580      	movs	r5, #128	; 0x80
 8000a04:	2600      	movs	r6, #0
 8000a06:	20ff      	movs	r0, #255	; 0xff
 8000a08:	03ed      	lsls	r5, r5, #15
 8000a0a:	e796      	b.n	800093a <__aeabi_fdiv+0xbe>
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	4698      	mov	r8, r3
 8000a10:	2080      	movs	r0, #128	; 0x80
 8000a12:	03c0      	lsls	r0, r0, #15
 8000a14:	4205      	tst	r5, r0
 8000a16:	d009      	beq.n	8000a2c <__aeabi_fdiv+0x1b0>
 8000a18:	4643      	mov	r3, r8
 8000a1a:	4203      	tst	r3, r0
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_fdiv+0x1b0>
 8000a1e:	4645      	mov	r5, r8
 8000a20:	4305      	orrs	r5, r0
 8000a22:	026d      	lsls	r5, r5, #9
 8000a24:	0026      	movs	r6, r4
 8000a26:	20ff      	movs	r0, #255	; 0xff
 8000a28:	0a6d      	lsrs	r5, r5, #9
 8000a2a:	e786      	b.n	800093a <__aeabi_fdiv+0xbe>
 8000a2c:	2080      	movs	r0, #128	; 0x80
 8000a2e:	03c0      	lsls	r0, r0, #15
 8000a30:	4305      	orrs	r5, r0
 8000a32:	026d      	lsls	r5, r5, #9
 8000a34:	20ff      	movs	r0, #255	; 0xff
 8000a36:	0a6d      	lsrs	r5, r5, #9
 8000a38:	e77f      	b.n	800093a <__aeabi_fdiv+0xbe>
 8000a3a:	4641      	mov	r1, r8
 8000a3c:	016a      	lsls	r2, r5, #5
 8000a3e:	0148      	lsls	r0, r1, #5
 8000a40:	4282      	cmp	r2, r0
 8000a42:	d219      	bcs.n	8000a78 <__aeabi_fdiv+0x1fc>
 8000a44:	211b      	movs	r1, #27
 8000a46:	2500      	movs	r5, #0
 8000a48:	3f01      	subs	r7, #1
 8000a4a:	2601      	movs	r6, #1
 8000a4c:	0014      	movs	r4, r2
 8000a4e:	006d      	lsls	r5, r5, #1
 8000a50:	0052      	lsls	r2, r2, #1
 8000a52:	2c00      	cmp	r4, #0
 8000a54:	db01      	blt.n	8000a5a <__aeabi_fdiv+0x1de>
 8000a56:	4290      	cmp	r0, r2
 8000a58:	d801      	bhi.n	8000a5e <__aeabi_fdiv+0x1e2>
 8000a5a:	1a12      	subs	r2, r2, r0
 8000a5c:	4335      	orrs	r5, r6
 8000a5e:	3901      	subs	r1, #1
 8000a60:	2900      	cmp	r1, #0
 8000a62:	d1f3      	bne.n	8000a4c <__aeabi_fdiv+0x1d0>
 8000a64:	1e50      	subs	r0, r2, #1
 8000a66:	4182      	sbcs	r2, r0
 8000a68:	0038      	movs	r0, r7
 8000a6a:	307f      	adds	r0, #127	; 0x7f
 8000a6c:	001e      	movs	r6, r3
 8000a6e:	4315      	orrs	r5, r2
 8000a70:	2800      	cmp	r0, #0
 8000a72:	dd00      	ble.n	8000a76 <__aeabi_fdiv+0x1fa>
 8000a74:	e74b      	b.n	800090e <__aeabi_fdiv+0x92>
 8000a76:	e7aa      	b.n	80009ce <__aeabi_fdiv+0x152>
 8000a78:	211a      	movs	r1, #26
 8000a7a:	2501      	movs	r5, #1
 8000a7c:	1a12      	subs	r2, r2, r0
 8000a7e:	e7e4      	b.n	8000a4a <__aeabi_fdiv+0x1ce>
 8000a80:	01ad      	lsls	r5, r5, #6
 8000a82:	2000      	movs	r0, #0
 8000a84:	0a6d      	lsrs	r5, r5, #9
 8000a86:	e758      	b.n	800093a <__aeabi_fdiv+0xbe>
 8000a88:	080124ac 	.word	0x080124ac
 8000a8c:	f7ffffff 	.word	0xf7ffffff
 8000a90:	080124ec 	.word	0x080124ec

08000a94 <__eqsf2>:
 8000a94:	b570      	push	{r4, r5, r6, lr}
 8000a96:	0042      	lsls	r2, r0, #1
 8000a98:	024e      	lsls	r6, r1, #9
 8000a9a:	004c      	lsls	r4, r1, #1
 8000a9c:	0245      	lsls	r5, r0, #9
 8000a9e:	0a6d      	lsrs	r5, r5, #9
 8000aa0:	0e12      	lsrs	r2, r2, #24
 8000aa2:	0fc3      	lsrs	r3, r0, #31
 8000aa4:	0a76      	lsrs	r6, r6, #9
 8000aa6:	0e24      	lsrs	r4, r4, #24
 8000aa8:	0fc9      	lsrs	r1, r1, #31
 8000aaa:	2aff      	cmp	r2, #255	; 0xff
 8000aac:	d00f      	beq.n	8000ace <__eqsf2+0x3a>
 8000aae:	2cff      	cmp	r4, #255	; 0xff
 8000ab0:	d011      	beq.n	8000ad6 <__eqsf2+0x42>
 8000ab2:	2001      	movs	r0, #1
 8000ab4:	42a2      	cmp	r2, r4
 8000ab6:	d000      	beq.n	8000aba <__eqsf2+0x26>
 8000ab8:	bd70      	pop	{r4, r5, r6, pc}
 8000aba:	42b5      	cmp	r5, r6
 8000abc:	d1fc      	bne.n	8000ab8 <__eqsf2+0x24>
 8000abe:	428b      	cmp	r3, r1
 8000ac0:	d00d      	beq.n	8000ade <__eqsf2+0x4a>
 8000ac2:	2a00      	cmp	r2, #0
 8000ac4:	d1f8      	bne.n	8000ab8 <__eqsf2+0x24>
 8000ac6:	0028      	movs	r0, r5
 8000ac8:	1e45      	subs	r5, r0, #1
 8000aca:	41a8      	sbcs	r0, r5
 8000acc:	e7f4      	b.n	8000ab8 <__eqsf2+0x24>
 8000ace:	2001      	movs	r0, #1
 8000ad0:	2d00      	cmp	r5, #0
 8000ad2:	d1f1      	bne.n	8000ab8 <__eqsf2+0x24>
 8000ad4:	e7eb      	b.n	8000aae <__eqsf2+0x1a>
 8000ad6:	2001      	movs	r0, #1
 8000ad8:	2e00      	cmp	r6, #0
 8000ada:	d1ed      	bne.n	8000ab8 <__eqsf2+0x24>
 8000adc:	e7e9      	b.n	8000ab2 <__eqsf2+0x1e>
 8000ade:	2000      	movs	r0, #0
 8000ae0:	e7ea      	b.n	8000ab8 <__eqsf2+0x24>
 8000ae2:	46c0      	nop			; (mov r8, r8)

08000ae4 <__gesf2>:
 8000ae4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ae6:	0042      	lsls	r2, r0, #1
 8000ae8:	0246      	lsls	r6, r0, #9
 8000aea:	024d      	lsls	r5, r1, #9
 8000aec:	004c      	lsls	r4, r1, #1
 8000aee:	0fc3      	lsrs	r3, r0, #31
 8000af0:	0a76      	lsrs	r6, r6, #9
 8000af2:	0e12      	lsrs	r2, r2, #24
 8000af4:	0a6d      	lsrs	r5, r5, #9
 8000af6:	0e24      	lsrs	r4, r4, #24
 8000af8:	0fc8      	lsrs	r0, r1, #31
 8000afa:	2aff      	cmp	r2, #255	; 0xff
 8000afc:	d01f      	beq.n	8000b3e <__gesf2+0x5a>
 8000afe:	2cff      	cmp	r4, #255	; 0xff
 8000b00:	d010      	beq.n	8000b24 <__gesf2+0x40>
 8000b02:	2a00      	cmp	r2, #0
 8000b04:	d11f      	bne.n	8000b46 <__gesf2+0x62>
 8000b06:	4271      	negs	r1, r6
 8000b08:	4171      	adcs	r1, r6
 8000b0a:	2c00      	cmp	r4, #0
 8000b0c:	d101      	bne.n	8000b12 <__gesf2+0x2e>
 8000b0e:	2d00      	cmp	r5, #0
 8000b10:	d01e      	beq.n	8000b50 <__gesf2+0x6c>
 8000b12:	2900      	cmp	r1, #0
 8000b14:	d10e      	bne.n	8000b34 <__gesf2+0x50>
 8000b16:	4283      	cmp	r3, r0
 8000b18:	d01e      	beq.n	8000b58 <__gesf2+0x74>
 8000b1a:	2102      	movs	r1, #2
 8000b1c:	1e58      	subs	r0, r3, #1
 8000b1e:	4008      	ands	r0, r1
 8000b20:	3801      	subs	r0, #1
 8000b22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b24:	2d00      	cmp	r5, #0
 8000b26:	d126      	bne.n	8000b76 <__gesf2+0x92>
 8000b28:	2a00      	cmp	r2, #0
 8000b2a:	d1f4      	bne.n	8000b16 <__gesf2+0x32>
 8000b2c:	4271      	negs	r1, r6
 8000b2e:	4171      	adcs	r1, r6
 8000b30:	2900      	cmp	r1, #0
 8000b32:	d0f0      	beq.n	8000b16 <__gesf2+0x32>
 8000b34:	2800      	cmp	r0, #0
 8000b36:	d1f4      	bne.n	8000b22 <__gesf2+0x3e>
 8000b38:	2001      	movs	r0, #1
 8000b3a:	4240      	negs	r0, r0
 8000b3c:	e7f1      	b.n	8000b22 <__gesf2+0x3e>
 8000b3e:	2e00      	cmp	r6, #0
 8000b40:	d119      	bne.n	8000b76 <__gesf2+0x92>
 8000b42:	2cff      	cmp	r4, #255	; 0xff
 8000b44:	d0ee      	beq.n	8000b24 <__gesf2+0x40>
 8000b46:	2c00      	cmp	r4, #0
 8000b48:	d1e5      	bne.n	8000b16 <__gesf2+0x32>
 8000b4a:	2d00      	cmp	r5, #0
 8000b4c:	d1e3      	bne.n	8000b16 <__gesf2+0x32>
 8000b4e:	e7e4      	b.n	8000b1a <__gesf2+0x36>
 8000b50:	2000      	movs	r0, #0
 8000b52:	2e00      	cmp	r6, #0
 8000b54:	d0e5      	beq.n	8000b22 <__gesf2+0x3e>
 8000b56:	e7e0      	b.n	8000b1a <__gesf2+0x36>
 8000b58:	42a2      	cmp	r2, r4
 8000b5a:	dc05      	bgt.n	8000b68 <__gesf2+0x84>
 8000b5c:	dbea      	blt.n	8000b34 <__gesf2+0x50>
 8000b5e:	42ae      	cmp	r6, r5
 8000b60:	d802      	bhi.n	8000b68 <__gesf2+0x84>
 8000b62:	d3e7      	bcc.n	8000b34 <__gesf2+0x50>
 8000b64:	2000      	movs	r0, #0
 8000b66:	e7dc      	b.n	8000b22 <__gesf2+0x3e>
 8000b68:	4241      	negs	r1, r0
 8000b6a:	4141      	adcs	r1, r0
 8000b6c:	4248      	negs	r0, r1
 8000b6e:	2102      	movs	r1, #2
 8000b70:	4008      	ands	r0, r1
 8000b72:	3801      	subs	r0, #1
 8000b74:	e7d5      	b.n	8000b22 <__gesf2+0x3e>
 8000b76:	2002      	movs	r0, #2
 8000b78:	4240      	negs	r0, r0
 8000b7a:	e7d2      	b.n	8000b22 <__gesf2+0x3e>

08000b7c <__lesf2>:
 8000b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b7e:	0042      	lsls	r2, r0, #1
 8000b80:	0246      	lsls	r6, r0, #9
 8000b82:	024d      	lsls	r5, r1, #9
 8000b84:	004c      	lsls	r4, r1, #1
 8000b86:	0fc3      	lsrs	r3, r0, #31
 8000b88:	0a76      	lsrs	r6, r6, #9
 8000b8a:	0e12      	lsrs	r2, r2, #24
 8000b8c:	0a6d      	lsrs	r5, r5, #9
 8000b8e:	0e24      	lsrs	r4, r4, #24
 8000b90:	0fc8      	lsrs	r0, r1, #31
 8000b92:	2aff      	cmp	r2, #255	; 0xff
 8000b94:	d00d      	beq.n	8000bb2 <__lesf2+0x36>
 8000b96:	2cff      	cmp	r4, #255	; 0xff
 8000b98:	d00f      	beq.n	8000bba <__lesf2+0x3e>
 8000b9a:	2a00      	cmp	r2, #0
 8000b9c:	d123      	bne.n	8000be6 <__lesf2+0x6a>
 8000b9e:	4271      	negs	r1, r6
 8000ba0:	4171      	adcs	r1, r6
 8000ba2:	2c00      	cmp	r4, #0
 8000ba4:	d10f      	bne.n	8000bc6 <__lesf2+0x4a>
 8000ba6:	2d00      	cmp	r5, #0
 8000ba8:	d10d      	bne.n	8000bc6 <__lesf2+0x4a>
 8000baa:	2000      	movs	r0, #0
 8000bac:	2e00      	cmp	r6, #0
 8000bae:	d014      	beq.n	8000bda <__lesf2+0x5e>
 8000bb0:	e00d      	b.n	8000bce <__lesf2+0x52>
 8000bb2:	2e00      	cmp	r6, #0
 8000bb4:	d110      	bne.n	8000bd8 <__lesf2+0x5c>
 8000bb6:	2cff      	cmp	r4, #255	; 0xff
 8000bb8:	d115      	bne.n	8000be6 <__lesf2+0x6a>
 8000bba:	2d00      	cmp	r5, #0
 8000bbc:	d10c      	bne.n	8000bd8 <__lesf2+0x5c>
 8000bbe:	2a00      	cmp	r2, #0
 8000bc0:	d103      	bne.n	8000bca <__lesf2+0x4e>
 8000bc2:	4271      	negs	r1, r6
 8000bc4:	4171      	adcs	r1, r6
 8000bc6:	2900      	cmp	r1, #0
 8000bc8:	d108      	bne.n	8000bdc <__lesf2+0x60>
 8000bca:	4283      	cmp	r3, r0
 8000bcc:	d010      	beq.n	8000bf0 <__lesf2+0x74>
 8000bce:	2102      	movs	r1, #2
 8000bd0:	1e58      	subs	r0, r3, #1
 8000bd2:	4008      	ands	r0, r1
 8000bd4:	3801      	subs	r0, #1
 8000bd6:	e000      	b.n	8000bda <__lesf2+0x5e>
 8000bd8:	2002      	movs	r0, #2
 8000bda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bdc:	2800      	cmp	r0, #0
 8000bde:	d1fc      	bne.n	8000bda <__lesf2+0x5e>
 8000be0:	2001      	movs	r0, #1
 8000be2:	4240      	negs	r0, r0
 8000be4:	e7f9      	b.n	8000bda <__lesf2+0x5e>
 8000be6:	2c00      	cmp	r4, #0
 8000be8:	d1ef      	bne.n	8000bca <__lesf2+0x4e>
 8000bea:	2d00      	cmp	r5, #0
 8000bec:	d1ed      	bne.n	8000bca <__lesf2+0x4e>
 8000bee:	e7ee      	b.n	8000bce <__lesf2+0x52>
 8000bf0:	42a2      	cmp	r2, r4
 8000bf2:	dc05      	bgt.n	8000c00 <__lesf2+0x84>
 8000bf4:	dbf2      	blt.n	8000bdc <__lesf2+0x60>
 8000bf6:	42ae      	cmp	r6, r5
 8000bf8:	d802      	bhi.n	8000c00 <__lesf2+0x84>
 8000bfa:	d3ef      	bcc.n	8000bdc <__lesf2+0x60>
 8000bfc:	2000      	movs	r0, #0
 8000bfe:	e7ec      	b.n	8000bda <__lesf2+0x5e>
 8000c00:	4241      	negs	r1, r0
 8000c02:	4141      	adcs	r1, r0
 8000c04:	4248      	negs	r0, r1
 8000c06:	2102      	movs	r1, #2
 8000c08:	4008      	ands	r0, r1
 8000c0a:	3801      	subs	r0, #1
 8000c0c:	e7e5      	b.n	8000bda <__lesf2+0x5e>
 8000c0e:	46c0      	nop			; (mov r8, r8)

08000c10 <__aeabi_fmul>:
 8000c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c12:	4657      	mov	r7, sl
 8000c14:	464e      	mov	r6, r9
 8000c16:	4645      	mov	r5, r8
 8000c18:	46de      	mov	lr, fp
 8000c1a:	0244      	lsls	r4, r0, #9
 8000c1c:	b5e0      	push	{r5, r6, r7, lr}
 8000c1e:	0045      	lsls	r5, r0, #1
 8000c20:	1c0f      	adds	r7, r1, #0
 8000c22:	0a64      	lsrs	r4, r4, #9
 8000c24:	0e2d      	lsrs	r5, r5, #24
 8000c26:	0fc6      	lsrs	r6, r0, #31
 8000c28:	2d00      	cmp	r5, #0
 8000c2a:	d047      	beq.n	8000cbc <__aeabi_fmul+0xac>
 8000c2c:	2dff      	cmp	r5, #255	; 0xff
 8000c2e:	d04d      	beq.n	8000ccc <__aeabi_fmul+0xbc>
 8000c30:	2300      	movs	r3, #0
 8000c32:	2080      	movs	r0, #128	; 0x80
 8000c34:	469a      	mov	sl, r3
 8000c36:	469b      	mov	fp, r3
 8000c38:	00e4      	lsls	r4, r4, #3
 8000c3a:	04c0      	lsls	r0, r0, #19
 8000c3c:	4304      	orrs	r4, r0
 8000c3e:	3d7f      	subs	r5, #127	; 0x7f
 8000c40:	0278      	lsls	r0, r7, #9
 8000c42:	0a43      	lsrs	r3, r0, #9
 8000c44:	4699      	mov	r9, r3
 8000c46:	007a      	lsls	r2, r7, #1
 8000c48:	0ffb      	lsrs	r3, r7, #31
 8000c4a:	4698      	mov	r8, r3
 8000c4c:	0e12      	lsrs	r2, r2, #24
 8000c4e:	464b      	mov	r3, r9
 8000c50:	d044      	beq.n	8000cdc <__aeabi_fmul+0xcc>
 8000c52:	2aff      	cmp	r2, #255	; 0xff
 8000c54:	d011      	beq.n	8000c7a <__aeabi_fmul+0x6a>
 8000c56:	00d8      	lsls	r0, r3, #3
 8000c58:	2380      	movs	r3, #128	; 0x80
 8000c5a:	04db      	lsls	r3, r3, #19
 8000c5c:	4303      	orrs	r3, r0
 8000c5e:	4699      	mov	r9, r3
 8000c60:	2000      	movs	r0, #0
 8000c62:	3a7f      	subs	r2, #127	; 0x7f
 8000c64:	18ad      	adds	r5, r5, r2
 8000c66:	4647      	mov	r7, r8
 8000c68:	4653      	mov	r3, sl
 8000c6a:	4077      	eors	r7, r6
 8000c6c:	1c69      	adds	r1, r5, #1
 8000c6e:	2b0f      	cmp	r3, #15
 8000c70:	d83f      	bhi.n	8000cf2 <__aeabi_fmul+0xe2>
 8000c72:	4a72      	ldr	r2, [pc, #456]	; (8000e3c <__aeabi_fmul+0x22c>)
 8000c74:	009b      	lsls	r3, r3, #2
 8000c76:	58d3      	ldr	r3, [r2, r3]
 8000c78:	469f      	mov	pc, r3
 8000c7a:	35ff      	adds	r5, #255	; 0xff
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d000      	beq.n	8000c82 <__aeabi_fmul+0x72>
 8000c80:	e079      	b.n	8000d76 <__aeabi_fmul+0x166>
 8000c82:	4652      	mov	r2, sl
 8000c84:	2302      	movs	r3, #2
 8000c86:	431a      	orrs	r2, r3
 8000c88:	4692      	mov	sl, r2
 8000c8a:	2002      	movs	r0, #2
 8000c8c:	e7eb      	b.n	8000c66 <__aeabi_fmul+0x56>
 8000c8e:	4647      	mov	r7, r8
 8000c90:	464c      	mov	r4, r9
 8000c92:	4683      	mov	fp, r0
 8000c94:	465b      	mov	r3, fp
 8000c96:	2b02      	cmp	r3, #2
 8000c98:	d028      	beq.n	8000cec <__aeabi_fmul+0xdc>
 8000c9a:	2b03      	cmp	r3, #3
 8000c9c:	d100      	bne.n	8000ca0 <__aeabi_fmul+0x90>
 8000c9e:	e0c6      	b.n	8000e2e <__aeabi_fmul+0x21e>
 8000ca0:	2b01      	cmp	r3, #1
 8000ca2:	d14f      	bne.n	8000d44 <__aeabi_fmul+0x134>
 8000ca4:	2000      	movs	r0, #0
 8000ca6:	2400      	movs	r4, #0
 8000ca8:	05c0      	lsls	r0, r0, #23
 8000caa:	07ff      	lsls	r7, r7, #31
 8000cac:	4320      	orrs	r0, r4
 8000cae:	4338      	orrs	r0, r7
 8000cb0:	bcf0      	pop	{r4, r5, r6, r7}
 8000cb2:	46bb      	mov	fp, r7
 8000cb4:	46b2      	mov	sl, r6
 8000cb6:	46a9      	mov	r9, r5
 8000cb8:	46a0      	mov	r8, r4
 8000cba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000cbc:	2c00      	cmp	r4, #0
 8000cbe:	d171      	bne.n	8000da4 <__aeabi_fmul+0x194>
 8000cc0:	2304      	movs	r3, #4
 8000cc2:	469a      	mov	sl, r3
 8000cc4:	3b03      	subs	r3, #3
 8000cc6:	2500      	movs	r5, #0
 8000cc8:	469b      	mov	fp, r3
 8000cca:	e7b9      	b.n	8000c40 <__aeabi_fmul+0x30>
 8000ccc:	2c00      	cmp	r4, #0
 8000cce:	d163      	bne.n	8000d98 <__aeabi_fmul+0x188>
 8000cd0:	2308      	movs	r3, #8
 8000cd2:	469a      	mov	sl, r3
 8000cd4:	3b06      	subs	r3, #6
 8000cd6:	25ff      	movs	r5, #255	; 0xff
 8000cd8:	469b      	mov	fp, r3
 8000cda:	e7b1      	b.n	8000c40 <__aeabi_fmul+0x30>
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d150      	bne.n	8000d82 <__aeabi_fmul+0x172>
 8000ce0:	4652      	mov	r2, sl
 8000ce2:	3301      	adds	r3, #1
 8000ce4:	431a      	orrs	r2, r3
 8000ce6:	4692      	mov	sl, r2
 8000ce8:	2001      	movs	r0, #1
 8000cea:	e7bc      	b.n	8000c66 <__aeabi_fmul+0x56>
 8000cec:	20ff      	movs	r0, #255	; 0xff
 8000cee:	2400      	movs	r4, #0
 8000cf0:	e7da      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000cf2:	4648      	mov	r0, r9
 8000cf4:	0c26      	lsrs	r6, r4, #16
 8000cf6:	0424      	lsls	r4, r4, #16
 8000cf8:	0c22      	lsrs	r2, r4, #16
 8000cfa:	0404      	lsls	r4, r0, #16
 8000cfc:	0c24      	lsrs	r4, r4, #16
 8000cfe:	464b      	mov	r3, r9
 8000d00:	0020      	movs	r0, r4
 8000d02:	0c1b      	lsrs	r3, r3, #16
 8000d04:	4350      	muls	r0, r2
 8000d06:	4374      	muls	r4, r6
 8000d08:	435a      	muls	r2, r3
 8000d0a:	435e      	muls	r6, r3
 8000d0c:	1912      	adds	r2, r2, r4
 8000d0e:	0c03      	lsrs	r3, r0, #16
 8000d10:	189b      	adds	r3, r3, r2
 8000d12:	429c      	cmp	r4, r3
 8000d14:	d903      	bls.n	8000d1e <__aeabi_fmul+0x10e>
 8000d16:	2280      	movs	r2, #128	; 0x80
 8000d18:	0252      	lsls	r2, r2, #9
 8000d1a:	4694      	mov	ip, r2
 8000d1c:	4466      	add	r6, ip
 8000d1e:	0400      	lsls	r0, r0, #16
 8000d20:	041a      	lsls	r2, r3, #16
 8000d22:	0c00      	lsrs	r0, r0, #16
 8000d24:	1812      	adds	r2, r2, r0
 8000d26:	0194      	lsls	r4, r2, #6
 8000d28:	1e60      	subs	r0, r4, #1
 8000d2a:	4184      	sbcs	r4, r0
 8000d2c:	0c1b      	lsrs	r3, r3, #16
 8000d2e:	0e92      	lsrs	r2, r2, #26
 8000d30:	199b      	adds	r3, r3, r6
 8000d32:	4314      	orrs	r4, r2
 8000d34:	019b      	lsls	r3, r3, #6
 8000d36:	431c      	orrs	r4, r3
 8000d38:	011b      	lsls	r3, r3, #4
 8000d3a:	d572      	bpl.n	8000e22 <__aeabi_fmul+0x212>
 8000d3c:	2001      	movs	r0, #1
 8000d3e:	0863      	lsrs	r3, r4, #1
 8000d40:	4004      	ands	r4, r0
 8000d42:	431c      	orrs	r4, r3
 8000d44:	0008      	movs	r0, r1
 8000d46:	307f      	adds	r0, #127	; 0x7f
 8000d48:	2800      	cmp	r0, #0
 8000d4a:	dd3c      	ble.n	8000dc6 <__aeabi_fmul+0x1b6>
 8000d4c:	0763      	lsls	r3, r4, #29
 8000d4e:	d004      	beq.n	8000d5a <__aeabi_fmul+0x14a>
 8000d50:	230f      	movs	r3, #15
 8000d52:	4023      	ands	r3, r4
 8000d54:	2b04      	cmp	r3, #4
 8000d56:	d000      	beq.n	8000d5a <__aeabi_fmul+0x14a>
 8000d58:	3404      	adds	r4, #4
 8000d5a:	0123      	lsls	r3, r4, #4
 8000d5c:	d503      	bpl.n	8000d66 <__aeabi_fmul+0x156>
 8000d5e:	3180      	adds	r1, #128	; 0x80
 8000d60:	0008      	movs	r0, r1
 8000d62:	4b37      	ldr	r3, [pc, #220]	; (8000e40 <__aeabi_fmul+0x230>)
 8000d64:	401c      	ands	r4, r3
 8000d66:	28fe      	cmp	r0, #254	; 0xfe
 8000d68:	dcc0      	bgt.n	8000cec <__aeabi_fmul+0xdc>
 8000d6a:	01a4      	lsls	r4, r4, #6
 8000d6c:	0a64      	lsrs	r4, r4, #9
 8000d6e:	b2c0      	uxtb	r0, r0
 8000d70:	e79a      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000d72:	0037      	movs	r7, r6
 8000d74:	e78e      	b.n	8000c94 <__aeabi_fmul+0x84>
 8000d76:	4652      	mov	r2, sl
 8000d78:	2303      	movs	r3, #3
 8000d7a:	431a      	orrs	r2, r3
 8000d7c:	4692      	mov	sl, r2
 8000d7e:	2003      	movs	r0, #3
 8000d80:	e771      	b.n	8000c66 <__aeabi_fmul+0x56>
 8000d82:	4648      	mov	r0, r9
 8000d84:	f002 f974 	bl	8003070 <__clzsi2>
 8000d88:	464a      	mov	r2, r9
 8000d8a:	1f43      	subs	r3, r0, #5
 8000d8c:	409a      	lsls	r2, r3
 8000d8e:	1a2d      	subs	r5, r5, r0
 8000d90:	4691      	mov	r9, r2
 8000d92:	2000      	movs	r0, #0
 8000d94:	3d76      	subs	r5, #118	; 0x76
 8000d96:	e766      	b.n	8000c66 <__aeabi_fmul+0x56>
 8000d98:	230c      	movs	r3, #12
 8000d9a:	469a      	mov	sl, r3
 8000d9c:	3b09      	subs	r3, #9
 8000d9e:	25ff      	movs	r5, #255	; 0xff
 8000da0:	469b      	mov	fp, r3
 8000da2:	e74d      	b.n	8000c40 <__aeabi_fmul+0x30>
 8000da4:	0020      	movs	r0, r4
 8000da6:	f002 f963 	bl	8003070 <__clzsi2>
 8000daa:	2576      	movs	r5, #118	; 0x76
 8000dac:	1f43      	subs	r3, r0, #5
 8000dae:	409c      	lsls	r4, r3
 8000db0:	2300      	movs	r3, #0
 8000db2:	426d      	negs	r5, r5
 8000db4:	469a      	mov	sl, r3
 8000db6:	469b      	mov	fp, r3
 8000db8:	1a2d      	subs	r5, r5, r0
 8000dba:	e741      	b.n	8000c40 <__aeabi_fmul+0x30>
 8000dbc:	2480      	movs	r4, #128	; 0x80
 8000dbe:	2700      	movs	r7, #0
 8000dc0:	20ff      	movs	r0, #255	; 0xff
 8000dc2:	03e4      	lsls	r4, r4, #15
 8000dc4:	e770      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	1a1b      	subs	r3, r3, r0
 8000dca:	2b1b      	cmp	r3, #27
 8000dcc:	dd00      	ble.n	8000dd0 <__aeabi_fmul+0x1c0>
 8000dce:	e769      	b.n	8000ca4 <__aeabi_fmul+0x94>
 8000dd0:	319e      	adds	r1, #158	; 0x9e
 8000dd2:	0020      	movs	r0, r4
 8000dd4:	408c      	lsls	r4, r1
 8000dd6:	40d8      	lsrs	r0, r3
 8000dd8:	1e63      	subs	r3, r4, #1
 8000dda:	419c      	sbcs	r4, r3
 8000ddc:	4304      	orrs	r4, r0
 8000dde:	0763      	lsls	r3, r4, #29
 8000de0:	d004      	beq.n	8000dec <__aeabi_fmul+0x1dc>
 8000de2:	230f      	movs	r3, #15
 8000de4:	4023      	ands	r3, r4
 8000de6:	2b04      	cmp	r3, #4
 8000de8:	d000      	beq.n	8000dec <__aeabi_fmul+0x1dc>
 8000dea:	3404      	adds	r4, #4
 8000dec:	0163      	lsls	r3, r4, #5
 8000dee:	d51a      	bpl.n	8000e26 <__aeabi_fmul+0x216>
 8000df0:	2001      	movs	r0, #1
 8000df2:	2400      	movs	r4, #0
 8000df4:	e758      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000df6:	2080      	movs	r0, #128	; 0x80
 8000df8:	03c0      	lsls	r0, r0, #15
 8000dfa:	4204      	tst	r4, r0
 8000dfc:	d009      	beq.n	8000e12 <__aeabi_fmul+0x202>
 8000dfe:	464b      	mov	r3, r9
 8000e00:	4203      	tst	r3, r0
 8000e02:	d106      	bne.n	8000e12 <__aeabi_fmul+0x202>
 8000e04:	464c      	mov	r4, r9
 8000e06:	4304      	orrs	r4, r0
 8000e08:	0264      	lsls	r4, r4, #9
 8000e0a:	4647      	mov	r7, r8
 8000e0c:	20ff      	movs	r0, #255	; 0xff
 8000e0e:	0a64      	lsrs	r4, r4, #9
 8000e10:	e74a      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000e12:	2080      	movs	r0, #128	; 0x80
 8000e14:	03c0      	lsls	r0, r0, #15
 8000e16:	4304      	orrs	r4, r0
 8000e18:	0264      	lsls	r4, r4, #9
 8000e1a:	0037      	movs	r7, r6
 8000e1c:	20ff      	movs	r0, #255	; 0xff
 8000e1e:	0a64      	lsrs	r4, r4, #9
 8000e20:	e742      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000e22:	0029      	movs	r1, r5
 8000e24:	e78e      	b.n	8000d44 <__aeabi_fmul+0x134>
 8000e26:	01a4      	lsls	r4, r4, #6
 8000e28:	2000      	movs	r0, #0
 8000e2a:	0a64      	lsrs	r4, r4, #9
 8000e2c:	e73c      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000e2e:	2080      	movs	r0, #128	; 0x80
 8000e30:	03c0      	lsls	r0, r0, #15
 8000e32:	4304      	orrs	r4, r0
 8000e34:	0264      	lsls	r4, r4, #9
 8000e36:	20ff      	movs	r0, #255	; 0xff
 8000e38:	0a64      	lsrs	r4, r4, #9
 8000e3a:	e735      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000e3c:	0801252c 	.word	0x0801252c
 8000e40:	f7ffffff 	.word	0xf7ffffff

08000e44 <__aeabi_fsub>:
 8000e44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e46:	4646      	mov	r6, r8
 8000e48:	46d6      	mov	lr, sl
 8000e4a:	464f      	mov	r7, r9
 8000e4c:	0243      	lsls	r3, r0, #9
 8000e4e:	0a5b      	lsrs	r3, r3, #9
 8000e50:	00da      	lsls	r2, r3, #3
 8000e52:	4694      	mov	ip, r2
 8000e54:	024a      	lsls	r2, r1, #9
 8000e56:	b5c0      	push	{r6, r7, lr}
 8000e58:	0044      	lsls	r4, r0, #1
 8000e5a:	0a56      	lsrs	r6, r2, #9
 8000e5c:	1c05      	adds	r5, r0, #0
 8000e5e:	46b0      	mov	r8, r6
 8000e60:	0e24      	lsrs	r4, r4, #24
 8000e62:	004e      	lsls	r6, r1, #1
 8000e64:	0992      	lsrs	r2, r2, #6
 8000e66:	001f      	movs	r7, r3
 8000e68:	0020      	movs	r0, r4
 8000e6a:	4692      	mov	sl, r2
 8000e6c:	0fed      	lsrs	r5, r5, #31
 8000e6e:	0e36      	lsrs	r6, r6, #24
 8000e70:	0fc9      	lsrs	r1, r1, #31
 8000e72:	2eff      	cmp	r6, #255	; 0xff
 8000e74:	d100      	bne.n	8000e78 <__aeabi_fsub+0x34>
 8000e76:	e07f      	b.n	8000f78 <__aeabi_fsub+0x134>
 8000e78:	2201      	movs	r2, #1
 8000e7a:	4051      	eors	r1, r2
 8000e7c:	428d      	cmp	r5, r1
 8000e7e:	d051      	beq.n	8000f24 <__aeabi_fsub+0xe0>
 8000e80:	1ba2      	subs	r2, r4, r6
 8000e82:	4691      	mov	r9, r2
 8000e84:	2a00      	cmp	r2, #0
 8000e86:	dc00      	bgt.n	8000e8a <__aeabi_fsub+0x46>
 8000e88:	e07e      	b.n	8000f88 <__aeabi_fsub+0x144>
 8000e8a:	2e00      	cmp	r6, #0
 8000e8c:	d100      	bne.n	8000e90 <__aeabi_fsub+0x4c>
 8000e8e:	e099      	b.n	8000fc4 <__aeabi_fsub+0x180>
 8000e90:	2cff      	cmp	r4, #255	; 0xff
 8000e92:	d100      	bne.n	8000e96 <__aeabi_fsub+0x52>
 8000e94:	e08c      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 8000e96:	2380      	movs	r3, #128	; 0x80
 8000e98:	4652      	mov	r2, sl
 8000e9a:	04db      	lsls	r3, r3, #19
 8000e9c:	431a      	orrs	r2, r3
 8000e9e:	4692      	mov	sl, r2
 8000ea0:	464a      	mov	r2, r9
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	2a1b      	cmp	r2, #27
 8000ea6:	dc08      	bgt.n	8000eba <__aeabi_fsub+0x76>
 8000ea8:	4653      	mov	r3, sl
 8000eaa:	2120      	movs	r1, #32
 8000eac:	40d3      	lsrs	r3, r2
 8000eae:	1a89      	subs	r1, r1, r2
 8000eb0:	4652      	mov	r2, sl
 8000eb2:	408a      	lsls	r2, r1
 8000eb4:	1e51      	subs	r1, r2, #1
 8000eb6:	418a      	sbcs	r2, r1
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	4662      	mov	r2, ip
 8000ebc:	1ad3      	subs	r3, r2, r3
 8000ebe:	015a      	lsls	r2, r3, #5
 8000ec0:	d400      	bmi.n	8000ec4 <__aeabi_fsub+0x80>
 8000ec2:	e0f3      	b.n	80010ac <__aeabi_fsub+0x268>
 8000ec4:	019b      	lsls	r3, r3, #6
 8000ec6:	099e      	lsrs	r6, r3, #6
 8000ec8:	0030      	movs	r0, r6
 8000eca:	f002 f8d1 	bl	8003070 <__clzsi2>
 8000ece:	3805      	subs	r0, #5
 8000ed0:	4086      	lsls	r6, r0
 8000ed2:	4284      	cmp	r4, r0
 8000ed4:	dd00      	ble.n	8000ed8 <__aeabi_fsub+0x94>
 8000ed6:	e0f7      	b.n	80010c8 <__aeabi_fsub+0x284>
 8000ed8:	0032      	movs	r2, r6
 8000eda:	1b04      	subs	r4, r0, r4
 8000edc:	2020      	movs	r0, #32
 8000ede:	3401      	adds	r4, #1
 8000ee0:	40e2      	lsrs	r2, r4
 8000ee2:	1b04      	subs	r4, r0, r4
 8000ee4:	40a6      	lsls	r6, r4
 8000ee6:	0033      	movs	r3, r6
 8000ee8:	1e5e      	subs	r6, r3, #1
 8000eea:	41b3      	sbcs	r3, r6
 8000eec:	2400      	movs	r4, #0
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	075a      	lsls	r2, r3, #29
 8000ef2:	d004      	beq.n	8000efe <__aeabi_fsub+0xba>
 8000ef4:	220f      	movs	r2, #15
 8000ef6:	401a      	ands	r2, r3
 8000ef8:	2a04      	cmp	r2, #4
 8000efa:	d000      	beq.n	8000efe <__aeabi_fsub+0xba>
 8000efc:	3304      	adds	r3, #4
 8000efe:	015a      	lsls	r2, r3, #5
 8000f00:	d400      	bmi.n	8000f04 <__aeabi_fsub+0xc0>
 8000f02:	e0d6      	b.n	80010b2 <__aeabi_fsub+0x26e>
 8000f04:	1c62      	adds	r2, r4, #1
 8000f06:	2cfe      	cmp	r4, #254	; 0xfe
 8000f08:	d100      	bne.n	8000f0c <__aeabi_fsub+0xc8>
 8000f0a:	e0da      	b.n	80010c2 <__aeabi_fsub+0x27e>
 8000f0c:	019b      	lsls	r3, r3, #6
 8000f0e:	0a5f      	lsrs	r7, r3, #9
 8000f10:	b2d0      	uxtb	r0, r2
 8000f12:	05c0      	lsls	r0, r0, #23
 8000f14:	4338      	orrs	r0, r7
 8000f16:	07ed      	lsls	r5, r5, #31
 8000f18:	4328      	orrs	r0, r5
 8000f1a:	bce0      	pop	{r5, r6, r7}
 8000f1c:	46ba      	mov	sl, r7
 8000f1e:	46b1      	mov	r9, r6
 8000f20:	46a8      	mov	r8, r5
 8000f22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f24:	1ba2      	subs	r2, r4, r6
 8000f26:	4691      	mov	r9, r2
 8000f28:	2a00      	cmp	r2, #0
 8000f2a:	dd63      	ble.n	8000ff4 <__aeabi_fsub+0x1b0>
 8000f2c:	2e00      	cmp	r6, #0
 8000f2e:	d100      	bne.n	8000f32 <__aeabi_fsub+0xee>
 8000f30:	e099      	b.n	8001066 <__aeabi_fsub+0x222>
 8000f32:	2cff      	cmp	r4, #255	; 0xff
 8000f34:	d03c      	beq.n	8000fb0 <__aeabi_fsub+0x16c>
 8000f36:	2380      	movs	r3, #128	; 0x80
 8000f38:	4652      	mov	r2, sl
 8000f3a:	04db      	lsls	r3, r3, #19
 8000f3c:	431a      	orrs	r2, r3
 8000f3e:	4692      	mov	sl, r2
 8000f40:	464a      	mov	r2, r9
 8000f42:	2301      	movs	r3, #1
 8000f44:	2a1b      	cmp	r2, #27
 8000f46:	dc08      	bgt.n	8000f5a <__aeabi_fsub+0x116>
 8000f48:	4653      	mov	r3, sl
 8000f4a:	2120      	movs	r1, #32
 8000f4c:	40d3      	lsrs	r3, r2
 8000f4e:	1a89      	subs	r1, r1, r2
 8000f50:	4652      	mov	r2, sl
 8000f52:	408a      	lsls	r2, r1
 8000f54:	1e51      	subs	r1, r2, #1
 8000f56:	418a      	sbcs	r2, r1
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	4463      	add	r3, ip
 8000f5c:	015a      	lsls	r2, r3, #5
 8000f5e:	d400      	bmi.n	8000f62 <__aeabi_fsub+0x11e>
 8000f60:	e0a4      	b.n	80010ac <__aeabi_fsub+0x268>
 8000f62:	3401      	adds	r4, #1
 8000f64:	2cff      	cmp	r4, #255	; 0xff
 8000f66:	d100      	bne.n	8000f6a <__aeabi_fsub+0x126>
 8000f68:	e0ab      	b.n	80010c2 <__aeabi_fsub+0x27e>
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	4997      	ldr	r1, [pc, #604]	; (80011cc <__aeabi_fsub+0x388>)
 8000f6e:	401a      	ands	r2, r3
 8000f70:	085b      	lsrs	r3, r3, #1
 8000f72:	400b      	ands	r3, r1
 8000f74:	4313      	orrs	r3, r2
 8000f76:	e7bb      	b.n	8000ef0 <__aeabi_fsub+0xac>
 8000f78:	2a00      	cmp	r2, #0
 8000f7a:	d032      	beq.n	8000fe2 <__aeabi_fsub+0x19e>
 8000f7c:	428d      	cmp	r5, r1
 8000f7e:	d035      	beq.n	8000fec <__aeabi_fsub+0x1a8>
 8000f80:	22ff      	movs	r2, #255	; 0xff
 8000f82:	4252      	negs	r2, r2
 8000f84:	4691      	mov	r9, r2
 8000f86:	44a1      	add	r9, r4
 8000f88:	464a      	mov	r2, r9
 8000f8a:	2a00      	cmp	r2, #0
 8000f8c:	d051      	beq.n	8001032 <__aeabi_fsub+0x1ee>
 8000f8e:	1b30      	subs	r0, r6, r4
 8000f90:	2c00      	cmp	r4, #0
 8000f92:	d000      	beq.n	8000f96 <__aeabi_fsub+0x152>
 8000f94:	e09c      	b.n	80010d0 <__aeabi_fsub+0x28c>
 8000f96:	4663      	mov	r3, ip
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d100      	bne.n	8000f9e <__aeabi_fsub+0x15a>
 8000f9c:	e0df      	b.n	800115e <__aeabi_fsub+0x31a>
 8000f9e:	3801      	subs	r0, #1
 8000fa0:	2800      	cmp	r0, #0
 8000fa2:	d100      	bne.n	8000fa6 <__aeabi_fsub+0x162>
 8000fa4:	e0f7      	b.n	8001196 <__aeabi_fsub+0x352>
 8000fa6:	2eff      	cmp	r6, #255	; 0xff
 8000fa8:	d000      	beq.n	8000fac <__aeabi_fsub+0x168>
 8000faa:	e099      	b.n	80010e0 <__aeabi_fsub+0x29c>
 8000fac:	000d      	movs	r5, r1
 8000fae:	4643      	mov	r3, r8
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d100      	bne.n	8000fb6 <__aeabi_fsub+0x172>
 8000fb4:	e085      	b.n	80010c2 <__aeabi_fsub+0x27e>
 8000fb6:	2780      	movs	r7, #128	; 0x80
 8000fb8:	03ff      	lsls	r7, r7, #15
 8000fba:	431f      	orrs	r7, r3
 8000fbc:	027f      	lsls	r7, r7, #9
 8000fbe:	20ff      	movs	r0, #255	; 0xff
 8000fc0:	0a7f      	lsrs	r7, r7, #9
 8000fc2:	e7a6      	b.n	8000f12 <__aeabi_fsub+0xce>
 8000fc4:	4652      	mov	r2, sl
 8000fc6:	2a00      	cmp	r2, #0
 8000fc8:	d074      	beq.n	80010b4 <__aeabi_fsub+0x270>
 8000fca:	2201      	movs	r2, #1
 8000fcc:	4252      	negs	r2, r2
 8000fce:	4690      	mov	r8, r2
 8000fd0:	44c1      	add	r9, r8
 8000fd2:	464a      	mov	r2, r9
 8000fd4:	2a00      	cmp	r2, #0
 8000fd6:	d100      	bne.n	8000fda <__aeabi_fsub+0x196>
 8000fd8:	e0c8      	b.n	800116c <__aeabi_fsub+0x328>
 8000fda:	2cff      	cmp	r4, #255	; 0xff
 8000fdc:	d000      	beq.n	8000fe0 <__aeabi_fsub+0x19c>
 8000fde:	e75f      	b.n	8000ea0 <__aeabi_fsub+0x5c>
 8000fe0:	e7e6      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	4051      	eors	r1, r2
 8000fe6:	42a9      	cmp	r1, r5
 8000fe8:	d000      	beq.n	8000fec <__aeabi_fsub+0x1a8>
 8000fea:	e749      	b.n	8000e80 <__aeabi_fsub+0x3c>
 8000fec:	22ff      	movs	r2, #255	; 0xff
 8000fee:	4252      	negs	r2, r2
 8000ff0:	4691      	mov	r9, r2
 8000ff2:	44a1      	add	r9, r4
 8000ff4:	464a      	mov	r2, r9
 8000ff6:	2a00      	cmp	r2, #0
 8000ff8:	d043      	beq.n	8001082 <__aeabi_fsub+0x23e>
 8000ffa:	1b31      	subs	r1, r6, r4
 8000ffc:	2c00      	cmp	r4, #0
 8000ffe:	d100      	bne.n	8001002 <__aeabi_fsub+0x1be>
 8001000:	e08c      	b.n	800111c <__aeabi_fsub+0x2d8>
 8001002:	2eff      	cmp	r6, #255	; 0xff
 8001004:	d100      	bne.n	8001008 <__aeabi_fsub+0x1c4>
 8001006:	e092      	b.n	800112e <__aeabi_fsub+0x2ea>
 8001008:	2380      	movs	r3, #128	; 0x80
 800100a:	4662      	mov	r2, ip
 800100c:	04db      	lsls	r3, r3, #19
 800100e:	431a      	orrs	r2, r3
 8001010:	4694      	mov	ip, r2
 8001012:	2301      	movs	r3, #1
 8001014:	291b      	cmp	r1, #27
 8001016:	dc09      	bgt.n	800102c <__aeabi_fsub+0x1e8>
 8001018:	2020      	movs	r0, #32
 800101a:	4663      	mov	r3, ip
 800101c:	4662      	mov	r2, ip
 800101e:	40cb      	lsrs	r3, r1
 8001020:	1a41      	subs	r1, r0, r1
 8001022:	408a      	lsls	r2, r1
 8001024:	0011      	movs	r1, r2
 8001026:	1e48      	subs	r0, r1, #1
 8001028:	4181      	sbcs	r1, r0
 800102a:	430b      	orrs	r3, r1
 800102c:	0034      	movs	r4, r6
 800102e:	4453      	add	r3, sl
 8001030:	e794      	b.n	8000f5c <__aeabi_fsub+0x118>
 8001032:	22fe      	movs	r2, #254	; 0xfe
 8001034:	1c66      	adds	r6, r4, #1
 8001036:	4232      	tst	r2, r6
 8001038:	d164      	bne.n	8001104 <__aeabi_fsub+0x2c0>
 800103a:	2c00      	cmp	r4, #0
 800103c:	d000      	beq.n	8001040 <__aeabi_fsub+0x1fc>
 800103e:	e082      	b.n	8001146 <__aeabi_fsub+0x302>
 8001040:	4663      	mov	r3, ip
 8001042:	2b00      	cmp	r3, #0
 8001044:	d100      	bne.n	8001048 <__aeabi_fsub+0x204>
 8001046:	e0ab      	b.n	80011a0 <__aeabi_fsub+0x35c>
 8001048:	4653      	mov	r3, sl
 800104a:	2b00      	cmp	r3, #0
 800104c:	d100      	bne.n	8001050 <__aeabi_fsub+0x20c>
 800104e:	e760      	b.n	8000f12 <__aeabi_fsub+0xce>
 8001050:	4663      	mov	r3, ip
 8001052:	4652      	mov	r2, sl
 8001054:	1a9b      	subs	r3, r3, r2
 8001056:	015a      	lsls	r2, r3, #5
 8001058:	d400      	bmi.n	800105c <__aeabi_fsub+0x218>
 800105a:	e0aa      	b.n	80011b2 <__aeabi_fsub+0x36e>
 800105c:	4663      	mov	r3, ip
 800105e:	4652      	mov	r2, sl
 8001060:	000d      	movs	r5, r1
 8001062:	1ad3      	subs	r3, r2, r3
 8001064:	e744      	b.n	8000ef0 <__aeabi_fsub+0xac>
 8001066:	4652      	mov	r2, sl
 8001068:	2a00      	cmp	r2, #0
 800106a:	d023      	beq.n	80010b4 <__aeabi_fsub+0x270>
 800106c:	2201      	movs	r2, #1
 800106e:	4252      	negs	r2, r2
 8001070:	4690      	mov	r8, r2
 8001072:	44c1      	add	r9, r8
 8001074:	464a      	mov	r2, r9
 8001076:	2a00      	cmp	r2, #0
 8001078:	d075      	beq.n	8001166 <__aeabi_fsub+0x322>
 800107a:	2cff      	cmp	r4, #255	; 0xff
 800107c:	d000      	beq.n	8001080 <__aeabi_fsub+0x23c>
 800107e:	e75f      	b.n	8000f40 <__aeabi_fsub+0xfc>
 8001080:	e796      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 8001082:	26fe      	movs	r6, #254	; 0xfe
 8001084:	3401      	adds	r4, #1
 8001086:	4226      	tst	r6, r4
 8001088:	d153      	bne.n	8001132 <__aeabi_fsub+0x2ee>
 800108a:	2800      	cmp	r0, #0
 800108c:	d172      	bne.n	8001174 <__aeabi_fsub+0x330>
 800108e:	4663      	mov	r3, ip
 8001090:	2b00      	cmp	r3, #0
 8001092:	d100      	bne.n	8001096 <__aeabi_fsub+0x252>
 8001094:	e093      	b.n	80011be <__aeabi_fsub+0x37a>
 8001096:	4653      	mov	r3, sl
 8001098:	2b00      	cmp	r3, #0
 800109a:	d100      	bne.n	800109e <__aeabi_fsub+0x25a>
 800109c:	e739      	b.n	8000f12 <__aeabi_fsub+0xce>
 800109e:	4463      	add	r3, ip
 80010a0:	2400      	movs	r4, #0
 80010a2:	015a      	lsls	r2, r3, #5
 80010a4:	d502      	bpl.n	80010ac <__aeabi_fsub+0x268>
 80010a6:	4a4a      	ldr	r2, [pc, #296]	; (80011d0 <__aeabi_fsub+0x38c>)
 80010a8:	3401      	adds	r4, #1
 80010aa:	4013      	ands	r3, r2
 80010ac:	075a      	lsls	r2, r3, #29
 80010ae:	d000      	beq.n	80010b2 <__aeabi_fsub+0x26e>
 80010b0:	e720      	b.n	8000ef4 <__aeabi_fsub+0xb0>
 80010b2:	08db      	lsrs	r3, r3, #3
 80010b4:	2cff      	cmp	r4, #255	; 0xff
 80010b6:	d100      	bne.n	80010ba <__aeabi_fsub+0x276>
 80010b8:	e77a      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 80010ba:	025b      	lsls	r3, r3, #9
 80010bc:	0a5f      	lsrs	r7, r3, #9
 80010be:	b2e0      	uxtb	r0, r4
 80010c0:	e727      	b.n	8000f12 <__aeabi_fsub+0xce>
 80010c2:	20ff      	movs	r0, #255	; 0xff
 80010c4:	2700      	movs	r7, #0
 80010c6:	e724      	b.n	8000f12 <__aeabi_fsub+0xce>
 80010c8:	4b41      	ldr	r3, [pc, #260]	; (80011d0 <__aeabi_fsub+0x38c>)
 80010ca:	1a24      	subs	r4, r4, r0
 80010cc:	4033      	ands	r3, r6
 80010ce:	e70f      	b.n	8000ef0 <__aeabi_fsub+0xac>
 80010d0:	2eff      	cmp	r6, #255	; 0xff
 80010d2:	d100      	bne.n	80010d6 <__aeabi_fsub+0x292>
 80010d4:	e76a      	b.n	8000fac <__aeabi_fsub+0x168>
 80010d6:	2380      	movs	r3, #128	; 0x80
 80010d8:	4662      	mov	r2, ip
 80010da:	04db      	lsls	r3, r3, #19
 80010dc:	431a      	orrs	r2, r3
 80010de:	4694      	mov	ip, r2
 80010e0:	2301      	movs	r3, #1
 80010e2:	281b      	cmp	r0, #27
 80010e4:	dc09      	bgt.n	80010fa <__aeabi_fsub+0x2b6>
 80010e6:	2420      	movs	r4, #32
 80010e8:	4663      	mov	r3, ip
 80010ea:	4662      	mov	r2, ip
 80010ec:	40c3      	lsrs	r3, r0
 80010ee:	1a20      	subs	r0, r4, r0
 80010f0:	4082      	lsls	r2, r0
 80010f2:	0010      	movs	r0, r2
 80010f4:	1e44      	subs	r4, r0, #1
 80010f6:	41a0      	sbcs	r0, r4
 80010f8:	4303      	orrs	r3, r0
 80010fa:	4652      	mov	r2, sl
 80010fc:	000d      	movs	r5, r1
 80010fe:	0034      	movs	r4, r6
 8001100:	1ad3      	subs	r3, r2, r3
 8001102:	e6dc      	b.n	8000ebe <__aeabi_fsub+0x7a>
 8001104:	4663      	mov	r3, ip
 8001106:	4652      	mov	r2, sl
 8001108:	1a9e      	subs	r6, r3, r2
 800110a:	0173      	lsls	r3, r6, #5
 800110c:	d417      	bmi.n	800113e <__aeabi_fsub+0x2fa>
 800110e:	2e00      	cmp	r6, #0
 8001110:	d000      	beq.n	8001114 <__aeabi_fsub+0x2d0>
 8001112:	e6d9      	b.n	8000ec8 <__aeabi_fsub+0x84>
 8001114:	2500      	movs	r5, #0
 8001116:	2000      	movs	r0, #0
 8001118:	2700      	movs	r7, #0
 800111a:	e6fa      	b.n	8000f12 <__aeabi_fsub+0xce>
 800111c:	4663      	mov	r3, ip
 800111e:	2b00      	cmp	r3, #0
 8001120:	d044      	beq.n	80011ac <__aeabi_fsub+0x368>
 8001122:	3901      	subs	r1, #1
 8001124:	2900      	cmp	r1, #0
 8001126:	d04c      	beq.n	80011c2 <__aeabi_fsub+0x37e>
 8001128:	2eff      	cmp	r6, #255	; 0xff
 800112a:	d000      	beq.n	800112e <__aeabi_fsub+0x2ea>
 800112c:	e771      	b.n	8001012 <__aeabi_fsub+0x1ce>
 800112e:	4643      	mov	r3, r8
 8001130:	e73e      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 8001132:	2cff      	cmp	r4, #255	; 0xff
 8001134:	d0c5      	beq.n	80010c2 <__aeabi_fsub+0x27e>
 8001136:	4652      	mov	r2, sl
 8001138:	4462      	add	r2, ip
 800113a:	0853      	lsrs	r3, r2, #1
 800113c:	e7b6      	b.n	80010ac <__aeabi_fsub+0x268>
 800113e:	4663      	mov	r3, ip
 8001140:	000d      	movs	r5, r1
 8001142:	1ad6      	subs	r6, r2, r3
 8001144:	e6c0      	b.n	8000ec8 <__aeabi_fsub+0x84>
 8001146:	4662      	mov	r2, ip
 8001148:	2a00      	cmp	r2, #0
 800114a:	d116      	bne.n	800117a <__aeabi_fsub+0x336>
 800114c:	4653      	mov	r3, sl
 800114e:	2b00      	cmp	r3, #0
 8001150:	d000      	beq.n	8001154 <__aeabi_fsub+0x310>
 8001152:	e72b      	b.n	8000fac <__aeabi_fsub+0x168>
 8001154:	2780      	movs	r7, #128	; 0x80
 8001156:	2500      	movs	r5, #0
 8001158:	20ff      	movs	r0, #255	; 0xff
 800115a:	03ff      	lsls	r7, r7, #15
 800115c:	e6d9      	b.n	8000f12 <__aeabi_fsub+0xce>
 800115e:	000d      	movs	r5, r1
 8001160:	4643      	mov	r3, r8
 8001162:	0034      	movs	r4, r6
 8001164:	e7a6      	b.n	80010b4 <__aeabi_fsub+0x270>
 8001166:	4653      	mov	r3, sl
 8001168:	4463      	add	r3, ip
 800116a:	e6f7      	b.n	8000f5c <__aeabi_fsub+0x118>
 800116c:	4663      	mov	r3, ip
 800116e:	4652      	mov	r2, sl
 8001170:	1a9b      	subs	r3, r3, r2
 8001172:	e6a4      	b.n	8000ebe <__aeabi_fsub+0x7a>
 8001174:	4662      	mov	r2, ip
 8001176:	2a00      	cmp	r2, #0
 8001178:	d0d9      	beq.n	800112e <__aeabi_fsub+0x2ea>
 800117a:	4652      	mov	r2, sl
 800117c:	2a00      	cmp	r2, #0
 800117e:	d100      	bne.n	8001182 <__aeabi_fsub+0x33e>
 8001180:	e716      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 8001182:	2280      	movs	r2, #128	; 0x80
 8001184:	03d2      	lsls	r2, r2, #15
 8001186:	4213      	tst	r3, r2
 8001188:	d100      	bne.n	800118c <__aeabi_fsub+0x348>
 800118a:	e711      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 800118c:	4640      	mov	r0, r8
 800118e:	4210      	tst	r0, r2
 8001190:	d000      	beq.n	8001194 <__aeabi_fsub+0x350>
 8001192:	e70d      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 8001194:	e70a      	b.n	8000fac <__aeabi_fsub+0x168>
 8001196:	4652      	mov	r2, sl
 8001198:	000d      	movs	r5, r1
 800119a:	0034      	movs	r4, r6
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	e68e      	b.n	8000ebe <__aeabi_fsub+0x7a>
 80011a0:	4653      	mov	r3, sl
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <__aeabi_fsub+0x374>
 80011a6:	000d      	movs	r5, r1
 80011a8:	4647      	mov	r7, r8
 80011aa:	e6b2      	b.n	8000f12 <__aeabi_fsub+0xce>
 80011ac:	4643      	mov	r3, r8
 80011ae:	0034      	movs	r4, r6
 80011b0:	e780      	b.n	80010b4 <__aeabi_fsub+0x270>
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d000      	beq.n	80011b8 <__aeabi_fsub+0x374>
 80011b6:	e779      	b.n	80010ac <__aeabi_fsub+0x268>
 80011b8:	2500      	movs	r5, #0
 80011ba:	2700      	movs	r7, #0
 80011bc:	e6a9      	b.n	8000f12 <__aeabi_fsub+0xce>
 80011be:	4647      	mov	r7, r8
 80011c0:	e6a7      	b.n	8000f12 <__aeabi_fsub+0xce>
 80011c2:	4653      	mov	r3, sl
 80011c4:	0034      	movs	r4, r6
 80011c6:	4463      	add	r3, ip
 80011c8:	e6c8      	b.n	8000f5c <__aeabi_fsub+0x118>
 80011ca:	46c0      	nop			; (mov r8, r8)
 80011cc:	7dffffff 	.word	0x7dffffff
 80011d0:	fbffffff 	.word	0xfbffffff

080011d4 <__aeabi_f2iz>:
 80011d4:	0241      	lsls	r1, r0, #9
 80011d6:	0042      	lsls	r2, r0, #1
 80011d8:	0fc3      	lsrs	r3, r0, #31
 80011da:	0a49      	lsrs	r1, r1, #9
 80011dc:	2000      	movs	r0, #0
 80011de:	0e12      	lsrs	r2, r2, #24
 80011e0:	2a7e      	cmp	r2, #126	; 0x7e
 80011e2:	d903      	bls.n	80011ec <__aeabi_f2iz+0x18>
 80011e4:	2a9d      	cmp	r2, #157	; 0x9d
 80011e6:	d902      	bls.n	80011ee <__aeabi_f2iz+0x1a>
 80011e8:	4a09      	ldr	r2, [pc, #36]	; (8001210 <__aeabi_f2iz+0x3c>)
 80011ea:	1898      	adds	r0, r3, r2
 80011ec:	4770      	bx	lr
 80011ee:	2080      	movs	r0, #128	; 0x80
 80011f0:	0400      	lsls	r0, r0, #16
 80011f2:	4301      	orrs	r1, r0
 80011f4:	2a95      	cmp	r2, #149	; 0x95
 80011f6:	dc07      	bgt.n	8001208 <__aeabi_f2iz+0x34>
 80011f8:	2096      	movs	r0, #150	; 0x96
 80011fa:	1a82      	subs	r2, r0, r2
 80011fc:	40d1      	lsrs	r1, r2
 80011fe:	4248      	negs	r0, r1
 8001200:	2b00      	cmp	r3, #0
 8001202:	d1f3      	bne.n	80011ec <__aeabi_f2iz+0x18>
 8001204:	0008      	movs	r0, r1
 8001206:	e7f1      	b.n	80011ec <__aeabi_f2iz+0x18>
 8001208:	3a96      	subs	r2, #150	; 0x96
 800120a:	4091      	lsls	r1, r2
 800120c:	e7f7      	b.n	80011fe <__aeabi_f2iz+0x2a>
 800120e:	46c0      	nop			; (mov r8, r8)
 8001210:	7fffffff 	.word	0x7fffffff

08001214 <__aeabi_i2f>:
 8001214:	b570      	push	{r4, r5, r6, lr}
 8001216:	2800      	cmp	r0, #0
 8001218:	d013      	beq.n	8001242 <__aeabi_i2f+0x2e>
 800121a:	17c3      	asrs	r3, r0, #31
 800121c:	18c5      	adds	r5, r0, r3
 800121e:	405d      	eors	r5, r3
 8001220:	0fc4      	lsrs	r4, r0, #31
 8001222:	0028      	movs	r0, r5
 8001224:	f001 ff24 	bl	8003070 <__clzsi2>
 8001228:	239e      	movs	r3, #158	; 0x9e
 800122a:	0001      	movs	r1, r0
 800122c:	1a1b      	subs	r3, r3, r0
 800122e:	2b96      	cmp	r3, #150	; 0x96
 8001230:	dc0f      	bgt.n	8001252 <__aeabi_i2f+0x3e>
 8001232:	2808      	cmp	r0, #8
 8001234:	dd01      	ble.n	800123a <__aeabi_i2f+0x26>
 8001236:	3908      	subs	r1, #8
 8001238:	408d      	lsls	r5, r1
 800123a:	026d      	lsls	r5, r5, #9
 800123c:	0a6d      	lsrs	r5, r5, #9
 800123e:	b2d8      	uxtb	r0, r3
 8001240:	e002      	b.n	8001248 <__aeabi_i2f+0x34>
 8001242:	2400      	movs	r4, #0
 8001244:	2000      	movs	r0, #0
 8001246:	2500      	movs	r5, #0
 8001248:	05c0      	lsls	r0, r0, #23
 800124a:	4328      	orrs	r0, r5
 800124c:	07e4      	lsls	r4, r4, #31
 800124e:	4320      	orrs	r0, r4
 8001250:	bd70      	pop	{r4, r5, r6, pc}
 8001252:	2b99      	cmp	r3, #153	; 0x99
 8001254:	dd0b      	ble.n	800126e <__aeabi_i2f+0x5a>
 8001256:	2205      	movs	r2, #5
 8001258:	002e      	movs	r6, r5
 800125a:	1a12      	subs	r2, r2, r0
 800125c:	40d6      	lsrs	r6, r2
 800125e:	0002      	movs	r2, r0
 8001260:	321b      	adds	r2, #27
 8001262:	4095      	lsls	r5, r2
 8001264:	0028      	movs	r0, r5
 8001266:	1e45      	subs	r5, r0, #1
 8001268:	41a8      	sbcs	r0, r5
 800126a:	0035      	movs	r5, r6
 800126c:	4305      	orrs	r5, r0
 800126e:	2905      	cmp	r1, #5
 8001270:	dd01      	ble.n	8001276 <__aeabi_i2f+0x62>
 8001272:	1f4a      	subs	r2, r1, #5
 8001274:	4095      	lsls	r5, r2
 8001276:	002a      	movs	r2, r5
 8001278:	4e08      	ldr	r6, [pc, #32]	; (800129c <__aeabi_i2f+0x88>)
 800127a:	4032      	ands	r2, r6
 800127c:	0768      	lsls	r0, r5, #29
 800127e:	d009      	beq.n	8001294 <__aeabi_i2f+0x80>
 8001280:	200f      	movs	r0, #15
 8001282:	4028      	ands	r0, r5
 8001284:	2804      	cmp	r0, #4
 8001286:	d005      	beq.n	8001294 <__aeabi_i2f+0x80>
 8001288:	3204      	adds	r2, #4
 800128a:	0150      	lsls	r0, r2, #5
 800128c:	d502      	bpl.n	8001294 <__aeabi_i2f+0x80>
 800128e:	239f      	movs	r3, #159	; 0x9f
 8001290:	4032      	ands	r2, r6
 8001292:	1a5b      	subs	r3, r3, r1
 8001294:	0192      	lsls	r2, r2, #6
 8001296:	0a55      	lsrs	r5, r2, #9
 8001298:	b2d8      	uxtb	r0, r3
 800129a:	e7d5      	b.n	8001248 <__aeabi_i2f+0x34>
 800129c:	fbffffff 	.word	0xfbffffff

080012a0 <__aeabi_dadd>:
 80012a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012a2:	464f      	mov	r7, r9
 80012a4:	46d6      	mov	lr, sl
 80012a6:	4646      	mov	r6, r8
 80012a8:	000d      	movs	r5, r1
 80012aa:	0001      	movs	r1, r0
 80012ac:	0018      	movs	r0, r3
 80012ae:	b5c0      	push	{r6, r7, lr}
 80012b0:	0017      	movs	r7, r2
 80012b2:	032b      	lsls	r3, r5, #12
 80012b4:	0a5a      	lsrs	r2, r3, #9
 80012b6:	0f4b      	lsrs	r3, r1, #29
 80012b8:	4313      	orrs	r3, r2
 80012ba:	00ca      	lsls	r2, r1, #3
 80012bc:	4691      	mov	r9, r2
 80012be:	0302      	lsls	r2, r0, #12
 80012c0:	006e      	lsls	r6, r5, #1
 80012c2:	0041      	lsls	r1, r0, #1
 80012c4:	0a52      	lsrs	r2, r2, #9
 80012c6:	0fec      	lsrs	r4, r5, #31
 80012c8:	0f7d      	lsrs	r5, r7, #29
 80012ca:	4315      	orrs	r5, r2
 80012cc:	0d76      	lsrs	r6, r6, #21
 80012ce:	0d49      	lsrs	r1, r1, #21
 80012d0:	0fc0      	lsrs	r0, r0, #31
 80012d2:	4682      	mov	sl, r0
 80012d4:	46ac      	mov	ip, r5
 80012d6:	00ff      	lsls	r7, r7, #3
 80012d8:	1a72      	subs	r2, r6, r1
 80012da:	4284      	cmp	r4, r0
 80012dc:	d100      	bne.n	80012e0 <__aeabi_dadd+0x40>
 80012de:	e098      	b.n	8001412 <__aeabi_dadd+0x172>
 80012e0:	2a00      	cmp	r2, #0
 80012e2:	dc00      	bgt.n	80012e6 <__aeabi_dadd+0x46>
 80012e4:	e081      	b.n	80013ea <__aeabi_dadd+0x14a>
 80012e6:	2900      	cmp	r1, #0
 80012e8:	d100      	bne.n	80012ec <__aeabi_dadd+0x4c>
 80012ea:	e0b6      	b.n	800145a <__aeabi_dadd+0x1ba>
 80012ec:	49c9      	ldr	r1, [pc, #804]	; (8001614 <__aeabi_dadd+0x374>)
 80012ee:	428e      	cmp	r6, r1
 80012f0:	d100      	bne.n	80012f4 <__aeabi_dadd+0x54>
 80012f2:	e172      	b.n	80015da <__aeabi_dadd+0x33a>
 80012f4:	2180      	movs	r1, #128	; 0x80
 80012f6:	0028      	movs	r0, r5
 80012f8:	0409      	lsls	r1, r1, #16
 80012fa:	4308      	orrs	r0, r1
 80012fc:	4684      	mov	ip, r0
 80012fe:	2a38      	cmp	r2, #56	; 0x38
 8001300:	dd00      	ble.n	8001304 <__aeabi_dadd+0x64>
 8001302:	e15e      	b.n	80015c2 <__aeabi_dadd+0x322>
 8001304:	2a1f      	cmp	r2, #31
 8001306:	dd00      	ble.n	800130a <__aeabi_dadd+0x6a>
 8001308:	e1ee      	b.n	80016e8 <__aeabi_dadd+0x448>
 800130a:	2020      	movs	r0, #32
 800130c:	0039      	movs	r1, r7
 800130e:	4665      	mov	r5, ip
 8001310:	1a80      	subs	r0, r0, r2
 8001312:	4087      	lsls	r7, r0
 8001314:	40d1      	lsrs	r1, r2
 8001316:	4085      	lsls	r5, r0
 8001318:	430d      	orrs	r5, r1
 800131a:	0039      	movs	r1, r7
 800131c:	1e4f      	subs	r7, r1, #1
 800131e:	41b9      	sbcs	r1, r7
 8001320:	4667      	mov	r7, ip
 8001322:	40d7      	lsrs	r7, r2
 8001324:	4329      	orrs	r1, r5
 8001326:	1bdb      	subs	r3, r3, r7
 8001328:	464a      	mov	r2, r9
 800132a:	1a55      	subs	r5, r2, r1
 800132c:	45a9      	cmp	r9, r5
 800132e:	4189      	sbcs	r1, r1
 8001330:	4249      	negs	r1, r1
 8001332:	1a5b      	subs	r3, r3, r1
 8001334:	4698      	mov	r8, r3
 8001336:	4643      	mov	r3, r8
 8001338:	021b      	lsls	r3, r3, #8
 800133a:	d400      	bmi.n	800133e <__aeabi_dadd+0x9e>
 800133c:	e0cc      	b.n	80014d8 <__aeabi_dadd+0x238>
 800133e:	4643      	mov	r3, r8
 8001340:	025b      	lsls	r3, r3, #9
 8001342:	0a5b      	lsrs	r3, r3, #9
 8001344:	4698      	mov	r8, r3
 8001346:	4643      	mov	r3, r8
 8001348:	2b00      	cmp	r3, #0
 800134a:	d100      	bne.n	800134e <__aeabi_dadd+0xae>
 800134c:	e12c      	b.n	80015a8 <__aeabi_dadd+0x308>
 800134e:	4640      	mov	r0, r8
 8001350:	f001 fe8e 	bl	8003070 <__clzsi2>
 8001354:	0001      	movs	r1, r0
 8001356:	3908      	subs	r1, #8
 8001358:	2220      	movs	r2, #32
 800135a:	0028      	movs	r0, r5
 800135c:	4643      	mov	r3, r8
 800135e:	1a52      	subs	r2, r2, r1
 8001360:	408b      	lsls	r3, r1
 8001362:	40d0      	lsrs	r0, r2
 8001364:	408d      	lsls	r5, r1
 8001366:	4303      	orrs	r3, r0
 8001368:	428e      	cmp	r6, r1
 800136a:	dd00      	ble.n	800136e <__aeabi_dadd+0xce>
 800136c:	e117      	b.n	800159e <__aeabi_dadd+0x2fe>
 800136e:	1b8e      	subs	r6, r1, r6
 8001370:	1c72      	adds	r2, r6, #1
 8001372:	2a1f      	cmp	r2, #31
 8001374:	dd00      	ble.n	8001378 <__aeabi_dadd+0xd8>
 8001376:	e1a7      	b.n	80016c8 <__aeabi_dadd+0x428>
 8001378:	2120      	movs	r1, #32
 800137a:	0018      	movs	r0, r3
 800137c:	002e      	movs	r6, r5
 800137e:	1a89      	subs	r1, r1, r2
 8001380:	408d      	lsls	r5, r1
 8001382:	4088      	lsls	r0, r1
 8001384:	40d6      	lsrs	r6, r2
 8001386:	40d3      	lsrs	r3, r2
 8001388:	1e69      	subs	r1, r5, #1
 800138a:	418d      	sbcs	r5, r1
 800138c:	4330      	orrs	r0, r6
 800138e:	4698      	mov	r8, r3
 8001390:	2600      	movs	r6, #0
 8001392:	4305      	orrs	r5, r0
 8001394:	076b      	lsls	r3, r5, #29
 8001396:	d009      	beq.n	80013ac <__aeabi_dadd+0x10c>
 8001398:	230f      	movs	r3, #15
 800139a:	402b      	ands	r3, r5
 800139c:	2b04      	cmp	r3, #4
 800139e:	d005      	beq.n	80013ac <__aeabi_dadd+0x10c>
 80013a0:	1d2b      	adds	r3, r5, #4
 80013a2:	42ab      	cmp	r3, r5
 80013a4:	41ad      	sbcs	r5, r5
 80013a6:	426d      	negs	r5, r5
 80013a8:	44a8      	add	r8, r5
 80013aa:	001d      	movs	r5, r3
 80013ac:	4643      	mov	r3, r8
 80013ae:	021b      	lsls	r3, r3, #8
 80013b0:	d400      	bmi.n	80013b4 <__aeabi_dadd+0x114>
 80013b2:	e094      	b.n	80014de <__aeabi_dadd+0x23e>
 80013b4:	4b97      	ldr	r3, [pc, #604]	; (8001614 <__aeabi_dadd+0x374>)
 80013b6:	1c72      	adds	r2, r6, #1
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d100      	bne.n	80013be <__aeabi_dadd+0x11e>
 80013bc:	e09d      	b.n	80014fa <__aeabi_dadd+0x25a>
 80013be:	4641      	mov	r1, r8
 80013c0:	4b95      	ldr	r3, [pc, #596]	; (8001618 <__aeabi_dadd+0x378>)
 80013c2:	08ed      	lsrs	r5, r5, #3
 80013c4:	4019      	ands	r1, r3
 80013c6:	000b      	movs	r3, r1
 80013c8:	0552      	lsls	r2, r2, #21
 80013ca:	0749      	lsls	r1, r1, #29
 80013cc:	025b      	lsls	r3, r3, #9
 80013ce:	4329      	orrs	r1, r5
 80013d0:	0b1b      	lsrs	r3, r3, #12
 80013d2:	0d52      	lsrs	r2, r2, #21
 80013d4:	0512      	lsls	r2, r2, #20
 80013d6:	4313      	orrs	r3, r2
 80013d8:	07e4      	lsls	r4, r4, #31
 80013da:	4323      	orrs	r3, r4
 80013dc:	0008      	movs	r0, r1
 80013de:	0019      	movs	r1, r3
 80013e0:	bce0      	pop	{r5, r6, r7}
 80013e2:	46ba      	mov	sl, r7
 80013e4:	46b1      	mov	r9, r6
 80013e6:	46a8      	mov	r8, r5
 80013e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013ea:	2a00      	cmp	r2, #0
 80013ec:	d043      	beq.n	8001476 <__aeabi_dadd+0x1d6>
 80013ee:	1b8a      	subs	r2, r1, r6
 80013f0:	2e00      	cmp	r6, #0
 80013f2:	d000      	beq.n	80013f6 <__aeabi_dadd+0x156>
 80013f4:	e12a      	b.n	800164c <__aeabi_dadd+0x3ac>
 80013f6:	464c      	mov	r4, r9
 80013f8:	431c      	orrs	r4, r3
 80013fa:	d100      	bne.n	80013fe <__aeabi_dadd+0x15e>
 80013fc:	e1d1      	b.n	80017a2 <__aeabi_dadd+0x502>
 80013fe:	1e54      	subs	r4, r2, #1
 8001400:	2a01      	cmp	r2, #1
 8001402:	d100      	bne.n	8001406 <__aeabi_dadd+0x166>
 8001404:	e21f      	b.n	8001846 <__aeabi_dadd+0x5a6>
 8001406:	4d83      	ldr	r5, [pc, #524]	; (8001614 <__aeabi_dadd+0x374>)
 8001408:	42aa      	cmp	r2, r5
 800140a:	d100      	bne.n	800140e <__aeabi_dadd+0x16e>
 800140c:	e272      	b.n	80018f4 <__aeabi_dadd+0x654>
 800140e:	0022      	movs	r2, r4
 8001410:	e123      	b.n	800165a <__aeabi_dadd+0x3ba>
 8001412:	2a00      	cmp	r2, #0
 8001414:	dc00      	bgt.n	8001418 <__aeabi_dadd+0x178>
 8001416:	e098      	b.n	800154a <__aeabi_dadd+0x2aa>
 8001418:	2900      	cmp	r1, #0
 800141a:	d042      	beq.n	80014a2 <__aeabi_dadd+0x202>
 800141c:	497d      	ldr	r1, [pc, #500]	; (8001614 <__aeabi_dadd+0x374>)
 800141e:	428e      	cmp	r6, r1
 8001420:	d100      	bne.n	8001424 <__aeabi_dadd+0x184>
 8001422:	e0da      	b.n	80015da <__aeabi_dadd+0x33a>
 8001424:	2180      	movs	r1, #128	; 0x80
 8001426:	0028      	movs	r0, r5
 8001428:	0409      	lsls	r1, r1, #16
 800142a:	4308      	orrs	r0, r1
 800142c:	4684      	mov	ip, r0
 800142e:	2a38      	cmp	r2, #56	; 0x38
 8001430:	dd00      	ble.n	8001434 <__aeabi_dadd+0x194>
 8001432:	e129      	b.n	8001688 <__aeabi_dadd+0x3e8>
 8001434:	2a1f      	cmp	r2, #31
 8001436:	dc00      	bgt.n	800143a <__aeabi_dadd+0x19a>
 8001438:	e187      	b.n	800174a <__aeabi_dadd+0x4aa>
 800143a:	0011      	movs	r1, r2
 800143c:	4665      	mov	r5, ip
 800143e:	3920      	subs	r1, #32
 8001440:	40cd      	lsrs	r5, r1
 8001442:	2a20      	cmp	r2, #32
 8001444:	d004      	beq.n	8001450 <__aeabi_dadd+0x1b0>
 8001446:	2040      	movs	r0, #64	; 0x40
 8001448:	4661      	mov	r1, ip
 800144a:	1a82      	subs	r2, r0, r2
 800144c:	4091      	lsls	r1, r2
 800144e:	430f      	orrs	r7, r1
 8001450:	0039      	movs	r1, r7
 8001452:	1e4f      	subs	r7, r1, #1
 8001454:	41b9      	sbcs	r1, r7
 8001456:	430d      	orrs	r5, r1
 8001458:	e11b      	b.n	8001692 <__aeabi_dadd+0x3f2>
 800145a:	0029      	movs	r1, r5
 800145c:	4339      	orrs	r1, r7
 800145e:	d100      	bne.n	8001462 <__aeabi_dadd+0x1c2>
 8001460:	e0b5      	b.n	80015ce <__aeabi_dadd+0x32e>
 8001462:	1e51      	subs	r1, r2, #1
 8001464:	2a01      	cmp	r2, #1
 8001466:	d100      	bne.n	800146a <__aeabi_dadd+0x1ca>
 8001468:	e1ab      	b.n	80017c2 <__aeabi_dadd+0x522>
 800146a:	486a      	ldr	r0, [pc, #424]	; (8001614 <__aeabi_dadd+0x374>)
 800146c:	4282      	cmp	r2, r0
 800146e:	d100      	bne.n	8001472 <__aeabi_dadd+0x1d2>
 8001470:	e1b2      	b.n	80017d8 <__aeabi_dadd+0x538>
 8001472:	000a      	movs	r2, r1
 8001474:	e743      	b.n	80012fe <__aeabi_dadd+0x5e>
 8001476:	4969      	ldr	r1, [pc, #420]	; (800161c <__aeabi_dadd+0x37c>)
 8001478:	1c75      	adds	r5, r6, #1
 800147a:	420d      	tst	r5, r1
 800147c:	d000      	beq.n	8001480 <__aeabi_dadd+0x1e0>
 800147e:	e0cf      	b.n	8001620 <__aeabi_dadd+0x380>
 8001480:	2e00      	cmp	r6, #0
 8001482:	d000      	beq.n	8001486 <__aeabi_dadd+0x1e6>
 8001484:	e193      	b.n	80017ae <__aeabi_dadd+0x50e>
 8001486:	4649      	mov	r1, r9
 8001488:	4319      	orrs	r1, r3
 800148a:	d100      	bne.n	800148e <__aeabi_dadd+0x1ee>
 800148c:	e1d1      	b.n	8001832 <__aeabi_dadd+0x592>
 800148e:	4661      	mov	r1, ip
 8001490:	4339      	orrs	r1, r7
 8001492:	d000      	beq.n	8001496 <__aeabi_dadd+0x1f6>
 8001494:	e1e3      	b.n	800185e <__aeabi_dadd+0x5be>
 8001496:	4649      	mov	r1, r9
 8001498:	0758      	lsls	r0, r3, #29
 800149a:	08c9      	lsrs	r1, r1, #3
 800149c:	4301      	orrs	r1, r0
 800149e:	08db      	lsrs	r3, r3, #3
 80014a0:	e026      	b.n	80014f0 <__aeabi_dadd+0x250>
 80014a2:	0029      	movs	r1, r5
 80014a4:	4339      	orrs	r1, r7
 80014a6:	d100      	bne.n	80014aa <__aeabi_dadd+0x20a>
 80014a8:	e091      	b.n	80015ce <__aeabi_dadd+0x32e>
 80014aa:	1e51      	subs	r1, r2, #1
 80014ac:	2a01      	cmp	r2, #1
 80014ae:	d005      	beq.n	80014bc <__aeabi_dadd+0x21c>
 80014b0:	4858      	ldr	r0, [pc, #352]	; (8001614 <__aeabi_dadd+0x374>)
 80014b2:	4282      	cmp	r2, r0
 80014b4:	d100      	bne.n	80014b8 <__aeabi_dadd+0x218>
 80014b6:	e18f      	b.n	80017d8 <__aeabi_dadd+0x538>
 80014b8:	000a      	movs	r2, r1
 80014ba:	e7b8      	b.n	800142e <__aeabi_dadd+0x18e>
 80014bc:	003d      	movs	r5, r7
 80014be:	444d      	add	r5, r9
 80014c0:	454d      	cmp	r5, r9
 80014c2:	4189      	sbcs	r1, r1
 80014c4:	4463      	add	r3, ip
 80014c6:	4698      	mov	r8, r3
 80014c8:	4249      	negs	r1, r1
 80014ca:	4488      	add	r8, r1
 80014cc:	4643      	mov	r3, r8
 80014ce:	2602      	movs	r6, #2
 80014d0:	021b      	lsls	r3, r3, #8
 80014d2:	d500      	bpl.n	80014d6 <__aeabi_dadd+0x236>
 80014d4:	e0eb      	b.n	80016ae <__aeabi_dadd+0x40e>
 80014d6:	3e01      	subs	r6, #1
 80014d8:	076b      	lsls	r3, r5, #29
 80014da:	d000      	beq.n	80014de <__aeabi_dadd+0x23e>
 80014dc:	e75c      	b.n	8001398 <__aeabi_dadd+0xf8>
 80014de:	4643      	mov	r3, r8
 80014e0:	08e9      	lsrs	r1, r5, #3
 80014e2:	075a      	lsls	r2, r3, #29
 80014e4:	4311      	orrs	r1, r2
 80014e6:	0032      	movs	r2, r6
 80014e8:	08db      	lsrs	r3, r3, #3
 80014ea:	484a      	ldr	r0, [pc, #296]	; (8001614 <__aeabi_dadd+0x374>)
 80014ec:	4282      	cmp	r2, r0
 80014ee:	d021      	beq.n	8001534 <__aeabi_dadd+0x294>
 80014f0:	031b      	lsls	r3, r3, #12
 80014f2:	0552      	lsls	r2, r2, #21
 80014f4:	0b1b      	lsrs	r3, r3, #12
 80014f6:	0d52      	lsrs	r2, r2, #21
 80014f8:	e76c      	b.n	80013d4 <__aeabi_dadd+0x134>
 80014fa:	2300      	movs	r3, #0
 80014fc:	2100      	movs	r1, #0
 80014fe:	e769      	b.n	80013d4 <__aeabi_dadd+0x134>
 8001500:	002a      	movs	r2, r5
 8001502:	433a      	orrs	r2, r7
 8001504:	d069      	beq.n	80015da <__aeabi_dadd+0x33a>
 8001506:	464a      	mov	r2, r9
 8001508:	0758      	lsls	r0, r3, #29
 800150a:	08d1      	lsrs	r1, r2, #3
 800150c:	08da      	lsrs	r2, r3, #3
 800150e:	2380      	movs	r3, #128	; 0x80
 8001510:	031b      	lsls	r3, r3, #12
 8001512:	4308      	orrs	r0, r1
 8001514:	421a      	tst	r2, r3
 8001516:	d007      	beq.n	8001528 <__aeabi_dadd+0x288>
 8001518:	0029      	movs	r1, r5
 800151a:	08ed      	lsrs	r5, r5, #3
 800151c:	421d      	tst	r5, r3
 800151e:	d103      	bne.n	8001528 <__aeabi_dadd+0x288>
 8001520:	002a      	movs	r2, r5
 8001522:	08ff      	lsrs	r7, r7, #3
 8001524:	0748      	lsls	r0, r1, #29
 8001526:	4338      	orrs	r0, r7
 8001528:	0f43      	lsrs	r3, r0, #29
 800152a:	00c1      	lsls	r1, r0, #3
 800152c:	075b      	lsls	r3, r3, #29
 800152e:	08c9      	lsrs	r1, r1, #3
 8001530:	4319      	orrs	r1, r3
 8001532:	0013      	movs	r3, r2
 8001534:	000a      	movs	r2, r1
 8001536:	431a      	orrs	r2, r3
 8001538:	d100      	bne.n	800153c <__aeabi_dadd+0x29c>
 800153a:	e213      	b.n	8001964 <__aeabi_dadd+0x6c4>
 800153c:	2280      	movs	r2, #128	; 0x80
 800153e:	0312      	lsls	r2, r2, #12
 8001540:	4313      	orrs	r3, r2
 8001542:	031b      	lsls	r3, r3, #12
 8001544:	4a33      	ldr	r2, [pc, #204]	; (8001614 <__aeabi_dadd+0x374>)
 8001546:	0b1b      	lsrs	r3, r3, #12
 8001548:	e744      	b.n	80013d4 <__aeabi_dadd+0x134>
 800154a:	2a00      	cmp	r2, #0
 800154c:	d04b      	beq.n	80015e6 <__aeabi_dadd+0x346>
 800154e:	1b8a      	subs	r2, r1, r6
 8001550:	2e00      	cmp	r6, #0
 8001552:	d100      	bne.n	8001556 <__aeabi_dadd+0x2b6>
 8001554:	e0e7      	b.n	8001726 <__aeabi_dadd+0x486>
 8001556:	482f      	ldr	r0, [pc, #188]	; (8001614 <__aeabi_dadd+0x374>)
 8001558:	4281      	cmp	r1, r0
 800155a:	d100      	bne.n	800155e <__aeabi_dadd+0x2be>
 800155c:	e195      	b.n	800188a <__aeabi_dadd+0x5ea>
 800155e:	2080      	movs	r0, #128	; 0x80
 8001560:	0400      	lsls	r0, r0, #16
 8001562:	4303      	orrs	r3, r0
 8001564:	2a38      	cmp	r2, #56	; 0x38
 8001566:	dd00      	ble.n	800156a <__aeabi_dadd+0x2ca>
 8001568:	e143      	b.n	80017f2 <__aeabi_dadd+0x552>
 800156a:	2a1f      	cmp	r2, #31
 800156c:	dd00      	ble.n	8001570 <__aeabi_dadd+0x2d0>
 800156e:	e1db      	b.n	8001928 <__aeabi_dadd+0x688>
 8001570:	2020      	movs	r0, #32
 8001572:	001d      	movs	r5, r3
 8001574:	464e      	mov	r6, r9
 8001576:	1a80      	subs	r0, r0, r2
 8001578:	4085      	lsls	r5, r0
 800157a:	40d6      	lsrs	r6, r2
 800157c:	4335      	orrs	r5, r6
 800157e:	464e      	mov	r6, r9
 8001580:	4086      	lsls	r6, r0
 8001582:	0030      	movs	r0, r6
 8001584:	40d3      	lsrs	r3, r2
 8001586:	1e46      	subs	r6, r0, #1
 8001588:	41b0      	sbcs	r0, r6
 800158a:	449c      	add	ip, r3
 800158c:	4305      	orrs	r5, r0
 800158e:	19ed      	adds	r5, r5, r7
 8001590:	42bd      	cmp	r5, r7
 8001592:	419b      	sbcs	r3, r3
 8001594:	425b      	negs	r3, r3
 8001596:	4463      	add	r3, ip
 8001598:	4698      	mov	r8, r3
 800159a:	000e      	movs	r6, r1
 800159c:	e07f      	b.n	800169e <__aeabi_dadd+0x3fe>
 800159e:	4a1e      	ldr	r2, [pc, #120]	; (8001618 <__aeabi_dadd+0x378>)
 80015a0:	1a76      	subs	r6, r6, r1
 80015a2:	4013      	ands	r3, r2
 80015a4:	4698      	mov	r8, r3
 80015a6:	e6f5      	b.n	8001394 <__aeabi_dadd+0xf4>
 80015a8:	0028      	movs	r0, r5
 80015aa:	f001 fd61 	bl	8003070 <__clzsi2>
 80015ae:	0001      	movs	r1, r0
 80015b0:	3118      	adds	r1, #24
 80015b2:	291f      	cmp	r1, #31
 80015b4:	dc00      	bgt.n	80015b8 <__aeabi_dadd+0x318>
 80015b6:	e6cf      	b.n	8001358 <__aeabi_dadd+0xb8>
 80015b8:	002b      	movs	r3, r5
 80015ba:	3808      	subs	r0, #8
 80015bc:	4083      	lsls	r3, r0
 80015be:	2500      	movs	r5, #0
 80015c0:	e6d2      	b.n	8001368 <__aeabi_dadd+0xc8>
 80015c2:	4662      	mov	r2, ip
 80015c4:	433a      	orrs	r2, r7
 80015c6:	0011      	movs	r1, r2
 80015c8:	1e4f      	subs	r7, r1, #1
 80015ca:	41b9      	sbcs	r1, r7
 80015cc:	e6ac      	b.n	8001328 <__aeabi_dadd+0x88>
 80015ce:	4649      	mov	r1, r9
 80015d0:	0758      	lsls	r0, r3, #29
 80015d2:	08c9      	lsrs	r1, r1, #3
 80015d4:	4301      	orrs	r1, r0
 80015d6:	08db      	lsrs	r3, r3, #3
 80015d8:	e787      	b.n	80014ea <__aeabi_dadd+0x24a>
 80015da:	4649      	mov	r1, r9
 80015dc:	075a      	lsls	r2, r3, #29
 80015de:	08c9      	lsrs	r1, r1, #3
 80015e0:	4311      	orrs	r1, r2
 80015e2:	08db      	lsrs	r3, r3, #3
 80015e4:	e7a6      	b.n	8001534 <__aeabi_dadd+0x294>
 80015e6:	490d      	ldr	r1, [pc, #52]	; (800161c <__aeabi_dadd+0x37c>)
 80015e8:	1c70      	adds	r0, r6, #1
 80015ea:	4208      	tst	r0, r1
 80015ec:	d000      	beq.n	80015f0 <__aeabi_dadd+0x350>
 80015ee:	e0bb      	b.n	8001768 <__aeabi_dadd+0x4c8>
 80015f0:	2e00      	cmp	r6, #0
 80015f2:	d000      	beq.n	80015f6 <__aeabi_dadd+0x356>
 80015f4:	e114      	b.n	8001820 <__aeabi_dadd+0x580>
 80015f6:	4649      	mov	r1, r9
 80015f8:	4319      	orrs	r1, r3
 80015fa:	d100      	bne.n	80015fe <__aeabi_dadd+0x35e>
 80015fc:	e175      	b.n	80018ea <__aeabi_dadd+0x64a>
 80015fe:	0029      	movs	r1, r5
 8001600:	4339      	orrs	r1, r7
 8001602:	d000      	beq.n	8001606 <__aeabi_dadd+0x366>
 8001604:	e17e      	b.n	8001904 <__aeabi_dadd+0x664>
 8001606:	4649      	mov	r1, r9
 8001608:	0758      	lsls	r0, r3, #29
 800160a:	08c9      	lsrs	r1, r1, #3
 800160c:	4301      	orrs	r1, r0
 800160e:	08db      	lsrs	r3, r3, #3
 8001610:	e76e      	b.n	80014f0 <__aeabi_dadd+0x250>
 8001612:	46c0      	nop			; (mov r8, r8)
 8001614:	000007ff 	.word	0x000007ff
 8001618:	ff7fffff 	.word	0xff7fffff
 800161c:	000007fe 	.word	0x000007fe
 8001620:	4649      	mov	r1, r9
 8001622:	1bcd      	subs	r5, r1, r7
 8001624:	4661      	mov	r1, ip
 8001626:	1a58      	subs	r0, r3, r1
 8001628:	45a9      	cmp	r9, r5
 800162a:	4189      	sbcs	r1, r1
 800162c:	4249      	negs	r1, r1
 800162e:	4688      	mov	r8, r1
 8001630:	0001      	movs	r1, r0
 8001632:	4640      	mov	r0, r8
 8001634:	1a09      	subs	r1, r1, r0
 8001636:	4688      	mov	r8, r1
 8001638:	0209      	lsls	r1, r1, #8
 800163a:	d500      	bpl.n	800163e <__aeabi_dadd+0x39e>
 800163c:	e0a6      	b.n	800178c <__aeabi_dadd+0x4ec>
 800163e:	4641      	mov	r1, r8
 8001640:	4329      	orrs	r1, r5
 8001642:	d000      	beq.n	8001646 <__aeabi_dadd+0x3a6>
 8001644:	e67f      	b.n	8001346 <__aeabi_dadd+0xa6>
 8001646:	2300      	movs	r3, #0
 8001648:	2400      	movs	r4, #0
 800164a:	e751      	b.n	80014f0 <__aeabi_dadd+0x250>
 800164c:	4cc7      	ldr	r4, [pc, #796]	; (800196c <__aeabi_dadd+0x6cc>)
 800164e:	42a1      	cmp	r1, r4
 8001650:	d100      	bne.n	8001654 <__aeabi_dadd+0x3b4>
 8001652:	e0c7      	b.n	80017e4 <__aeabi_dadd+0x544>
 8001654:	2480      	movs	r4, #128	; 0x80
 8001656:	0424      	lsls	r4, r4, #16
 8001658:	4323      	orrs	r3, r4
 800165a:	2a38      	cmp	r2, #56	; 0x38
 800165c:	dc54      	bgt.n	8001708 <__aeabi_dadd+0x468>
 800165e:	2a1f      	cmp	r2, #31
 8001660:	dd00      	ble.n	8001664 <__aeabi_dadd+0x3c4>
 8001662:	e0cc      	b.n	80017fe <__aeabi_dadd+0x55e>
 8001664:	2420      	movs	r4, #32
 8001666:	4648      	mov	r0, r9
 8001668:	1aa4      	subs	r4, r4, r2
 800166a:	001d      	movs	r5, r3
 800166c:	464e      	mov	r6, r9
 800166e:	40a0      	lsls	r0, r4
 8001670:	40d6      	lsrs	r6, r2
 8001672:	40a5      	lsls	r5, r4
 8001674:	0004      	movs	r4, r0
 8001676:	40d3      	lsrs	r3, r2
 8001678:	4662      	mov	r2, ip
 800167a:	4335      	orrs	r5, r6
 800167c:	1e66      	subs	r6, r4, #1
 800167e:	41b4      	sbcs	r4, r6
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	469c      	mov	ip, r3
 8001684:	4325      	orrs	r5, r4
 8001686:	e044      	b.n	8001712 <__aeabi_dadd+0x472>
 8001688:	4662      	mov	r2, ip
 800168a:	433a      	orrs	r2, r7
 800168c:	0015      	movs	r5, r2
 800168e:	1e6f      	subs	r7, r5, #1
 8001690:	41bd      	sbcs	r5, r7
 8001692:	444d      	add	r5, r9
 8001694:	454d      	cmp	r5, r9
 8001696:	4189      	sbcs	r1, r1
 8001698:	4249      	negs	r1, r1
 800169a:	4688      	mov	r8, r1
 800169c:	4498      	add	r8, r3
 800169e:	4643      	mov	r3, r8
 80016a0:	021b      	lsls	r3, r3, #8
 80016a2:	d400      	bmi.n	80016a6 <__aeabi_dadd+0x406>
 80016a4:	e718      	b.n	80014d8 <__aeabi_dadd+0x238>
 80016a6:	4bb1      	ldr	r3, [pc, #708]	; (800196c <__aeabi_dadd+0x6cc>)
 80016a8:	3601      	adds	r6, #1
 80016aa:	429e      	cmp	r6, r3
 80016ac:	d049      	beq.n	8001742 <__aeabi_dadd+0x4a2>
 80016ae:	4642      	mov	r2, r8
 80016b0:	4baf      	ldr	r3, [pc, #700]	; (8001970 <__aeabi_dadd+0x6d0>)
 80016b2:	2101      	movs	r1, #1
 80016b4:	401a      	ands	r2, r3
 80016b6:	0013      	movs	r3, r2
 80016b8:	086a      	lsrs	r2, r5, #1
 80016ba:	400d      	ands	r5, r1
 80016bc:	4315      	orrs	r5, r2
 80016be:	07d9      	lsls	r1, r3, #31
 80016c0:	085b      	lsrs	r3, r3, #1
 80016c2:	4698      	mov	r8, r3
 80016c4:	430d      	orrs	r5, r1
 80016c6:	e665      	b.n	8001394 <__aeabi_dadd+0xf4>
 80016c8:	0018      	movs	r0, r3
 80016ca:	3e1f      	subs	r6, #31
 80016cc:	40f0      	lsrs	r0, r6
 80016ce:	2a20      	cmp	r2, #32
 80016d0:	d003      	beq.n	80016da <__aeabi_dadd+0x43a>
 80016d2:	2140      	movs	r1, #64	; 0x40
 80016d4:	1a8a      	subs	r2, r1, r2
 80016d6:	4093      	lsls	r3, r2
 80016d8:	431d      	orrs	r5, r3
 80016da:	1e69      	subs	r1, r5, #1
 80016dc:	418d      	sbcs	r5, r1
 80016de:	2300      	movs	r3, #0
 80016e0:	2600      	movs	r6, #0
 80016e2:	4698      	mov	r8, r3
 80016e4:	4305      	orrs	r5, r0
 80016e6:	e6f7      	b.n	80014d8 <__aeabi_dadd+0x238>
 80016e8:	0011      	movs	r1, r2
 80016ea:	4665      	mov	r5, ip
 80016ec:	3920      	subs	r1, #32
 80016ee:	40cd      	lsrs	r5, r1
 80016f0:	2a20      	cmp	r2, #32
 80016f2:	d004      	beq.n	80016fe <__aeabi_dadd+0x45e>
 80016f4:	2040      	movs	r0, #64	; 0x40
 80016f6:	4661      	mov	r1, ip
 80016f8:	1a82      	subs	r2, r0, r2
 80016fa:	4091      	lsls	r1, r2
 80016fc:	430f      	orrs	r7, r1
 80016fe:	0039      	movs	r1, r7
 8001700:	1e4f      	subs	r7, r1, #1
 8001702:	41b9      	sbcs	r1, r7
 8001704:	4329      	orrs	r1, r5
 8001706:	e60f      	b.n	8001328 <__aeabi_dadd+0x88>
 8001708:	464a      	mov	r2, r9
 800170a:	4313      	orrs	r3, r2
 800170c:	001d      	movs	r5, r3
 800170e:	1e6b      	subs	r3, r5, #1
 8001710:	419d      	sbcs	r5, r3
 8001712:	1b7d      	subs	r5, r7, r5
 8001714:	42af      	cmp	r7, r5
 8001716:	419b      	sbcs	r3, r3
 8001718:	4662      	mov	r2, ip
 800171a:	425b      	negs	r3, r3
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	4698      	mov	r8, r3
 8001720:	4654      	mov	r4, sl
 8001722:	000e      	movs	r6, r1
 8001724:	e607      	b.n	8001336 <__aeabi_dadd+0x96>
 8001726:	4648      	mov	r0, r9
 8001728:	4318      	orrs	r0, r3
 800172a:	d100      	bne.n	800172e <__aeabi_dadd+0x48e>
 800172c:	e0b3      	b.n	8001896 <__aeabi_dadd+0x5f6>
 800172e:	1e50      	subs	r0, r2, #1
 8001730:	2a01      	cmp	r2, #1
 8001732:	d100      	bne.n	8001736 <__aeabi_dadd+0x496>
 8001734:	e10d      	b.n	8001952 <__aeabi_dadd+0x6b2>
 8001736:	4d8d      	ldr	r5, [pc, #564]	; (800196c <__aeabi_dadd+0x6cc>)
 8001738:	42aa      	cmp	r2, r5
 800173a:	d100      	bne.n	800173e <__aeabi_dadd+0x49e>
 800173c:	e0a5      	b.n	800188a <__aeabi_dadd+0x5ea>
 800173e:	0002      	movs	r2, r0
 8001740:	e710      	b.n	8001564 <__aeabi_dadd+0x2c4>
 8001742:	0032      	movs	r2, r6
 8001744:	2300      	movs	r3, #0
 8001746:	2100      	movs	r1, #0
 8001748:	e644      	b.n	80013d4 <__aeabi_dadd+0x134>
 800174a:	2120      	movs	r1, #32
 800174c:	0038      	movs	r0, r7
 800174e:	1a89      	subs	r1, r1, r2
 8001750:	4665      	mov	r5, ip
 8001752:	408f      	lsls	r7, r1
 8001754:	408d      	lsls	r5, r1
 8001756:	40d0      	lsrs	r0, r2
 8001758:	1e79      	subs	r1, r7, #1
 800175a:	418f      	sbcs	r7, r1
 800175c:	4305      	orrs	r5, r0
 800175e:	433d      	orrs	r5, r7
 8001760:	4667      	mov	r7, ip
 8001762:	40d7      	lsrs	r7, r2
 8001764:	19db      	adds	r3, r3, r7
 8001766:	e794      	b.n	8001692 <__aeabi_dadd+0x3f2>
 8001768:	4a80      	ldr	r2, [pc, #512]	; (800196c <__aeabi_dadd+0x6cc>)
 800176a:	4290      	cmp	r0, r2
 800176c:	d100      	bne.n	8001770 <__aeabi_dadd+0x4d0>
 800176e:	e0ec      	b.n	800194a <__aeabi_dadd+0x6aa>
 8001770:	0039      	movs	r1, r7
 8001772:	4449      	add	r1, r9
 8001774:	4549      	cmp	r1, r9
 8001776:	4192      	sbcs	r2, r2
 8001778:	4463      	add	r3, ip
 800177a:	4252      	negs	r2, r2
 800177c:	189b      	adds	r3, r3, r2
 800177e:	07dd      	lsls	r5, r3, #31
 8001780:	0849      	lsrs	r1, r1, #1
 8001782:	085b      	lsrs	r3, r3, #1
 8001784:	4698      	mov	r8, r3
 8001786:	0006      	movs	r6, r0
 8001788:	430d      	orrs	r5, r1
 800178a:	e6a5      	b.n	80014d8 <__aeabi_dadd+0x238>
 800178c:	464a      	mov	r2, r9
 800178e:	1abd      	subs	r5, r7, r2
 8001790:	42af      	cmp	r7, r5
 8001792:	4189      	sbcs	r1, r1
 8001794:	4662      	mov	r2, ip
 8001796:	4249      	negs	r1, r1
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	1a5b      	subs	r3, r3, r1
 800179c:	4698      	mov	r8, r3
 800179e:	4654      	mov	r4, sl
 80017a0:	e5d1      	b.n	8001346 <__aeabi_dadd+0xa6>
 80017a2:	076c      	lsls	r4, r5, #29
 80017a4:	08f9      	lsrs	r1, r7, #3
 80017a6:	4321      	orrs	r1, r4
 80017a8:	08eb      	lsrs	r3, r5, #3
 80017aa:	0004      	movs	r4, r0
 80017ac:	e69d      	b.n	80014ea <__aeabi_dadd+0x24a>
 80017ae:	464a      	mov	r2, r9
 80017b0:	431a      	orrs	r2, r3
 80017b2:	d175      	bne.n	80018a0 <__aeabi_dadd+0x600>
 80017b4:	4661      	mov	r1, ip
 80017b6:	4339      	orrs	r1, r7
 80017b8:	d114      	bne.n	80017e4 <__aeabi_dadd+0x544>
 80017ba:	2380      	movs	r3, #128	; 0x80
 80017bc:	2400      	movs	r4, #0
 80017be:	031b      	lsls	r3, r3, #12
 80017c0:	e6bc      	b.n	800153c <__aeabi_dadd+0x29c>
 80017c2:	464a      	mov	r2, r9
 80017c4:	1bd5      	subs	r5, r2, r7
 80017c6:	45a9      	cmp	r9, r5
 80017c8:	4189      	sbcs	r1, r1
 80017ca:	4662      	mov	r2, ip
 80017cc:	4249      	negs	r1, r1
 80017ce:	1a9b      	subs	r3, r3, r2
 80017d0:	1a5b      	subs	r3, r3, r1
 80017d2:	4698      	mov	r8, r3
 80017d4:	2601      	movs	r6, #1
 80017d6:	e5ae      	b.n	8001336 <__aeabi_dadd+0x96>
 80017d8:	464a      	mov	r2, r9
 80017da:	08d1      	lsrs	r1, r2, #3
 80017dc:	075a      	lsls	r2, r3, #29
 80017de:	4311      	orrs	r1, r2
 80017e0:	08db      	lsrs	r3, r3, #3
 80017e2:	e6a7      	b.n	8001534 <__aeabi_dadd+0x294>
 80017e4:	4663      	mov	r3, ip
 80017e6:	08f9      	lsrs	r1, r7, #3
 80017e8:	075a      	lsls	r2, r3, #29
 80017ea:	4654      	mov	r4, sl
 80017ec:	4311      	orrs	r1, r2
 80017ee:	08db      	lsrs	r3, r3, #3
 80017f0:	e6a0      	b.n	8001534 <__aeabi_dadd+0x294>
 80017f2:	464a      	mov	r2, r9
 80017f4:	4313      	orrs	r3, r2
 80017f6:	001d      	movs	r5, r3
 80017f8:	1e6b      	subs	r3, r5, #1
 80017fa:	419d      	sbcs	r5, r3
 80017fc:	e6c7      	b.n	800158e <__aeabi_dadd+0x2ee>
 80017fe:	0014      	movs	r4, r2
 8001800:	001e      	movs	r6, r3
 8001802:	3c20      	subs	r4, #32
 8001804:	40e6      	lsrs	r6, r4
 8001806:	2a20      	cmp	r2, #32
 8001808:	d005      	beq.n	8001816 <__aeabi_dadd+0x576>
 800180a:	2440      	movs	r4, #64	; 0x40
 800180c:	1aa2      	subs	r2, r4, r2
 800180e:	4093      	lsls	r3, r2
 8001810:	464a      	mov	r2, r9
 8001812:	431a      	orrs	r2, r3
 8001814:	4691      	mov	r9, r2
 8001816:	464d      	mov	r5, r9
 8001818:	1e6b      	subs	r3, r5, #1
 800181a:	419d      	sbcs	r5, r3
 800181c:	4335      	orrs	r5, r6
 800181e:	e778      	b.n	8001712 <__aeabi_dadd+0x472>
 8001820:	464a      	mov	r2, r9
 8001822:	431a      	orrs	r2, r3
 8001824:	d000      	beq.n	8001828 <__aeabi_dadd+0x588>
 8001826:	e66b      	b.n	8001500 <__aeabi_dadd+0x260>
 8001828:	076b      	lsls	r3, r5, #29
 800182a:	08f9      	lsrs	r1, r7, #3
 800182c:	4319      	orrs	r1, r3
 800182e:	08eb      	lsrs	r3, r5, #3
 8001830:	e680      	b.n	8001534 <__aeabi_dadd+0x294>
 8001832:	4661      	mov	r1, ip
 8001834:	4339      	orrs	r1, r7
 8001836:	d054      	beq.n	80018e2 <__aeabi_dadd+0x642>
 8001838:	4663      	mov	r3, ip
 800183a:	08f9      	lsrs	r1, r7, #3
 800183c:	075c      	lsls	r4, r3, #29
 800183e:	4321      	orrs	r1, r4
 8001840:	08db      	lsrs	r3, r3, #3
 8001842:	0004      	movs	r4, r0
 8001844:	e654      	b.n	80014f0 <__aeabi_dadd+0x250>
 8001846:	464a      	mov	r2, r9
 8001848:	1abd      	subs	r5, r7, r2
 800184a:	42af      	cmp	r7, r5
 800184c:	4189      	sbcs	r1, r1
 800184e:	4662      	mov	r2, ip
 8001850:	4249      	negs	r1, r1
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	1a5b      	subs	r3, r3, r1
 8001856:	4698      	mov	r8, r3
 8001858:	0004      	movs	r4, r0
 800185a:	2601      	movs	r6, #1
 800185c:	e56b      	b.n	8001336 <__aeabi_dadd+0x96>
 800185e:	464a      	mov	r2, r9
 8001860:	1bd5      	subs	r5, r2, r7
 8001862:	45a9      	cmp	r9, r5
 8001864:	4189      	sbcs	r1, r1
 8001866:	4662      	mov	r2, ip
 8001868:	4249      	negs	r1, r1
 800186a:	1a9a      	subs	r2, r3, r2
 800186c:	1a52      	subs	r2, r2, r1
 800186e:	4690      	mov	r8, r2
 8001870:	0212      	lsls	r2, r2, #8
 8001872:	d532      	bpl.n	80018da <__aeabi_dadd+0x63a>
 8001874:	464a      	mov	r2, r9
 8001876:	1abd      	subs	r5, r7, r2
 8001878:	42af      	cmp	r7, r5
 800187a:	4189      	sbcs	r1, r1
 800187c:	4662      	mov	r2, ip
 800187e:	4249      	negs	r1, r1
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	1a5b      	subs	r3, r3, r1
 8001884:	4698      	mov	r8, r3
 8001886:	0004      	movs	r4, r0
 8001888:	e584      	b.n	8001394 <__aeabi_dadd+0xf4>
 800188a:	4663      	mov	r3, ip
 800188c:	08f9      	lsrs	r1, r7, #3
 800188e:	075a      	lsls	r2, r3, #29
 8001890:	4311      	orrs	r1, r2
 8001892:	08db      	lsrs	r3, r3, #3
 8001894:	e64e      	b.n	8001534 <__aeabi_dadd+0x294>
 8001896:	08f9      	lsrs	r1, r7, #3
 8001898:	0768      	lsls	r0, r5, #29
 800189a:	4301      	orrs	r1, r0
 800189c:	08eb      	lsrs	r3, r5, #3
 800189e:	e624      	b.n	80014ea <__aeabi_dadd+0x24a>
 80018a0:	4662      	mov	r2, ip
 80018a2:	433a      	orrs	r2, r7
 80018a4:	d100      	bne.n	80018a8 <__aeabi_dadd+0x608>
 80018a6:	e698      	b.n	80015da <__aeabi_dadd+0x33a>
 80018a8:	464a      	mov	r2, r9
 80018aa:	08d1      	lsrs	r1, r2, #3
 80018ac:	075a      	lsls	r2, r3, #29
 80018ae:	4311      	orrs	r1, r2
 80018b0:	08da      	lsrs	r2, r3, #3
 80018b2:	2380      	movs	r3, #128	; 0x80
 80018b4:	031b      	lsls	r3, r3, #12
 80018b6:	421a      	tst	r2, r3
 80018b8:	d008      	beq.n	80018cc <__aeabi_dadd+0x62c>
 80018ba:	4660      	mov	r0, ip
 80018bc:	08c5      	lsrs	r5, r0, #3
 80018be:	421d      	tst	r5, r3
 80018c0:	d104      	bne.n	80018cc <__aeabi_dadd+0x62c>
 80018c2:	4654      	mov	r4, sl
 80018c4:	002a      	movs	r2, r5
 80018c6:	08f9      	lsrs	r1, r7, #3
 80018c8:	0743      	lsls	r3, r0, #29
 80018ca:	4319      	orrs	r1, r3
 80018cc:	0f4b      	lsrs	r3, r1, #29
 80018ce:	00c9      	lsls	r1, r1, #3
 80018d0:	075b      	lsls	r3, r3, #29
 80018d2:	08c9      	lsrs	r1, r1, #3
 80018d4:	4319      	orrs	r1, r3
 80018d6:	0013      	movs	r3, r2
 80018d8:	e62c      	b.n	8001534 <__aeabi_dadd+0x294>
 80018da:	4641      	mov	r1, r8
 80018dc:	4329      	orrs	r1, r5
 80018de:	d000      	beq.n	80018e2 <__aeabi_dadd+0x642>
 80018e0:	e5fa      	b.n	80014d8 <__aeabi_dadd+0x238>
 80018e2:	2300      	movs	r3, #0
 80018e4:	000a      	movs	r2, r1
 80018e6:	2400      	movs	r4, #0
 80018e8:	e602      	b.n	80014f0 <__aeabi_dadd+0x250>
 80018ea:	076b      	lsls	r3, r5, #29
 80018ec:	08f9      	lsrs	r1, r7, #3
 80018ee:	4319      	orrs	r1, r3
 80018f0:	08eb      	lsrs	r3, r5, #3
 80018f2:	e5fd      	b.n	80014f0 <__aeabi_dadd+0x250>
 80018f4:	4663      	mov	r3, ip
 80018f6:	08f9      	lsrs	r1, r7, #3
 80018f8:	075b      	lsls	r3, r3, #29
 80018fa:	4319      	orrs	r1, r3
 80018fc:	4663      	mov	r3, ip
 80018fe:	0004      	movs	r4, r0
 8001900:	08db      	lsrs	r3, r3, #3
 8001902:	e617      	b.n	8001534 <__aeabi_dadd+0x294>
 8001904:	003d      	movs	r5, r7
 8001906:	444d      	add	r5, r9
 8001908:	4463      	add	r3, ip
 800190a:	454d      	cmp	r5, r9
 800190c:	4189      	sbcs	r1, r1
 800190e:	4698      	mov	r8, r3
 8001910:	4249      	negs	r1, r1
 8001912:	4488      	add	r8, r1
 8001914:	4643      	mov	r3, r8
 8001916:	021b      	lsls	r3, r3, #8
 8001918:	d400      	bmi.n	800191c <__aeabi_dadd+0x67c>
 800191a:	e5dd      	b.n	80014d8 <__aeabi_dadd+0x238>
 800191c:	4642      	mov	r2, r8
 800191e:	4b14      	ldr	r3, [pc, #80]	; (8001970 <__aeabi_dadd+0x6d0>)
 8001920:	2601      	movs	r6, #1
 8001922:	401a      	ands	r2, r3
 8001924:	4690      	mov	r8, r2
 8001926:	e5d7      	b.n	80014d8 <__aeabi_dadd+0x238>
 8001928:	0010      	movs	r0, r2
 800192a:	001e      	movs	r6, r3
 800192c:	3820      	subs	r0, #32
 800192e:	40c6      	lsrs	r6, r0
 8001930:	2a20      	cmp	r2, #32
 8001932:	d005      	beq.n	8001940 <__aeabi_dadd+0x6a0>
 8001934:	2040      	movs	r0, #64	; 0x40
 8001936:	1a82      	subs	r2, r0, r2
 8001938:	4093      	lsls	r3, r2
 800193a:	464a      	mov	r2, r9
 800193c:	431a      	orrs	r2, r3
 800193e:	4691      	mov	r9, r2
 8001940:	464d      	mov	r5, r9
 8001942:	1e6b      	subs	r3, r5, #1
 8001944:	419d      	sbcs	r5, r3
 8001946:	4335      	orrs	r5, r6
 8001948:	e621      	b.n	800158e <__aeabi_dadd+0x2ee>
 800194a:	0002      	movs	r2, r0
 800194c:	2300      	movs	r3, #0
 800194e:	2100      	movs	r1, #0
 8001950:	e540      	b.n	80013d4 <__aeabi_dadd+0x134>
 8001952:	464a      	mov	r2, r9
 8001954:	19d5      	adds	r5, r2, r7
 8001956:	42bd      	cmp	r5, r7
 8001958:	4189      	sbcs	r1, r1
 800195a:	4463      	add	r3, ip
 800195c:	4698      	mov	r8, r3
 800195e:	4249      	negs	r1, r1
 8001960:	4488      	add	r8, r1
 8001962:	e5b3      	b.n	80014cc <__aeabi_dadd+0x22c>
 8001964:	2100      	movs	r1, #0
 8001966:	4a01      	ldr	r2, [pc, #4]	; (800196c <__aeabi_dadd+0x6cc>)
 8001968:	000b      	movs	r3, r1
 800196a:	e533      	b.n	80013d4 <__aeabi_dadd+0x134>
 800196c:	000007ff 	.word	0x000007ff
 8001970:	ff7fffff 	.word	0xff7fffff

08001974 <__aeabi_ddiv>:
 8001974:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001976:	4657      	mov	r7, sl
 8001978:	464e      	mov	r6, r9
 800197a:	4645      	mov	r5, r8
 800197c:	46de      	mov	lr, fp
 800197e:	b5e0      	push	{r5, r6, r7, lr}
 8001980:	4681      	mov	r9, r0
 8001982:	0005      	movs	r5, r0
 8001984:	030c      	lsls	r4, r1, #12
 8001986:	0048      	lsls	r0, r1, #1
 8001988:	4692      	mov	sl, r2
 800198a:	001f      	movs	r7, r3
 800198c:	b085      	sub	sp, #20
 800198e:	0b24      	lsrs	r4, r4, #12
 8001990:	0d40      	lsrs	r0, r0, #21
 8001992:	0fce      	lsrs	r6, r1, #31
 8001994:	2800      	cmp	r0, #0
 8001996:	d059      	beq.n	8001a4c <__aeabi_ddiv+0xd8>
 8001998:	4b87      	ldr	r3, [pc, #540]	; (8001bb8 <__aeabi_ddiv+0x244>)
 800199a:	4298      	cmp	r0, r3
 800199c:	d100      	bne.n	80019a0 <__aeabi_ddiv+0x2c>
 800199e:	e098      	b.n	8001ad2 <__aeabi_ddiv+0x15e>
 80019a0:	0f6b      	lsrs	r3, r5, #29
 80019a2:	00e4      	lsls	r4, r4, #3
 80019a4:	431c      	orrs	r4, r3
 80019a6:	2380      	movs	r3, #128	; 0x80
 80019a8:	041b      	lsls	r3, r3, #16
 80019aa:	4323      	orrs	r3, r4
 80019ac:	4698      	mov	r8, r3
 80019ae:	4b83      	ldr	r3, [pc, #524]	; (8001bbc <__aeabi_ddiv+0x248>)
 80019b0:	00ed      	lsls	r5, r5, #3
 80019b2:	469b      	mov	fp, r3
 80019b4:	2300      	movs	r3, #0
 80019b6:	4699      	mov	r9, r3
 80019b8:	4483      	add	fp, r0
 80019ba:	9300      	str	r3, [sp, #0]
 80019bc:	033c      	lsls	r4, r7, #12
 80019be:	007b      	lsls	r3, r7, #1
 80019c0:	4650      	mov	r0, sl
 80019c2:	0b24      	lsrs	r4, r4, #12
 80019c4:	0d5b      	lsrs	r3, r3, #21
 80019c6:	0fff      	lsrs	r7, r7, #31
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d067      	beq.n	8001a9c <__aeabi_ddiv+0x128>
 80019cc:	4a7a      	ldr	r2, [pc, #488]	; (8001bb8 <__aeabi_ddiv+0x244>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d018      	beq.n	8001a04 <__aeabi_ddiv+0x90>
 80019d2:	497a      	ldr	r1, [pc, #488]	; (8001bbc <__aeabi_ddiv+0x248>)
 80019d4:	0f42      	lsrs	r2, r0, #29
 80019d6:	468c      	mov	ip, r1
 80019d8:	00e4      	lsls	r4, r4, #3
 80019da:	4659      	mov	r1, fp
 80019dc:	4314      	orrs	r4, r2
 80019de:	2280      	movs	r2, #128	; 0x80
 80019e0:	4463      	add	r3, ip
 80019e2:	0412      	lsls	r2, r2, #16
 80019e4:	1acb      	subs	r3, r1, r3
 80019e6:	4314      	orrs	r4, r2
 80019e8:	469b      	mov	fp, r3
 80019ea:	00c2      	lsls	r2, r0, #3
 80019ec:	2000      	movs	r0, #0
 80019ee:	0033      	movs	r3, r6
 80019f0:	407b      	eors	r3, r7
 80019f2:	469a      	mov	sl, r3
 80019f4:	464b      	mov	r3, r9
 80019f6:	2b0f      	cmp	r3, #15
 80019f8:	d900      	bls.n	80019fc <__aeabi_ddiv+0x88>
 80019fa:	e0ef      	b.n	8001bdc <__aeabi_ddiv+0x268>
 80019fc:	4970      	ldr	r1, [pc, #448]	; (8001bc0 <__aeabi_ddiv+0x24c>)
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	58cb      	ldr	r3, [r1, r3]
 8001a02:	469f      	mov	pc, r3
 8001a04:	4b6f      	ldr	r3, [pc, #444]	; (8001bc4 <__aeabi_ddiv+0x250>)
 8001a06:	4652      	mov	r2, sl
 8001a08:	469c      	mov	ip, r3
 8001a0a:	4322      	orrs	r2, r4
 8001a0c:	44e3      	add	fp, ip
 8001a0e:	2a00      	cmp	r2, #0
 8001a10:	d000      	beq.n	8001a14 <__aeabi_ddiv+0xa0>
 8001a12:	e095      	b.n	8001b40 <__aeabi_ddiv+0x1cc>
 8001a14:	4649      	mov	r1, r9
 8001a16:	2302      	movs	r3, #2
 8001a18:	4319      	orrs	r1, r3
 8001a1a:	4689      	mov	r9, r1
 8001a1c:	2400      	movs	r4, #0
 8001a1e:	2002      	movs	r0, #2
 8001a20:	e7e5      	b.n	80019ee <__aeabi_ddiv+0x7a>
 8001a22:	2300      	movs	r3, #0
 8001a24:	2400      	movs	r4, #0
 8001a26:	2500      	movs	r5, #0
 8001a28:	4652      	mov	r2, sl
 8001a2a:	051b      	lsls	r3, r3, #20
 8001a2c:	4323      	orrs	r3, r4
 8001a2e:	07d2      	lsls	r2, r2, #31
 8001a30:	4313      	orrs	r3, r2
 8001a32:	0028      	movs	r0, r5
 8001a34:	0019      	movs	r1, r3
 8001a36:	b005      	add	sp, #20
 8001a38:	bcf0      	pop	{r4, r5, r6, r7}
 8001a3a:	46bb      	mov	fp, r7
 8001a3c:	46b2      	mov	sl, r6
 8001a3e:	46a9      	mov	r9, r5
 8001a40:	46a0      	mov	r8, r4
 8001a42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a44:	2400      	movs	r4, #0
 8001a46:	2500      	movs	r5, #0
 8001a48:	4b5b      	ldr	r3, [pc, #364]	; (8001bb8 <__aeabi_ddiv+0x244>)
 8001a4a:	e7ed      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001a4c:	464b      	mov	r3, r9
 8001a4e:	4323      	orrs	r3, r4
 8001a50:	4698      	mov	r8, r3
 8001a52:	d100      	bne.n	8001a56 <__aeabi_ddiv+0xe2>
 8001a54:	e089      	b.n	8001b6a <__aeabi_ddiv+0x1f6>
 8001a56:	2c00      	cmp	r4, #0
 8001a58:	d100      	bne.n	8001a5c <__aeabi_ddiv+0xe8>
 8001a5a:	e1e0      	b.n	8001e1e <__aeabi_ddiv+0x4aa>
 8001a5c:	0020      	movs	r0, r4
 8001a5e:	f001 fb07 	bl	8003070 <__clzsi2>
 8001a62:	0001      	movs	r1, r0
 8001a64:	0002      	movs	r2, r0
 8001a66:	390b      	subs	r1, #11
 8001a68:	231d      	movs	r3, #29
 8001a6a:	1a5b      	subs	r3, r3, r1
 8001a6c:	4649      	mov	r1, r9
 8001a6e:	0010      	movs	r0, r2
 8001a70:	40d9      	lsrs	r1, r3
 8001a72:	3808      	subs	r0, #8
 8001a74:	4084      	lsls	r4, r0
 8001a76:	000b      	movs	r3, r1
 8001a78:	464d      	mov	r5, r9
 8001a7a:	4323      	orrs	r3, r4
 8001a7c:	4698      	mov	r8, r3
 8001a7e:	4085      	lsls	r5, r0
 8001a80:	4851      	ldr	r0, [pc, #324]	; (8001bc8 <__aeabi_ddiv+0x254>)
 8001a82:	033c      	lsls	r4, r7, #12
 8001a84:	1a83      	subs	r3, r0, r2
 8001a86:	469b      	mov	fp, r3
 8001a88:	2300      	movs	r3, #0
 8001a8a:	4699      	mov	r9, r3
 8001a8c:	9300      	str	r3, [sp, #0]
 8001a8e:	007b      	lsls	r3, r7, #1
 8001a90:	4650      	mov	r0, sl
 8001a92:	0b24      	lsrs	r4, r4, #12
 8001a94:	0d5b      	lsrs	r3, r3, #21
 8001a96:	0fff      	lsrs	r7, r7, #31
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d197      	bne.n	80019cc <__aeabi_ddiv+0x58>
 8001a9c:	4652      	mov	r2, sl
 8001a9e:	4322      	orrs	r2, r4
 8001aa0:	d055      	beq.n	8001b4e <__aeabi_ddiv+0x1da>
 8001aa2:	2c00      	cmp	r4, #0
 8001aa4:	d100      	bne.n	8001aa8 <__aeabi_ddiv+0x134>
 8001aa6:	e1ca      	b.n	8001e3e <__aeabi_ddiv+0x4ca>
 8001aa8:	0020      	movs	r0, r4
 8001aaa:	f001 fae1 	bl	8003070 <__clzsi2>
 8001aae:	0002      	movs	r2, r0
 8001ab0:	3a0b      	subs	r2, #11
 8001ab2:	231d      	movs	r3, #29
 8001ab4:	0001      	movs	r1, r0
 8001ab6:	1a9b      	subs	r3, r3, r2
 8001ab8:	4652      	mov	r2, sl
 8001aba:	3908      	subs	r1, #8
 8001abc:	40da      	lsrs	r2, r3
 8001abe:	408c      	lsls	r4, r1
 8001ac0:	4314      	orrs	r4, r2
 8001ac2:	4652      	mov	r2, sl
 8001ac4:	408a      	lsls	r2, r1
 8001ac6:	4b41      	ldr	r3, [pc, #260]	; (8001bcc <__aeabi_ddiv+0x258>)
 8001ac8:	4458      	add	r0, fp
 8001aca:	469b      	mov	fp, r3
 8001acc:	4483      	add	fp, r0
 8001ace:	2000      	movs	r0, #0
 8001ad0:	e78d      	b.n	80019ee <__aeabi_ddiv+0x7a>
 8001ad2:	464b      	mov	r3, r9
 8001ad4:	4323      	orrs	r3, r4
 8001ad6:	4698      	mov	r8, r3
 8001ad8:	d140      	bne.n	8001b5c <__aeabi_ddiv+0x1e8>
 8001ada:	2308      	movs	r3, #8
 8001adc:	4699      	mov	r9, r3
 8001ade:	3b06      	subs	r3, #6
 8001ae0:	2500      	movs	r5, #0
 8001ae2:	4683      	mov	fp, r0
 8001ae4:	9300      	str	r3, [sp, #0]
 8001ae6:	e769      	b.n	80019bc <__aeabi_ddiv+0x48>
 8001ae8:	46b2      	mov	sl, r6
 8001aea:	9b00      	ldr	r3, [sp, #0]
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d0a9      	beq.n	8001a44 <__aeabi_ddiv+0xd0>
 8001af0:	2b03      	cmp	r3, #3
 8001af2:	d100      	bne.n	8001af6 <__aeabi_ddiv+0x182>
 8001af4:	e211      	b.n	8001f1a <__aeabi_ddiv+0x5a6>
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d093      	beq.n	8001a22 <__aeabi_ddiv+0xae>
 8001afa:	4a35      	ldr	r2, [pc, #212]	; (8001bd0 <__aeabi_ddiv+0x25c>)
 8001afc:	445a      	add	r2, fp
 8001afe:	2a00      	cmp	r2, #0
 8001b00:	dc00      	bgt.n	8001b04 <__aeabi_ddiv+0x190>
 8001b02:	e13c      	b.n	8001d7e <__aeabi_ddiv+0x40a>
 8001b04:	076b      	lsls	r3, r5, #29
 8001b06:	d000      	beq.n	8001b0a <__aeabi_ddiv+0x196>
 8001b08:	e1a7      	b.n	8001e5a <__aeabi_ddiv+0x4e6>
 8001b0a:	08ed      	lsrs	r5, r5, #3
 8001b0c:	4643      	mov	r3, r8
 8001b0e:	01db      	lsls	r3, r3, #7
 8001b10:	d506      	bpl.n	8001b20 <__aeabi_ddiv+0x1ac>
 8001b12:	4642      	mov	r2, r8
 8001b14:	4b2f      	ldr	r3, [pc, #188]	; (8001bd4 <__aeabi_ddiv+0x260>)
 8001b16:	401a      	ands	r2, r3
 8001b18:	4690      	mov	r8, r2
 8001b1a:	2280      	movs	r2, #128	; 0x80
 8001b1c:	00d2      	lsls	r2, r2, #3
 8001b1e:	445a      	add	r2, fp
 8001b20:	4b2d      	ldr	r3, [pc, #180]	; (8001bd8 <__aeabi_ddiv+0x264>)
 8001b22:	429a      	cmp	r2, r3
 8001b24:	dc8e      	bgt.n	8001a44 <__aeabi_ddiv+0xd0>
 8001b26:	4643      	mov	r3, r8
 8001b28:	0552      	lsls	r2, r2, #21
 8001b2a:	0758      	lsls	r0, r3, #29
 8001b2c:	025c      	lsls	r4, r3, #9
 8001b2e:	4305      	orrs	r5, r0
 8001b30:	0b24      	lsrs	r4, r4, #12
 8001b32:	0d53      	lsrs	r3, r2, #21
 8001b34:	e778      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001b36:	46ba      	mov	sl, r7
 8001b38:	46a0      	mov	r8, r4
 8001b3a:	0015      	movs	r5, r2
 8001b3c:	9000      	str	r0, [sp, #0]
 8001b3e:	e7d4      	b.n	8001aea <__aeabi_ddiv+0x176>
 8001b40:	464a      	mov	r2, r9
 8001b42:	2303      	movs	r3, #3
 8001b44:	431a      	orrs	r2, r3
 8001b46:	4691      	mov	r9, r2
 8001b48:	2003      	movs	r0, #3
 8001b4a:	4652      	mov	r2, sl
 8001b4c:	e74f      	b.n	80019ee <__aeabi_ddiv+0x7a>
 8001b4e:	4649      	mov	r1, r9
 8001b50:	2301      	movs	r3, #1
 8001b52:	4319      	orrs	r1, r3
 8001b54:	4689      	mov	r9, r1
 8001b56:	2400      	movs	r4, #0
 8001b58:	2001      	movs	r0, #1
 8001b5a:	e748      	b.n	80019ee <__aeabi_ddiv+0x7a>
 8001b5c:	230c      	movs	r3, #12
 8001b5e:	4699      	mov	r9, r3
 8001b60:	3b09      	subs	r3, #9
 8001b62:	46a0      	mov	r8, r4
 8001b64:	4683      	mov	fp, r0
 8001b66:	9300      	str	r3, [sp, #0]
 8001b68:	e728      	b.n	80019bc <__aeabi_ddiv+0x48>
 8001b6a:	2304      	movs	r3, #4
 8001b6c:	4699      	mov	r9, r3
 8001b6e:	2300      	movs	r3, #0
 8001b70:	469b      	mov	fp, r3
 8001b72:	3301      	adds	r3, #1
 8001b74:	2500      	movs	r5, #0
 8001b76:	9300      	str	r3, [sp, #0]
 8001b78:	e720      	b.n	80019bc <__aeabi_ddiv+0x48>
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	2480      	movs	r4, #128	; 0x80
 8001b7e:	469a      	mov	sl, r3
 8001b80:	2500      	movs	r5, #0
 8001b82:	4b0d      	ldr	r3, [pc, #52]	; (8001bb8 <__aeabi_ddiv+0x244>)
 8001b84:	0324      	lsls	r4, r4, #12
 8001b86:	e74f      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001b88:	2380      	movs	r3, #128	; 0x80
 8001b8a:	4641      	mov	r1, r8
 8001b8c:	031b      	lsls	r3, r3, #12
 8001b8e:	4219      	tst	r1, r3
 8001b90:	d008      	beq.n	8001ba4 <__aeabi_ddiv+0x230>
 8001b92:	421c      	tst	r4, r3
 8001b94:	d106      	bne.n	8001ba4 <__aeabi_ddiv+0x230>
 8001b96:	431c      	orrs	r4, r3
 8001b98:	0324      	lsls	r4, r4, #12
 8001b9a:	46ba      	mov	sl, r7
 8001b9c:	0015      	movs	r5, r2
 8001b9e:	4b06      	ldr	r3, [pc, #24]	; (8001bb8 <__aeabi_ddiv+0x244>)
 8001ba0:	0b24      	lsrs	r4, r4, #12
 8001ba2:	e741      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001ba4:	2480      	movs	r4, #128	; 0x80
 8001ba6:	4643      	mov	r3, r8
 8001ba8:	0324      	lsls	r4, r4, #12
 8001baa:	431c      	orrs	r4, r3
 8001bac:	0324      	lsls	r4, r4, #12
 8001bae:	46b2      	mov	sl, r6
 8001bb0:	4b01      	ldr	r3, [pc, #4]	; (8001bb8 <__aeabi_ddiv+0x244>)
 8001bb2:	0b24      	lsrs	r4, r4, #12
 8001bb4:	e738      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001bb6:	46c0      	nop			; (mov r8, r8)
 8001bb8:	000007ff 	.word	0x000007ff
 8001bbc:	fffffc01 	.word	0xfffffc01
 8001bc0:	0801256c 	.word	0x0801256c
 8001bc4:	fffff801 	.word	0xfffff801
 8001bc8:	fffffc0d 	.word	0xfffffc0d
 8001bcc:	000003f3 	.word	0x000003f3
 8001bd0:	000003ff 	.word	0x000003ff
 8001bd4:	feffffff 	.word	0xfeffffff
 8001bd8:	000007fe 	.word	0x000007fe
 8001bdc:	4544      	cmp	r4, r8
 8001bde:	d200      	bcs.n	8001be2 <__aeabi_ddiv+0x26e>
 8001be0:	e116      	b.n	8001e10 <__aeabi_ddiv+0x49c>
 8001be2:	d100      	bne.n	8001be6 <__aeabi_ddiv+0x272>
 8001be4:	e111      	b.n	8001e0a <__aeabi_ddiv+0x496>
 8001be6:	2301      	movs	r3, #1
 8001be8:	425b      	negs	r3, r3
 8001bea:	469c      	mov	ip, r3
 8001bec:	002e      	movs	r6, r5
 8001bee:	4640      	mov	r0, r8
 8001bf0:	2500      	movs	r5, #0
 8001bf2:	44e3      	add	fp, ip
 8001bf4:	0223      	lsls	r3, r4, #8
 8001bf6:	0e14      	lsrs	r4, r2, #24
 8001bf8:	431c      	orrs	r4, r3
 8001bfa:	0c1b      	lsrs	r3, r3, #16
 8001bfc:	4699      	mov	r9, r3
 8001bfe:	0423      	lsls	r3, r4, #16
 8001c00:	0c1f      	lsrs	r7, r3, #16
 8001c02:	0212      	lsls	r2, r2, #8
 8001c04:	4649      	mov	r1, r9
 8001c06:	9200      	str	r2, [sp, #0]
 8001c08:	9701      	str	r7, [sp, #4]
 8001c0a:	f7fe fb1b 	bl	8000244 <__aeabi_uidivmod>
 8001c0e:	0002      	movs	r2, r0
 8001c10:	437a      	muls	r2, r7
 8001c12:	040b      	lsls	r3, r1, #16
 8001c14:	0c31      	lsrs	r1, r6, #16
 8001c16:	4680      	mov	r8, r0
 8001c18:	4319      	orrs	r1, r3
 8001c1a:	428a      	cmp	r2, r1
 8001c1c:	d90b      	bls.n	8001c36 <__aeabi_ddiv+0x2c2>
 8001c1e:	2301      	movs	r3, #1
 8001c20:	425b      	negs	r3, r3
 8001c22:	469c      	mov	ip, r3
 8001c24:	1909      	adds	r1, r1, r4
 8001c26:	44e0      	add	r8, ip
 8001c28:	428c      	cmp	r4, r1
 8001c2a:	d804      	bhi.n	8001c36 <__aeabi_ddiv+0x2c2>
 8001c2c:	428a      	cmp	r2, r1
 8001c2e:	d902      	bls.n	8001c36 <__aeabi_ddiv+0x2c2>
 8001c30:	1e83      	subs	r3, r0, #2
 8001c32:	4698      	mov	r8, r3
 8001c34:	1909      	adds	r1, r1, r4
 8001c36:	1a88      	subs	r0, r1, r2
 8001c38:	4649      	mov	r1, r9
 8001c3a:	f7fe fb03 	bl	8000244 <__aeabi_uidivmod>
 8001c3e:	0409      	lsls	r1, r1, #16
 8001c40:	468c      	mov	ip, r1
 8001c42:	0431      	lsls	r1, r6, #16
 8001c44:	4666      	mov	r6, ip
 8001c46:	9a01      	ldr	r2, [sp, #4]
 8001c48:	0c09      	lsrs	r1, r1, #16
 8001c4a:	4342      	muls	r2, r0
 8001c4c:	0003      	movs	r3, r0
 8001c4e:	4331      	orrs	r1, r6
 8001c50:	428a      	cmp	r2, r1
 8001c52:	d904      	bls.n	8001c5e <__aeabi_ddiv+0x2ea>
 8001c54:	1909      	adds	r1, r1, r4
 8001c56:	3b01      	subs	r3, #1
 8001c58:	428c      	cmp	r4, r1
 8001c5a:	d800      	bhi.n	8001c5e <__aeabi_ddiv+0x2ea>
 8001c5c:	e111      	b.n	8001e82 <__aeabi_ddiv+0x50e>
 8001c5e:	1a89      	subs	r1, r1, r2
 8001c60:	4642      	mov	r2, r8
 8001c62:	9e00      	ldr	r6, [sp, #0]
 8001c64:	0412      	lsls	r2, r2, #16
 8001c66:	431a      	orrs	r2, r3
 8001c68:	0c33      	lsrs	r3, r6, #16
 8001c6a:	001f      	movs	r7, r3
 8001c6c:	0c10      	lsrs	r0, r2, #16
 8001c6e:	4690      	mov	r8, r2
 8001c70:	9302      	str	r3, [sp, #8]
 8001c72:	0413      	lsls	r3, r2, #16
 8001c74:	0432      	lsls	r2, r6, #16
 8001c76:	0c16      	lsrs	r6, r2, #16
 8001c78:	0032      	movs	r2, r6
 8001c7a:	0c1b      	lsrs	r3, r3, #16
 8001c7c:	435a      	muls	r2, r3
 8001c7e:	9603      	str	r6, [sp, #12]
 8001c80:	437b      	muls	r3, r7
 8001c82:	4346      	muls	r6, r0
 8001c84:	4378      	muls	r0, r7
 8001c86:	0c17      	lsrs	r7, r2, #16
 8001c88:	46bc      	mov	ip, r7
 8001c8a:	199b      	adds	r3, r3, r6
 8001c8c:	4463      	add	r3, ip
 8001c8e:	429e      	cmp	r6, r3
 8001c90:	d903      	bls.n	8001c9a <__aeabi_ddiv+0x326>
 8001c92:	2680      	movs	r6, #128	; 0x80
 8001c94:	0276      	lsls	r6, r6, #9
 8001c96:	46b4      	mov	ip, r6
 8001c98:	4460      	add	r0, ip
 8001c9a:	0c1e      	lsrs	r6, r3, #16
 8001c9c:	1830      	adds	r0, r6, r0
 8001c9e:	0416      	lsls	r6, r2, #16
 8001ca0:	041b      	lsls	r3, r3, #16
 8001ca2:	0c36      	lsrs	r6, r6, #16
 8001ca4:	199e      	adds	r6, r3, r6
 8001ca6:	4281      	cmp	r1, r0
 8001ca8:	d200      	bcs.n	8001cac <__aeabi_ddiv+0x338>
 8001caa:	e09c      	b.n	8001de6 <__aeabi_ddiv+0x472>
 8001cac:	d100      	bne.n	8001cb0 <__aeabi_ddiv+0x33c>
 8001cae:	e097      	b.n	8001de0 <__aeabi_ddiv+0x46c>
 8001cb0:	1bae      	subs	r6, r5, r6
 8001cb2:	1a09      	subs	r1, r1, r0
 8001cb4:	42b5      	cmp	r5, r6
 8001cb6:	4180      	sbcs	r0, r0
 8001cb8:	4240      	negs	r0, r0
 8001cba:	1a08      	subs	r0, r1, r0
 8001cbc:	4284      	cmp	r4, r0
 8001cbe:	d100      	bne.n	8001cc2 <__aeabi_ddiv+0x34e>
 8001cc0:	e111      	b.n	8001ee6 <__aeabi_ddiv+0x572>
 8001cc2:	4649      	mov	r1, r9
 8001cc4:	f7fe fabe 	bl	8000244 <__aeabi_uidivmod>
 8001cc8:	9a01      	ldr	r2, [sp, #4]
 8001cca:	040b      	lsls	r3, r1, #16
 8001ccc:	4342      	muls	r2, r0
 8001cce:	0c31      	lsrs	r1, r6, #16
 8001cd0:	0005      	movs	r5, r0
 8001cd2:	4319      	orrs	r1, r3
 8001cd4:	428a      	cmp	r2, r1
 8001cd6:	d907      	bls.n	8001ce8 <__aeabi_ddiv+0x374>
 8001cd8:	1909      	adds	r1, r1, r4
 8001cda:	3d01      	subs	r5, #1
 8001cdc:	428c      	cmp	r4, r1
 8001cde:	d803      	bhi.n	8001ce8 <__aeabi_ddiv+0x374>
 8001ce0:	428a      	cmp	r2, r1
 8001ce2:	d901      	bls.n	8001ce8 <__aeabi_ddiv+0x374>
 8001ce4:	1e85      	subs	r5, r0, #2
 8001ce6:	1909      	adds	r1, r1, r4
 8001ce8:	1a88      	subs	r0, r1, r2
 8001cea:	4649      	mov	r1, r9
 8001cec:	f7fe faaa 	bl	8000244 <__aeabi_uidivmod>
 8001cf0:	0409      	lsls	r1, r1, #16
 8001cf2:	468c      	mov	ip, r1
 8001cf4:	0431      	lsls	r1, r6, #16
 8001cf6:	4666      	mov	r6, ip
 8001cf8:	9a01      	ldr	r2, [sp, #4]
 8001cfa:	0c09      	lsrs	r1, r1, #16
 8001cfc:	4342      	muls	r2, r0
 8001cfe:	0003      	movs	r3, r0
 8001d00:	4331      	orrs	r1, r6
 8001d02:	428a      	cmp	r2, r1
 8001d04:	d907      	bls.n	8001d16 <__aeabi_ddiv+0x3a2>
 8001d06:	1909      	adds	r1, r1, r4
 8001d08:	3b01      	subs	r3, #1
 8001d0a:	428c      	cmp	r4, r1
 8001d0c:	d803      	bhi.n	8001d16 <__aeabi_ddiv+0x3a2>
 8001d0e:	428a      	cmp	r2, r1
 8001d10:	d901      	bls.n	8001d16 <__aeabi_ddiv+0x3a2>
 8001d12:	1e83      	subs	r3, r0, #2
 8001d14:	1909      	adds	r1, r1, r4
 8001d16:	9e03      	ldr	r6, [sp, #12]
 8001d18:	1a89      	subs	r1, r1, r2
 8001d1a:	0032      	movs	r2, r6
 8001d1c:	042d      	lsls	r5, r5, #16
 8001d1e:	431d      	orrs	r5, r3
 8001d20:	9f02      	ldr	r7, [sp, #8]
 8001d22:	042b      	lsls	r3, r5, #16
 8001d24:	0c1b      	lsrs	r3, r3, #16
 8001d26:	435a      	muls	r2, r3
 8001d28:	437b      	muls	r3, r7
 8001d2a:	469c      	mov	ip, r3
 8001d2c:	0c28      	lsrs	r0, r5, #16
 8001d2e:	4346      	muls	r6, r0
 8001d30:	0c13      	lsrs	r3, r2, #16
 8001d32:	44b4      	add	ip, r6
 8001d34:	4463      	add	r3, ip
 8001d36:	4378      	muls	r0, r7
 8001d38:	429e      	cmp	r6, r3
 8001d3a:	d903      	bls.n	8001d44 <__aeabi_ddiv+0x3d0>
 8001d3c:	2680      	movs	r6, #128	; 0x80
 8001d3e:	0276      	lsls	r6, r6, #9
 8001d40:	46b4      	mov	ip, r6
 8001d42:	4460      	add	r0, ip
 8001d44:	0c1e      	lsrs	r6, r3, #16
 8001d46:	0412      	lsls	r2, r2, #16
 8001d48:	041b      	lsls	r3, r3, #16
 8001d4a:	0c12      	lsrs	r2, r2, #16
 8001d4c:	1830      	adds	r0, r6, r0
 8001d4e:	189b      	adds	r3, r3, r2
 8001d50:	4281      	cmp	r1, r0
 8001d52:	d306      	bcc.n	8001d62 <__aeabi_ddiv+0x3ee>
 8001d54:	d002      	beq.n	8001d5c <__aeabi_ddiv+0x3e8>
 8001d56:	2301      	movs	r3, #1
 8001d58:	431d      	orrs	r5, r3
 8001d5a:	e6ce      	b.n	8001afa <__aeabi_ddiv+0x186>
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d100      	bne.n	8001d62 <__aeabi_ddiv+0x3ee>
 8001d60:	e6cb      	b.n	8001afa <__aeabi_ddiv+0x186>
 8001d62:	1861      	adds	r1, r4, r1
 8001d64:	1e6e      	subs	r6, r5, #1
 8001d66:	42a1      	cmp	r1, r4
 8001d68:	d200      	bcs.n	8001d6c <__aeabi_ddiv+0x3f8>
 8001d6a:	e0a4      	b.n	8001eb6 <__aeabi_ddiv+0x542>
 8001d6c:	4281      	cmp	r1, r0
 8001d6e:	d200      	bcs.n	8001d72 <__aeabi_ddiv+0x3fe>
 8001d70:	e0c9      	b.n	8001f06 <__aeabi_ddiv+0x592>
 8001d72:	d100      	bne.n	8001d76 <__aeabi_ddiv+0x402>
 8001d74:	e0d9      	b.n	8001f2a <__aeabi_ddiv+0x5b6>
 8001d76:	0035      	movs	r5, r6
 8001d78:	e7ed      	b.n	8001d56 <__aeabi_ddiv+0x3e2>
 8001d7a:	2501      	movs	r5, #1
 8001d7c:	426d      	negs	r5, r5
 8001d7e:	2101      	movs	r1, #1
 8001d80:	1a89      	subs	r1, r1, r2
 8001d82:	2938      	cmp	r1, #56	; 0x38
 8001d84:	dd00      	ble.n	8001d88 <__aeabi_ddiv+0x414>
 8001d86:	e64c      	b.n	8001a22 <__aeabi_ddiv+0xae>
 8001d88:	291f      	cmp	r1, #31
 8001d8a:	dc00      	bgt.n	8001d8e <__aeabi_ddiv+0x41a>
 8001d8c:	e07f      	b.n	8001e8e <__aeabi_ddiv+0x51a>
 8001d8e:	231f      	movs	r3, #31
 8001d90:	425b      	negs	r3, r3
 8001d92:	1a9a      	subs	r2, r3, r2
 8001d94:	4643      	mov	r3, r8
 8001d96:	40d3      	lsrs	r3, r2
 8001d98:	2920      	cmp	r1, #32
 8001d9a:	d004      	beq.n	8001da6 <__aeabi_ddiv+0x432>
 8001d9c:	4644      	mov	r4, r8
 8001d9e:	4a65      	ldr	r2, [pc, #404]	; (8001f34 <__aeabi_ddiv+0x5c0>)
 8001da0:	445a      	add	r2, fp
 8001da2:	4094      	lsls	r4, r2
 8001da4:	4325      	orrs	r5, r4
 8001da6:	1e6a      	subs	r2, r5, #1
 8001da8:	4195      	sbcs	r5, r2
 8001daa:	2207      	movs	r2, #7
 8001dac:	432b      	orrs	r3, r5
 8001dae:	0015      	movs	r5, r2
 8001db0:	2400      	movs	r4, #0
 8001db2:	401d      	ands	r5, r3
 8001db4:	421a      	tst	r2, r3
 8001db6:	d100      	bne.n	8001dba <__aeabi_ddiv+0x446>
 8001db8:	e0a1      	b.n	8001efe <__aeabi_ddiv+0x58a>
 8001dba:	220f      	movs	r2, #15
 8001dbc:	2400      	movs	r4, #0
 8001dbe:	401a      	ands	r2, r3
 8001dc0:	2a04      	cmp	r2, #4
 8001dc2:	d100      	bne.n	8001dc6 <__aeabi_ddiv+0x452>
 8001dc4:	e098      	b.n	8001ef8 <__aeabi_ddiv+0x584>
 8001dc6:	1d1a      	adds	r2, r3, #4
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	419b      	sbcs	r3, r3
 8001dcc:	425b      	negs	r3, r3
 8001dce:	18e4      	adds	r4, r4, r3
 8001dd0:	0013      	movs	r3, r2
 8001dd2:	0222      	lsls	r2, r4, #8
 8001dd4:	d400      	bmi.n	8001dd8 <__aeabi_ddiv+0x464>
 8001dd6:	e08f      	b.n	8001ef8 <__aeabi_ddiv+0x584>
 8001dd8:	2301      	movs	r3, #1
 8001dda:	2400      	movs	r4, #0
 8001ddc:	2500      	movs	r5, #0
 8001dde:	e623      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001de0:	42b5      	cmp	r5, r6
 8001de2:	d300      	bcc.n	8001de6 <__aeabi_ddiv+0x472>
 8001de4:	e764      	b.n	8001cb0 <__aeabi_ddiv+0x33c>
 8001de6:	4643      	mov	r3, r8
 8001de8:	1e5a      	subs	r2, r3, #1
 8001dea:	9b00      	ldr	r3, [sp, #0]
 8001dec:	469c      	mov	ip, r3
 8001dee:	4465      	add	r5, ip
 8001df0:	001f      	movs	r7, r3
 8001df2:	429d      	cmp	r5, r3
 8001df4:	419b      	sbcs	r3, r3
 8001df6:	425b      	negs	r3, r3
 8001df8:	191b      	adds	r3, r3, r4
 8001dfa:	18c9      	adds	r1, r1, r3
 8001dfc:	428c      	cmp	r4, r1
 8001dfe:	d23a      	bcs.n	8001e76 <__aeabi_ddiv+0x502>
 8001e00:	4288      	cmp	r0, r1
 8001e02:	d863      	bhi.n	8001ecc <__aeabi_ddiv+0x558>
 8001e04:	d060      	beq.n	8001ec8 <__aeabi_ddiv+0x554>
 8001e06:	4690      	mov	r8, r2
 8001e08:	e752      	b.n	8001cb0 <__aeabi_ddiv+0x33c>
 8001e0a:	42aa      	cmp	r2, r5
 8001e0c:	d900      	bls.n	8001e10 <__aeabi_ddiv+0x49c>
 8001e0e:	e6ea      	b.n	8001be6 <__aeabi_ddiv+0x272>
 8001e10:	4643      	mov	r3, r8
 8001e12:	07de      	lsls	r6, r3, #31
 8001e14:	0858      	lsrs	r0, r3, #1
 8001e16:	086b      	lsrs	r3, r5, #1
 8001e18:	431e      	orrs	r6, r3
 8001e1a:	07ed      	lsls	r5, r5, #31
 8001e1c:	e6ea      	b.n	8001bf4 <__aeabi_ddiv+0x280>
 8001e1e:	4648      	mov	r0, r9
 8001e20:	f001 f926 	bl	8003070 <__clzsi2>
 8001e24:	0001      	movs	r1, r0
 8001e26:	0002      	movs	r2, r0
 8001e28:	3115      	adds	r1, #21
 8001e2a:	3220      	adds	r2, #32
 8001e2c:	291c      	cmp	r1, #28
 8001e2e:	dc00      	bgt.n	8001e32 <__aeabi_ddiv+0x4be>
 8001e30:	e61a      	b.n	8001a68 <__aeabi_ddiv+0xf4>
 8001e32:	464b      	mov	r3, r9
 8001e34:	3808      	subs	r0, #8
 8001e36:	4083      	lsls	r3, r0
 8001e38:	2500      	movs	r5, #0
 8001e3a:	4698      	mov	r8, r3
 8001e3c:	e620      	b.n	8001a80 <__aeabi_ddiv+0x10c>
 8001e3e:	f001 f917 	bl	8003070 <__clzsi2>
 8001e42:	0003      	movs	r3, r0
 8001e44:	001a      	movs	r2, r3
 8001e46:	3215      	adds	r2, #21
 8001e48:	3020      	adds	r0, #32
 8001e4a:	2a1c      	cmp	r2, #28
 8001e4c:	dc00      	bgt.n	8001e50 <__aeabi_ddiv+0x4dc>
 8001e4e:	e630      	b.n	8001ab2 <__aeabi_ddiv+0x13e>
 8001e50:	4654      	mov	r4, sl
 8001e52:	3b08      	subs	r3, #8
 8001e54:	2200      	movs	r2, #0
 8001e56:	409c      	lsls	r4, r3
 8001e58:	e635      	b.n	8001ac6 <__aeabi_ddiv+0x152>
 8001e5a:	230f      	movs	r3, #15
 8001e5c:	402b      	ands	r3, r5
 8001e5e:	2b04      	cmp	r3, #4
 8001e60:	d100      	bne.n	8001e64 <__aeabi_ddiv+0x4f0>
 8001e62:	e652      	b.n	8001b0a <__aeabi_ddiv+0x196>
 8001e64:	2305      	movs	r3, #5
 8001e66:	425b      	negs	r3, r3
 8001e68:	42ab      	cmp	r3, r5
 8001e6a:	419b      	sbcs	r3, r3
 8001e6c:	3504      	adds	r5, #4
 8001e6e:	425b      	negs	r3, r3
 8001e70:	08ed      	lsrs	r5, r5, #3
 8001e72:	4498      	add	r8, r3
 8001e74:	e64a      	b.n	8001b0c <__aeabi_ddiv+0x198>
 8001e76:	428c      	cmp	r4, r1
 8001e78:	d1c5      	bne.n	8001e06 <__aeabi_ddiv+0x492>
 8001e7a:	42af      	cmp	r7, r5
 8001e7c:	d9c0      	bls.n	8001e00 <__aeabi_ddiv+0x48c>
 8001e7e:	4690      	mov	r8, r2
 8001e80:	e716      	b.n	8001cb0 <__aeabi_ddiv+0x33c>
 8001e82:	428a      	cmp	r2, r1
 8001e84:	d800      	bhi.n	8001e88 <__aeabi_ddiv+0x514>
 8001e86:	e6ea      	b.n	8001c5e <__aeabi_ddiv+0x2ea>
 8001e88:	1e83      	subs	r3, r0, #2
 8001e8a:	1909      	adds	r1, r1, r4
 8001e8c:	e6e7      	b.n	8001c5e <__aeabi_ddiv+0x2ea>
 8001e8e:	4a2a      	ldr	r2, [pc, #168]	; (8001f38 <__aeabi_ddiv+0x5c4>)
 8001e90:	0028      	movs	r0, r5
 8001e92:	445a      	add	r2, fp
 8001e94:	4643      	mov	r3, r8
 8001e96:	4095      	lsls	r5, r2
 8001e98:	4093      	lsls	r3, r2
 8001e9a:	40c8      	lsrs	r0, r1
 8001e9c:	1e6a      	subs	r2, r5, #1
 8001e9e:	4195      	sbcs	r5, r2
 8001ea0:	4644      	mov	r4, r8
 8001ea2:	4303      	orrs	r3, r0
 8001ea4:	432b      	orrs	r3, r5
 8001ea6:	40cc      	lsrs	r4, r1
 8001ea8:	075a      	lsls	r2, r3, #29
 8001eaa:	d092      	beq.n	8001dd2 <__aeabi_ddiv+0x45e>
 8001eac:	220f      	movs	r2, #15
 8001eae:	401a      	ands	r2, r3
 8001eb0:	2a04      	cmp	r2, #4
 8001eb2:	d188      	bne.n	8001dc6 <__aeabi_ddiv+0x452>
 8001eb4:	e78d      	b.n	8001dd2 <__aeabi_ddiv+0x45e>
 8001eb6:	0035      	movs	r5, r6
 8001eb8:	4281      	cmp	r1, r0
 8001eba:	d000      	beq.n	8001ebe <__aeabi_ddiv+0x54a>
 8001ebc:	e74b      	b.n	8001d56 <__aeabi_ddiv+0x3e2>
 8001ebe:	9a00      	ldr	r2, [sp, #0]
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d000      	beq.n	8001ec6 <__aeabi_ddiv+0x552>
 8001ec4:	e747      	b.n	8001d56 <__aeabi_ddiv+0x3e2>
 8001ec6:	e618      	b.n	8001afa <__aeabi_ddiv+0x186>
 8001ec8:	42ae      	cmp	r6, r5
 8001eca:	d99c      	bls.n	8001e06 <__aeabi_ddiv+0x492>
 8001ecc:	2302      	movs	r3, #2
 8001ece:	425b      	negs	r3, r3
 8001ed0:	469c      	mov	ip, r3
 8001ed2:	9b00      	ldr	r3, [sp, #0]
 8001ed4:	44e0      	add	r8, ip
 8001ed6:	469c      	mov	ip, r3
 8001ed8:	4465      	add	r5, ip
 8001eda:	429d      	cmp	r5, r3
 8001edc:	419b      	sbcs	r3, r3
 8001ede:	425b      	negs	r3, r3
 8001ee0:	191b      	adds	r3, r3, r4
 8001ee2:	18c9      	adds	r1, r1, r3
 8001ee4:	e6e4      	b.n	8001cb0 <__aeabi_ddiv+0x33c>
 8001ee6:	4a15      	ldr	r2, [pc, #84]	; (8001f3c <__aeabi_ddiv+0x5c8>)
 8001ee8:	445a      	add	r2, fp
 8001eea:	2a00      	cmp	r2, #0
 8001eec:	dc00      	bgt.n	8001ef0 <__aeabi_ddiv+0x57c>
 8001eee:	e744      	b.n	8001d7a <__aeabi_ddiv+0x406>
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	2500      	movs	r5, #0
 8001ef4:	4498      	add	r8, r3
 8001ef6:	e609      	b.n	8001b0c <__aeabi_ddiv+0x198>
 8001ef8:	0765      	lsls	r5, r4, #29
 8001efa:	0264      	lsls	r4, r4, #9
 8001efc:	0b24      	lsrs	r4, r4, #12
 8001efe:	08db      	lsrs	r3, r3, #3
 8001f00:	431d      	orrs	r5, r3
 8001f02:	2300      	movs	r3, #0
 8001f04:	e590      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001f06:	9e00      	ldr	r6, [sp, #0]
 8001f08:	3d02      	subs	r5, #2
 8001f0a:	0072      	lsls	r2, r6, #1
 8001f0c:	42b2      	cmp	r2, r6
 8001f0e:	41bf      	sbcs	r7, r7
 8001f10:	427f      	negs	r7, r7
 8001f12:	193c      	adds	r4, r7, r4
 8001f14:	1909      	adds	r1, r1, r4
 8001f16:	9200      	str	r2, [sp, #0]
 8001f18:	e7ce      	b.n	8001eb8 <__aeabi_ddiv+0x544>
 8001f1a:	2480      	movs	r4, #128	; 0x80
 8001f1c:	4643      	mov	r3, r8
 8001f1e:	0324      	lsls	r4, r4, #12
 8001f20:	431c      	orrs	r4, r3
 8001f22:	0324      	lsls	r4, r4, #12
 8001f24:	4b06      	ldr	r3, [pc, #24]	; (8001f40 <__aeabi_ddiv+0x5cc>)
 8001f26:	0b24      	lsrs	r4, r4, #12
 8001f28:	e57e      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001f2a:	9a00      	ldr	r2, [sp, #0]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d3ea      	bcc.n	8001f06 <__aeabi_ddiv+0x592>
 8001f30:	0035      	movs	r5, r6
 8001f32:	e7c4      	b.n	8001ebe <__aeabi_ddiv+0x54a>
 8001f34:	0000043e 	.word	0x0000043e
 8001f38:	0000041e 	.word	0x0000041e
 8001f3c:	000003ff 	.word	0x000003ff
 8001f40:	000007ff 	.word	0x000007ff

08001f44 <__eqdf2>:
 8001f44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f46:	464f      	mov	r7, r9
 8001f48:	4646      	mov	r6, r8
 8001f4a:	46d6      	mov	lr, sl
 8001f4c:	4694      	mov	ip, r2
 8001f4e:	4691      	mov	r9, r2
 8001f50:	031a      	lsls	r2, r3, #12
 8001f52:	0b12      	lsrs	r2, r2, #12
 8001f54:	4d18      	ldr	r5, [pc, #96]	; (8001fb8 <__eqdf2+0x74>)
 8001f56:	b5c0      	push	{r6, r7, lr}
 8001f58:	004c      	lsls	r4, r1, #1
 8001f5a:	030f      	lsls	r7, r1, #12
 8001f5c:	4692      	mov	sl, r2
 8001f5e:	005a      	lsls	r2, r3, #1
 8001f60:	0006      	movs	r6, r0
 8001f62:	4680      	mov	r8, r0
 8001f64:	0b3f      	lsrs	r7, r7, #12
 8001f66:	2001      	movs	r0, #1
 8001f68:	0d64      	lsrs	r4, r4, #21
 8001f6a:	0fc9      	lsrs	r1, r1, #31
 8001f6c:	0d52      	lsrs	r2, r2, #21
 8001f6e:	0fdb      	lsrs	r3, r3, #31
 8001f70:	42ac      	cmp	r4, r5
 8001f72:	d00a      	beq.n	8001f8a <__eqdf2+0x46>
 8001f74:	42aa      	cmp	r2, r5
 8001f76:	d003      	beq.n	8001f80 <__eqdf2+0x3c>
 8001f78:	4294      	cmp	r4, r2
 8001f7a:	d101      	bne.n	8001f80 <__eqdf2+0x3c>
 8001f7c:	4557      	cmp	r7, sl
 8001f7e:	d00d      	beq.n	8001f9c <__eqdf2+0x58>
 8001f80:	bce0      	pop	{r5, r6, r7}
 8001f82:	46ba      	mov	sl, r7
 8001f84:	46b1      	mov	r9, r6
 8001f86:	46a8      	mov	r8, r5
 8001f88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f8a:	003d      	movs	r5, r7
 8001f8c:	4335      	orrs	r5, r6
 8001f8e:	d1f7      	bne.n	8001f80 <__eqdf2+0x3c>
 8001f90:	42a2      	cmp	r2, r4
 8001f92:	d1f5      	bne.n	8001f80 <__eqdf2+0x3c>
 8001f94:	4652      	mov	r2, sl
 8001f96:	4665      	mov	r5, ip
 8001f98:	432a      	orrs	r2, r5
 8001f9a:	d1f1      	bne.n	8001f80 <__eqdf2+0x3c>
 8001f9c:	2001      	movs	r0, #1
 8001f9e:	45c8      	cmp	r8, r9
 8001fa0:	d1ee      	bne.n	8001f80 <__eqdf2+0x3c>
 8001fa2:	4299      	cmp	r1, r3
 8001fa4:	d006      	beq.n	8001fb4 <__eqdf2+0x70>
 8001fa6:	2c00      	cmp	r4, #0
 8001fa8:	d1ea      	bne.n	8001f80 <__eqdf2+0x3c>
 8001faa:	433e      	orrs	r6, r7
 8001fac:	0030      	movs	r0, r6
 8001fae:	1e46      	subs	r6, r0, #1
 8001fb0:	41b0      	sbcs	r0, r6
 8001fb2:	e7e5      	b.n	8001f80 <__eqdf2+0x3c>
 8001fb4:	2000      	movs	r0, #0
 8001fb6:	e7e3      	b.n	8001f80 <__eqdf2+0x3c>
 8001fb8:	000007ff 	.word	0x000007ff

08001fbc <__gedf2>:
 8001fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fbe:	464e      	mov	r6, r9
 8001fc0:	4645      	mov	r5, r8
 8001fc2:	4657      	mov	r7, sl
 8001fc4:	46de      	mov	lr, fp
 8001fc6:	0004      	movs	r4, r0
 8001fc8:	0018      	movs	r0, r3
 8001fca:	b5e0      	push	{r5, r6, r7, lr}
 8001fcc:	0016      	movs	r6, r2
 8001fce:	031b      	lsls	r3, r3, #12
 8001fd0:	0b1b      	lsrs	r3, r3, #12
 8001fd2:	4d32      	ldr	r5, [pc, #200]	; (800209c <__gedf2+0xe0>)
 8001fd4:	030f      	lsls	r7, r1, #12
 8001fd6:	004a      	lsls	r2, r1, #1
 8001fd8:	4699      	mov	r9, r3
 8001fda:	0043      	lsls	r3, r0, #1
 8001fdc:	46a4      	mov	ip, r4
 8001fde:	46b0      	mov	r8, r6
 8001fe0:	0b3f      	lsrs	r7, r7, #12
 8001fe2:	0d52      	lsrs	r2, r2, #21
 8001fe4:	0fc9      	lsrs	r1, r1, #31
 8001fe6:	0d5b      	lsrs	r3, r3, #21
 8001fe8:	0fc0      	lsrs	r0, r0, #31
 8001fea:	42aa      	cmp	r2, r5
 8001fec:	d029      	beq.n	8002042 <__gedf2+0x86>
 8001fee:	42ab      	cmp	r3, r5
 8001ff0:	d018      	beq.n	8002024 <__gedf2+0x68>
 8001ff2:	2a00      	cmp	r2, #0
 8001ff4:	d12a      	bne.n	800204c <__gedf2+0x90>
 8001ff6:	433c      	orrs	r4, r7
 8001ff8:	46a3      	mov	fp, r4
 8001ffa:	4265      	negs	r5, r4
 8001ffc:	4165      	adcs	r5, r4
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d102      	bne.n	8002008 <__gedf2+0x4c>
 8002002:	464c      	mov	r4, r9
 8002004:	4326      	orrs	r6, r4
 8002006:	d027      	beq.n	8002058 <__gedf2+0x9c>
 8002008:	2d00      	cmp	r5, #0
 800200a:	d115      	bne.n	8002038 <__gedf2+0x7c>
 800200c:	4281      	cmp	r1, r0
 800200e:	d028      	beq.n	8002062 <__gedf2+0xa6>
 8002010:	2002      	movs	r0, #2
 8002012:	3901      	subs	r1, #1
 8002014:	4008      	ands	r0, r1
 8002016:	3801      	subs	r0, #1
 8002018:	bcf0      	pop	{r4, r5, r6, r7}
 800201a:	46bb      	mov	fp, r7
 800201c:	46b2      	mov	sl, r6
 800201e:	46a9      	mov	r9, r5
 8002020:	46a0      	mov	r8, r4
 8002022:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002024:	464d      	mov	r5, r9
 8002026:	432e      	orrs	r6, r5
 8002028:	d12f      	bne.n	800208a <__gedf2+0xce>
 800202a:	2a00      	cmp	r2, #0
 800202c:	d1ee      	bne.n	800200c <__gedf2+0x50>
 800202e:	433c      	orrs	r4, r7
 8002030:	4265      	negs	r5, r4
 8002032:	4165      	adcs	r5, r4
 8002034:	2d00      	cmp	r5, #0
 8002036:	d0e9      	beq.n	800200c <__gedf2+0x50>
 8002038:	2800      	cmp	r0, #0
 800203a:	d1ed      	bne.n	8002018 <__gedf2+0x5c>
 800203c:	2001      	movs	r0, #1
 800203e:	4240      	negs	r0, r0
 8002040:	e7ea      	b.n	8002018 <__gedf2+0x5c>
 8002042:	003d      	movs	r5, r7
 8002044:	4325      	orrs	r5, r4
 8002046:	d120      	bne.n	800208a <__gedf2+0xce>
 8002048:	4293      	cmp	r3, r2
 800204a:	d0eb      	beq.n	8002024 <__gedf2+0x68>
 800204c:	2b00      	cmp	r3, #0
 800204e:	d1dd      	bne.n	800200c <__gedf2+0x50>
 8002050:	464c      	mov	r4, r9
 8002052:	4326      	orrs	r6, r4
 8002054:	d1da      	bne.n	800200c <__gedf2+0x50>
 8002056:	e7db      	b.n	8002010 <__gedf2+0x54>
 8002058:	465b      	mov	r3, fp
 800205a:	2000      	movs	r0, #0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d0db      	beq.n	8002018 <__gedf2+0x5c>
 8002060:	e7d6      	b.n	8002010 <__gedf2+0x54>
 8002062:	429a      	cmp	r2, r3
 8002064:	dc0a      	bgt.n	800207c <__gedf2+0xc0>
 8002066:	dbe7      	blt.n	8002038 <__gedf2+0x7c>
 8002068:	454f      	cmp	r7, r9
 800206a:	d8d1      	bhi.n	8002010 <__gedf2+0x54>
 800206c:	d010      	beq.n	8002090 <__gedf2+0xd4>
 800206e:	2000      	movs	r0, #0
 8002070:	454f      	cmp	r7, r9
 8002072:	d2d1      	bcs.n	8002018 <__gedf2+0x5c>
 8002074:	2900      	cmp	r1, #0
 8002076:	d0e1      	beq.n	800203c <__gedf2+0x80>
 8002078:	0008      	movs	r0, r1
 800207a:	e7cd      	b.n	8002018 <__gedf2+0x5c>
 800207c:	4243      	negs	r3, r0
 800207e:	4158      	adcs	r0, r3
 8002080:	2302      	movs	r3, #2
 8002082:	4240      	negs	r0, r0
 8002084:	4018      	ands	r0, r3
 8002086:	3801      	subs	r0, #1
 8002088:	e7c6      	b.n	8002018 <__gedf2+0x5c>
 800208a:	2002      	movs	r0, #2
 800208c:	4240      	negs	r0, r0
 800208e:	e7c3      	b.n	8002018 <__gedf2+0x5c>
 8002090:	45c4      	cmp	ip, r8
 8002092:	d8bd      	bhi.n	8002010 <__gedf2+0x54>
 8002094:	2000      	movs	r0, #0
 8002096:	45c4      	cmp	ip, r8
 8002098:	d2be      	bcs.n	8002018 <__gedf2+0x5c>
 800209a:	e7eb      	b.n	8002074 <__gedf2+0xb8>
 800209c:	000007ff 	.word	0x000007ff

080020a0 <__ledf2>:
 80020a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020a2:	464e      	mov	r6, r9
 80020a4:	4645      	mov	r5, r8
 80020a6:	4657      	mov	r7, sl
 80020a8:	46de      	mov	lr, fp
 80020aa:	0004      	movs	r4, r0
 80020ac:	0018      	movs	r0, r3
 80020ae:	b5e0      	push	{r5, r6, r7, lr}
 80020b0:	0016      	movs	r6, r2
 80020b2:	031b      	lsls	r3, r3, #12
 80020b4:	0b1b      	lsrs	r3, r3, #12
 80020b6:	4d31      	ldr	r5, [pc, #196]	; (800217c <__ledf2+0xdc>)
 80020b8:	030f      	lsls	r7, r1, #12
 80020ba:	004a      	lsls	r2, r1, #1
 80020bc:	4699      	mov	r9, r3
 80020be:	0043      	lsls	r3, r0, #1
 80020c0:	46a4      	mov	ip, r4
 80020c2:	46b0      	mov	r8, r6
 80020c4:	0b3f      	lsrs	r7, r7, #12
 80020c6:	0d52      	lsrs	r2, r2, #21
 80020c8:	0fc9      	lsrs	r1, r1, #31
 80020ca:	0d5b      	lsrs	r3, r3, #21
 80020cc:	0fc0      	lsrs	r0, r0, #31
 80020ce:	42aa      	cmp	r2, r5
 80020d0:	d011      	beq.n	80020f6 <__ledf2+0x56>
 80020d2:	42ab      	cmp	r3, r5
 80020d4:	d014      	beq.n	8002100 <__ledf2+0x60>
 80020d6:	2a00      	cmp	r2, #0
 80020d8:	d12f      	bne.n	800213a <__ledf2+0x9a>
 80020da:	433c      	orrs	r4, r7
 80020dc:	46a3      	mov	fp, r4
 80020de:	4265      	negs	r5, r4
 80020e0:	4165      	adcs	r5, r4
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d114      	bne.n	8002110 <__ledf2+0x70>
 80020e6:	464c      	mov	r4, r9
 80020e8:	4326      	orrs	r6, r4
 80020ea:	d111      	bne.n	8002110 <__ledf2+0x70>
 80020ec:	465b      	mov	r3, fp
 80020ee:	2000      	movs	r0, #0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d017      	beq.n	8002124 <__ledf2+0x84>
 80020f4:	e010      	b.n	8002118 <__ledf2+0x78>
 80020f6:	003d      	movs	r5, r7
 80020f8:	4325      	orrs	r5, r4
 80020fa:	d112      	bne.n	8002122 <__ledf2+0x82>
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d11c      	bne.n	800213a <__ledf2+0x9a>
 8002100:	464d      	mov	r5, r9
 8002102:	432e      	orrs	r6, r5
 8002104:	d10d      	bne.n	8002122 <__ledf2+0x82>
 8002106:	2a00      	cmp	r2, #0
 8002108:	d104      	bne.n	8002114 <__ledf2+0x74>
 800210a:	433c      	orrs	r4, r7
 800210c:	4265      	negs	r5, r4
 800210e:	4165      	adcs	r5, r4
 8002110:	2d00      	cmp	r5, #0
 8002112:	d10d      	bne.n	8002130 <__ledf2+0x90>
 8002114:	4281      	cmp	r1, r0
 8002116:	d016      	beq.n	8002146 <__ledf2+0xa6>
 8002118:	2002      	movs	r0, #2
 800211a:	3901      	subs	r1, #1
 800211c:	4008      	ands	r0, r1
 800211e:	3801      	subs	r0, #1
 8002120:	e000      	b.n	8002124 <__ledf2+0x84>
 8002122:	2002      	movs	r0, #2
 8002124:	bcf0      	pop	{r4, r5, r6, r7}
 8002126:	46bb      	mov	fp, r7
 8002128:	46b2      	mov	sl, r6
 800212a:	46a9      	mov	r9, r5
 800212c:	46a0      	mov	r8, r4
 800212e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002130:	2800      	cmp	r0, #0
 8002132:	d1f7      	bne.n	8002124 <__ledf2+0x84>
 8002134:	2001      	movs	r0, #1
 8002136:	4240      	negs	r0, r0
 8002138:	e7f4      	b.n	8002124 <__ledf2+0x84>
 800213a:	2b00      	cmp	r3, #0
 800213c:	d1ea      	bne.n	8002114 <__ledf2+0x74>
 800213e:	464c      	mov	r4, r9
 8002140:	4326      	orrs	r6, r4
 8002142:	d1e7      	bne.n	8002114 <__ledf2+0x74>
 8002144:	e7e8      	b.n	8002118 <__ledf2+0x78>
 8002146:	429a      	cmp	r2, r3
 8002148:	dd06      	ble.n	8002158 <__ledf2+0xb8>
 800214a:	4243      	negs	r3, r0
 800214c:	4158      	adcs	r0, r3
 800214e:	2302      	movs	r3, #2
 8002150:	4240      	negs	r0, r0
 8002152:	4018      	ands	r0, r3
 8002154:	3801      	subs	r0, #1
 8002156:	e7e5      	b.n	8002124 <__ledf2+0x84>
 8002158:	429a      	cmp	r2, r3
 800215a:	dbe9      	blt.n	8002130 <__ledf2+0x90>
 800215c:	454f      	cmp	r7, r9
 800215e:	d8db      	bhi.n	8002118 <__ledf2+0x78>
 8002160:	d006      	beq.n	8002170 <__ledf2+0xd0>
 8002162:	2000      	movs	r0, #0
 8002164:	454f      	cmp	r7, r9
 8002166:	d2dd      	bcs.n	8002124 <__ledf2+0x84>
 8002168:	2900      	cmp	r1, #0
 800216a:	d0e3      	beq.n	8002134 <__ledf2+0x94>
 800216c:	0008      	movs	r0, r1
 800216e:	e7d9      	b.n	8002124 <__ledf2+0x84>
 8002170:	45c4      	cmp	ip, r8
 8002172:	d8d1      	bhi.n	8002118 <__ledf2+0x78>
 8002174:	2000      	movs	r0, #0
 8002176:	45c4      	cmp	ip, r8
 8002178:	d2d4      	bcs.n	8002124 <__ledf2+0x84>
 800217a:	e7f5      	b.n	8002168 <__ledf2+0xc8>
 800217c:	000007ff 	.word	0x000007ff

08002180 <__aeabi_dmul>:
 8002180:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002182:	4657      	mov	r7, sl
 8002184:	464e      	mov	r6, r9
 8002186:	4645      	mov	r5, r8
 8002188:	46de      	mov	lr, fp
 800218a:	b5e0      	push	{r5, r6, r7, lr}
 800218c:	4698      	mov	r8, r3
 800218e:	030c      	lsls	r4, r1, #12
 8002190:	004b      	lsls	r3, r1, #1
 8002192:	0006      	movs	r6, r0
 8002194:	4692      	mov	sl, r2
 8002196:	b087      	sub	sp, #28
 8002198:	0b24      	lsrs	r4, r4, #12
 800219a:	0d5b      	lsrs	r3, r3, #21
 800219c:	0fcf      	lsrs	r7, r1, #31
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d06c      	beq.n	800227c <__aeabi_dmul+0xfc>
 80021a2:	4add      	ldr	r2, [pc, #884]	; (8002518 <__aeabi_dmul+0x398>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d100      	bne.n	80021aa <__aeabi_dmul+0x2a>
 80021a8:	e086      	b.n	80022b8 <__aeabi_dmul+0x138>
 80021aa:	0f42      	lsrs	r2, r0, #29
 80021ac:	00e4      	lsls	r4, r4, #3
 80021ae:	4314      	orrs	r4, r2
 80021b0:	2280      	movs	r2, #128	; 0x80
 80021b2:	0412      	lsls	r2, r2, #16
 80021b4:	4314      	orrs	r4, r2
 80021b6:	4ad9      	ldr	r2, [pc, #868]	; (800251c <__aeabi_dmul+0x39c>)
 80021b8:	00c5      	lsls	r5, r0, #3
 80021ba:	4694      	mov	ip, r2
 80021bc:	4463      	add	r3, ip
 80021be:	9300      	str	r3, [sp, #0]
 80021c0:	2300      	movs	r3, #0
 80021c2:	4699      	mov	r9, r3
 80021c4:	469b      	mov	fp, r3
 80021c6:	4643      	mov	r3, r8
 80021c8:	4642      	mov	r2, r8
 80021ca:	031e      	lsls	r6, r3, #12
 80021cc:	0fd2      	lsrs	r2, r2, #31
 80021ce:	005b      	lsls	r3, r3, #1
 80021d0:	4650      	mov	r0, sl
 80021d2:	4690      	mov	r8, r2
 80021d4:	0b36      	lsrs	r6, r6, #12
 80021d6:	0d5b      	lsrs	r3, r3, #21
 80021d8:	d100      	bne.n	80021dc <__aeabi_dmul+0x5c>
 80021da:	e078      	b.n	80022ce <__aeabi_dmul+0x14e>
 80021dc:	4ace      	ldr	r2, [pc, #824]	; (8002518 <__aeabi_dmul+0x398>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d01d      	beq.n	800221e <__aeabi_dmul+0x9e>
 80021e2:	49ce      	ldr	r1, [pc, #824]	; (800251c <__aeabi_dmul+0x39c>)
 80021e4:	0f42      	lsrs	r2, r0, #29
 80021e6:	468c      	mov	ip, r1
 80021e8:	9900      	ldr	r1, [sp, #0]
 80021ea:	4463      	add	r3, ip
 80021ec:	00f6      	lsls	r6, r6, #3
 80021ee:	468c      	mov	ip, r1
 80021f0:	4316      	orrs	r6, r2
 80021f2:	2280      	movs	r2, #128	; 0x80
 80021f4:	449c      	add	ip, r3
 80021f6:	0412      	lsls	r2, r2, #16
 80021f8:	4663      	mov	r3, ip
 80021fa:	4316      	orrs	r6, r2
 80021fc:	00c2      	lsls	r2, r0, #3
 80021fe:	2000      	movs	r0, #0
 8002200:	9300      	str	r3, [sp, #0]
 8002202:	9900      	ldr	r1, [sp, #0]
 8002204:	4643      	mov	r3, r8
 8002206:	3101      	adds	r1, #1
 8002208:	468c      	mov	ip, r1
 800220a:	4649      	mov	r1, r9
 800220c:	407b      	eors	r3, r7
 800220e:	9301      	str	r3, [sp, #4]
 8002210:	290f      	cmp	r1, #15
 8002212:	d900      	bls.n	8002216 <__aeabi_dmul+0x96>
 8002214:	e07e      	b.n	8002314 <__aeabi_dmul+0x194>
 8002216:	4bc2      	ldr	r3, [pc, #776]	; (8002520 <__aeabi_dmul+0x3a0>)
 8002218:	0089      	lsls	r1, r1, #2
 800221a:	5859      	ldr	r1, [r3, r1]
 800221c:	468f      	mov	pc, r1
 800221e:	4652      	mov	r2, sl
 8002220:	9b00      	ldr	r3, [sp, #0]
 8002222:	4332      	orrs	r2, r6
 8002224:	d000      	beq.n	8002228 <__aeabi_dmul+0xa8>
 8002226:	e156      	b.n	80024d6 <__aeabi_dmul+0x356>
 8002228:	49bb      	ldr	r1, [pc, #748]	; (8002518 <__aeabi_dmul+0x398>)
 800222a:	2600      	movs	r6, #0
 800222c:	468c      	mov	ip, r1
 800222e:	4463      	add	r3, ip
 8002230:	4649      	mov	r1, r9
 8002232:	9300      	str	r3, [sp, #0]
 8002234:	2302      	movs	r3, #2
 8002236:	4319      	orrs	r1, r3
 8002238:	4689      	mov	r9, r1
 800223a:	2002      	movs	r0, #2
 800223c:	e7e1      	b.n	8002202 <__aeabi_dmul+0x82>
 800223e:	4643      	mov	r3, r8
 8002240:	9301      	str	r3, [sp, #4]
 8002242:	0034      	movs	r4, r6
 8002244:	0015      	movs	r5, r2
 8002246:	4683      	mov	fp, r0
 8002248:	465b      	mov	r3, fp
 800224a:	2b02      	cmp	r3, #2
 800224c:	d05e      	beq.n	800230c <__aeabi_dmul+0x18c>
 800224e:	2b03      	cmp	r3, #3
 8002250:	d100      	bne.n	8002254 <__aeabi_dmul+0xd4>
 8002252:	e1f3      	b.n	800263c <__aeabi_dmul+0x4bc>
 8002254:	2b01      	cmp	r3, #1
 8002256:	d000      	beq.n	800225a <__aeabi_dmul+0xda>
 8002258:	e118      	b.n	800248c <__aeabi_dmul+0x30c>
 800225a:	2200      	movs	r2, #0
 800225c:	2400      	movs	r4, #0
 800225e:	2500      	movs	r5, #0
 8002260:	9b01      	ldr	r3, [sp, #4]
 8002262:	0512      	lsls	r2, r2, #20
 8002264:	4322      	orrs	r2, r4
 8002266:	07db      	lsls	r3, r3, #31
 8002268:	431a      	orrs	r2, r3
 800226a:	0028      	movs	r0, r5
 800226c:	0011      	movs	r1, r2
 800226e:	b007      	add	sp, #28
 8002270:	bcf0      	pop	{r4, r5, r6, r7}
 8002272:	46bb      	mov	fp, r7
 8002274:	46b2      	mov	sl, r6
 8002276:	46a9      	mov	r9, r5
 8002278:	46a0      	mov	r8, r4
 800227a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800227c:	0025      	movs	r5, r4
 800227e:	4305      	orrs	r5, r0
 8002280:	d100      	bne.n	8002284 <__aeabi_dmul+0x104>
 8002282:	e141      	b.n	8002508 <__aeabi_dmul+0x388>
 8002284:	2c00      	cmp	r4, #0
 8002286:	d100      	bne.n	800228a <__aeabi_dmul+0x10a>
 8002288:	e1ad      	b.n	80025e6 <__aeabi_dmul+0x466>
 800228a:	0020      	movs	r0, r4
 800228c:	f000 fef0 	bl	8003070 <__clzsi2>
 8002290:	0001      	movs	r1, r0
 8002292:	0002      	movs	r2, r0
 8002294:	390b      	subs	r1, #11
 8002296:	231d      	movs	r3, #29
 8002298:	0010      	movs	r0, r2
 800229a:	1a5b      	subs	r3, r3, r1
 800229c:	0031      	movs	r1, r6
 800229e:	0035      	movs	r5, r6
 80022a0:	3808      	subs	r0, #8
 80022a2:	4084      	lsls	r4, r0
 80022a4:	40d9      	lsrs	r1, r3
 80022a6:	4085      	lsls	r5, r0
 80022a8:	430c      	orrs	r4, r1
 80022aa:	489e      	ldr	r0, [pc, #632]	; (8002524 <__aeabi_dmul+0x3a4>)
 80022ac:	1a83      	subs	r3, r0, r2
 80022ae:	9300      	str	r3, [sp, #0]
 80022b0:	2300      	movs	r3, #0
 80022b2:	4699      	mov	r9, r3
 80022b4:	469b      	mov	fp, r3
 80022b6:	e786      	b.n	80021c6 <__aeabi_dmul+0x46>
 80022b8:	0005      	movs	r5, r0
 80022ba:	4325      	orrs	r5, r4
 80022bc:	d000      	beq.n	80022c0 <__aeabi_dmul+0x140>
 80022be:	e11c      	b.n	80024fa <__aeabi_dmul+0x37a>
 80022c0:	2208      	movs	r2, #8
 80022c2:	9300      	str	r3, [sp, #0]
 80022c4:	2302      	movs	r3, #2
 80022c6:	2400      	movs	r4, #0
 80022c8:	4691      	mov	r9, r2
 80022ca:	469b      	mov	fp, r3
 80022cc:	e77b      	b.n	80021c6 <__aeabi_dmul+0x46>
 80022ce:	4652      	mov	r2, sl
 80022d0:	4332      	orrs	r2, r6
 80022d2:	d100      	bne.n	80022d6 <__aeabi_dmul+0x156>
 80022d4:	e10a      	b.n	80024ec <__aeabi_dmul+0x36c>
 80022d6:	2e00      	cmp	r6, #0
 80022d8:	d100      	bne.n	80022dc <__aeabi_dmul+0x15c>
 80022da:	e176      	b.n	80025ca <__aeabi_dmul+0x44a>
 80022dc:	0030      	movs	r0, r6
 80022de:	f000 fec7 	bl	8003070 <__clzsi2>
 80022e2:	0002      	movs	r2, r0
 80022e4:	3a0b      	subs	r2, #11
 80022e6:	231d      	movs	r3, #29
 80022e8:	0001      	movs	r1, r0
 80022ea:	1a9b      	subs	r3, r3, r2
 80022ec:	4652      	mov	r2, sl
 80022ee:	3908      	subs	r1, #8
 80022f0:	40da      	lsrs	r2, r3
 80022f2:	408e      	lsls	r6, r1
 80022f4:	4316      	orrs	r6, r2
 80022f6:	4652      	mov	r2, sl
 80022f8:	408a      	lsls	r2, r1
 80022fa:	9b00      	ldr	r3, [sp, #0]
 80022fc:	4989      	ldr	r1, [pc, #548]	; (8002524 <__aeabi_dmul+0x3a4>)
 80022fe:	1a18      	subs	r0, r3, r0
 8002300:	0003      	movs	r3, r0
 8002302:	468c      	mov	ip, r1
 8002304:	4463      	add	r3, ip
 8002306:	2000      	movs	r0, #0
 8002308:	9300      	str	r3, [sp, #0]
 800230a:	e77a      	b.n	8002202 <__aeabi_dmul+0x82>
 800230c:	2400      	movs	r4, #0
 800230e:	2500      	movs	r5, #0
 8002310:	4a81      	ldr	r2, [pc, #516]	; (8002518 <__aeabi_dmul+0x398>)
 8002312:	e7a5      	b.n	8002260 <__aeabi_dmul+0xe0>
 8002314:	0c2f      	lsrs	r7, r5, #16
 8002316:	042d      	lsls	r5, r5, #16
 8002318:	0c2d      	lsrs	r5, r5, #16
 800231a:	002b      	movs	r3, r5
 800231c:	0c11      	lsrs	r1, r2, #16
 800231e:	0412      	lsls	r2, r2, #16
 8002320:	0c12      	lsrs	r2, r2, #16
 8002322:	4353      	muls	r3, r2
 8002324:	4698      	mov	r8, r3
 8002326:	0013      	movs	r3, r2
 8002328:	0028      	movs	r0, r5
 800232a:	437b      	muls	r3, r7
 800232c:	4699      	mov	r9, r3
 800232e:	4348      	muls	r0, r1
 8002330:	4448      	add	r0, r9
 8002332:	4683      	mov	fp, r0
 8002334:	4640      	mov	r0, r8
 8002336:	000b      	movs	r3, r1
 8002338:	0c00      	lsrs	r0, r0, #16
 800233a:	4682      	mov	sl, r0
 800233c:	4658      	mov	r0, fp
 800233e:	437b      	muls	r3, r7
 8002340:	4450      	add	r0, sl
 8002342:	9302      	str	r3, [sp, #8]
 8002344:	4581      	cmp	r9, r0
 8002346:	d906      	bls.n	8002356 <__aeabi_dmul+0x1d6>
 8002348:	469a      	mov	sl, r3
 800234a:	2380      	movs	r3, #128	; 0x80
 800234c:	025b      	lsls	r3, r3, #9
 800234e:	4699      	mov	r9, r3
 8002350:	44ca      	add	sl, r9
 8002352:	4653      	mov	r3, sl
 8002354:	9302      	str	r3, [sp, #8]
 8002356:	0c03      	lsrs	r3, r0, #16
 8002358:	469b      	mov	fp, r3
 800235a:	4643      	mov	r3, r8
 800235c:	041b      	lsls	r3, r3, #16
 800235e:	0400      	lsls	r0, r0, #16
 8002360:	0c1b      	lsrs	r3, r3, #16
 8002362:	4698      	mov	r8, r3
 8002364:	0003      	movs	r3, r0
 8002366:	4443      	add	r3, r8
 8002368:	9304      	str	r3, [sp, #16]
 800236a:	0c33      	lsrs	r3, r6, #16
 800236c:	4699      	mov	r9, r3
 800236e:	002b      	movs	r3, r5
 8002370:	0436      	lsls	r6, r6, #16
 8002372:	0c36      	lsrs	r6, r6, #16
 8002374:	4373      	muls	r3, r6
 8002376:	4698      	mov	r8, r3
 8002378:	0033      	movs	r3, r6
 800237a:	437b      	muls	r3, r7
 800237c:	469a      	mov	sl, r3
 800237e:	464b      	mov	r3, r9
 8002380:	435d      	muls	r5, r3
 8002382:	435f      	muls	r7, r3
 8002384:	4643      	mov	r3, r8
 8002386:	4455      	add	r5, sl
 8002388:	0c18      	lsrs	r0, r3, #16
 800238a:	1940      	adds	r0, r0, r5
 800238c:	4582      	cmp	sl, r0
 800238e:	d903      	bls.n	8002398 <__aeabi_dmul+0x218>
 8002390:	2380      	movs	r3, #128	; 0x80
 8002392:	025b      	lsls	r3, r3, #9
 8002394:	469a      	mov	sl, r3
 8002396:	4457      	add	r7, sl
 8002398:	0c05      	lsrs	r5, r0, #16
 800239a:	19eb      	adds	r3, r5, r7
 800239c:	9305      	str	r3, [sp, #20]
 800239e:	4643      	mov	r3, r8
 80023a0:	041d      	lsls	r5, r3, #16
 80023a2:	0c2d      	lsrs	r5, r5, #16
 80023a4:	0400      	lsls	r0, r0, #16
 80023a6:	1940      	adds	r0, r0, r5
 80023a8:	0c25      	lsrs	r5, r4, #16
 80023aa:	0424      	lsls	r4, r4, #16
 80023ac:	0c24      	lsrs	r4, r4, #16
 80023ae:	0027      	movs	r7, r4
 80023b0:	4357      	muls	r7, r2
 80023b2:	436a      	muls	r2, r5
 80023b4:	4690      	mov	r8, r2
 80023b6:	002a      	movs	r2, r5
 80023b8:	0c3b      	lsrs	r3, r7, #16
 80023ba:	469a      	mov	sl, r3
 80023bc:	434a      	muls	r2, r1
 80023be:	4361      	muls	r1, r4
 80023c0:	4441      	add	r1, r8
 80023c2:	4451      	add	r1, sl
 80023c4:	4483      	add	fp, r0
 80023c6:	4588      	cmp	r8, r1
 80023c8:	d903      	bls.n	80023d2 <__aeabi_dmul+0x252>
 80023ca:	2380      	movs	r3, #128	; 0x80
 80023cc:	025b      	lsls	r3, r3, #9
 80023ce:	4698      	mov	r8, r3
 80023d0:	4442      	add	r2, r8
 80023d2:	043f      	lsls	r7, r7, #16
 80023d4:	0c0b      	lsrs	r3, r1, #16
 80023d6:	0c3f      	lsrs	r7, r7, #16
 80023d8:	0409      	lsls	r1, r1, #16
 80023da:	19c9      	adds	r1, r1, r7
 80023dc:	0027      	movs	r7, r4
 80023de:	4698      	mov	r8, r3
 80023e0:	464b      	mov	r3, r9
 80023e2:	4377      	muls	r7, r6
 80023e4:	435c      	muls	r4, r3
 80023e6:	436e      	muls	r6, r5
 80023e8:	435d      	muls	r5, r3
 80023ea:	0c3b      	lsrs	r3, r7, #16
 80023ec:	4699      	mov	r9, r3
 80023ee:	19a4      	adds	r4, r4, r6
 80023f0:	444c      	add	r4, r9
 80023f2:	4442      	add	r2, r8
 80023f4:	9503      	str	r5, [sp, #12]
 80023f6:	42a6      	cmp	r6, r4
 80023f8:	d904      	bls.n	8002404 <__aeabi_dmul+0x284>
 80023fa:	2380      	movs	r3, #128	; 0x80
 80023fc:	025b      	lsls	r3, r3, #9
 80023fe:	4698      	mov	r8, r3
 8002400:	4445      	add	r5, r8
 8002402:	9503      	str	r5, [sp, #12]
 8002404:	9b02      	ldr	r3, [sp, #8]
 8002406:	043f      	lsls	r7, r7, #16
 8002408:	445b      	add	r3, fp
 800240a:	001e      	movs	r6, r3
 800240c:	4283      	cmp	r3, r0
 800240e:	4180      	sbcs	r0, r0
 8002410:	0423      	lsls	r3, r4, #16
 8002412:	4698      	mov	r8, r3
 8002414:	9b05      	ldr	r3, [sp, #20]
 8002416:	0c3f      	lsrs	r7, r7, #16
 8002418:	4447      	add	r7, r8
 800241a:	4698      	mov	r8, r3
 800241c:	1876      	adds	r6, r6, r1
 800241e:	428e      	cmp	r6, r1
 8002420:	4189      	sbcs	r1, r1
 8002422:	4447      	add	r7, r8
 8002424:	4240      	negs	r0, r0
 8002426:	183d      	adds	r5, r7, r0
 8002428:	46a8      	mov	r8, r5
 800242a:	4693      	mov	fp, r2
 800242c:	4249      	negs	r1, r1
 800242e:	468a      	mov	sl, r1
 8002430:	44c3      	add	fp, r8
 8002432:	429f      	cmp	r7, r3
 8002434:	41bf      	sbcs	r7, r7
 8002436:	4580      	cmp	r8, r0
 8002438:	4180      	sbcs	r0, r0
 800243a:	9b03      	ldr	r3, [sp, #12]
 800243c:	44da      	add	sl, fp
 800243e:	4698      	mov	r8, r3
 8002440:	4653      	mov	r3, sl
 8002442:	4240      	negs	r0, r0
 8002444:	427f      	negs	r7, r7
 8002446:	4307      	orrs	r7, r0
 8002448:	0c24      	lsrs	r4, r4, #16
 800244a:	4593      	cmp	fp, r2
 800244c:	4192      	sbcs	r2, r2
 800244e:	458a      	cmp	sl, r1
 8002450:	4189      	sbcs	r1, r1
 8002452:	193f      	adds	r7, r7, r4
 8002454:	0ddc      	lsrs	r4, r3, #23
 8002456:	9b04      	ldr	r3, [sp, #16]
 8002458:	0275      	lsls	r5, r6, #9
 800245a:	431d      	orrs	r5, r3
 800245c:	1e68      	subs	r0, r5, #1
 800245e:	4185      	sbcs	r5, r0
 8002460:	4653      	mov	r3, sl
 8002462:	4252      	negs	r2, r2
 8002464:	4249      	negs	r1, r1
 8002466:	430a      	orrs	r2, r1
 8002468:	18bf      	adds	r7, r7, r2
 800246a:	4447      	add	r7, r8
 800246c:	0df6      	lsrs	r6, r6, #23
 800246e:	027f      	lsls	r7, r7, #9
 8002470:	4335      	orrs	r5, r6
 8002472:	025a      	lsls	r2, r3, #9
 8002474:	433c      	orrs	r4, r7
 8002476:	4315      	orrs	r5, r2
 8002478:	01fb      	lsls	r3, r7, #7
 800247a:	d400      	bmi.n	800247e <__aeabi_dmul+0x2fe>
 800247c:	e0c1      	b.n	8002602 <__aeabi_dmul+0x482>
 800247e:	2101      	movs	r1, #1
 8002480:	086a      	lsrs	r2, r5, #1
 8002482:	400d      	ands	r5, r1
 8002484:	4315      	orrs	r5, r2
 8002486:	07e2      	lsls	r2, r4, #31
 8002488:	4315      	orrs	r5, r2
 800248a:	0864      	lsrs	r4, r4, #1
 800248c:	4926      	ldr	r1, [pc, #152]	; (8002528 <__aeabi_dmul+0x3a8>)
 800248e:	4461      	add	r1, ip
 8002490:	2900      	cmp	r1, #0
 8002492:	dd56      	ble.n	8002542 <__aeabi_dmul+0x3c2>
 8002494:	076b      	lsls	r3, r5, #29
 8002496:	d009      	beq.n	80024ac <__aeabi_dmul+0x32c>
 8002498:	220f      	movs	r2, #15
 800249a:	402a      	ands	r2, r5
 800249c:	2a04      	cmp	r2, #4
 800249e:	d005      	beq.n	80024ac <__aeabi_dmul+0x32c>
 80024a0:	1d2a      	adds	r2, r5, #4
 80024a2:	42aa      	cmp	r2, r5
 80024a4:	41ad      	sbcs	r5, r5
 80024a6:	426d      	negs	r5, r5
 80024a8:	1964      	adds	r4, r4, r5
 80024aa:	0015      	movs	r5, r2
 80024ac:	01e3      	lsls	r3, r4, #7
 80024ae:	d504      	bpl.n	80024ba <__aeabi_dmul+0x33a>
 80024b0:	2180      	movs	r1, #128	; 0x80
 80024b2:	4a1e      	ldr	r2, [pc, #120]	; (800252c <__aeabi_dmul+0x3ac>)
 80024b4:	00c9      	lsls	r1, r1, #3
 80024b6:	4014      	ands	r4, r2
 80024b8:	4461      	add	r1, ip
 80024ba:	4a1d      	ldr	r2, [pc, #116]	; (8002530 <__aeabi_dmul+0x3b0>)
 80024bc:	4291      	cmp	r1, r2
 80024be:	dd00      	ble.n	80024c2 <__aeabi_dmul+0x342>
 80024c0:	e724      	b.n	800230c <__aeabi_dmul+0x18c>
 80024c2:	0762      	lsls	r2, r4, #29
 80024c4:	08ed      	lsrs	r5, r5, #3
 80024c6:	0264      	lsls	r4, r4, #9
 80024c8:	0549      	lsls	r1, r1, #21
 80024ca:	4315      	orrs	r5, r2
 80024cc:	0b24      	lsrs	r4, r4, #12
 80024ce:	0d4a      	lsrs	r2, r1, #21
 80024d0:	e6c6      	b.n	8002260 <__aeabi_dmul+0xe0>
 80024d2:	9701      	str	r7, [sp, #4]
 80024d4:	e6b8      	b.n	8002248 <__aeabi_dmul+0xc8>
 80024d6:	4a10      	ldr	r2, [pc, #64]	; (8002518 <__aeabi_dmul+0x398>)
 80024d8:	2003      	movs	r0, #3
 80024da:	4694      	mov	ip, r2
 80024dc:	4463      	add	r3, ip
 80024de:	464a      	mov	r2, r9
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	2303      	movs	r3, #3
 80024e4:	431a      	orrs	r2, r3
 80024e6:	4691      	mov	r9, r2
 80024e8:	4652      	mov	r2, sl
 80024ea:	e68a      	b.n	8002202 <__aeabi_dmul+0x82>
 80024ec:	4649      	mov	r1, r9
 80024ee:	2301      	movs	r3, #1
 80024f0:	4319      	orrs	r1, r3
 80024f2:	4689      	mov	r9, r1
 80024f4:	2600      	movs	r6, #0
 80024f6:	2001      	movs	r0, #1
 80024f8:	e683      	b.n	8002202 <__aeabi_dmul+0x82>
 80024fa:	220c      	movs	r2, #12
 80024fc:	9300      	str	r3, [sp, #0]
 80024fe:	2303      	movs	r3, #3
 8002500:	0005      	movs	r5, r0
 8002502:	4691      	mov	r9, r2
 8002504:	469b      	mov	fp, r3
 8002506:	e65e      	b.n	80021c6 <__aeabi_dmul+0x46>
 8002508:	2304      	movs	r3, #4
 800250a:	4699      	mov	r9, r3
 800250c:	2300      	movs	r3, #0
 800250e:	9300      	str	r3, [sp, #0]
 8002510:	3301      	adds	r3, #1
 8002512:	2400      	movs	r4, #0
 8002514:	469b      	mov	fp, r3
 8002516:	e656      	b.n	80021c6 <__aeabi_dmul+0x46>
 8002518:	000007ff 	.word	0x000007ff
 800251c:	fffffc01 	.word	0xfffffc01
 8002520:	080125ac 	.word	0x080125ac
 8002524:	fffffc0d 	.word	0xfffffc0d
 8002528:	000003ff 	.word	0x000003ff
 800252c:	feffffff 	.word	0xfeffffff
 8002530:	000007fe 	.word	0x000007fe
 8002534:	2300      	movs	r3, #0
 8002536:	2480      	movs	r4, #128	; 0x80
 8002538:	2500      	movs	r5, #0
 800253a:	4a44      	ldr	r2, [pc, #272]	; (800264c <__aeabi_dmul+0x4cc>)
 800253c:	9301      	str	r3, [sp, #4]
 800253e:	0324      	lsls	r4, r4, #12
 8002540:	e68e      	b.n	8002260 <__aeabi_dmul+0xe0>
 8002542:	2001      	movs	r0, #1
 8002544:	1a40      	subs	r0, r0, r1
 8002546:	2838      	cmp	r0, #56	; 0x38
 8002548:	dd00      	ble.n	800254c <__aeabi_dmul+0x3cc>
 800254a:	e686      	b.n	800225a <__aeabi_dmul+0xda>
 800254c:	281f      	cmp	r0, #31
 800254e:	dd5b      	ble.n	8002608 <__aeabi_dmul+0x488>
 8002550:	221f      	movs	r2, #31
 8002552:	0023      	movs	r3, r4
 8002554:	4252      	negs	r2, r2
 8002556:	1a51      	subs	r1, r2, r1
 8002558:	40cb      	lsrs	r3, r1
 800255a:	0019      	movs	r1, r3
 800255c:	2820      	cmp	r0, #32
 800255e:	d003      	beq.n	8002568 <__aeabi_dmul+0x3e8>
 8002560:	4a3b      	ldr	r2, [pc, #236]	; (8002650 <__aeabi_dmul+0x4d0>)
 8002562:	4462      	add	r2, ip
 8002564:	4094      	lsls	r4, r2
 8002566:	4325      	orrs	r5, r4
 8002568:	1e6a      	subs	r2, r5, #1
 800256a:	4195      	sbcs	r5, r2
 800256c:	002a      	movs	r2, r5
 800256e:	430a      	orrs	r2, r1
 8002570:	2107      	movs	r1, #7
 8002572:	000d      	movs	r5, r1
 8002574:	2400      	movs	r4, #0
 8002576:	4015      	ands	r5, r2
 8002578:	4211      	tst	r1, r2
 800257a:	d05b      	beq.n	8002634 <__aeabi_dmul+0x4b4>
 800257c:	210f      	movs	r1, #15
 800257e:	2400      	movs	r4, #0
 8002580:	4011      	ands	r1, r2
 8002582:	2904      	cmp	r1, #4
 8002584:	d053      	beq.n	800262e <__aeabi_dmul+0x4ae>
 8002586:	1d11      	adds	r1, r2, #4
 8002588:	4291      	cmp	r1, r2
 800258a:	4192      	sbcs	r2, r2
 800258c:	4252      	negs	r2, r2
 800258e:	18a4      	adds	r4, r4, r2
 8002590:	000a      	movs	r2, r1
 8002592:	0223      	lsls	r3, r4, #8
 8002594:	d54b      	bpl.n	800262e <__aeabi_dmul+0x4ae>
 8002596:	2201      	movs	r2, #1
 8002598:	2400      	movs	r4, #0
 800259a:	2500      	movs	r5, #0
 800259c:	e660      	b.n	8002260 <__aeabi_dmul+0xe0>
 800259e:	2380      	movs	r3, #128	; 0x80
 80025a0:	031b      	lsls	r3, r3, #12
 80025a2:	421c      	tst	r4, r3
 80025a4:	d009      	beq.n	80025ba <__aeabi_dmul+0x43a>
 80025a6:	421e      	tst	r6, r3
 80025a8:	d107      	bne.n	80025ba <__aeabi_dmul+0x43a>
 80025aa:	4333      	orrs	r3, r6
 80025ac:	031c      	lsls	r4, r3, #12
 80025ae:	4643      	mov	r3, r8
 80025b0:	0015      	movs	r5, r2
 80025b2:	0b24      	lsrs	r4, r4, #12
 80025b4:	4a25      	ldr	r2, [pc, #148]	; (800264c <__aeabi_dmul+0x4cc>)
 80025b6:	9301      	str	r3, [sp, #4]
 80025b8:	e652      	b.n	8002260 <__aeabi_dmul+0xe0>
 80025ba:	2280      	movs	r2, #128	; 0x80
 80025bc:	0312      	lsls	r2, r2, #12
 80025be:	4314      	orrs	r4, r2
 80025c0:	0324      	lsls	r4, r4, #12
 80025c2:	4a22      	ldr	r2, [pc, #136]	; (800264c <__aeabi_dmul+0x4cc>)
 80025c4:	0b24      	lsrs	r4, r4, #12
 80025c6:	9701      	str	r7, [sp, #4]
 80025c8:	e64a      	b.n	8002260 <__aeabi_dmul+0xe0>
 80025ca:	f000 fd51 	bl	8003070 <__clzsi2>
 80025ce:	0003      	movs	r3, r0
 80025d0:	001a      	movs	r2, r3
 80025d2:	3215      	adds	r2, #21
 80025d4:	3020      	adds	r0, #32
 80025d6:	2a1c      	cmp	r2, #28
 80025d8:	dc00      	bgt.n	80025dc <__aeabi_dmul+0x45c>
 80025da:	e684      	b.n	80022e6 <__aeabi_dmul+0x166>
 80025dc:	4656      	mov	r6, sl
 80025de:	3b08      	subs	r3, #8
 80025e0:	2200      	movs	r2, #0
 80025e2:	409e      	lsls	r6, r3
 80025e4:	e689      	b.n	80022fa <__aeabi_dmul+0x17a>
 80025e6:	f000 fd43 	bl	8003070 <__clzsi2>
 80025ea:	0001      	movs	r1, r0
 80025ec:	0002      	movs	r2, r0
 80025ee:	3115      	adds	r1, #21
 80025f0:	3220      	adds	r2, #32
 80025f2:	291c      	cmp	r1, #28
 80025f4:	dc00      	bgt.n	80025f8 <__aeabi_dmul+0x478>
 80025f6:	e64e      	b.n	8002296 <__aeabi_dmul+0x116>
 80025f8:	0034      	movs	r4, r6
 80025fa:	3808      	subs	r0, #8
 80025fc:	2500      	movs	r5, #0
 80025fe:	4084      	lsls	r4, r0
 8002600:	e653      	b.n	80022aa <__aeabi_dmul+0x12a>
 8002602:	9b00      	ldr	r3, [sp, #0]
 8002604:	469c      	mov	ip, r3
 8002606:	e741      	b.n	800248c <__aeabi_dmul+0x30c>
 8002608:	4912      	ldr	r1, [pc, #72]	; (8002654 <__aeabi_dmul+0x4d4>)
 800260a:	0022      	movs	r2, r4
 800260c:	4461      	add	r1, ip
 800260e:	002e      	movs	r6, r5
 8002610:	408d      	lsls	r5, r1
 8002612:	408a      	lsls	r2, r1
 8002614:	40c6      	lsrs	r6, r0
 8002616:	1e69      	subs	r1, r5, #1
 8002618:	418d      	sbcs	r5, r1
 800261a:	4332      	orrs	r2, r6
 800261c:	432a      	orrs	r2, r5
 800261e:	40c4      	lsrs	r4, r0
 8002620:	0753      	lsls	r3, r2, #29
 8002622:	d0b6      	beq.n	8002592 <__aeabi_dmul+0x412>
 8002624:	210f      	movs	r1, #15
 8002626:	4011      	ands	r1, r2
 8002628:	2904      	cmp	r1, #4
 800262a:	d1ac      	bne.n	8002586 <__aeabi_dmul+0x406>
 800262c:	e7b1      	b.n	8002592 <__aeabi_dmul+0x412>
 800262e:	0765      	lsls	r5, r4, #29
 8002630:	0264      	lsls	r4, r4, #9
 8002632:	0b24      	lsrs	r4, r4, #12
 8002634:	08d2      	lsrs	r2, r2, #3
 8002636:	4315      	orrs	r5, r2
 8002638:	2200      	movs	r2, #0
 800263a:	e611      	b.n	8002260 <__aeabi_dmul+0xe0>
 800263c:	2280      	movs	r2, #128	; 0x80
 800263e:	0312      	lsls	r2, r2, #12
 8002640:	4314      	orrs	r4, r2
 8002642:	0324      	lsls	r4, r4, #12
 8002644:	4a01      	ldr	r2, [pc, #4]	; (800264c <__aeabi_dmul+0x4cc>)
 8002646:	0b24      	lsrs	r4, r4, #12
 8002648:	e60a      	b.n	8002260 <__aeabi_dmul+0xe0>
 800264a:	46c0      	nop			; (mov r8, r8)
 800264c:	000007ff 	.word	0x000007ff
 8002650:	0000043e 	.word	0x0000043e
 8002654:	0000041e 	.word	0x0000041e

08002658 <__aeabi_dsub>:
 8002658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800265a:	4657      	mov	r7, sl
 800265c:	464e      	mov	r6, r9
 800265e:	4645      	mov	r5, r8
 8002660:	46de      	mov	lr, fp
 8002662:	0004      	movs	r4, r0
 8002664:	b5e0      	push	{r5, r6, r7, lr}
 8002666:	001f      	movs	r7, r3
 8002668:	0010      	movs	r0, r2
 800266a:	030b      	lsls	r3, r1, #12
 800266c:	0f62      	lsrs	r2, r4, #29
 800266e:	004e      	lsls	r6, r1, #1
 8002670:	0fcd      	lsrs	r5, r1, #31
 8002672:	0a5b      	lsrs	r3, r3, #9
 8002674:	0339      	lsls	r1, r7, #12
 8002676:	4313      	orrs	r3, r2
 8002678:	0a49      	lsrs	r1, r1, #9
 800267a:	00e2      	lsls	r2, r4, #3
 800267c:	0f44      	lsrs	r4, r0, #29
 800267e:	4321      	orrs	r1, r4
 8002680:	4cc2      	ldr	r4, [pc, #776]	; (800298c <__aeabi_dsub+0x334>)
 8002682:	4691      	mov	r9, r2
 8002684:	4692      	mov	sl, r2
 8002686:	00c0      	lsls	r0, r0, #3
 8002688:	007a      	lsls	r2, r7, #1
 800268a:	4680      	mov	r8, r0
 800268c:	0d76      	lsrs	r6, r6, #21
 800268e:	0d52      	lsrs	r2, r2, #21
 8002690:	0fff      	lsrs	r7, r7, #31
 8002692:	42a2      	cmp	r2, r4
 8002694:	d100      	bne.n	8002698 <__aeabi_dsub+0x40>
 8002696:	e0b4      	b.n	8002802 <__aeabi_dsub+0x1aa>
 8002698:	2401      	movs	r4, #1
 800269a:	4067      	eors	r7, r4
 800269c:	46bb      	mov	fp, r7
 800269e:	42bd      	cmp	r5, r7
 80026a0:	d100      	bne.n	80026a4 <__aeabi_dsub+0x4c>
 80026a2:	e088      	b.n	80027b6 <__aeabi_dsub+0x15e>
 80026a4:	1ab4      	subs	r4, r6, r2
 80026a6:	46a4      	mov	ip, r4
 80026a8:	2c00      	cmp	r4, #0
 80026aa:	dc00      	bgt.n	80026ae <__aeabi_dsub+0x56>
 80026ac:	e0b2      	b.n	8002814 <__aeabi_dsub+0x1bc>
 80026ae:	2a00      	cmp	r2, #0
 80026b0:	d100      	bne.n	80026b4 <__aeabi_dsub+0x5c>
 80026b2:	e0c5      	b.n	8002840 <__aeabi_dsub+0x1e8>
 80026b4:	4ab5      	ldr	r2, [pc, #724]	; (800298c <__aeabi_dsub+0x334>)
 80026b6:	4296      	cmp	r6, r2
 80026b8:	d100      	bne.n	80026bc <__aeabi_dsub+0x64>
 80026ba:	e28b      	b.n	8002bd4 <__aeabi_dsub+0x57c>
 80026bc:	2280      	movs	r2, #128	; 0x80
 80026be:	0412      	lsls	r2, r2, #16
 80026c0:	4311      	orrs	r1, r2
 80026c2:	4662      	mov	r2, ip
 80026c4:	2a38      	cmp	r2, #56	; 0x38
 80026c6:	dd00      	ble.n	80026ca <__aeabi_dsub+0x72>
 80026c8:	e1a1      	b.n	8002a0e <__aeabi_dsub+0x3b6>
 80026ca:	2a1f      	cmp	r2, #31
 80026cc:	dd00      	ble.n	80026d0 <__aeabi_dsub+0x78>
 80026ce:	e216      	b.n	8002afe <__aeabi_dsub+0x4a6>
 80026d0:	2720      	movs	r7, #32
 80026d2:	000c      	movs	r4, r1
 80026d4:	1abf      	subs	r7, r7, r2
 80026d6:	40bc      	lsls	r4, r7
 80026d8:	0002      	movs	r2, r0
 80026da:	46a0      	mov	r8, r4
 80026dc:	4664      	mov	r4, ip
 80026de:	40b8      	lsls	r0, r7
 80026e0:	40e2      	lsrs	r2, r4
 80026e2:	4644      	mov	r4, r8
 80026e4:	4314      	orrs	r4, r2
 80026e6:	0002      	movs	r2, r0
 80026e8:	1e50      	subs	r0, r2, #1
 80026ea:	4182      	sbcs	r2, r0
 80026ec:	4660      	mov	r0, ip
 80026ee:	40c1      	lsrs	r1, r0
 80026f0:	4322      	orrs	r2, r4
 80026f2:	1a5b      	subs	r3, r3, r1
 80026f4:	4649      	mov	r1, r9
 80026f6:	1a8c      	subs	r4, r1, r2
 80026f8:	45a1      	cmp	r9, r4
 80026fa:	4192      	sbcs	r2, r2
 80026fc:	4252      	negs	r2, r2
 80026fe:	1a9b      	subs	r3, r3, r2
 8002700:	4698      	mov	r8, r3
 8002702:	4643      	mov	r3, r8
 8002704:	021b      	lsls	r3, r3, #8
 8002706:	d400      	bmi.n	800270a <__aeabi_dsub+0xb2>
 8002708:	e117      	b.n	800293a <__aeabi_dsub+0x2e2>
 800270a:	4643      	mov	r3, r8
 800270c:	025b      	lsls	r3, r3, #9
 800270e:	0a5b      	lsrs	r3, r3, #9
 8002710:	4698      	mov	r8, r3
 8002712:	4643      	mov	r3, r8
 8002714:	2b00      	cmp	r3, #0
 8002716:	d100      	bne.n	800271a <__aeabi_dsub+0xc2>
 8002718:	e16c      	b.n	80029f4 <__aeabi_dsub+0x39c>
 800271a:	4640      	mov	r0, r8
 800271c:	f000 fca8 	bl	8003070 <__clzsi2>
 8002720:	0002      	movs	r2, r0
 8002722:	3a08      	subs	r2, #8
 8002724:	2120      	movs	r1, #32
 8002726:	0020      	movs	r0, r4
 8002728:	4643      	mov	r3, r8
 800272a:	1a89      	subs	r1, r1, r2
 800272c:	4093      	lsls	r3, r2
 800272e:	40c8      	lsrs	r0, r1
 8002730:	4094      	lsls	r4, r2
 8002732:	4303      	orrs	r3, r0
 8002734:	4296      	cmp	r6, r2
 8002736:	dd00      	ble.n	800273a <__aeabi_dsub+0xe2>
 8002738:	e157      	b.n	80029ea <__aeabi_dsub+0x392>
 800273a:	1b96      	subs	r6, r2, r6
 800273c:	1c71      	adds	r1, r6, #1
 800273e:	291f      	cmp	r1, #31
 8002740:	dd00      	ble.n	8002744 <__aeabi_dsub+0xec>
 8002742:	e1cb      	b.n	8002adc <__aeabi_dsub+0x484>
 8002744:	2220      	movs	r2, #32
 8002746:	0018      	movs	r0, r3
 8002748:	0026      	movs	r6, r4
 800274a:	1a52      	subs	r2, r2, r1
 800274c:	4094      	lsls	r4, r2
 800274e:	4090      	lsls	r0, r2
 8002750:	40ce      	lsrs	r6, r1
 8002752:	40cb      	lsrs	r3, r1
 8002754:	1e62      	subs	r2, r4, #1
 8002756:	4194      	sbcs	r4, r2
 8002758:	4330      	orrs	r0, r6
 800275a:	4698      	mov	r8, r3
 800275c:	2600      	movs	r6, #0
 800275e:	4304      	orrs	r4, r0
 8002760:	0763      	lsls	r3, r4, #29
 8002762:	d009      	beq.n	8002778 <__aeabi_dsub+0x120>
 8002764:	230f      	movs	r3, #15
 8002766:	4023      	ands	r3, r4
 8002768:	2b04      	cmp	r3, #4
 800276a:	d005      	beq.n	8002778 <__aeabi_dsub+0x120>
 800276c:	1d23      	adds	r3, r4, #4
 800276e:	42a3      	cmp	r3, r4
 8002770:	41a4      	sbcs	r4, r4
 8002772:	4264      	negs	r4, r4
 8002774:	44a0      	add	r8, r4
 8002776:	001c      	movs	r4, r3
 8002778:	4643      	mov	r3, r8
 800277a:	021b      	lsls	r3, r3, #8
 800277c:	d400      	bmi.n	8002780 <__aeabi_dsub+0x128>
 800277e:	e0df      	b.n	8002940 <__aeabi_dsub+0x2e8>
 8002780:	4b82      	ldr	r3, [pc, #520]	; (800298c <__aeabi_dsub+0x334>)
 8002782:	3601      	adds	r6, #1
 8002784:	429e      	cmp	r6, r3
 8002786:	d100      	bne.n	800278a <__aeabi_dsub+0x132>
 8002788:	e0fb      	b.n	8002982 <__aeabi_dsub+0x32a>
 800278a:	4642      	mov	r2, r8
 800278c:	4b80      	ldr	r3, [pc, #512]	; (8002990 <__aeabi_dsub+0x338>)
 800278e:	08e4      	lsrs	r4, r4, #3
 8002790:	401a      	ands	r2, r3
 8002792:	0013      	movs	r3, r2
 8002794:	0571      	lsls	r1, r6, #21
 8002796:	0752      	lsls	r2, r2, #29
 8002798:	025b      	lsls	r3, r3, #9
 800279a:	4322      	orrs	r2, r4
 800279c:	0b1b      	lsrs	r3, r3, #12
 800279e:	0d49      	lsrs	r1, r1, #21
 80027a0:	0509      	lsls	r1, r1, #20
 80027a2:	07ed      	lsls	r5, r5, #31
 80027a4:	4319      	orrs	r1, r3
 80027a6:	4329      	orrs	r1, r5
 80027a8:	0010      	movs	r0, r2
 80027aa:	bcf0      	pop	{r4, r5, r6, r7}
 80027ac:	46bb      	mov	fp, r7
 80027ae:	46b2      	mov	sl, r6
 80027b0:	46a9      	mov	r9, r5
 80027b2:	46a0      	mov	r8, r4
 80027b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80027b6:	1ab4      	subs	r4, r6, r2
 80027b8:	46a4      	mov	ip, r4
 80027ba:	2c00      	cmp	r4, #0
 80027bc:	dd58      	ble.n	8002870 <__aeabi_dsub+0x218>
 80027be:	2a00      	cmp	r2, #0
 80027c0:	d100      	bne.n	80027c4 <__aeabi_dsub+0x16c>
 80027c2:	e09e      	b.n	8002902 <__aeabi_dsub+0x2aa>
 80027c4:	4a71      	ldr	r2, [pc, #452]	; (800298c <__aeabi_dsub+0x334>)
 80027c6:	4296      	cmp	r6, r2
 80027c8:	d100      	bne.n	80027cc <__aeabi_dsub+0x174>
 80027ca:	e13b      	b.n	8002a44 <__aeabi_dsub+0x3ec>
 80027cc:	2280      	movs	r2, #128	; 0x80
 80027ce:	0412      	lsls	r2, r2, #16
 80027d0:	4311      	orrs	r1, r2
 80027d2:	4662      	mov	r2, ip
 80027d4:	2a38      	cmp	r2, #56	; 0x38
 80027d6:	dd00      	ble.n	80027da <__aeabi_dsub+0x182>
 80027d8:	e0c1      	b.n	800295e <__aeabi_dsub+0x306>
 80027da:	2a1f      	cmp	r2, #31
 80027dc:	dc00      	bgt.n	80027e0 <__aeabi_dsub+0x188>
 80027de:	e1bb      	b.n	8002b58 <__aeabi_dsub+0x500>
 80027e0:	000c      	movs	r4, r1
 80027e2:	3a20      	subs	r2, #32
 80027e4:	40d4      	lsrs	r4, r2
 80027e6:	0022      	movs	r2, r4
 80027e8:	4664      	mov	r4, ip
 80027ea:	2c20      	cmp	r4, #32
 80027ec:	d004      	beq.n	80027f8 <__aeabi_dsub+0x1a0>
 80027ee:	2740      	movs	r7, #64	; 0x40
 80027f0:	1b3f      	subs	r7, r7, r4
 80027f2:	40b9      	lsls	r1, r7
 80027f4:	4308      	orrs	r0, r1
 80027f6:	4680      	mov	r8, r0
 80027f8:	4644      	mov	r4, r8
 80027fa:	1e61      	subs	r1, r4, #1
 80027fc:	418c      	sbcs	r4, r1
 80027fe:	4314      	orrs	r4, r2
 8002800:	e0b1      	b.n	8002966 <__aeabi_dsub+0x30e>
 8002802:	000c      	movs	r4, r1
 8002804:	4304      	orrs	r4, r0
 8002806:	d02a      	beq.n	800285e <__aeabi_dsub+0x206>
 8002808:	46bb      	mov	fp, r7
 800280a:	42bd      	cmp	r5, r7
 800280c:	d02d      	beq.n	800286a <__aeabi_dsub+0x212>
 800280e:	4c61      	ldr	r4, [pc, #388]	; (8002994 <__aeabi_dsub+0x33c>)
 8002810:	46a4      	mov	ip, r4
 8002812:	44b4      	add	ip, r6
 8002814:	4664      	mov	r4, ip
 8002816:	2c00      	cmp	r4, #0
 8002818:	d05c      	beq.n	80028d4 <__aeabi_dsub+0x27c>
 800281a:	1b94      	subs	r4, r2, r6
 800281c:	46a4      	mov	ip, r4
 800281e:	2e00      	cmp	r6, #0
 8002820:	d000      	beq.n	8002824 <__aeabi_dsub+0x1cc>
 8002822:	e115      	b.n	8002a50 <__aeabi_dsub+0x3f8>
 8002824:	464d      	mov	r5, r9
 8002826:	431d      	orrs	r5, r3
 8002828:	d100      	bne.n	800282c <__aeabi_dsub+0x1d4>
 800282a:	e1c3      	b.n	8002bb4 <__aeabi_dsub+0x55c>
 800282c:	1e65      	subs	r5, r4, #1
 800282e:	2c01      	cmp	r4, #1
 8002830:	d100      	bne.n	8002834 <__aeabi_dsub+0x1dc>
 8002832:	e20c      	b.n	8002c4e <__aeabi_dsub+0x5f6>
 8002834:	4e55      	ldr	r6, [pc, #340]	; (800298c <__aeabi_dsub+0x334>)
 8002836:	42b4      	cmp	r4, r6
 8002838:	d100      	bne.n	800283c <__aeabi_dsub+0x1e4>
 800283a:	e1f8      	b.n	8002c2e <__aeabi_dsub+0x5d6>
 800283c:	46ac      	mov	ip, r5
 800283e:	e10e      	b.n	8002a5e <__aeabi_dsub+0x406>
 8002840:	000a      	movs	r2, r1
 8002842:	4302      	orrs	r2, r0
 8002844:	d100      	bne.n	8002848 <__aeabi_dsub+0x1f0>
 8002846:	e136      	b.n	8002ab6 <__aeabi_dsub+0x45e>
 8002848:	0022      	movs	r2, r4
 800284a:	3a01      	subs	r2, #1
 800284c:	2c01      	cmp	r4, #1
 800284e:	d100      	bne.n	8002852 <__aeabi_dsub+0x1fa>
 8002850:	e1c6      	b.n	8002be0 <__aeabi_dsub+0x588>
 8002852:	4c4e      	ldr	r4, [pc, #312]	; (800298c <__aeabi_dsub+0x334>)
 8002854:	45a4      	cmp	ip, r4
 8002856:	d100      	bne.n	800285a <__aeabi_dsub+0x202>
 8002858:	e0f4      	b.n	8002a44 <__aeabi_dsub+0x3ec>
 800285a:	4694      	mov	ip, r2
 800285c:	e731      	b.n	80026c2 <__aeabi_dsub+0x6a>
 800285e:	2401      	movs	r4, #1
 8002860:	4067      	eors	r7, r4
 8002862:	46bb      	mov	fp, r7
 8002864:	42bd      	cmp	r5, r7
 8002866:	d000      	beq.n	800286a <__aeabi_dsub+0x212>
 8002868:	e71c      	b.n	80026a4 <__aeabi_dsub+0x4c>
 800286a:	4c4a      	ldr	r4, [pc, #296]	; (8002994 <__aeabi_dsub+0x33c>)
 800286c:	46a4      	mov	ip, r4
 800286e:	44b4      	add	ip, r6
 8002870:	4664      	mov	r4, ip
 8002872:	2c00      	cmp	r4, #0
 8002874:	d100      	bne.n	8002878 <__aeabi_dsub+0x220>
 8002876:	e0cf      	b.n	8002a18 <__aeabi_dsub+0x3c0>
 8002878:	1b94      	subs	r4, r2, r6
 800287a:	46a4      	mov	ip, r4
 800287c:	2e00      	cmp	r6, #0
 800287e:	d100      	bne.n	8002882 <__aeabi_dsub+0x22a>
 8002880:	e15c      	b.n	8002b3c <__aeabi_dsub+0x4e4>
 8002882:	4e42      	ldr	r6, [pc, #264]	; (800298c <__aeabi_dsub+0x334>)
 8002884:	42b2      	cmp	r2, r6
 8002886:	d100      	bne.n	800288a <__aeabi_dsub+0x232>
 8002888:	e1ec      	b.n	8002c64 <__aeabi_dsub+0x60c>
 800288a:	2680      	movs	r6, #128	; 0x80
 800288c:	0436      	lsls	r6, r6, #16
 800288e:	4333      	orrs	r3, r6
 8002890:	4664      	mov	r4, ip
 8002892:	2c38      	cmp	r4, #56	; 0x38
 8002894:	dd00      	ble.n	8002898 <__aeabi_dsub+0x240>
 8002896:	e1b3      	b.n	8002c00 <__aeabi_dsub+0x5a8>
 8002898:	2c1f      	cmp	r4, #31
 800289a:	dd00      	ble.n	800289e <__aeabi_dsub+0x246>
 800289c:	e238      	b.n	8002d10 <__aeabi_dsub+0x6b8>
 800289e:	2620      	movs	r6, #32
 80028a0:	1b36      	subs	r6, r6, r4
 80028a2:	001c      	movs	r4, r3
 80028a4:	40b4      	lsls	r4, r6
 80028a6:	464f      	mov	r7, r9
 80028a8:	46a0      	mov	r8, r4
 80028aa:	4664      	mov	r4, ip
 80028ac:	40e7      	lsrs	r7, r4
 80028ae:	4644      	mov	r4, r8
 80028b0:	433c      	orrs	r4, r7
 80028b2:	464f      	mov	r7, r9
 80028b4:	40b7      	lsls	r7, r6
 80028b6:	003e      	movs	r6, r7
 80028b8:	1e77      	subs	r7, r6, #1
 80028ba:	41be      	sbcs	r6, r7
 80028bc:	4334      	orrs	r4, r6
 80028be:	4666      	mov	r6, ip
 80028c0:	40f3      	lsrs	r3, r6
 80028c2:	18c9      	adds	r1, r1, r3
 80028c4:	1824      	adds	r4, r4, r0
 80028c6:	4284      	cmp	r4, r0
 80028c8:	419b      	sbcs	r3, r3
 80028ca:	425b      	negs	r3, r3
 80028cc:	4698      	mov	r8, r3
 80028ce:	0016      	movs	r6, r2
 80028d0:	4488      	add	r8, r1
 80028d2:	e04e      	b.n	8002972 <__aeabi_dsub+0x31a>
 80028d4:	4a30      	ldr	r2, [pc, #192]	; (8002998 <__aeabi_dsub+0x340>)
 80028d6:	1c74      	adds	r4, r6, #1
 80028d8:	4214      	tst	r4, r2
 80028da:	d000      	beq.n	80028de <__aeabi_dsub+0x286>
 80028dc:	e0d6      	b.n	8002a8c <__aeabi_dsub+0x434>
 80028de:	464a      	mov	r2, r9
 80028e0:	431a      	orrs	r2, r3
 80028e2:	2e00      	cmp	r6, #0
 80028e4:	d000      	beq.n	80028e8 <__aeabi_dsub+0x290>
 80028e6:	e15b      	b.n	8002ba0 <__aeabi_dsub+0x548>
 80028e8:	2a00      	cmp	r2, #0
 80028ea:	d100      	bne.n	80028ee <__aeabi_dsub+0x296>
 80028ec:	e1a5      	b.n	8002c3a <__aeabi_dsub+0x5e2>
 80028ee:	000a      	movs	r2, r1
 80028f0:	4302      	orrs	r2, r0
 80028f2:	d000      	beq.n	80028f6 <__aeabi_dsub+0x29e>
 80028f4:	e1bb      	b.n	8002c6e <__aeabi_dsub+0x616>
 80028f6:	464a      	mov	r2, r9
 80028f8:	0759      	lsls	r1, r3, #29
 80028fa:	08d2      	lsrs	r2, r2, #3
 80028fc:	430a      	orrs	r2, r1
 80028fe:	08db      	lsrs	r3, r3, #3
 8002900:	e027      	b.n	8002952 <__aeabi_dsub+0x2fa>
 8002902:	000a      	movs	r2, r1
 8002904:	4302      	orrs	r2, r0
 8002906:	d100      	bne.n	800290a <__aeabi_dsub+0x2b2>
 8002908:	e174      	b.n	8002bf4 <__aeabi_dsub+0x59c>
 800290a:	0022      	movs	r2, r4
 800290c:	3a01      	subs	r2, #1
 800290e:	2c01      	cmp	r4, #1
 8002910:	d005      	beq.n	800291e <__aeabi_dsub+0x2c6>
 8002912:	4c1e      	ldr	r4, [pc, #120]	; (800298c <__aeabi_dsub+0x334>)
 8002914:	45a4      	cmp	ip, r4
 8002916:	d100      	bne.n	800291a <__aeabi_dsub+0x2c2>
 8002918:	e094      	b.n	8002a44 <__aeabi_dsub+0x3ec>
 800291a:	4694      	mov	ip, r2
 800291c:	e759      	b.n	80027d2 <__aeabi_dsub+0x17a>
 800291e:	4448      	add	r0, r9
 8002920:	4548      	cmp	r0, r9
 8002922:	4192      	sbcs	r2, r2
 8002924:	185b      	adds	r3, r3, r1
 8002926:	4698      	mov	r8, r3
 8002928:	0004      	movs	r4, r0
 800292a:	4252      	negs	r2, r2
 800292c:	4490      	add	r8, r2
 800292e:	4643      	mov	r3, r8
 8002930:	2602      	movs	r6, #2
 8002932:	021b      	lsls	r3, r3, #8
 8002934:	d500      	bpl.n	8002938 <__aeabi_dsub+0x2e0>
 8002936:	e0c4      	b.n	8002ac2 <__aeabi_dsub+0x46a>
 8002938:	3e01      	subs	r6, #1
 800293a:	0763      	lsls	r3, r4, #29
 800293c:	d000      	beq.n	8002940 <__aeabi_dsub+0x2e8>
 800293e:	e711      	b.n	8002764 <__aeabi_dsub+0x10c>
 8002940:	4643      	mov	r3, r8
 8002942:	46b4      	mov	ip, r6
 8002944:	0759      	lsls	r1, r3, #29
 8002946:	08e2      	lsrs	r2, r4, #3
 8002948:	430a      	orrs	r2, r1
 800294a:	08db      	lsrs	r3, r3, #3
 800294c:	490f      	ldr	r1, [pc, #60]	; (800298c <__aeabi_dsub+0x334>)
 800294e:	458c      	cmp	ip, r1
 8002950:	d040      	beq.n	80029d4 <__aeabi_dsub+0x37c>
 8002952:	4661      	mov	r1, ip
 8002954:	031b      	lsls	r3, r3, #12
 8002956:	0549      	lsls	r1, r1, #21
 8002958:	0b1b      	lsrs	r3, r3, #12
 800295a:	0d49      	lsrs	r1, r1, #21
 800295c:	e720      	b.n	80027a0 <__aeabi_dsub+0x148>
 800295e:	4301      	orrs	r1, r0
 8002960:	000c      	movs	r4, r1
 8002962:	1e61      	subs	r1, r4, #1
 8002964:	418c      	sbcs	r4, r1
 8002966:	444c      	add	r4, r9
 8002968:	454c      	cmp	r4, r9
 800296a:	4192      	sbcs	r2, r2
 800296c:	4252      	negs	r2, r2
 800296e:	4690      	mov	r8, r2
 8002970:	4498      	add	r8, r3
 8002972:	4643      	mov	r3, r8
 8002974:	021b      	lsls	r3, r3, #8
 8002976:	d5e0      	bpl.n	800293a <__aeabi_dsub+0x2e2>
 8002978:	4b04      	ldr	r3, [pc, #16]	; (800298c <__aeabi_dsub+0x334>)
 800297a:	3601      	adds	r6, #1
 800297c:	429e      	cmp	r6, r3
 800297e:	d000      	beq.n	8002982 <__aeabi_dsub+0x32a>
 8002980:	e09f      	b.n	8002ac2 <__aeabi_dsub+0x46a>
 8002982:	0031      	movs	r1, r6
 8002984:	2300      	movs	r3, #0
 8002986:	2200      	movs	r2, #0
 8002988:	e70a      	b.n	80027a0 <__aeabi_dsub+0x148>
 800298a:	46c0      	nop			; (mov r8, r8)
 800298c:	000007ff 	.word	0x000007ff
 8002990:	ff7fffff 	.word	0xff7fffff
 8002994:	fffff801 	.word	0xfffff801
 8002998:	000007fe 	.word	0x000007fe
 800299c:	2a00      	cmp	r2, #0
 800299e:	d100      	bne.n	80029a2 <__aeabi_dsub+0x34a>
 80029a0:	e160      	b.n	8002c64 <__aeabi_dsub+0x60c>
 80029a2:	000a      	movs	r2, r1
 80029a4:	4302      	orrs	r2, r0
 80029a6:	d04d      	beq.n	8002a44 <__aeabi_dsub+0x3ec>
 80029a8:	464a      	mov	r2, r9
 80029aa:	075c      	lsls	r4, r3, #29
 80029ac:	08d2      	lsrs	r2, r2, #3
 80029ae:	4322      	orrs	r2, r4
 80029b0:	2480      	movs	r4, #128	; 0x80
 80029b2:	08db      	lsrs	r3, r3, #3
 80029b4:	0324      	lsls	r4, r4, #12
 80029b6:	4223      	tst	r3, r4
 80029b8:	d007      	beq.n	80029ca <__aeabi_dsub+0x372>
 80029ba:	08ce      	lsrs	r6, r1, #3
 80029bc:	4226      	tst	r6, r4
 80029be:	d104      	bne.n	80029ca <__aeabi_dsub+0x372>
 80029c0:	465d      	mov	r5, fp
 80029c2:	0033      	movs	r3, r6
 80029c4:	08c2      	lsrs	r2, r0, #3
 80029c6:	0749      	lsls	r1, r1, #29
 80029c8:	430a      	orrs	r2, r1
 80029ca:	0f51      	lsrs	r1, r2, #29
 80029cc:	00d2      	lsls	r2, r2, #3
 80029ce:	08d2      	lsrs	r2, r2, #3
 80029d0:	0749      	lsls	r1, r1, #29
 80029d2:	430a      	orrs	r2, r1
 80029d4:	0011      	movs	r1, r2
 80029d6:	4319      	orrs	r1, r3
 80029d8:	d100      	bne.n	80029dc <__aeabi_dsub+0x384>
 80029da:	e1c8      	b.n	8002d6e <__aeabi_dsub+0x716>
 80029dc:	2180      	movs	r1, #128	; 0x80
 80029de:	0309      	lsls	r1, r1, #12
 80029e0:	430b      	orrs	r3, r1
 80029e2:	031b      	lsls	r3, r3, #12
 80029e4:	49d5      	ldr	r1, [pc, #852]	; (8002d3c <__aeabi_dsub+0x6e4>)
 80029e6:	0b1b      	lsrs	r3, r3, #12
 80029e8:	e6da      	b.n	80027a0 <__aeabi_dsub+0x148>
 80029ea:	49d5      	ldr	r1, [pc, #852]	; (8002d40 <__aeabi_dsub+0x6e8>)
 80029ec:	1ab6      	subs	r6, r6, r2
 80029ee:	400b      	ands	r3, r1
 80029f0:	4698      	mov	r8, r3
 80029f2:	e6b5      	b.n	8002760 <__aeabi_dsub+0x108>
 80029f4:	0020      	movs	r0, r4
 80029f6:	f000 fb3b 	bl	8003070 <__clzsi2>
 80029fa:	0002      	movs	r2, r0
 80029fc:	3218      	adds	r2, #24
 80029fe:	2a1f      	cmp	r2, #31
 8002a00:	dc00      	bgt.n	8002a04 <__aeabi_dsub+0x3ac>
 8002a02:	e68f      	b.n	8002724 <__aeabi_dsub+0xcc>
 8002a04:	0023      	movs	r3, r4
 8002a06:	3808      	subs	r0, #8
 8002a08:	4083      	lsls	r3, r0
 8002a0a:	2400      	movs	r4, #0
 8002a0c:	e692      	b.n	8002734 <__aeabi_dsub+0xdc>
 8002a0e:	4308      	orrs	r0, r1
 8002a10:	0002      	movs	r2, r0
 8002a12:	1e50      	subs	r0, r2, #1
 8002a14:	4182      	sbcs	r2, r0
 8002a16:	e66d      	b.n	80026f4 <__aeabi_dsub+0x9c>
 8002a18:	4cca      	ldr	r4, [pc, #808]	; (8002d44 <__aeabi_dsub+0x6ec>)
 8002a1a:	1c72      	adds	r2, r6, #1
 8002a1c:	4222      	tst	r2, r4
 8002a1e:	d000      	beq.n	8002a22 <__aeabi_dsub+0x3ca>
 8002a20:	e0ad      	b.n	8002b7e <__aeabi_dsub+0x526>
 8002a22:	464a      	mov	r2, r9
 8002a24:	431a      	orrs	r2, r3
 8002a26:	2e00      	cmp	r6, #0
 8002a28:	d1b8      	bne.n	800299c <__aeabi_dsub+0x344>
 8002a2a:	2a00      	cmp	r2, #0
 8002a2c:	d100      	bne.n	8002a30 <__aeabi_dsub+0x3d8>
 8002a2e:	e158      	b.n	8002ce2 <__aeabi_dsub+0x68a>
 8002a30:	000a      	movs	r2, r1
 8002a32:	4302      	orrs	r2, r0
 8002a34:	d000      	beq.n	8002a38 <__aeabi_dsub+0x3e0>
 8002a36:	e159      	b.n	8002cec <__aeabi_dsub+0x694>
 8002a38:	464a      	mov	r2, r9
 8002a3a:	0759      	lsls	r1, r3, #29
 8002a3c:	08d2      	lsrs	r2, r2, #3
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	08db      	lsrs	r3, r3, #3
 8002a42:	e786      	b.n	8002952 <__aeabi_dsub+0x2fa>
 8002a44:	464a      	mov	r2, r9
 8002a46:	0759      	lsls	r1, r3, #29
 8002a48:	08d2      	lsrs	r2, r2, #3
 8002a4a:	430a      	orrs	r2, r1
 8002a4c:	08db      	lsrs	r3, r3, #3
 8002a4e:	e7c1      	b.n	80029d4 <__aeabi_dsub+0x37c>
 8002a50:	4dba      	ldr	r5, [pc, #744]	; (8002d3c <__aeabi_dsub+0x6e4>)
 8002a52:	42aa      	cmp	r2, r5
 8002a54:	d100      	bne.n	8002a58 <__aeabi_dsub+0x400>
 8002a56:	e11e      	b.n	8002c96 <__aeabi_dsub+0x63e>
 8002a58:	2580      	movs	r5, #128	; 0x80
 8002a5a:	042d      	lsls	r5, r5, #16
 8002a5c:	432b      	orrs	r3, r5
 8002a5e:	4664      	mov	r4, ip
 8002a60:	2c38      	cmp	r4, #56	; 0x38
 8002a62:	dc5d      	bgt.n	8002b20 <__aeabi_dsub+0x4c8>
 8002a64:	2c1f      	cmp	r4, #31
 8002a66:	dd00      	ble.n	8002a6a <__aeabi_dsub+0x412>
 8002a68:	e0d0      	b.n	8002c0c <__aeabi_dsub+0x5b4>
 8002a6a:	2520      	movs	r5, #32
 8002a6c:	4667      	mov	r7, ip
 8002a6e:	1b2d      	subs	r5, r5, r4
 8002a70:	464e      	mov	r6, r9
 8002a72:	001c      	movs	r4, r3
 8002a74:	40fe      	lsrs	r6, r7
 8002a76:	40ac      	lsls	r4, r5
 8002a78:	4334      	orrs	r4, r6
 8002a7a:	464e      	mov	r6, r9
 8002a7c:	40ae      	lsls	r6, r5
 8002a7e:	0035      	movs	r5, r6
 8002a80:	40fb      	lsrs	r3, r7
 8002a82:	1e6e      	subs	r6, r5, #1
 8002a84:	41b5      	sbcs	r5, r6
 8002a86:	1ac9      	subs	r1, r1, r3
 8002a88:	432c      	orrs	r4, r5
 8002a8a:	e04e      	b.n	8002b2a <__aeabi_dsub+0x4d2>
 8002a8c:	464a      	mov	r2, r9
 8002a8e:	1a14      	subs	r4, r2, r0
 8002a90:	45a1      	cmp	r9, r4
 8002a92:	4192      	sbcs	r2, r2
 8002a94:	4252      	negs	r2, r2
 8002a96:	4690      	mov	r8, r2
 8002a98:	1a5f      	subs	r7, r3, r1
 8002a9a:	003a      	movs	r2, r7
 8002a9c:	4647      	mov	r7, r8
 8002a9e:	1bd2      	subs	r2, r2, r7
 8002aa0:	4690      	mov	r8, r2
 8002aa2:	0212      	lsls	r2, r2, #8
 8002aa4:	d500      	bpl.n	8002aa8 <__aeabi_dsub+0x450>
 8002aa6:	e08b      	b.n	8002bc0 <__aeabi_dsub+0x568>
 8002aa8:	4642      	mov	r2, r8
 8002aaa:	4322      	orrs	r2, r4
 8002aac:	d000      	beq.n	8002ab0 <__aeabi_dsub+0x458>
 8002aae:	e630      	b.n	8002712 <__aeabi_dsub+0xba>
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	2500      	movs	r5, #0
 8002ab4:	e74d      	b.n	8002952 <__aeabi_dsub+0x2fa>
 8002ab6:	464a      	mov	r2, r9
 8002ab8:	0759      	lsls	r1, r3, #29
 8002aba:	08d2      	lsrs	r2, r2, #3
 8002abc:	430a      	orrs	r2, r1
 8002abe:	08db      	lsrs	r3, r3, #3
 8002ac0:	e744      	b.n	800294c <__aeabi_dsub+0x2f4>
 8002ac2:	4642      	mov	r2, r8
 8002ac4:	4b9e      	ldr	r3, [pc, #632]	; (8002d40 <__aeabi_dsub+0x6e8>)
 8002ac6:	0861      	lsrs	r1, r4, #1
 8002ac8:	401a      	ands	r2, r3
 8002aca:	0013      	movs	r3, r2
 8002acc:	2201      	movs	r2, #1
 8002ace:	4014      	ands	r4, r2
 8002ad0:	430c      	orrs	r4, r1
 8002ad2:	07da      	lsls	r2, r3, #31
 8002ad4:	085b      	lsrs	r3, r3, #1
 8002ad6:	4698      	mov	r8, r3
 8002ad8:	4314      	orrs	r4, r2
 8002ada:	e641      	b.n	8002760 <__aeabi_dsub+0x108>
 8002adc:	001a      	movs	r2, r3
 8002ade:	3e1f      	subs	r6, #31
 8002ae0:	40f2      	lsrs	r2, r6
 8002ae2:	0016      	movs	r6, r2
 8002ae4:	2920      	cmp	r1, #32
 8002ae6:	d003      	beq.n	8002af0 <__aeabi_dsub+0x498>
 8002ae8:	2240      	movs	r2, #64	; 0x40
 8002aea:	1a51      	subs	r1, r2, r1
 8002aec:	408b      	lsls	r3, r1
 8002aee:	431c      	orrs	r4, r3
 8002af0:	1e62      	subs	r2, r4, #1
 8002af2:	4194      	sbcs	r4, r2
 8002af4:	2300      	movs	r3, #0
 8002af6:	4334      	orrs	r4, r6
 8002af8:	4698      	mov	r8, r3
 8002afa:	2600      	movs	r6, #0
 8002afc:	e71d      	b.n	800293a <__aeabi_dsub+0x2e2>
 8002afe:	000c      	movs	r4, r1
 8002b00:	3a20      	subs	r2, #32
 8002b02:	40d4      	lsrs	r4, r2
 8002b04:	0022      	movs	r2, r4
 8002b06:	4664      	mov	r4, ip
 8002b08:	2c20      	cmp	r4, #32
 8002b0a:	d004      	beq.n	8002b16 <__aeabi_dsub+0x4be>
 8002b0c:	2740      	movs	r7, #64	; 0x40
 8002b0e:	1b3f      	subs	r7, r7, r4
 8002b10:	40b9      	lsls	r1, r7
 8002b12:	4308      	orrs	r0, r1
 8002b14:	4680      	mov	r8, r0
 8002b16:	4644      	mov	r4, r8
 8002b18:	1e61      	subs	r1, r4, #1
 8002b1a:	418c      	sbcs	r4, r1
 8002b1c:	4322      	orrs	r2, r4
 8002b1e:	e5e9      	b.n	80026f4 <__aeabi_dsub+0x9c>
 8002b20:	464c      	mov	r4, r9
 8002b22:	4323      	orrs	r3, r4
 8002b24:	001c      	movs	r4, r3
 8002b26:	1e63      	subs	r3, r4, #1
 8002b28:	419c      	sbcs	r4, r3
 8002b2a:	1b04      	subs	r4, r0, r4
 8002b2c:	42a0      	cmp	r0, r4
 8002b2e:	419b      	sbcs	r3, r3
 8002b30:	425b      	negs	r3, r3
 8002b32:	1acb      	subs	r3, r1, r3
 8002b34:	4698      	mov	r8, r3
 8002b36:	465d      	mov	r5, fp
 8002b38:	0016      	movs	r6, r2
 8002b3a:	e5e2      	b.n	8002702 <__aeabi_dsub+0xaa>
 8002b3c:	464e      	mov	r6, r9
 8002b3e:	431e      	orrs	r6, r3
 8002b40:	d100      	bne.n	8002b44 <__aeabi_dsub+0x4ec>
 8002b42:	e0ae      	b.n	8002ca2 <__aeabi_dsub+0x64a>
 8002b44:	1e66      	subs	r6, r4, #1
 8002b46:	2c01      	cmp	r4, #1
 8002b48:	d100      	bne.n	8002b4c <__aeabi_dsub+0x4f4>
 8002b4a:	e0fd      	b.n	8002d48 <__aeabi_dsub+0x6f0>
 8002b4c:	4f7b      	ldr	r7, [pc, #492]	; (8002d3c <__aeabi_dsub+0x6e4>)
 8002b4e:	42bc      	cmp	r4, r7
 8002b50:	d100      	bne.n	8002b54 <__aeabi_dsub+0x4fc>
 8002b52:	e107      	b.n	8002d64 <__aeabi_dsub+0x70c>
 8002b54:	46b4      	mov	ip, r6
 8002b56:	e69b      	b.n	8002890 <__aeabi_dsub+0x238>
 8002b58:	4664      	mov	r4, ip
 8002b5a:	2220      	movs	r2, #32
 8002b5c:	1b12      	subs	r2, r2, r4
 8002b5e:	000c      	movs	r4, r1
 8002b60:	4094      	lsls	r4, r2
 8002b62:	0007      	movs	r7, r0
 8002b64:	4090      	lsls	r0, r2
 8002b66:	46a0      	mov	r8, r4
 8002b68:	4664      	mov	r4, ip
 8002b6a:	1e42      	subs	r2, r0, #1
 8002b6c:	4190      	sbcs	r0, r2
 8002b6e:	4662      	mov	r2, ip
 8002b70:	40e7      	lsrs	r7, r4
 8002b72:	4644      	mov	r4, r8
 8002b74:	40d1      	lsrs	r1, r2
 8002b76:	433c      	orrs	r4, r7
 8002b78:	4304      	orrs	r4, r0
 8002b7a:	185b      	adds	r3, r3, r1
 8002b7c:	e6f3      	b.n	8002966 <__aeabi_dsub+0x30e>
 8002b7e:	4c6f      	ldr	r4, [pc, #444]	; (8002d3c <__aeabi_dsub+0x6e4>)
 8002b80:	42a2      	cmp	r2, r4
 8002b82:	d100      	bne.n	8002b86 <__aeabi_dsub+0x52e>
 8002b84:	e0d5      	b.n	8002d32 <__aeabi_dsub+0x6da>
 8002b86:	4448      	add	r0, r9
 8002b88:	185b      	adds	r3, r3, r1
 8002b8a:	4548      	cmp	r0, r9
 8002b8c:	4189      	sbcs	r1, r1
 8002b8e:	4249      	negs	r1, r1
 8002b90:	185b      	adds	r3, r3, r1
 8002b92:	07dc      	lsls	r4, r3, #31
 8002b94:	0840      	lsrs	r0, r0, #1
 8002b96:	085b      	lsrs	r3, r3, #1
 8002b98:	4698      	mov	r8, r3
 8002b9a:	0016      	movs	r6, r2
 8002b9c:	4304      	orrs	r4, r0
 8002b9e:	e6cc      	b.n	800293a <__aeabi_dsub+0x2e2>
 8002ba0:	2a00      	cmp	r2, #0
 8002ba2:	d000      	beq.n	8002ba6 <__aeabi_dsub+0x54e>
 8002ba4:	e082      	b.n	8002cac <__aeabi_dsub+0x654>
 8002ba6:	000a      	movs	r2, r1
 8002ba8:	4302      	orrs	r2, r0
 8002baa:	d140      	bne.n	8002c2e <__aeabi_dsub+0x5d6>
 8002bac:	2380      	movs	r3, #128	; 0x80
 8002bae:	2500      	movs	r5, #0
 8002bb0:	031b      	lsls	r3, r3, #12
 8002bb2:	e713      	b.n	80029dc <__aeabi_dsub+0x384>
 8002bb4:	074b      	lsls	r3, r1, #29
 8002bb6:	08c2      	lsrs	r2, r0, #3
 8002bb8:	431a      	orrs	r2, r3
 8002bba:	465d      	mov	r5, fp
 8002bbc:	08cb      	lsrs	r3, r1, #3
 8002bbe:	e6c5      	b.n	800294c <__aeabi_dsub+0x2f4>
 8002bc0:	464a      	mov	r2, r9
 8002bc2:	1a84      	subs	r4, r0, r2
 8002bc4:	42a0      	cmp	r0, r4
 8002bc6:	4192      	sbcs	r2, r2
 8002bc8:	1acb      	subs	r3, r1, r3
 8002bca:	4252      	negs	r2, r2
 8002bcc:	1a9b      	subs	r3, r3, r2
 8002bce:	4698      	mov	r8, r3
 8002bd0:	465d      	mov	r5, fp
 8002bd2:	e59e      	b.n	8002712 <__aeabi_dsub+0xba>
 8002bd4:	464a      	mov	r2, r9
 8002bd6:	0759      	lsls	r1, r3, #29
 8002bd8:	08d2      	lsrs	r2, r2, #3
 8002bda:	430a      	orrs	r2, r1
 8002bdc:	08db      	lsrs	r3, r3, #3
 8002bde:	e6f9      	b.n	80029d4 <__aeabi_dsub+0x37c>
 8002be0:	464a      	mov	r2, r9
 8002be2:	1a14      	subs	r4, r2, r0
 8002be4:	45a1      	cmp	r9, r4
 8002be6:	4192      	sbcs	r2, r2
 8002be8:	1a5b      	subs	r3, r3, r1
 8002bea:	4252      	negs	r2, r2
 8002bec:	1a9b      	subs	r3, r3, r2
 8002bee:	4698      	mov	r8, r3
 8002bf0:	2601      	movs	r6, #1
 8002bf2:	e586      	b.n	8002702 <__aeabi_dsub+0xaa>
 8002bf4:	464a      	mov	r2, r9
 8002bf6:	0759      	lsls	r1, r3, #29
 8002bf8:	08d2      	lsrs	r2, r2, #3
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	08db      	lsrs	r3, r3, #3
 8002bfe:	e6a5      	b.n	800294c <__aeabi_dsub+0x2f4>
 8002c00:	464c      	mov	r4, r9
 8002c02:	4323      	orrs	r3, r4
 8002c04:	001c      	movs	r4, r3
 8002c06:	1e63      	subs	r3, r4, #1
 8002c08:	419c      	sbcs	r4, r3
 8002c0a:	e65b      	b.n	80028c4 <__aeabi_dsub+0x26c>
 8002c0c:	4665      	mov	r5, ip
 8002c0e:	001e      	movs	r6, r3
 8002c10:	3d20      	subs	r5, #32
 8002c12:	40ee      	lsrs	r6, r5
 8002c14:	2c20      	cmp	r4, #32
 8002c16:	d005      	beq.n	8002c24 <__aeabi_dsub+0x5cc>
 8002c18:	2540      	movs	r5, #64	; 0x40
 8002c1a:	1b2d      	subs	r5, r5, r4
 8002c1c:	40ab      	lsls	r3, r5
 8002c1e:	464c      	mov	r4, r9
 8002c20:	431c      	orrs	r4, r3
 8002c22:	46a2      	mov	sl, r4
 8002c24:	4654      	mov	r4, sl
 8002c26:	1e63      	subs	r3, r4, #1
 8002c28:	419c      	sbcs	r4, r3
 8002c2a:	4334      	orrs	r4, r6
 8002c2c:	e77d      	b.n	8002b2a <__aeabi_dsub+0x4d2>
 8002c2e:	074b      	lsls	r3, r1, #29
 8002c30:	08c2      	lsrs	r2, r0, #3
 8002c32:	431a      	orrs	r2, r3
 8002c34:	465d      	mov	r5, fp
 8002c36:	08cb      	lsrs	r3, r1, #3
 8002c38:	e6cc      	b.n	80029d4 <__aeabi_dsub+0x37c>
 8002c3a:	000a      	movs	r2, r1
 8002c3c:	4302      	orrs	r2, r0
 8002c3e:	d100      	bne.n	8002c42 <__aeabi_dsub+0x5ea>
 8002c40:	e736      	b.n	8002ab0 <__aeabi_dsub+0x458>
 8002c42:	074b      	lsls	r3, r1, #29
 8002c44:	08c2      	lsrs	r2, r0, #3
 8002c46:	431a      	orrs	r2, r3
 8002c48:	465d      	mov	r5, fp
 8002c4a:	08cb      	lsrs	r3, r1, #3
 8002c4c:	e681      	b.n	8002952 <__aeabi_dsub+0x2fa>
 8002c4e:	464a      	mov	r2, r9
 8002c50:	1a84      	subs	r4, r0, r2
 8002c52:	42a0      	cmp	r0, r4
 8002c54:	4192      	sbcs	r2, r2
 8002c56:	1acb      	subs	r3, r1, r3
 8002c58:	4252      	negs	r2, r2
 8002c5a:	1a9b      	subs	r3, r3, r2
 8002c5c:	4698      	mov	r8, r3
 8002c5e:	465d      	mov	r5, fp
 8002c60:	2601      	movs	r6, #1
 8002c62:	e54e      	b.n	8002702 <__aeabi_dsub+0xaa>
 8002c64:	074b      	lsls	r3, r1, #29
 8002c66:	08c2      	lsrs	r2, r0, #3
 8002c68:	431a      	orrs	r2, r3
 8002c6a:	08cb      	lsrs	r3, r1, #3
 8002c6c:	e6b2      	b.n	80029d4 <__aeabi_dsub+0x37c>
 8002c6e:	464a      	mov	r2, r9
 8002c70:	1a14      	subs	r4, r2, r0
 8002c72:	45a1      	cmp	r9, r4
 8002c74:	4192      	sbcs	r2, r2
 8002c76:	1a5f      	subs	r7, r3, r1
 8002c78:	4252      	negs	r2, r2
 8002c7a:	1aba      	subs	r2, r7, r2
 8002c7c:	4690      	mov	r8, r2
 8002c7e:	0212      	lsls	r2, r2, #8
 8002c80:	d56b      	bpl.n	8002d5a <__aeabi_dsub+0x702>
 8002c82:	464a      	mov	r2, r9
 8002c84:	1a84      	subs	r4, r0, r2
 8002c86:	42a0      	cmp	r0, r4
 8002c88:	4192      	sbcs	r2, r2
 8002c8a:	1acb      	subs	r3, r1, r3
 8002c8c:	4252      	negs	r2, r2
 8002c8e:	1a9b      	subs	r3, r3, r2
 8002c90:	4698      	mov	r8, r3
 8002c92:	465d      	mov	r5, fp
 8002c94:	e564      	b.n	8002760 <__aeabi_dsub+0x108>
 8002c96:	074b      	lsls	r3, r1, #29
 8002c98:	08c2      	lsrs	r2, r0, #3
 8002c9a:	431a      	orrs	r2, r3
 8002c9c:	465d      	mov	r5, fp
 8002c9e:	08cb      	lsrs	r3, r1, #3
 8002ca0:	e698      	b.n	80029d4 <__aeabi_dsub+0x37c>
 8002ca2:	074b      	lsls	r3, r1, #29
 8002ca4:	08c2      	lsrs	r2, r0, #3
 8002ca6:	431a      	orrs	r2, r3
 8002ca8:	08cb      	lsrs	r3, r1, #3
 8002caa:	e64f      	b.n	800294c <__aeabi_dsub+0x2f4>
 8002cac:	000a      	movs	r2, r1
 8002cae:	4302      	orrs	r2, r0
 8002cb0:	d090      	beq.n	8002bd4 <__aeabi_dsub+0x57c>
 8002cb2:	464a      	mov	r2, r9
 8002cb4:	075c      	lsls	r4, r3, #29
 8002cb6:	08d2      	lsrs	r2, r2, #3
 8002cb8:	4314      	orrs	r4, r2
 8002cba:	2280      	movs	r2, #128	; 0x80
 8002cbc:	08db      	lsrs	r3, r3, #3
 8002cbe:	0312      	lsls	r2, r2, #12
 8002cc0:	4213      	tst	r3, r2
 8002cc2:	d008      	beq.n	8002cd6 <__aeabi_dsub+0x67e>
 8002cc4:	08ce      	lsrs	r6, r1, #3
 8002cc6:	4216      	tst	r6, r2
 8002cc8:	d105      	bne.n	8002cd6 <__aeabi_dsub+0x67e>
 8002cca:	08c0      	lsrs	r0, r0, #3
 8002ccc:	0749      	lsls	r1, r1, #29
 8002cce:	4308      	orrs	r0, r1
 8002cd0:	0004      	movs	r4, r0
 8002cd2:	465d      	mov	r5, fp
 8002cd4:	0033      	movs	r3, r6
 8002cd6:	0f61      	lsrs	r1, r4, #29
 8002cd8:	00e2      	lsls	r2, r4, #3
 8002cda:	0749      	lsls	r1, r1, #29
 8002cdc:	08d2      	lsrs	r2, r2, #3
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	e678      	b.n	80029d4 <__aeabi_dsub+0x37c>
 8002ce2:	074b      	lsls	r3, r1, #29
 8002ce4:	08c2      	lsrs	r2, r0, #3
 8002ce6:	431a      	orrs	r2, r3
 8002ce8:	08cb      	lsrs	r3, r1, #3
 8002cea:	e632      	b.n	8002952 <__aeabi_dsub+0x2fa>
 8002cec:	4448      	add	r0, r9
 8002cee:	185b      	adds	r3, r3, r1
 8002cf0:	4548      	cmp	r0, r9
 8002cf2:	4192      	sbcs	r2, r2
 8002cf4:	4698      	mov	r8, r3
 8002cf6:	4252      	negs	r2, r2
 8002cf8:	4490      	add	r8, r2
 8002cfa:	4643      	mov	r3, r8
 8002cfc:	0004      	movs	r4, r0
 8002cfe:	021b      	lsls	r3, r3, #8
 8002d00:	d400      	bmi.n	8002d04 <__aeabi_dsub+0x6ac>
 8002d02:	e61a      	b.n	800293a <__aeabi_dsub+0x2e2>
 8002d04:	4642      	mov	r2, r8
 8002d06:	4b0e      	ldr	r3, [pc, #56]	; (8002d40 <__aeabi_dsub+0x6e8>)
 8002d08:	2601      	movs	r6, #1
 8002d0a:	401a      	ands	r2, r3
 8002d0c:	4690      	mov	r8, r2
 8002d0e:	e614      	b.n	800293a <__aeabi_dsub+0x2e2>
 8002d10:	4666      	mov	r6, ip
 8002d12:	001f      	movs	r7, r3
 8002d14:	3e20      	subs	r6, #32
 8002d16:	40f7      	lsrs	r7, r6
 8002d18:	2c20      	cmp	r4, #32
 8002d1a:	d005      	beq.n	8002d28 <__aeabi_dsub+0x6d0>
 8002d1c:	2640      	movs	r6, #64	; 0x40
 8002d1e:	1b36      	subs	r6, r6, r4
 8002d20:	40b3      	lsls	r3, r6
 8002d22:	464c      	mov	r4, r9
 8002d24:	431c      	orrs	r4, r3
 8002d26:	46a2      	mov	sl, r4
 8002d28:	4654      	mov	r4, sl
 8002d2a:	1e63      	subs	r3, r4, #1
 8002d2c:	419c      	sbcs	r4, r3
 8002d2e:	433c      	orrs	r4, r7
 8002d30:	e5c8      	b.n	80028c4 <__aeabi_dsub+0x26c>
 8002d32:	0011      	movs	r1, r2
 8002d34:	2300      	movs	r3, #0
 8002d36:	2200      	movs	r2, #0
 8002d38:	e532      	b.n	80027a0 <__aeabi_dsub+0x148>
 8002d3a:	46c0      	nop			; (mov r8, r8)
 8002d3c:	000007ff 	.word	0x000007ff
 8002d40:	ff7fffff 	.word	0xff7fffff
 8002d44:	000007fe 	.word	0x000007fe
 8002d48:	464a      	mov	r2, r9
 8002d4a:	1814      	adds	r4, r2, r0
 8002d4c:	4284      	cmp	r4, r0
 8002d4e:	4192      	sbcs	r2, r2
 8002d50:	185b      	adds	r3, r3, r1
 8002d52:	4698      	mov	r8, r3
 8002d54:	4252      	negs	r2, r2
 8002d56:	4490      	add	r8, r2
 8002d58:	e5e9      	b.n	800292e <__aeabi_dsub+0x2d6>
 8002d5a:	4642      	mov	r2, r8
 8002d5c:	4322      	orrs	r2, r4
 8002d5e:	d100      	bne.n	8002d62 <__aeabi_dsub+0x70a>
 8002d60:	e6a6      	b.n	8002ab0 <__aeabi_dsub+0x458>
 8002d62:	e5ea      	b.n	800293a <__aeabi_dsub+0x2e2>
 8002d64:	074b      	lsls	r3, r1, #29
 8002d66:	08c2      	lsrs	r2, r0, #3
 8002d68:	431a      	orrs	r2, r3
 8002d6a:	08cb      	lsrs	r3, r1, #3
 8002d6c:	e632      	b.n	80029d4 <__aeabi_dsub+0x37c>
 8002d6e:	2200      	movs	r2, #0
 8002d70:	4901      	ldr	r1, [pc, #4]	; (8002d78 <__aeabi_dsub+0x720>)
 8002d72:	0013      	movs	r3, r2
 8002d74:	e514      	b.n	80027a0 <__aeabi_dsub+0x148>
 8002d76:	46c0      	nop			; (mov r8, r8)
 8002d78:	000007ff 	.word	0x000007ff

08002d7c <__aeabi_dcmpun>:
 8002d7c:	b570      	push	{r4, r5, r6, lr}
 8002d7e:	0005      	movs	r5, r0
 8002d80:	480c      	ldr	r0, [pc, #48]	; (8002db4 <__aeabi_dcmpun+0x38>)
 8002d82:	030c      	lsls	r4, r1, #12
 8002d84:	0016      	movs	r6, r2
 8002d86:	0049      	lsls	r1, r1, #1
 8002d88:	031a      	lsls	r2, r3, #12
 8002d8a:	005b      	lsls	r3, r3, #1
 8002d8c:	0b24      	lsrs	r4, r4, #12
 8002d8e:	0d49      	lsrs	r1, r1, #21
 8002d90:	0b12      	lsrs	r2, r2, #12
 8002d92:	0d5b      	lsrs	r3, r3, #21
 8002d94:	4281      	cmp	r1, r0
 8002d96:	d008      	beq.n	8002daa <__aeabi_dcmpun+0x2e>
 8002d98:	4906      	ldr	r1, [pc, #24]	; (8002db4 <__aeabi_dcmpun+0x38>)
 8002d9a:	2000      	movs	r0, #0
 8002d9c:	428b      	cmp	r3, r1
 8002d9e:	d103      	bne.n	8002da8 <__aeabi_dcmpun+0x2c>
 8002da0:	4332      	orrs	r2, r6
 8002da2:	0010      	movs	r0, r2
 8002da4:	1e42      	subs	r2, r0, #1
 8002da6:	4190      	sbcs	r0, r2
 8002da8:	bd70      	pop	{r4, r5, r6, pc}
 8002daa:	2001      	movs	r0, #1
 8002dac:	432c      	orrs	r4, r5
 8002dae:	d1fb      	bne.n	8002da8 <__aeabi_dcmpun+0x2c>
 8002db0:	e7f2      	b.n	8002d98 <__aeabi_dcmpun+0x1c>
 8002db2:	46c0      	nop			; (mov r8, r8)
 8002db4:	000007ff 	.word	0x000007ff

08002db8 <__aeabi_d2iz>:
 8002db8:	000a      	movs	r2, r1
 8002dba:	b530      	push	{r4, r5, lr}
 8002dbc:	4c13      	ldr	r4, [pc, #76]	; (8002e0c <__aeabi_d2iz+0x54>)
 8002dbe:	0053      	lsls	r3, r2, #1
 8002dc0:	0309      	lsls	r1, r1, #12
 8002dc2:	0005      	movs	r5, r0
 8002dc4:	0b09      	lsrs	r1, r1, #12
 8002dc6:	2000      	movs	r0, #0
 8002dc8:	0d5b      	lsrs	r3, r3, #21
 8002dca:	0fd2      	lsrs	r2, r2, #31
 8002dcc:	42a3      	cmp	r3, r4
 8002dce:	dd04      	ble.n	8002dda <__aeabi_d2iz+0x22>
 8002dd0:	480f      	ldr	r0, [pc, #60]	; (8002e10 <__aeabi_d2iz+0x58>)
 8002dd2:	4283      	cmp	r3, r0
 8002dd4:	dd02      	ble.n	8002ddc <__aeabi_d2iz+0x24>
 8002dd6:	4b0f      	ldr	r3, [pc, #60]	; (8002e14 <__aeabi_d2iz+0x5c>)
 8002dd8:	18d0      	adds	r0, r2, r3
 8002dda:	bd30      	pop	{r4, r5, pc}
 8002ddc:	2080      	movs	r0, #128	; 0x80
 8002dde:	0340      	lsls	r0, r0, #13
 8002de0:	4301      	orrs	r1, r0
 8002de2:	480d      	ldr	r0, [pc, #52]	; (8002e18 <__aeabi_d2iz+0x60>)
 8002de4:	1ac0      	subs	r0, r0, r3
 8002de6:	281f      	cmp	r0, #31
 8002de8:	dd08      	ble.n	8002dfc <__aeabi_d2iz+0x44>
 8002dea:	480c      	ldr	r0, [pc, #48]	; (8002e1c <__aeabi_d2iz+0x64>)
 8002dec:	1ac3      	subs	r3, r0, r3
 8002dee:	40d9      	lsrs	r1, r3
 8002df0:	000b      	movs	r3, r1
 8002df2:	4258      	negs	r0, r3
 8002df4:	2a00      	cmp	r2, #0
 8002df6:	d1f0      	bne.n	8002dda <__aeabi_d2iz+0x22>
 8002df8:	0018      	movs	r0, r3
 8002dfa:	e7ee      	b.n	8002dda <__aeabi_d2iz+0x22>
 8002dfc:	4c08      	ldr	r4, [pc, #32]	; (8002e20 <__aeabi_d2iz+0x68>)
 8002dfe:	40c5      	lsrs	r5, r0
 8002e00:	46a4      	mov	ip, r4
 8002e02:	4463      	add	r3, ip
 8002e04:	4099      	lsls	r1, r3
 8002e06:	000b      	movs	r3, r1
 8002e08:	432b      	orrs	r3, r5
 8002e0a:	e7f2      	b.n	8002df2 <__aeabi_d2iz+0x3a>
 8002e0c:	000003fe 	.word	0x000003fe
 8002e10:	0000041d 	.word	0x0000041d
 8002e14:	7fffffff 	.word	0x7fffffff
 8002e18:	00000433 	.word	0x00000433
 8002e1c:	00000413 	.word	0x00000413
 8002e20:	fffffbed 	.word	0xfffffbed

08002e24 <__aeabi_i2d>:
 8002e24:	b570      	push	{r4, r5, r6, lr}
 8002e26:	2800      	cmp	r0, #0
 8002e28:	d016      	beq.n	8002e58 <__aeabi_i2d+0x34>
 8002e2a:	17c3      	asrs	r3, r0, #31
 8002e2c:	18c5      	adds	r5, r0, r3
 8002e2e:	405d      	eors	r5, r3
 8002e30:	0fc4      	lsrs	r4, r0, #31
 8002e32:	0028      	movs	r0, r5
 8002e34:	f000 f91c 	bl	8003070 <__clzsi2>
 8002e38:	4a11      	ldr	r2, [pc, #68]	; (8002e80 <__aeabi_i2d+0x5c>)
 8002e3a:	1a12      	subs	r2, r2, r0
 8002e3c:	280a      	cmp	r0, #10
 8002e3e:	dc16      	bgt.n	8002e6e <__aeabi_i2d+0x4a>
 8002e40:	0003      	movs	r3, r0
 8002e42:	002e      	movs	r6, r5
 8002e44:	3315      	adds	r3, #21
 8002e46:	409e      	lsls	r6, r3
 8002e48:	230b      	movs	r3, #11
 8002e4a:	1a18      	subs	r0, r3, r0
 8002e4c:	40c5      	lsrs	r5, r0
 8002e4e:	0553      	lsls	r3, r2, #21
 8002e50:	032d      	lsls	r5, r5, #12
 8002e52:	0b2d      	lsrs	r5, r5, #12
 8002e54:	0d5b      	lsrs	r3, r3, #21
 8002e56:	e003      	b.n	8002e60 <__aeabi_i2d+0x3c>
 8002e58:	2400      	movs	r4, #0
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	2500      	movs	r5, #0
 8002e5e:	2600      	movs	r6, #0
 8002e60:	051b      	lsls	r3, r3, #20
 8002e62:	432b      	orrs	r3, r5
 8002e64:	07e4      	lsls	r4, r4, #31
 8002e66:	4323      	orrs	r3, r4
 8002e68:	0030      	movs	r0, r6
 8002e6a:	0019      	movs	r1, r3
 8002e6c:	bd70      	pop	{r4, r5, r6, pc}
 8002e6e:	380b      	subs	r0, #11
 8002e70:	4085      	lsls	r5, r0
 8002e72:	0553      	lsls	r3, r2, #21
 8002e74:	032d      	lsls	r5, r5, #12
 8002e76:	2600      	movs	r6, #0
 8002e78:	0b2d      	lsrs	r5, r5, #12
 8002e7a:	0d5b      	lsrs	r3, r3, #21
 8002e7c:	e7f0      	b.n	8002e60 <__aeabi_i2d+0x3c>
 8002e7e:	46c0      	nop			; (mov r8, r8)
 8002e80:	0000041e 	.word	0x0000041e

08002e84 <__aeabi_ui2d>:
 8002e84:	b510      	push	{r4, lr}
 8002e86:	1e04      	subs	r4, r0, #0
 8002e88:	d010      	beq.n	8002eac <__aeabi_ui2d+0x28>
 8002e8a:	f000 f8f1 	bl	8003070 <__clzsi2>
 8002e8e:	4b0f      	ldr	r3, [pc, #60]	; (8002ecc <__aeabi_ui2d+0x48>)
 8002e90:	1a1b      	subs	r3, r3, r0
 8002e92:	280a      	cmp	r0, #10
 8002e94:	dc11      	bgt.n	8002eba <__aeabi_ui2d+0x36>
 8002e96:	220b      	movs	r2, #11
 8002e98:	0021      	movs	r1, r4
 8002e9a:	1a12      	subs	r2, r2, r0
 8002e9c:	40d1      	lsrs	r1, r2
 8002e9e:	3015      	adds	r0, #21
 8002ea0:	030a      	lsls	r2, r1, #12
 8002ea2:	055b      	lsls	r3, r3, #21
 8002ea4:	4084      	lsls	r4, r0
 8002ea6:	0b12      	lsrs	r2, r2, #12
 8002ea8:	0d5b      	lsrs	r3, r3, #21
 8002eaa:	e001      	b.n	8002eb0 <__aeabi_ui2d+0x2c>
 8002eac:	2300      	movs	r3, #0
 8002eae:	2200      	movs	r2, #0
 8002eb0:	051b      	lsls	r3, r3, #20
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	0020      	movs	r0, r4
 8002eb6:	0019      	movs	r1, r3
 8002eb8:	bd10      	pop	{r4, pc}
 8002eba:	0022      	movs	r2, r4
 8002ebc:	380b      	subs	r0, #11
 8002ebe:	4082      	lsls	r2, r0
 8002ec0:	055b      	lsls	r3, r3, #21
 8002ec2:	0312      	lsls	r2, r2, #12
 8002ec4:	2400      	movs	r4, #0
 8002ec6:	0b12      	lsrs	r2, r2, #12
 8002ec8:	0d5b      	lsrs	r3, r3, #21
 8002eca:	e7f1      	b.n	8002eb0 <__aeabi_ui2d+0x2c>
 8002ecc:	0000041e 	.word	0x0000041e

08002ed0 <__aeabi_f2d>:
 8002ed0:	b570      	push	{r4, r5, r6, lr}
 8002ed2:	0043      	lsls	r3, r0, #1
 8002ed4:	0246      	lsls	r6, r0, #9
 8002ed6:	0fc4      	lsrs	r4, r0, #31
 8002ed8:	20fe      	movs	r0, #254	; 0xfe
 8002eda:	0e1b      	lsrs	r3, r3, #24
 8002edc:	1c59      	adds	r1, r3, #1
 8002ede:	0a75      	lsrs	r5, r6, #9
 8002ee0:	4208      	tst	r0, r1
 8002ee2:	d00c      	beq.n	8002efe <__aeabi_f2d+0x2e>
 8002ee4:	22e0      	movs	r2, #224	; 0xe0
 8002ee6:	0092      	lsls	r2, r2, #2
 8002ee8:	4694      	mov	ip, r2
 8002eea:	076d      	lsls	r5, r5, #29
 8002eec:	0b36      	lsrs	r6, r6, #12
 8002eee:	4463      	add	r3, ip
 8002ef0:	051b      	lsls	r3, r3, #20
 8002ef2:	4333      	orrs	r3, r6
 8002ef4:	07e4      	lsls	r4, r4, #31
 8002ef6:	4323      	orrs	r3, r4
 8002ef8:	0028      	movs	r0, r5
 8002efa:	0019      	movs	r1, r3
 8002efc:	bd70      	pop	{r4, r5, r6, pc}
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d114      	bne.n	8002f2c <__aeabi_f2d+0x5c>
 8002f02:	2d00      	cmp	r5, #0
 8002f04:	d01b      	beq.n	8002f3e <__aeabi_f2d+0x6e>
 8002f06:	0028      	movs	r0, r5
 8002f08:	f000 f8b2 	bl	8003070 <__clzsi2>
 8002f0c:	280a      	cmp	r0, #10
 8002f0e:	dc1c      	bgt.n	8002f4a <__aeabi_f2d+0x7a>
 8002f10:	230b      	movs	r3, #11
 8002f12:	002a      	movs	r2, r5
 8002f14:	1a1b      	subs	r3, r3, r0
 8002f16:	40da      	lsrs	r2, r3
 8002f18:	0003      	movs	r3, r0
 8002f1a:	3315      	adds	r3, #21
 8002f1c:	409d      	lsls	r5, r3
 8002f1e:	4b0e      	ldr	r3, [pc, #56]	; (8002f58 <__aeabi_f2d+0x88>)
 8002f20:	0312      	lsls	r2, r2, #12
 8002f22:	1a1b      	subs	r3, r3, r0
 8002f24:	055b      	lsls	r3, r3, #21
 8002f26:	0b16      	lsrs	r6, r2, #12
 8002f28:	0d5b      	lsrs	r3, r3, #21
 8002f2a:	e7e1      	b.n	8002ef0 <__aeabi_f2d+0x20>
 8002f2c:	2d00      	cmp	r5, #0
 8002f2e:	d009      	beq.n	8002f44 <__aeabi_f2d+0x74>
 8002f30:	0b32      	lsrs	r2, r6, #12
 8002f32:	2680      	movs	r6, #128	; 0x80
 8002f34:	0336      	lsls	r6, r6, #12
 8002f36:	4b09      	ldr	r3, [pc, #36]	; (8002f5c <__aeabi_f2d+0x8c>)
 8002f38:	076d      	lsls	r5, r5, #29
 8002f3a:	4316      	orrs	r6, r2
 8002f3c:	e7d8      	b.n	8002ef0 <__aeabi_f2d+0x20>
 8002f3e:	2300      	movs	r3, #0
 8002f40:	2600      	movs	r6, #0
 8002f42:	e7d5      	b.n	8002ef0 <__aeabi_f2d+0x20>
 8002f44:	2600      	movs	r6, #0
 8002f46:	4b05      	ldr	r3, [pc, #20]	; (8002f5c <__aeabi_f2d+0x8c>)
 8002f48:	e7d2      	b.n	8002ef0 <__aeabi_f2d+0x20>
 8002f4a:	0003      	movs	r3, r0
 8002f4c:	002a      	movs	r2, r5
 8002f4e:	3b0b      	subs	r3, #11
 8002f50:	409a      	lsls	r2, r3
 8002f52:	2500      	movs	r5, #0
 8002f54:	e7e3      	b.n	8002f1e <__aeabi_f2d+0x4e>
 8002f56:	46c0      	nop			; (mov r8, r8)
 8002f58:	00000389 	.word	0x00000389
 8002f5c:	000007ff 	.word	0x000007ff

08002f60 <__aeabi_d2f>:
 8002f60:	0002      	movs	r2, r0
 8002f62:	004b      	lsls	r3, r1, #1
 8002f64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f66:	0308      	lsls	r0, r1, #12
 8002f68:	0d5b      	lsrs	r3, r3, #21
 8002f6a:	4e3d      	ldr	r6, [pc, #244]	; (8003060 <__aeabi_d2f+0x100>)
 8002f6c:	0fcc      	lsrs	r4, r1, #31
 8002f6e:	0a40      	lsrs	r0, r0, #9
 8002f70:	0f51      	lsrs	r1, r2, #29
 8002f72:	1c5f      	adds	r7, r3, #1
 8002f74:	4308      	orrs	r0, r1
 8002f76:	00d5      	lsls	r5, r2, #3
 8002f78:	4237      	tst	r7, r6
 8002f7a:	d00a      	beq.n	8002f92 <__aeabi_d2f+0x32>
 8002f7c:	4939      	ldr	r1, [pc, #228]	; (8003064 <__aeabi_d2f+0x104>)
 8002f7e:	185e      	adds	r6, r3, r1
 8002f80:	2efe      	cmp	r6, #254	; 0xfe
 8002f82:	dd16      	ble.n	8002fb2 <__aeabi_d2f+0x52>
 8002f84:	23ff      	movs	r3, #255	; 0xff
 8002f86:	2100      	movs	r1, #0
 8002f88:	05db      	lsls	r3, r3, #23
 8002f8a:	430b      	orrs	r3, r1
 8002f8c:	07e0      	lsls	r0, r4, #31
 8002f8e:	4318      	orrs	r0, r3
 8002f90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d106      	bne.n	8002fa4 <__aeabi_d2f+0x44>
 8002f96:	4328      	orrs	r0, r5
 8002f98:	d027      	beq.n	8002fea <__aeabi_d2f+0x8a>
 8002f9a:	2105      	movs	r1, #5
 8002f9c:	0189      	lsls	r1, r1, #6
 8002f9e:	0a49      	lsrs	r1, r1, #9
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	e7f1      	b.n	8002f88 <__aeabi_d2f+0x28>
 8002fa4:	4305      	orrs	r5, r0
 8002fa6:	d0ed      	beq.n	8002f84 <__aeabi_d2f+0x24>
 8002fa8:	2180      	movs	r1, #128	; 0x80
 8002faa:	03c9      	lsls	r1, r1, #15
 8002fac:	23ff      	movs	r3, #255	; 0xff
 8002fae:	4301      	orrs	r1, r0
 8002fb0:	e7ea      	b.n	8002f88 <__aeabi_d2f+0x28>
 8002fb2:	2e00      	cmp	r6, #0
 8002fb4:	dd1c      	ble.n	8002ff0 <__aeabi_d2f+0x90>
 8002fb6:	0192      	lsls	r2, r2, #6
 8002fb8:	0011      	movs	r1, r2
 8002fba:	1e4a      	subs	r2, r1, #1
 8002fbc:	4191      	sbcs	r1, r2
 8002fbe:	00c0      	lsls	r0, r0, #3
 8002fc0:	0f6d      	lsrs	r5, r5, #29
 8002fc2:	4301      	orrs	r1, r0
 8002fc4:	4329      	orrs	r1, r5
 8002fc6:	074b      	lsls	r3, r1, #29
 8002fc8:	d048      	beq.n	800305c <__aeabi_d2f+0xfc>
 8002fca:	230f      	movs	r3, #15
 8002fcc:	400b      	ands	r3, r1
 8002fce:	2b04      	cmp	r3, #4
 8002fd0:	d000      	beq.n	8002fd4 <__aeabi_d2f+0x74>
 8002fd2:	3104      	adds	r1, #4
 8002fd4:	2380      	movs	r3, #128	; 0x80
 8002fd6:	04db      	lsls	r3, r3, #19
 8002fd8:	400b      	ands	r3, r1
 8002fda:	d03f      	beq.n	800305c <__aeabi_d2f+0xfc>
 8002fdc:	1c72      	adds	r2, r6, #1
 8002fde:	2efe      	cmp	r6, #254	; 0xfe
 8002fe0:	d0d0      	beq.n	8002f84 <__aeabi_d2f+0x24>
 8002fe2:	0189      	lsls	r1, r1, #6
 8002fe4:	0a49      	lsrs	r1, r1, #9
 8002fe6:	b2d3      	uxtb	r3, r2
 8002fe8:	e7ce      	b.n	8002f88 <__aeabi_d2f+0x28>
 8002fea:	2300      	movs	r3, #0
 8002fec:	2100      	movs	r1, #0
 8002fee:	e7cb      	b.n	8002f88 <__aeabi_d2f+0x28>
 8002ff0:	0032      	movs	r2, r6
 8002ff2:	3217      	adds	r2, #23
 8002ff4:	db22      	blt.n	800303c <__aeabi_d2f+0xdc>
 8002ff6:	2180      	movs	r1, #128	; 0x80
 8002ff8:	221e      	movs	r2, #30
 8002ffa:	0409      	lsls	r1, r1, #16
 8002ffc:	4308      	orrs	r0, r1
 8002ffe:	1b92      	subs	r2, r2, r6
 8003000:	2a1f      	cmp	r2, #31
 8003002:	dd1d      	ble.n	8003040 <__aeabi_d2f+0xe0>
 8003004:	2102      	movs	r1, #2
 8003006:	4249      	negs	r1, r1
 8003008:	1b8e      	subs	r6, r1, r6
 800300a:	0001      	movs	r1, r0
 800300c:	40f1      	lsrs	r1, r6
 800300e:	000e      	movs	r6, r1
 8003010:	2a20      	cmp	r2, #32
 8003012:	d004      	beq.n	800301e <__aeabi_d2f+0xbe>
 8003014:	4a14      	ldr	r2, [pc, #80]	; (8003068 <__aeabi_d2f+0x108>)
 8003016:	4694      	mov	ip, r2
 8003018:	4463      	add	r3, ip
 800301a:	4098      	lsls	r0, r3
 800301c:	4305      	orrs	r5, r0
 800301e:	0029      	movs	r1, r5
 8003020:	1e4d      	subs	r5, r1, #1
 8003022:	41a9      	sbcs	r1, r5
 8003024:	4331      	orrs	r1, r6
 8003026:	2600      	movs	r6, #0
 8003028:	074b      	lsls	r3, r1, #29
 800302a:	d1ce      	bne.n	8002fca <__aeabi_d2f+0x6a>
 800302c:	2080      	movs	r0, #128	; 0x80
 800302e:	000b      	movs	r3, r1
 8003030:	04c0      	lsls	r0, r0, #19
 8003032:	2201      	movs	r2, #1
 8003034:	4003      	ands	r3, r0
 8003036:	4201      	tst	r1, r0
 8003038:	d1d3      	bne.n	8002fe2 <__aeabi_d2f+0x82>
 800303a:	e7af      	b.n	8002f9c <__aeabi_d2f+0x3c>
 800303c:	2300      	movs	r3, #0
 800303e:	e7ac      	b.n	8002f9a <__aeabi_d2f+0x3a>
 8003040:	490a      	ldr	r1, [pc, #40]	; (800306c <__aeabi_d2f+0x10c>)
 8003042:	468c      	mov	ip, r1
 8003044:	0029      	movs	r1, r5
 8003046:	4463      	add	r3, ip
 8003048:	40d1      	lsrs	r1, r2
 800304a:	409d      	lsls	r5, r3
 800304c:	000a      	movs	r2, r1
 800304e:	0029      	movs	r1, r5
 8003050:	4098      	lsls	r0, r3
 8003052:	1e4d      	subs	r5, r1, #1
 8003054:	41a9      	sbcs	r1, r5
 8003056:	4301      	orrs	r1, r0
 8003058:	4311      	orrs	r1, r2
 800305a:	e7e4      	b.n	8003026 <__aeabi_d2f+0xc6>
 800305c:	0033      	movs	r3, r6
 800305e:	e79d      	b.n	8002f9c <__aeabi_d2f+0x3c>
 8003060:	000007fe 	.word	0x000007fe
 8003064:	fffffc80 	.word	0xfffffc80
 8003068:	fffffca2 	.word	0xfffffca2
 800306c:	fffffc82 	.word	0xfffffc82

08003070 <__clzsi2>:
 8003070:	211c      	movs	r1, #28
 8003072:	2301      	movs	r3, #1
 8003074:	041b      	lsls	r3, r3, #16
 8003076:	4298      	cmp	r0, r3
 8003078:	d301      	bcc.n	800307e <__clzsi2+0xe>
 800307a:	0c00      	lsrs	r0, r0, #16
 800307c:	3910      	subs	r1, #16
 800307e:	0a1b      	lsrs	r3, r3, #8
 8003080:	4298      	cmp	r0, r3
 8003082:	d301      	bcc.n	8003088 <__clzsi2+0x18>
 8003084:	0a00      	lsrs	r0, r0, #8
 8003086:	3908      	subs	r1, #8
 8003088:	091b      	lsrs	r3, r3, #4
 800308a:	4298      	cmp	r0, r3
 800308c:	d301      	bcc.n	8003092 <__clzsi2+0x22>
 800308e:	0900      	lsrs	r0, r0, #4
 8003090:	3904      	subs	r1, #4
 8003092:	a202      	add	r2, pc, #8	; (adr r2, 800309c <__clzsi2+0x2c>)
 8003094:	5c10      	ldrb	r0, [r2, r0]
 8003096:	1840      	adds	r0, r0, r1
 8003098:	4770      	bx	lr
 800309a:	46c0      	nop			; (mov r8, r8)
 800309c:	02020304 	.word	0x02020304
 80030a0:	01010101 	.word	0x01010101
	...

080030ac <ICM_CS_Low>:
	dst <<= 8; \
	dst |= (src_low); \
} while (0);

void ICM_CS_Low(uint8_t index)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b082      	sub	sp, #8
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	0002      	movs	r2, r0
 80030b4:	1dfb      	adds	r3, r7, #7
 80030b6:	701a      	strb	r2, [r3, #0]
	if (index == 0)
 80030b8:	1dfb      	adds	r3, r7, #7
 80030ba:	781b      	ldrb	r3, [r3, #0]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d107      	bne.n	80030d0 <ICM_CS_Low+0x24>
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 80030c0:	2380      	movs	r3, #128	; 0x80
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	480a      	ldr	r0, [pc, #40]	; (80030f0 <ICM_CS_Low+0x44>)
 80030c6:	2200      	movs	r2, #0
 80030c8:	0019      	movs	r1, r3
 80030ca:	f006 fe99 	bl	8009e00 <HAL_GPIO_WritePin>

	else if (index == 1)
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
	}
}
 80030ce:	e00a      	b.n	80030e6 <ICM_CS_Low+0x3a>
	else if (index == 1)
 80030d0:	1dfb      	adds	r3, r7, #7
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d106      	bne.n	80030e6 <ICM_CS_Low+0x3a>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80030d8:	2380      	movs	r3, #128	; 0x80
 80030da:	015b      	lsls	r3, r3, #5
 80030dc:	4805      	ldr	r0, [pc, #20]	; (80030f4 <ICM_CS_Low+0x48>)
 80030de:	2200      	movs	r2, #0
 80030e0:	0019      	movs	r1, r3
 80030e2:	f006 fe8d 	bl	8009e00 <HAL_GPIO_WritePin>
}
 80030e6:	46c0      	nop			; (mov r8, r8)
 80030e8:	46bd      	mov	sp, r7
 80030ea:	b002      	add	sp, #8
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	46c0      	nop			; (mov r8, r8)
 80030f0:	50000800 	.word	0x50000800
 80030f4:	50000400 	.word	0x50000400

080030f8 <ICM_CS_High>:

void ICM_CS_High(uint8_t index)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	0002      	movs	r2, r0
 8003100:	1dfb      	adds	r3, r7, #7
 8003102:	701a      	strb	r2, [r3, #0]
	if (index == 0)
 8003104:	1dfb      	adds	r3, r7, #7
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d107      	bne.n	800311c <ICM_CS_High+0x24>
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800310c:	2380      	movs	r3, #128	; 0x80
 800310e:	009b      	lsls	r3, r3, #2
 8003110:	480a      	ldr	r0, [pc, #40]	; (800313c <ICM_CS_High+0x44>)
 8003112:	2201      	movs	r2, #1
 8003114:	0019      	movs	r1, r3
 8003116:	f006 fe73 	bl	8009e00 <HAL_GPIO_WritePin>

	else if (index == 1)
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
	}
}
 800311a:	e00a      	b.n	8003132 <ICM_CS_High+0x3a>
	else if (index == 1)
 800311c:	1dfb      	adds	r3, r7, #7
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	2b01      	cmp	r3, #1
 8003122:	d106      	bne.n	8003132 <ICM_CS_High+0x3a>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8003124:	2380      	movs	r3, #128	; 0x80
 8003126:	015b      	lsls	r3, r3, #5
 8003128:	4805      	ldr	r0, [pc, #20]	; (8003140 <ICM_CS_High+0x48>)
 800312a:	2201      	movs	r2, #1
 800312c:	0019      	movs	r1, r3
 800312e:	f006 fe67 	bl	8009e00 <HAL_GPIO_WritePin>
}
 8003132:	46c0      	nop			; (mov r8, r8)
 8003134:	46bd      	mov	sp, r7
 8003136:	b002      	add	sp, #8
 8003138:	bd80      	pop	{r7, pc}
 800313a:	46c0      	nop			; (mov r8, r8)
 800313c:	50000800 	.word	0x50000800
 8003140:	50000400 	.word	0x50000400

08003144 <ICM_ReadBytes>:

void ICM_ReadBytes(SPI_HandleTypeDef* hspi, uint8_t reg, uint8_t *pData, uint16_t Size, uint8_t index) // ***
{
 8003144:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003146:	b085      	sub	sp, #20
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	0008      	movs	r0, r1
 800314e:	607a      	str	r2, [r7, #4]
 8003150:	0019      	movs	r1, r3
 8003152:	240b      	movs	r4, #11
 8003154:	193b      	adds	r3, r7, r4
 8003156:	1c02      	adds	r2, r0, #0
 8003158:	701a      	strb	r2, [r3, #0]
 800315a:	2508      	movs	r5, #8
 800315c:	197b      	adds	r3, r7, r5
 800315e:	1c0a      	adds	r2, r1, #0
 8003160:	801a      	strh	r2, [r3, #0]
	reg = reg | READ_FLAG;
 8003162:	193b      	adds	r3, r7, r4
 8003164:	781b      	ldrb	r3, [r3, #0]
 8003166:	2280      	movs	r2, #128	; 0x80
 8003168:	4252      	negs	r2, r2
 800316a:	4313      	orrs	r3, r2
 800316c:	b2da      	uxtb	r2, r3
 800316e:	193b      	adds	r3, r7, r4
 8003170:	701a      	strb	r2, [r3, #0]
	ICM_CS_Low(index);
 8003172:	2620      	movs	r6, #32
 8003174:	2308      	movs	r3, #8
 8003176:	18fa      	adds	r2, r7, r3
 8003178:	1993      	adds	r3, r2, r6
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	0018      	movs	r0, r3
 800317e:	f7ff ff95 	bl	80030ac <ICM_CS_Low>
	HAL_SPI_Transmit(hspi, &reg, 1,HAL_MAX_DELAY);
 8003182:	2301      	movs	r3, #1
 8003184:	425b      	negs	r3, r3
 8003186:	1939      	adds	r1, r7, r4
 8003188:	68f8      	ldr	r0, [r7, #12]
 800318a:	2201      	movs	r2, #1
 800318c:	f007 ffc0 	bl	800b110 <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, pData, Size,HAL_MAX_DELAY);
 8003190:	2301      	movs	r3, #1
 8003192:	425c      	negs	r4, r3
 8003194:	197b      	adds	r3, r7, r5
 8003196:	881a      	ldrh	r2, [r3, #0]
 8003198:	6879      	ldr	r1, [r7, #4]
 800319a:	68f8      	ldr	r0, [r7, #12]
 800319c:	0023      	movs	r3, r4
 800319e:	f008 f90f 	bl	800b3c0 <HAL_SPI_Receive>
	ICM_CS_High(index);
 80031a2:	2308      	movs	r3, #8
 80031a4:	18fb      	adds	r3, r7, r3
 80031a6:	199b      	adds	r3, r3, r6
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	0018      	movs	r0, r3
 80031ac:	f7ff ffa4 	bl	80030f8 <ICM_CS_High>
}
 80031b0:	46c0      	nop			; (mov r8, r8)
 80031b2:	46bd      	mov	sp, r7
 80031b4:	b005      	add	sp, #20
 80031b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080031b8 <ICM_ReadOneByte>:
	ICM_CS_High(index);

}

void ICM_ReadOneByte(SPI_HandleTypeDef* hspi, uint8_t reg, uint8_t* pData, uint8_t index) // ***
{
 80031b8:	b590      	push	{r4, r7, lr}
 80031ba:	b085      	sub	sp, #20
 80031bc:	af00      	add	r7, sp, #0
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	0008      	movs	r0, r1
 80031c2:	607a      	str	r2, [r7, #4]
 80031c4:	0019      	movs	r1, r3
 80031c6:	240b      	movs	r4, #11
 80031c8:	193b      	adds	r3, r7, r4
 80031ca:	1c02      	adds	r2, r0, #0
 80031cc:	701a      	strb	r2, [r3, #0]
 80031ce:	200a      	movs	r0, #10
 80031d0:	183b      	adds	r3, r7, r0
 80031d2:	1c0a      	adds	r2, r1, #0
 80031d4:	701a      	strb	r2, [r3, #0]
	reg = reg | READ_FLAG;
 80031d6:	193b      	adds	r3, r7, r4
 80031d8:	781b      	ldrb	r3, [r3, #0]
 80031da:	2280      	movs	r2, #128	; 0x80
 80031dc:	4252      	negs	r2, r2
 80031de:	4313      	orrs	r3, r2
 80031e0:	b2da      	uxtb	r2, r3
 80031e2:	193b      	adds	r3, r7, r4
 80031e4:	701a      	strb	r2, [r3, #0]
	ICM_CS_Low(index);
 80031e6:	183b      	adds	r3, r7, r0
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	0018      	movs	r0, r3
 80031ec:	f7ff ff5e 	bl	80030ac <ICM_CS_Low>
	HAL_SPI_Transmit(hspi, &reg, 1,HAL_MAX_DELAY);
 80031f0:	2301      	movs	r3, #1
 80031f2:	425b      	negs	r3, r3
 80031f4:	1939      	adds	r1, r7, r4
 80031f6:	68f8      	ldr	r0, [r7, #12]
 80031f8:	2201      	movs	r2, #1
 80031fa:	f007 ff89 	bl	800b110 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hspi) != HAL_SPI_STATE_READY)
 80031fe:	46c0      	nop			; (mov r8, r8)
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	0018      	movs	r0, r3
 8003204:	f008 fbfa 	bl	800b9fc <HAL_SPI_GetState>
 8003208:	0003      	movs	r3, r0
 800320a:	2b01      	cmp	r3, #1
 800320c:	d1f8      	bne.n	8003200 <ICM_ReadOneByte+0x48>
		;
	HAL_SPI_Receive(hspi, pData, 1,HAL_MAX_DELAY);
 800320e:	2301      	movs	r3, #1
 8003210:	425b      	negs	r3, r3
 8003212:	6879      	ldr	r1, [r7, #4]
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	2201      	movs	r2, #1
 8003218:	f008 f8d2 	bl	800b3c0 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(hspi) != HAL_SPI_STATE_READY)
 800321c:	46c0      	nop			; (mov r8, r8)
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	0018      	movs	r0, r3
 8003222:	f008 fbeb 	bl	800b9fc <HAL_SPI_GetState>
 8003226:	0003      	movs	r3, r0
 8003228:	2b01      	cmp	r3, #1
 800322a:	d1f8      	bne.n	800321e <ICM_ReadOneByte+0x66>
		;
	ICM_CS_High(index);
 800322c:	230a      	movs	r3, #10
 800322e:	18fb      	adds	r3, r7, r3
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	0018      	movs	r0, r3
 8003234:	f7ff ff60 	bl	80030f8 <ICM_CS_High>
}
 8003238:	46c0      	nop			; (mov r8, r8)
 800323a:	46bd      	mov	sp, r7
 800323c:	b005      	add	sp, #20
 800323e:	bd90      	pop	{r4, r7, pc}

08003240 <ICM_WriteOneByte>:

void ICM_WriteOneByte(SPI_HandleTypeDef* hspi, uint8_t reg, uint8_t Data, uint8_t index) // ***
{
 8003240:	b590      	push	{r4, r7, lr}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	000c      	movs	r4, r1
 800324a:	0010      	movs	r0, r2
 800324c:	0019      	movs	r1, r3
 800324e:	1cfb      	adds	r3, r7, #3
 8003250:	1c22      	adds	r2, r4, #0
 8003252:	701a      	strb	r2, [r3, #0]
 8003254:	1cbb      	adds	r3, r7, #2
 8003256:	1c02      	adds	r2, r0, #0
 8003258:	701a      	strb	r2, [r3, #0]
 800325a:	1c7b      	adds	r3, r7, #1
 800325c:	1c0a      	adds	r2, r1, #0
 800325e:	701a      	strb	r2, [r3, #0]
	reg = reg & WRITE_FLAG;
 8003260:	1cfb      	adds	r3, r7, #3
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	227f      	movs	r2, #127	; 0x7f
 8003266:	4013      	ands	r3, r2
 8003268:	b2da      	uxtb	r2, r3
 800326a:	1cfb      	adds	r3, r7, #3
 800326c:	701a      	strb	r2, [r3, #0]
	ICM_CS_Low(index);
 800326e:	1c7b      	adds	r3, r7, #1
 8003270:	781b      	ldrb	r3, [r3, #0]
 8003272:	0018      	movs	r0, r3
 8003274:	f7ff ff1a 	bl	80030ac <ICM_CS_Low>
	HAL_SPI_Transmit(hspi, &reg, 1,HAL_MAX_DELAY);
 8003278:	2301      	movs	r3, #1
 800327a:	425b      	negs	r3, r3
 800327c:	1cf9      	adds	r1, r7, #3
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	2201      	movs	r2, #1
 8003282:	f007 ff45 	bl	800b110 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(hspi, &Data, 1,HAL_MAX_DELAY);
 8003286:	2301      	movs	r3, #1
 8003288:	425b      	negs	r3, r3
 800328a:	1cb9      	adds	r1, r7, #2
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f007 ff3e 	bl	800b110 <HAL_SPI_Transmit>
	ICM_CS_High(index);
 8003294:	1c7b      	adds	r3, r7, #1
 8003296:	781b      	ldrb	r3, [r3, #0]
 8003298:	0018      	movs	r0, r3
 800329a:	f7ff ff2d 	bl	80030f8 <ICM_CS_High>
}
 800329e:	46c0      	nop			; (mov r8, r8)
 80032a0:	46bd      	mov	sp, r7
 80032a2:	b003      	add	sp, #12
 80032a4:	bd90      	pop	{r4, r7, pc}

080032a6 <ICM_SelectBank>:

void ICM_SelectBank(SPI_HandleTypeDef* hspi,uint8_t reg, uint8_t index){
 80032a6:	b580      	push	{r7, lr}
 80032a8:	b082      	sub	sp, #8
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	6078      	str	r0, [r7, #4]
 80032ae:	0008      	movs	r0, r1
 80032b0:	0011      	movs	r1, r2
 80032b2:	1cfb      	adds	r3, r7, #3
 80032b4:	1c02      	adds	r2, r0, #0
 80032b6:	701a      	strb	r2, [r3, #0]
 80032b8:	1cbb      	adds	r3, r7, #2
 80032ba:	1c0a      	adds	r2, r1, #0
 80032bc:	701a      	strb	r2, [r3, #0]
	ICM_WriteOneByte(hspi,USER_BANK_SEL,reg, index);
 80032be:	1cbb      	adds	r3, r7, #2
 80032c0:	7819      	ldrb	r1, [r3, #0]
 80032c2:	1cfb      	adds	r3, r7, #3
 80032c4:	781a      	ldrb	r2, [r3, #0]
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	000b      	movs	r3, r1
 80032ca:	217f      	movs	r1, #127	; 0x7f
 80032cc:	f7ff ffb8 	bl	8003240 <ICM_WriteOneByte>
}
 80032d0:	46c0      	nop			; (mov r8, r8)
 80032d2:	46bd      	mov	sp, r7
 80032d4:	b002      	add	sp, #8
 80032d6:	bd80      	pop	{r7, pc}

080032d8 <ICM_Initialize>:

/*Initializing the ICM20602*/
void ICM_Initialize(SPI_HandleTypeDef *hspi, UART_HandleTypeDef *huart, uint8_t index)
{
 80032d8:	b5b0      	push	{r4, r5, r7, lr}
 80032da:	b0a0      	sub	sp, #128	; 0x80
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	1dfb      	adds	r3, r7, #7
 80032e4:	701a      	strb	r2, [r3, #0]

	uint8_t temp;

	ICM_SelectBank(hspi,USER_BANK_0, index);
 80032e6:	1dfb      	adds	r3, r7, #7
 80032e8:	781a      	ldrb	r2, [r3, #0]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2100      	movs	r1, #0
 80032ee:	0018      	movs	r0, r3
 80032f0:	f7ff ffd9 	bl	80032a6 <ICM_SelectBank>
	temp = PWR_MGT_RESET;
 80032f4:	207f      	movs	r0, #127	; 0x7f
 80032f6:	183b      	adds	r3, r7, r0
 80032f8:	2280      	movs	r2, #128	; 0x80
 80032fa:	701a      	strb	r2, [r3, #0]
	ICM_WriteOneByte(hspi,REG_PWR_MGMT_1,temp, index);
 80032fc:	1dfb      	adds	r3, r7, #7
 80032fe:	7819      	ldrb	r1, [r3, #0]
 8003300:	183b      	adds	r3, r7, r0
 8003302:	781a      	ldrb	r2, [r3, #0]
 8003304:	68f8      	ldr	r0, [r7, #12]
 8003306:	000b      	movs	r3, r1
 8003308:	2106      	movs	r1, #6
 800330a:	f7ff ff99 	bl	8003240 <ICM_WriteOneByte>
	HAL_Delay(20);
 800330e:	2014      	movs	r0, #20
 8003310:	f006 fb24 	bl	800995c <HAL_Delay>

	char uart_buffer[100];
	sprintf((char*) uart_buffer, "SLAVE %i: Initializing IMU \r\n", index);
 8003314:	1dfb      	adds	r3, r7, #7
 8003316:	781a      	ldrb	r2, [r3, #0]
 8003318:	499f      	ldr	r1, [pc, #636]	; (8003598 <ICM_Initialize+0x2c0>)
 800331a:	2414      	movs	r4, #20
 800331c:	193b      	adds	r3, r7, r4
 800331e:	0018      	movs	r0, r3
 8003320:	f00a f89c 	bl	800d45c <siprintf>
	HAL_UART_Transmit(huart, (uint8_t*) uart_buffer, strlen((char*) uart_buffer), 1000);
 8003324:	193b      	adds	r3, r7, r4
 8003326:	0018      	movs	r0, r3
 8003328:	f7fc feea 	bl	8000100 <strlen>
 800332c:	0003      	movs	r3, r0
 800332e:	b29a      	uxth	r2, r3
 8003330:	23fa      	movs	r3, #250	; 0xfa
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	1939      	adds	r1, r7, r4
 8003336:	68b8      	ldr	r0, [r7, #8]
 8003338:	f008 feb2 	bl	800c0a0 <HAL_UART_Transmit>
	HAL_Delay(100);
 800333c:	2064      	movs	r0, #100	; 0x64
 800333e:	f006 fb0d 	bl	800995c <HAL_Delay>

	/* Who am i test
	 WhoAmI is in register bank 0* */
	ICM_SelectBank(hspi,USER_BANK_0, index);
 8003342:	1dfb      	adds	r3, r7, #7
 8003344:	781a      	ldrb	r2, [r3, #0]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2100      	movs	r1, #0
 800334a:	0018      	movs	r0, r3
 800334c:	f7ff ffab 	bl	80032a6 <ICM_SelectBank>
	if (ICM_WHOAMI(hspi, index))
 8003350:	1dfb      	adds	r3, r7, #7
 8003352:	781a      	ldrb	r2, [r3, #0]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	0011      	movs	r1, r2
 8003358:	0018      	movs	r0, r3
 800335a:	f000 fe11 	bl	8003f80 <ICM_WHOAMI>
 800335e:	1e03      	subs	r3, r0, #0
 8003360:	d013      	beq.n	800338a <ICM_Initialize+0xb2>
	{
		sprintf((char*) uart_buffer, "SLAVE %i: WHO AM I Success \r\n", index);
 8003362:	1dfb      	adds	r3, r7, #7
 8003364:	781a      	ldrb	r2, [r3, #0]
 8003366:	498d      	ldr	r1, [pc, #564]	; (800359c <ICM_Initialize+0x2c4>)
 8003368:	193b      	adds	r3, r7, r4
 800336a:	0018      	movs	r0, r3
 800336c:	f00a f876 	bl	800d45c <siprintf>
		HAL_UART_Transmit(huart, (uint8_t*) uart_buffer, strlen((char*) uart_buffer), 1000);
 8003370:	193b      	adds	r3, r7, r4
 8003372:	0018      	movs	r0, r3
 8003374:	f7fc fec4 	bl	8000100 <strlen>
 8003378:	0003      	movs	r3, r0
 800337a:	b29a      	uxth	r2, r3
 800337c:	23fa      	movs	r3, #250	; 0xfa
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	1939      	adds	r1, r7, r4
 8003382:	68b8      	ldr	r0, [r7, #8]
 8003384:	f008 fe8c 	bl	800c0a0 <HAL_UART_Transmit>
 8003388:	e013      	b.n	80033b2 <ICM_Initialize+0xda>
	} else {
		sprintf((char*) uart_buffer, "SLAVE %i: WHO AM I Failed \r\n", index);
 800338a:	1dfb      	adds	r3, r7, #7
 800338c:	781a      	ldrb	r2, [r3, #0]
 800338e:	4984      	ldr	r1, [pc, #528]	; (80035a0 <ICM_Initialize+0x2c8>)
 8003390:	2414      	movs	r4, #20
 8003392:	193b      	adds	r3, r7, r4
 8003394:	0018      	movs	r0, r3
 8003396:	f00a f861 	bl	800d45c <siprintf>
		HAL_UART_Transmit(huart, (uint8_t*) uart_buffer, strlen((char*) uart_buffer), 1000);
 800339a:	193b      	adds	r3, r7, r4
 800339c:	0018      	movs	r0, r3
 800339e:	f7fc feaf 	bl	8000100 <strlen>
 80033a2:	0003      	movs	r3, r0
 80033a4:	b29a      	uxth	r2, r3
 80033a6:	23fa      	movs	r3, #250	; 0xfa
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	1939      	adds	r1, r7, r4
 80033ac:	68b8      	ldr	r0, [r7, #8]
 80033ae:	f008 fe77 	bl	800c0a0 <HAL_UART_Transmit>
	}

	HAL_Delay(50);
 80033b2:	2032      	movs	r0, #50	; 0x32
 80033b4:	f006 fad2 	bl	800995c <HAL_Delay>

	uint8_t pwr_config = PWR_MGMT_1_CONFIG;
 80033b8:	247e      	movs	r4, #126	; 0x7e
 80033ba:	193b      	adds	r3, r7, r4
 80033bc:	2201      	movs	r2, #1
 80033be:	701a      	strb	r2, [r3, #0]
	uint8_t pwr_config2 = PWR_MGMT_2_CONFIG;
 80033c0:	257d      	movs	r5, #125	; 0x7d
 80033c2:	197b      	adds	r3, r7, r5
 80033c4:	2200      	movs	r2, #0
 80033c6:	701a      	strb	r2, [r3, #0]

	ICM_WriteOneByte(hspi, REG_PWR_MGMT_1, pwr_config, index);
 80033c8:	1dfb      	adds	r3, r7, #7
 80033ca:	7819      	ldrb	r1, [r3, #0]
 80033cc:	193b      	adds	r3, r7, r4
 80033ce:	781a      	ldrb	r2, [r3, #0]
 80033d0:	68f8      	ldr	r0, [r7, #12]
 80033d2:	000b      	movs	r3, r1
 80033d4:	2106      	movs	r1, #6
 80033d6:	f7ff ff33 	bl	8003240 <ICM_WriteOneByte>
	HAL_Delay(20);
 80033da:	2014      	movs	r0, #20
 80033dc:	f006 fabe 	bl	800995c <HAL_Delay>
	ICM_WriteOneByte(hspi,REG_PWR_MGMT_2,pwr_config2, index);
 80033e0:	1dfb      	adds	r3, r7, #7
 80033e2:	7819      	ldrb	r1, [r3, #0]
 80033e4:	197b      	adds	r3, r7, r5
 80033e6:	781a      	ldrb	r2, [r3, #0]
 80033e8:	68f8      	ldr	r0, [r7, #12]
 80033ea:	000b      	movs	r3, r1
 80033ec:	2107      	movs	r1, #7
 80033ee:	f7ff ff27 	bl	8003240 <ICM_WriteOneByte>


	/*Turn Acceleration and Gyro OFF*/
	HAL_Delay(20);
 80033f2:	2014      	movs	r0, #20
 80033f4:	f006 fab2 	bl	800995c <HAL_Delay>
	pwr_config = ACC_GYRO_OFF;
 80033f8:	193b      	adds	r3, r7, r4
 80033fa:	223f      	movs	r2, #63	; 0x3f
 80033fc:	701a      	strb	r2, [r3, #0]
	ICM_WriteOneByte(hspi, REG_PWR_MGMT_2, pwr_config, index);
 80033fe:	1dfb      	adds	r3, r7, #7
 8003400:	7819      	ldrb	r1, [r3, #0]
 8003402:	193b      	adds	r3, r7, r4
 8003404:	781a      	ldrb	r2, [r3, #0]
 8003406:	68f8      	ldr	r0, [r7, #12]
 8003408:	000b      	movs	r3, r1
 800340a:	2107      	movs	r1, #7
 800340c:	f7ff ff18 	bl	8003240 <ICM_WriteOneByte>

	/* Disable Fifo and I2C slave*/
	temp = 0b00010000;
 8003410:	247f      	movs	r4, #127	; 0x7f
 8003412:	193b      	adds	r3, r7, r4
 8003414:	2210      	movs	r2, #16
 8003416:	701a      	strb	r2, [r3, #0]
	ICM_WriteOneByte(hspi, REG_USER_CTRL, temp, index);
 8003418:	1dfb      	adds	r3, r7, #7
 800341a:	7819      	ldrb	r1, [r3, #0]
 800341c:	193b      	adds	r3, r7, r4
 800341e:	781a      	ldrb	r2, [r3, #0]
 8003420:	68f8      	ldr	r0, [r7, #12]
 8003422:	000b      	movs	r3, r1
 8003424:	2103      	movs	r1, #3
 8003426:	f7ff ff0b 	bl	8003240 <ICM_WriteOneByte>


	/* Configure Gyro */
	ICM_SelectBank(hspi, USER_BANK_2, index);
 800342a:	1dfb      	adds	r3, r7, #7
 800342c:	781a      	ldrb	r2, [r3, #0]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2120      	movs	r1, #32
 8003432:	0018      	movs	r0, r3
 8003434:	f7ff ff37 	bl	80032a6 <ICM_SelectBank>
	temp = 0;
 8003438:	0020      	movs	r0, r4
 800343a:	183b      	adds	r3, r7, r0
 800343c:	2200      	movs	r2, #0
 800343e:	701a      	strb	r2, [r3, #0]
	ICM_WriteOneByte(hspi, REG_GYRO_CONFIG_2, temp, index);
 8003440:	1dfb      	adds	r3, r7, #7
 8003442:	7819      	ldrb	r1, [r3, #0]
 8003444:	183b      	adds	r3, r7, r0
 8003446:	781a      	ldrb	r2, [r3, #0]
 8003448:	68f8      	ldr	r0, [r7, #12]
 800344a:	000b      	movs	r3, r1
 800344c:	2102      	movs	r1, #2
 800344e:	f7ff fef7 	bl	8003240 <ICM_WriteOneByte>

	uint16_t dps = GYRO_DPS;
 8003452:	247a      	movs	r4, #122	; 0x7a
 8003454:	193b      	adds	r3, r7, r4
 8003456:	22fa      	movs	r2, #250	; 0xfa
 8003458:	0092      	lsls	r2, r2, #2
 800345a:	801a      	strh	r2, [r3, #0]
	if (ICM_GyroConfig(hspi, dps, index))
 800345c:	1dfb      	adds	r3, r7, #7
 800345e:	781a      	ldrb	r2, [r3, #0]
 8003460:	193b      	adds	r3, r7, r4
 8003462:	8819      	ldrh	r1, [r3, #0]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	0018      	movs	r0, r3
 8003468:	f000 f8a4 	bl	80035b4 <ICM_GyroConfig>
 800346c:	1e03      	subs	r3, r0, #0
 800346e:	d015      	beq.n	800349c <ICM_Initialize+0x1c4>
	{
		sprintf((char*) uart_buffer, "SLAVE %i: Gyro Configuration success DPS: %d \r\n", index, dps);
 8003470:	1dfb      	adds	r3, r7, #7
 8003472:	781a      	ldrb	r2, [r3, #0]
 8003474:	193b      	adds	r3, r7, r4
 8003476:	881b      	ldrh	r3, [r3, #0]
 8003478:	494a      	ldr	r1, [pc, #296]	; (80035a4 <ICM_Initialize+0x2cc>)
 800347a:	2414      	movs	r4, #20
 800347c:	1938      	adds	r0, r7, r4
 800347e:	f009 ffed 	bl	800d45c <siprintf>
		HAL_UART_Transmit(huart, (uint8_t*) uart_buffer, strlen((char*) uart_buffer), 1000);
 8003482:	193b      	adds	r3, r7, r4
 8003484:	0018      	movs	r0, r3
 8003486:	f7fc fe3b 	bl	8000100 <strlen>
 800348a:	0003      	movs	r3, r0
 800348c:	b29a      	uxth	r2, r3
 800348e:	23fa      	movs	r3, #250	; 0xfa
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	1939      	adds	r1, r7, r4
 8003494:	68b8      	ldr	r0, [r7, #8]
 8003496:	f008 fe03 	bl	800c0a0 <HAL_UART_Transmit>
 800349a:	e013      	b.n	80034c4 <ICM_Initialize+0x1ec>

	} else {
		sprintf((char*) uart_buffer, "SLAVE %i: Gyro Configuration failed \r\n", index);
 800349c:	1dfb      	adds	r3, r7, #7
 800349e:	781a      	ldrb	r2, [r3, #0]
 80034a0:	4941      	ldr	r1, [pc, #260]	; (80035a8 <ICM_Initialize+0x2d0>)
 80034a2:	2414      	movs	r4, #20
 80034a4:	193b      	adds	r3, r7, r4
 80034a6:	0018      	movs	r0, r3
 80034a8:	f009 ffd8 	bl	800d45c <siprintf>
		HAL_UART_Transmit(huart, (uint8_t*) uart_buffer, strlen((char*) uart_buffer), 1000);
 80034ac:	193b      	adds	r3, r7, r4
 80034ae:	0018      	movs	r0, r3
 80034b0:	f7fc fe26 	bl	8000100 <strlen>
 80034b4:	0003      	movs	r3, r0
 80034b6:	b29a      	uxth	r2, r3
 80034b8:	23fa      	movs	r3, #250	; 0xfa
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	1939      	adds	r1, r7, r4
 80034be:	68b8      	ldr	r0, [r7, #8]
 80034c0:	f008 fdee 	bl	800c0a0 <HAL_UART_Transmit>

	}

	temp = 0;
 80034c4:	207f      	movs	r0, #127	; 0x7f
 80034c6:	183b      	adds	r3, r7, r0
 80034c8:	2200      	movs	r2, #0
 80034ca:	701a      	strb	r2, [r3, #0]
	ICM_WriteOneByte(hspi,REG_ACCEL_CONFIG_2,temp, index);
 80034cc:	1dfb      	adds	r3, r7, #7
 80034ce:	7819      	ldrb	r1, [r3, #0]
 80034d0:	183b      	adds	r3, r7, r0
 80034d2:	781a      	ldrb	r2, [r3, #0]
 80034d4:	68f8      	ldr	r0, [r7, #12]
 80034d6:	000b      	movs	r3, r1
 80034d8:	2115      	movs	r1, #21
 80034da:	f7ff feb1 	bl	8003240 <ICM_WriteOneByte>
	/*Turn Acceleartion and Gyro ON*/
	HAL_Delay(20);
 80034de:	2014      	movs	r0, #20
 80034e0:	f006 fa3c 	bl	800995c <HAL_Delay>
	pwr_config = ACC_GYRO_ON;
 80034e4:	247e      	movs	r4, #126	; 0x7e
 80034e6:	193b      	adds	r3, r7, r4
 80034e8:	2200      	movs	r2, #0
 80034ea:	701a      	strb	r2, [r3, #0]
	ICM_SelectBank(hspi,USER_BANK_0, index);
 80034ec:	1dfb      	adds	r3, r7, #7
 80034ee:	781a      	ldrb	r2, [r3, #0]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2100      	movs	r1, #0
 80034f4:	0018      	movs	r0, r3
 80034f6:	f7ff fed6 	bl	80032a6 <ICM_SelectBank>
	HAL_Delay(20);
 80034fa:	2014      	movs	r0, #20
 80034fc:	f006 fa2e 	bl	800995c <HAL_Delay>
	ICM_WriteOneByte(hspi, REG_PWR_MGMT_2, pwr_config, index);
 8003500:	1dfb      	adds	r3, r7, #7
 8003502:	7819      	ldrb	r1, [r3, #0]
 8003504:	193b      	adds	r3, r7, r4
 8003506:	781a      	ldrb	r2, [r3, #0]
 8003508:	68f8      	ldr	r0, [r7, #12]
 800350a:	000b      	movs	r3, r1
 800350c:	2107      	movs	r1, #7
 800350e:	f7ff fe97 	bl	8003240 <ICM_WriteOneByte>
	HAL_Delay(20);
 8003512:	2014      	movs	r0, #20
 8003514:	f006 fa22 	bl	800995c <HAL_Delay>
	/* Configure Accelerometer */
	uint8_t acc_scale = ACCEL_SCALE_SELECT;
 8003518:	2479      	movs	r4, #121	; 0x79
 800351a:	193b      	adds	r3, r7, r4
 800351c:	2202      	movs	r2, #2
 800351e:	701a      	strb	r2, [r3, #0]

	if(ICM_AccConfig(hspi,acc_scale, index)){
 8003520:	1dfb      	adds	r3, r7, #7
 8003522:	781a      	ldrb	r2, [r3, #0]
 8003524:	193b      	adds	r3, r7, r4
 8003526:	7819      	ldrb	r1, [r3, #0]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	0018      	movs	r0, r3
 800352c:	f000 fc70 	bl	8003e10 <ICM_AccConfig>
 8003530:	1e03      	subs	r3, r0, #0
 8003532:	d015      	beq.n	8003560 <ICM_Initialize+0x288>
		sprintf((char*) uart_buffer,"SLAVE %i: Accelerometer Configuration success SELECT +-G: %d \r\n",index, acc_scale);
 8003534:	1dfb      	adds	r3, r7, #7
 8003536:	781a      	ldrb	r2, [r3, #0]
 8003538:	193b      	adds	r3, r7, r4
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	491b      	ldr	r1, [pc, #108]	; (80035ac <ICM_Initialize+0x2d4>)
 800353e:	2414      	movs	r4, #20
 8003540:	1938      	adds	r0, r7, r4
 8003542:	f009 ff8b 	bl	800d45c <siprintf>
		HAL_UART_Transmit(huart, (uint8_t*) uart_buffer, strlen((char*) uart_buffer), 1000);
 8003546:	193b      	adds	r3, r7, r4
 8003548:	0018      	movs	r0, r3
 800354a:	f7fc fdd9 	bl	8000100 <strlen>
 800354e:	0003      	movs	r3, r0
 8003550:	b29a      	uxth	r2, r3
 8003552:	23fa      	movs	r3, #250	; 0xfa
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	1939      	adds	r1, r7, r4
 8003558:	68b8      	ldr	r0, [r7, #8]
 800355a:	f008 fda1 	bl	800c0a0 <HAL_UART_Transmit>
 800355e:	e013      	b.n	8003588 <ICM_Initialize+0x2b0>
	}else{
		sprintf((char*) uart_buffer, "SLAVE %i: Accelerometer Configuration failed \r\n", index);
 8003560:	1dfb      	adds	r3, r7, #7
 8003562:	781a      	ldrb	r2, [r3, #0]
 8003564:	4912      	ldr	r1, [pc, #72]	; (80035b0 <ICM_Initialize+0x2d8>)
 8003566:	2414      	movs	r4, #20
 8003568:	193b      	adds	r3, r7, r4
 800356a:	0018      	movs	r0, r3
 800356c:	f009 ff76 	bl	800d45c <siprintf>
		HAL_UART_Transmit(huart, (uint8_t*) uart_buffer, strlen((char*) uart_buffer), 1000);
 8003570:	193b      	adds	r3, r7, r4
 8003572:	0018      	movs	r0, r3
 8003574:	f7fc fdc4 	bl	8000100 <strlen>
 8003578:	0003      	movs	r3, r0
 800357a:	b29a      	uxth	r2, r3
 800357c:	23fa      	movs	r3, #250	; 0xfa
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	1939      	adds	r1, r7, r4
 8003582:	68b8      	ldr	r0, [r7, #8]
 8003584:	f008 fd8c 	bl	800c0a0 <HAL_UART_Transmit>
	}


	HAL_Delay(20);
 8003588:	2014      	movs	r0, #20
 800358a:	f006 f9e7 	bl	800995c <HAL_Delay>

	/*Configure*/


}
 800358e:	46c0      	nop			; (mov r8, r8)
 8003590:	46bd      	mov	sp, r7
 8003592:	b020      	add	sp, #128	; 0x80
 8003594:	bdb0      	pop	{r4, r5, r7, pc}
 8003596:	46c0      	nop			; (mov r8, r8)
 8003598:	08012198 	.word	0x08012198
 800359c:	080121b8 	.word	0x080121b8
 80035a0:	080121d8 	.word	0x080121d8
 80035a4:	080121f8 	.word	0x080121f8
 80035a8:	08012228 	.word	0x08012228
 80035ac:	08012250 	.word	0x08012250
 80035b0:	08012290 	.word	0x08012290

080035b4 <ICM_GyroConfig>:


/*Configuring Gyro DPS settings in Gyro Config Register */
uint8_t ICM_GyroConfig(SPI_HandleTypeDef *hspi, uint16_t dps, uint8_t index)
{
 80035b4:	b590      	push	{r4, r7, lr}
 80035b6:	b085      	sub	sp, #20
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	0008      	movs	r0, r1
 80035be:	0011      	movs	r1, r2
 80035c0:	1cbb      	adds	r3, r7, #2
 80035c2:	1c02      	adds	r2, r0, #0
 80035c4:	801a      	strh	r2, [r3, #0]
 80035c6:	1c7b      	adds	r3, r7, #1
 80035c8:	1c0a      	adds	r2, r1, #0
 80035ca:	701a      	strb	r2, [r3, #0]
	uint8_t config_byte;
	switch(dps)
 80035cc:	1cbb      	adds	r3, r7, #2
 80035ce:	881b      	ldrh	r3, [r3, #0]
 80035d0:	22fa      	movs	r2, #250	; 0xfa
 80035d2:	00d2      	lsls	r2, r2, #3
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d045      	beq.n	8003664 <ICM_GyroConfig+0xb0>
 80035d8:	22fa      	movs	r2, #250	; 0xfa
 80035da:	00d2      	lsls	r2, r2, #3
 80035dc:	4293      	cmp	r3, r2
 80035de:	dc52      	bgt.n	8003686 <ICM_GyroConfig+0xd2>
 80035e0:	22fa      	movs	r2, #250	; 0xfa
 80035e2:	0092      	lsls	r2, r2, #2
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d02c      	beq.n	8003642 <ICM_GyroConfig+0x8e>
 80035e8:	22fa      	movs	r2, #250	; 0xfa
 80035ea:	0092      	lsls	r2, r2, #2
 80035ec:	4293      	cmp	r3, r2
 80035ee:	dc4a      	bgt.n	8003686 <ICM_GyroConfig+0xd2>
 80035f0:	2bfa      	cmp	r3, #250	; 0xfa
 80035f2:	d004      	beq.n	80035fe <ICM_GyroConfig+0x4a>
 80035f4:	22fa      	movs	r2, #250	; 0xfa
 80035f6:	0052      	lsls	r2, r2, #1
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d011      	beq.n	8003620 <ICM_GyroConfig+0x6c>
 80035fc:	e043      	b.n	8003686 <ICM_GyroConfig+0xd2>
	{
		case 250:
			config_byte = GYRO_250_DPS | GYRO_FILTER;
 80035fe:	200f      	movs	r0, #15
 8003600:	183b      	adds	r3, r7, r0
 8003602:	2229      	movs	r2, #41	; 0x29
 8003604:	701a      	strb	r2, [r3, #0]
			g_gyro_scale_factor = GYRO_SCALE_250DPS;
 8003606:	4b35      	ldr	r3, [pc, #212]	; (80036dc <ICM_GyroConfig+0x128>)
 8003608:	4a35      	ldr	r2, [pc, #212]	; (80036e0 <ICM_GyroConfig+0x12c>)
 800360a:	601a      	str	r2, [r3, #0]
			ICM_WriteOneByte(hspi, REG_GYRO_CONFIG_1, (uint8_t)config_byte, index);
 800360c:	1c7b      	adds	r3, r7, #1
 800360e:	7819      	ldrb	r1, [r3, #0]
 8003610:	183b      	adds	r3, r7, r0
 8003612:	781a      	ldrb	r2, [r3, #0]
 8003614:	6878      	ldr	r0, [r7, #4]
 8003616:	000b      	movs	r3, r1
 8003618:	2101      	movs	r1, #1
 800361a:	f7ff fe11 	bl	8003240 <ICM_WriteOneByte>
			break;
 800361e:	e040      	b.n	80036a2 <ICM_GyroConfig+0xee>
		case 500:
			config_byte = GYRO_500_DPS | GYRO_FILTER;
 8003620:	200f      	movs	r0, #15
 8003622:	183b      	adds	r3, r7, r0
 8003624:	222b      	movs	r2, #43	; 0x2b
 8003626:	701a      	strb	r2, [r3, #0]
			g_gyro_scale_factor = GYRO_SCALE_500DPS;
 8003628:	4b2c      	ldr	r3, [pc, #176]	; (80036dc <ICM_GyroConfig+0x128>)
 800362a:	4a2e      	ldr	r2, [pc, #184]	; (80036e4 <ICM_GyroConfig+0x130>)
 800362c:	601a      	str	r2, [r3, #0]
			ICM_WriteOneByte(hspi, REG_GYRO_CONFIG_1, (uint8_t)config_byte, index);
 800362e:	1c7b      	adds	r3, r7, #1
 8003630:	7819      	ldrb	r1, [r3, #0]
 8003632:	183b      	adds	r3, r7, r0
 8003634:	781a      	ldrb	r2, [r3, #0]
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	000b      	movs	r3, r1
 800363a:	2101      	movs	r1, #1
 800363c:	f7ff fe00 	bl	8003240 <ICM_WriteOneByte>
			break;
 8003640:	e02f      	b.n	80036a2 <ICM_GyroConfig+0xee>
		case 1000:
			config_byte = GYRO_1000_DPS | GYRO_FILTER;
 8003642:	200f      	movs	r0, #15
 8003644:	183b      	adds	r3, r7, r0
 8003646:	222d      	movs	r2, #45	; 0x2d
 8003648:	701a      	strb	r2, [r3, #0]
			g_gyro_scale_factor = GYRO_SCALE_1000DPS;
 800364a:	4b24      	ldr	r3, [pc, #144]	; (80036dc <ICM_GyroConfig+0x128>)
 800364c:	4a26      	ldr	r2, [pc, #152]	; (80036e8 <ICM_GyroConfig+0x134>)
 800364e:	601a      	str	r2, [r3, #0]
			ICM_WriteOneByte(hspi, REG_GYRO_CONFIG_1,(uint8_t)config_byte, index);
 8003650:	1c7b      	adds	r3, r7, #1
 8003652:	7819      	ldrb	r1, [r3, #0]
 8003654:	183b      	adds	r3, r7, r0
 8003656:	781a      	ldrb	r2, [r3, #0]
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	000b      	movs	r3, r1
 800365c:	2101      	movs	r1, #1
 800365e:	f7ff fdef 	bl	8003240 <ICM_WriteOneByte>
			break;
 8003662:	e01e      	b.n	80036a2 <ICM_GyroConfig+0xee>
		case 2000:
			config_byte = GYRO_2000_DPS | GYRO_FILTER;
 8003664:	200f      	movs	r0, #15
 8003666:	183b      	adds	r3, r7, r0
 8003668:	222f      	movs	r2, #47	; 0x2f
 800366a:	701a      	strb	r2, [r3, #0]
			g_gyro_scale_factor = GYRO_SCALE_2000DPS;
 800366c:	4b1b      	ldr	r3, [pc, #108]	; (80036dc <ICM_GyroConfig+0x128>)
 800366e:	4a1f      	ldr	r2, [pc, #124]	; (80036ec <ICM_GyroConfig+0x138>)
 8003670:	601a      	str	r2, [r3, #0]
			ICM_WriteOneByte(hspi, REG_GYRO_CONFIG_1, (uint8_t)config_byte, index);
 8003672:	1c7b      	adds	r3, r7, #1
 8003674:	7819      	ldrb	r1, [r3, #0]
 8003676:	183b      	adds	r3, r7, r0
 8003678:	781a      	ldrb	r2, [r3, #0]
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	000b      	movs	r3, r1
 800367e:	2101      	movs	r1, #1
 8003680:	f7ff fdde 	bl	8003240 <ICM_WriteOneByte>
			break;
 8003684:	e00d      	b.n	80036a2 <ICM_GyroConfig+0xee>
		default:
			config_byte = GYRO_1000_DPS | GYRO_FILTER;
 8003686:	200f      	movs	r0, #15
 8003688:	183b      	adds	r3, r7, r0
 800368a:	222d      	movs	r2, #45	; 0x2d
 800368c:	701a      	strb	r2, [r3, #0]
			ICM_WriteOneByte(hspi, REG_GYRO_CONFIG_1, (uint8_t)config_byte, index);
 800368e:	1c7b      	adds	r3, r7, #1
 8003690:	7819      	ldrb	r1, [r3, #0]
 8003692:	183b      	adds	r3, r7, r0
 8003694:	781a      	ldrb	r2, [r3, #0]
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	000b      	movs	r3, r1
 800369a:	2101      	movs	r1, #1
 800369c:	f7ff fdd0 	bl	8003240 <ICM_WriteOneByte>
			break;
 80036a0:	46c0      	nop			; (mov r8, r8)
	}

	HAL_Delay(10);
 80036a2:	200a      	movs	r0, #10
 80036a4:	f006 f95a 	bl	800995c <HAL_Delay>

	uint8_t test = 0;
 80036a8:	210e      	movs	r1, #14
 80036aa:	187b      	adds	r3, r7, r1
 80036ac:	2200      	movs	r2, #0
 80036ae:	701a      	strb	r2, [r3, #0]

	ICM_ReadOneByte(hspi, REG_GYRO_CONFIG_1, &test, index);
 80036b0:	1c7b      	adds	r3, r7, #1
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	000c      	movs	r4, r1
 80036b6:	187a      	adds	r2, r7, r1
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	2101      	movs	r1, #1
 80036bc:	f7ff fd7c 	bl	80031b8 <ICM_ReadOneByte>

	if (test != config_byte)
 80036c0:	193b      	adds	r3, r7, r4
 80036c2:	781b      	ldrb	r3, [r3, #0]
 80036c4:	220f      	movs	r2, #15
 80036c6:	18ba      	adds	r2, r7, r2
 80036c8:	7812      	ldrb	r2, [r2, #0]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d001      	beq.n	80036d2 <ICM_GyroConfig+0x11e>
	{

		return 0;
 80036ce:	2300      	movs	r3, #0
 80036d0:	e000      	b.n	80036d4 <ICM_GyroConfig+0x120>
	}
	return 1;
 80036d2:	2301      	movs	r3, #1
}
 80036d4:	0018      	movs	r0, r3
 80036d6:	46bd      	mov	sp, r7
 80036d8:	b005      	add	sp, #20
 80036da:	bd90      	pop	{r4, r7, pc}
 80036dc:	200003a0 	.word	0x200003a0
 80036e0:	43030000 	.word	0x43030000
 80036e4:	42830000 	.word	0x42830000
 80036e8:	42033333 	.word	0x42033333
 80036ec:	41833333 	.word	0x41833333

080036f0 <ICM_GyroCalibration>:


void ICM_GyroCalibration(SPI_HandleTypeDef *hspi,UART_HandleTypeDef* huart, float *gyro_bias, uint8_t index)
{
 80036f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036f2:	46c6      	mov	lr, r8
 80036f4:	b500      	push	{lr}
 80036f6:	b0ca      	sub	sp, #296	; 0x128
 80036f8:	af06      	add	r7, sp, #24
 80036fa:	61f8      	str	r0, [r7, #28]
 80036fc:	61b9      	str	r1, [r7, #24]
 80036fe:	617a      	str	r2, [r7, #20]
 8003700:	001a      	movs	r2, r3
 8003702:	240b      	movs	r4, #11
 8003704:	2308      	movs	r3, #8
 8003706:	18fb      	adds	r3, r7, r3
 8003708:	191b      	adds	r3, r3, r4
 800370a:	701a      	strb	r2, [r3, #0]
	char uart_buffer[200];
	float gyro_data[3] = {0,0,0};
 800370c:	2128      	movs	r1, #40	; 0x28
 800370e:	2008      	movs	r0, #8
 8003710:	2308      	movs	r3, #8
 8003712:	18fb      	adds	r3, r7, r3
 8003714:	181b      	adds	r3, r3, r0
 8003716:	185b      	adds	r3, r3, r1
 8003718:	2200      	movs	r2, #0
 800371a:	601a      	str	r2, [r3, #0]
 800371c:	2308      	movs	r3, #8
 800371e:	18fb      	adds	r3, r7, r3
 8003720:	181b      	adds	r3, r3, r0
 8003722:	185b      	adds	r3, r3, r1
 8003724:	2200      	movs	r2, #0
 8003726:	605a      	str	r2, [r3, #4]
 8003728:	2308      	movs	r3, #8
 800372a:	18fb      	adds	r3, r7, r3
 800372c:	181b      	adds	r3, r3, r0
 800372e:	185b      	adds	r3, r3, r1
 8003730:	2200      	movs	r2, #0
 8003732:	609a      	str	r2, [r3, #8]
	float zero_bias[3] = {0,0,0};
 8003734:	211c      	movs	r1, #28
 8003736:	2308      	movs	r3, #8
 8003738:	18fb      	adds	r3, r7, r3
 800373a:	181b      	adds	r3, r3, r0
 800373c:	185b      	adds	r3, r3, r1
 800373e:	2200      	movs	r2, #0
 8003740:	601a      	str	r2, [r3, #0]
 8003742:	2308      	movs	r3, #8
 8003744:	18fb      	adds	r3, r7, r3
 8003746:	181b      	adds	r3, r3, r0
 8003748:	185b      	adds	r3, r3, r1
 800374a:	2200      	movs	r2, #0
 800374c:	605a      	str	r2, [r3, #4]
 800374e:	2308      	movs	r3, #8
 8003750:	18fb      	adds	r3, r7, r3
 8003752:	181b      	adds	r3, r3, r0
 8003754:	185b      	adds	r3, r3, r1
 8003756:	2200      	movs	r2, #0
 8003758:	609a      	str	r2, [r3, #8]
	float gyro_accumulated[3] = {0,0,0};
 800375a:	2110      	movs	r1, #16
 800375c:	2308      	movs	r3, #8
 800375e:	18fb      	adds	r3, r7, r3
 8003760:	181b      	adds	r3, r3, r0
 8003762:	185b      	adds	r3, r3, r1
 8003764:	2200      	movs	r2, #0
 8003766:	601a      	str	r2, [r3, #0]
 8003768:	2308      	movs	r3, #8
 800376a:	18fb      	adds	r3, r7, r3
 800376c:	181b      	adds	r3, r3, r0
 800376e:	185b      	adds	r3, r3, r1
 8003770:	2200      	movs	r2, #0
 8003772:	605a      	str	r2, [r3, #4]
 8003774:	2308      	movs	r3, #8
 8003776:	18fb      	adds	r3, r7, r3
 8003778:	181b      	adds	r3, r3, r0
 800377a:	185b      	adds	r3, r3, r1
 800377c:	2200      	movs	r2, #0
 800377e:	609a      	str	r2, [r3, #8]

	ICM_SelectBank(hspi,USER_BANK_0, index);
 8003780:	2308      	movs	r3, #8
 8003782:	18fb      	adds	r3, r7, r3
 8003784:	191b      	adds	r3, r3, r4
 8003786:	781a      	ldrb	r2, [r3, #0]
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	2100      	movs	r1, #0
 800378c:	0018      	movs	r0, r3
 800378e:	f7ff fd8a 	bl	80032a6 <ICM_SelectBank>
	HAL_Delay(10);
 8003792:	200a      	movs	r0, #10
 8003794:	f006 f8e2 	bl	800995c <HAL_Delay>

	for (int16_t i = 0; i < GYRO_CALIBRATION_SAMPLES; i++)
 8003798:	23fe      	movs	r3, #254	; 0xfe
 800379a:	2208      	movs	r2, #8
 800379c:	4694      	mov	ip, r2
 800379e:	2208      	movs	r2, #8
 80037a0:	4690      	mov	r8, r2
 80037a2:	44b8      	add	r8, r7
 80037a4:	44c4      	add	ip, r8
 80037a6:	4463      	add	r3, ip
 80037a8:	2200      	movs	r2, #0
 80037aa:	801a      	strh	r2, [r3, #0]
 80037ac:	e069      	b.n	8003882 <ICM_GyroCalibration+0x192>
	{
		ICM_ReadGyroData(hspi, gyro_data, zero_bias, index);
 80037ae:	230b      	movs	r3, #11
 80037b0:	2208      	movs	r2, #8
 80037b2:	4694      	mov	ip, r2
 80037b4:	44bc      	add	ip, r7
 80037b6:	4463      	add	r3, ip
 80037b8:	781b      	ldrb	r3, [r3, #0]
 80037ba:	221c      	movs	r2, #28
 80037bc:	2108      	movs	r1, #8
 80037be:	468c      	mov	ip, r1
 80037c0:	2108      	movs	r1, #8
 80037c2:	4688      	mov	r8, r1
 80037c4:	44b8      	add	r8, r7
 80037c6:	44c4      	add	ip, r8
 80037c8:	4462      	add	r2, ip
 80037ca:	2528      	movs	r5, #40	; 0x28
 80037cc:	2608      	movs	r6, #8
 80037ce:	2108      	movs	r1, #8
 80037d0:	1879      	adds	r1, r7, r1
 80037d2:	1989      	adds	r1, r1, r6
 80037d4:	1949      	adds	r1, r1, r5
 80037d6:	69f8      	ldr	r0, [r7, #28]
 80037d8:	f000 f9bc 	bl	8003b54 <ICM_ReadGyroData>
		gyro_accumulated[0] += gyro_data[0];
 80037dc:	2410      	movs	r4, #16
 80037de:	2308      	movs	r3, #8
 80037e0:	18fb      	adds	r3, r7, r3
 80037e2:	199b      	adds	r3, r3, r6
 80037e4:	191b      	adds	r3, r3, r4
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	2308      	movs	r3, #8
 80037ea:	18fb      	adds	r3, r7, r3
 80037ec:	199b      	adds	r3, r3, r6
 80037ee:	195b      	adds	r3, r3, r5
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	1c19      	adds	r1, r3, #0
 80037f4:	1c10      	adds	r0, r2, #0
 80037f6:	f7fc fea5 	bl	8000544 <__aeabi_fadd>
 80037fa:	1c03      	adds	r3, r0, #0
 80037fc:	1c1a      	adds	r2, r3, #0
 80037fe:	2308      	movs	r3, #8
 8003800:	18fb      	adds	r3, r7, r3
 8003802:	199b      	adds	r3, r3, r6
 8003804:	191b      	adds	r3, r3, r4
 8003806:	601a      	str	r2, [r3, #0]
		gyro_accumulated[1] += gyro_data[1];
 8003808:	2308      	movs	r3, #8
 800380a:	18fb      	adds	r3, r7, r3
 800380c:	199b      	adds	r3, r3, r6
 800380e:	191b      	adds	r3, r3, r4
 8003810:	685a      	ldr	r2, [r3, #4]
 8003812:	2308      	movs	r3, #8
 8003814:	18fb      	adds	r3, r7, r3
 8003816:	199b      	adds	r3, r3, r6
 8003818:	195b      	adds	r3, r3, r5
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	1c19      	adds	r1, r3, #0
 800381e:	1c10      	adds	r0, r2, #0
 8003820:	f7fc fe90 	bl	8000544 <__aeabi_fadd>
 8003824:	1c03      	adds	r3, r0, #0
 8003826:	1c1a      	adds	r2, r3, #0
 8003828:	2308      	movs	r3, #8
 800382a:	18fb      	adds	r3, r7, r3
 800382c:	199b      	adds	r3, r3, r6
 800382e:	191b      	adds	r3, r3, r4
 8003830:	605a      	str	r2, [r3, #4]
		gyro_accumulated[2] += gyro_data[2];
 8003832:	2308      	movs	r3, #8
 8003834:	18fb      	adds	r3, r7, r3
 8003836:	199b      	adds	r3, r3, r6
 8003838:	191b      	adds	r3, r3, r4
 800383a:	689a      	ldr	r2, [r3, #8]
 800383c:	2308      	movs	r3, #8
 800383e:	18fb      	adds	r3, r7, r3
 8003840:	199b      	adds	r3, r3, r6
 8003842:	195b      	adds	r3, r3, r5
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	1c19      	adds	r1, r3, #0
 8003848:	1c10      	adds	r0, r2, #0
 800384a:	f7fc fe7b 	bl	8000544 <__aeabi_fadd>
 800384e:	1c03      	adds	r3, r0, #0
 8003850:	1c1a      	adds	r2, r3, #0
 8003852:	2308      	movs	r3, #8
 8003854:	18fb      	adds	r3, r7, r3
 8003856:	199b      	adds	r3, r3, r6
 8003858:	191b      	adds	r3, r3, r4
 800385a:	609a      	str	r2, [r3, #8]
		HAL_Delay(20);
 800385c:	2014      	movs	r0, #20
 800385e:	f006 f87d 	bl	800995c <HAL_Delay>
	for (int16_t i = 0; i < GYRO_CALIBRATION_SAMPLES; i++)
 8003862:	21fe      	movs	r1, #254	; 0xfe
 8003864:	0030      	movs	r0, r6
 8003866:	2308      	movs	r3, #8
 8003868:	18fb      	adds	r3, r7, r3
 800386a:	199b      	adds	r3, r3, r6
 800386c:	185b      	adds	r3, r3, r1
 800386e:	2200      	movs	r2, #0
 8003870:	5e9b      	ldrsh	r3, [r3, r2]
 8003872:	b29b      	uxth	r3, r3
 8003874:	3301      	adds	r3, #1
 8003876:	b29a      	uxth	r2, r3
 8003878:	2308      	movs	r3, #8
 800387a:	18fb      	adds	r3, r7, r3
 800387c:	181b      	adds	r3, r3, r0
 800387e:	185b      	adds	r3, r3, r1
 8003880:	801a      	strh	r2, [r3, #0]
 8003882:	23fe      	movs	r3, #254	; 0xfe
 8003884:	2208      	movs	r2, #8
 8003886:	4694      	mov	ip, r2
 8003888:	2208      	movs	r2, #8
 800388a:	4690      	mov	r8, r2
 800388c:	44b8      	add	r8, r7
 800388e:	44c4      	add	ip, r8
 8003890:	4463      	add	r3, ip
 8003892:	2200      	movs	r2, #0
 8003894:	5e9a      	ldrsh	r2, [r3, r2]
 8003896:	23fa      	movs	r3, #250	; 0xfa
 8003898:	005b      	lsls	r3, r3, #1
 800389a:	429a      	cmp	r2, r3
 800389c:	db87      	blt.n	80037ae <ICM_GyroCalibration+0xbe>
	}

	gyro_bias[0] =  -1*gyro_accumulated[0] / GYRO_CALIBRATION_SAMPLES;
 800389e:	2510      	movs	r5, #16
 80038a0:	2608      	movs	r6, #8
 80038a2:	2308      	movs	r3, #8
 80038a4:	18fb      	adds	r3, r7, r3
 80038a6:	199b      	adds	r3, r3, r6
 80038a8:	195b      	adds	r3, r3, r5
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2280      	movs	r2, #128	; 0x80
 80038ae:	0612      	lsls	r2, r2, #24
 80038b0:	4053      	eors	r3, r2
 80038b2:	493b      	ldr	r1, [pc, #236]	; (80039a0 <ICM_GyroCalibration+0x2b0>)
 80038b4:	1c18      	adds	r0, r3, #0
 80038b6:	f7fc ffe1 	bl	800087c <__aeabi_fdiv>
 80038ba:	1c03      	adds	r3, r0, #0
 80038bc:	1c1a      	adds	r2, r3, #0
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	601a      	str	r2, [r3, #0]
	gyro_bias[1] =  -1*gyro_accumulated[1] / GYRO_CALIBRATION_SAMPLES;
 80038c2:	2308      	movs	r3, #8
 80038c4:	18fb      	adds	r3, r7, r3
 80038c6:	199b      	adds	r3, r3, r6
 80038c8:	195b      	adds	r3, r3, r5
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	2280      	movs	r2, #128	; 0x80
 80038ce:	0612      	lsls	r2, r2, #24
 80038d0:	405a      	eors	r2, r3
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	1d1c      	adds	r4, r3, #4
 80038d6:	4932      	ldr	r1, [pc, #200]	; (80039a0 <ICM_GyroCalibration+0x2b0>)
 80038d8:	1c10      	adds	r0, r2, #0
 80038da:	f7fc ffcf 	bl	800087c <__aeabi_fdiv>
 80038de:	1c03      	adds	r3, r0, #0
 80038e0:	6023      	str	r3, [r4, #0]
	gyro_bias[2] =  -1*gyro_accumulated[2] / GYRO_CALIBRATION_SAMPLES;
 80038e2:	2308      	movs	r3, #8
 80038e4:	18fb      	adds	r3, r7, r3
 80038e6:	199b      	adds	r3, r3, r6
 80038e8:	195b      	adds	r3, r3, r5
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	2280      	movs	r2, #128	; 0x80
 80038ee:	0612      	lsls	r2, r2, #24
 80038f0:	405a      	eors	r2, r3
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	3308      	adds	r3, #8
 80038f6:	001c      	movs	r4, r3
 80038f8:	4929      	ldr	r1, [pc, #164]	; (80039a0 <ICM_GyroCalibration+0x2b0>)
 80038fa:	1c10      	adds	r0, r2, #0
 80038fc:	f7fc ffbe 	bl	800087c <__aeabi_fdiv>
 8003900:	1c03      	adds	r3, r0, #0
 8003902:	6023      	str	r3, [r4, #0]

	sprintf(uart_buffer,
 8003904:	230b      	movs	r3, #11
 8003906:	2208      	movs	r2, #8
 8003908:	4694      	mov	ip, r2
 800390a:	44bc      	add	ip, r7
 800390c:	4463      	add	r3, ip
 800390e:	781e      	ldrb	r6, [r3, #0]
					"SLAVE %i: Calibrating Gyroscope:"
					"Gyro x-offset: %.5f | Gyro y-offset: %.5f | Gyro z-offset: %.5f"
					"\r\n",
					index, gyro_bias[0], gyro_bias[1], gyro_bias[2]);
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	681b      	ldr	r3, [r3, #0]
	sprintf(uart_buffer,
 8003914:	1c18      	adds	r0, r3, #0
 8003916:	f7ff fadb 	bl	8002ed0 <__aeabi_f2d>
 800391a:	0004      	movs	r4, r0
 800391c:	000d      	movs	r5, r1
					index, gyro_bias[0], gyro_bias[1], gyro_bias[2]);
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	3304      	adds	r3, #4
 8003922:	681b      	ldr	r3, [r3, #0]
	sprintf(uart_buffer,
 8003924:	1c18      	adds	r0, r3, #0
 8003926:	f7ff fad3 	bl	8002ed0 <__aeabi_f2d>
 800392a:	60b8      	str	r0, [r7, #8]
 800392c:	60f9      	str	r1, [r7, #12]
					index, gyro_bias[0], gyro_bias[1], gyro_bias[2]);
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	3308      	adds	r3, #8
 8003932:	681b      	ldr	r3, [r3, #0]
	sprintf(uart_buffer,
 8003934:	1c18      	adds	r0, r3, #0
 8003936:	f7ff facb 	bl	8002ed0 <__aeabi_f2d>
 800393a:	6038      	str	r0, [r7, #0]
 800393c:	6079      	str	r1, [r7, #4]
 800393e:	4919      	ldr	r1, [pc, #100]	; (80039a4 <ICM_GyroCalibration+0x2b4>)
 8003940:	2034      	movs	r0, #52	; 0x34
 8003942:	2308      	movs	r3, #8
 8003944:	469c      	mov	ip, r3
 8003946:	2308      	movs	r3, #8
 8003948:	4698      	mov	r8, r3
 800394a:	44b8      	add	r8, r7
 800394c:	44c4      	add	ip, r8
 800394e:	4460      	add	r0, ip
 8003950:	683a      	ldr	r2, [r7, #0]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	9204      	str	r2, [sp, #16]
 8003956:	9305      	str	r3, [sp, #20]
 8003958:	68ba      	ldr	r2, [r7, #8]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	9202      	str	r2, [sp, #8]
 800395e:	9303      	str	r3, [sp, #12]
 8003960:	9400      	str	r4, [sp, #0]
 8003962:	9501      	str	r5, [sp, #4]
 8003964:	0032      	movs	r2, r6
 8003966:	f009 fd79 	bl	800d45c <siprintf>
	HAL_UART_Transmit(huart, (uint8_t*) uart_buffer ,strlen(uart_buffer),1000);
 800396a:	2434      	movs	r4, #52	; 0x34
 800396c:	2608      	movs	r6, #8
 800396e:	2308      	movs	r3, #8
 8003970:	18fb      	adds	r3, r7, r3
 8003972:	199b      	adds	r3, r3, r6
 8003974:	191b      	adds	r3, r3, r4
 8003976:	0018      	movs	r0, r3
 8003978:	f7fc fbc2 	bl	8000100 <strlen>
 800397c:	0003      	movs	r3, r0
 800397e:	b29a      	uxth	r2, r3
 8003980:	23fa      	movs	r3, #250	; 0xfa
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	2108      	movs	r1, #8
 8003986:	1879      	adds	r1, r7, r1
 8003988:	1989      	adds	r1, r1, r6
 800398a:	1909      	adds	r1, r1, r4
 800398c:	69b8      	ldr	r0, [r7, #24]
 800398e:	f008 fb87 	bl	800c0a0 <HAL_UART_Transmit>
}
 8003992:	46c0      	nop			; (mov r8, r8)
 8003994:	46bd      	mov	sp, r7
 8003996:	b044      	add	sp, #272	; 0x110
 8003998:	bc80      	pop	{r7}
 800399a:	46b8      	mov	r8, r7
 800399c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800399e:	46c0      	nop			; (mov r8, r8)
 80039a0:	43fa0000 	.word	0x43fa0000
 80039a4:	080122c0 	.word	0x080122c0

080039a8 <ICM_AccCalibration>:
					acc_bias[0], acc_bias[1], acc_bias[2]);
	HAL_UART_Transmit(huart, (uint8_t*)uart_buffer ,strlen(uart_buffer),1000);
}
**/

void ICM_AccCalibration(SPI_HandleTypeDef *hspi, UART_HandleTypeDef* huart, float *acc_bias, uint8_t index){
 80039a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039aa:	b0c7      	sub	sp, #284	; 0x11c
 80039ac:	af04      	add	r7, sp, #16
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	60b9      	str	r1, [r7, #8]
 80039b2:	607a      	str	r2, [r7, #4]
 80039b4:	001a      	movs	r2, r3
 80039b6:	4b64      	ldr	r3, [pc, #400]	; (8003b48 <ICM_AccCalibration+0x1a0>)
 80039b8:	2184      	movs	r1, #132	; 0x84
 80039ba:	0049      	lsls	r1, r1, #1
 80039bc:	468c      	mov	ip, r1
 80039be:	44bc      	add	ip, r7
 80039c0:	4463      	add	r3, ip
 80039c2:	701a      	strb	r2, [r3, #0]

	char uart_buffer[200];
	float acc_data[3] = {0,0,0};
 80039c4:	2128      	movs	r1, #40	; 0x28
 80039c6:	187b      	adds	r3, r7, r1
 80039c8:	2200      	movs	r2, #0
 80039ca:	601a      	str	r2, [r3, #0]
 80039cc:	187b      	adds	r3, r7, r1
 80039ce:	2200      	movs	r2, #0
 80039d0:	605a      	str	r2, [r3, #4]
 80039d2:	187b      	adds	r3, r7, r1
 80039d4:	2200      	movs	r2, #0
 80039d6:	609a      	str	r2, [r3, #8]
	float acc_angle[2] = {0,0};
 80039d8:	2120      	movs	r1, #32
 80039da:	187b      	adds	r3, r7, r1
 80039dc:	2200      	movs	r2, #0
 80039de:	601a      	str	r2, [r3, #0]
 80039e0:	187b      	adds	r3, r7, r1
 80039e2:	2200      	movs	r2, #0
 80039e4:	605a      	str	r2, [r3, #4]
	struct euler_angles temp = {0,0,0};
 80039e6:	2114      	movs	r1, #20
 80039e8:	187b      	adds	r3, r7, r1
 80039ea:	2200      	movs	r2, #0
 80039ec:	601a      	str	r2, [r3, #0]
 80039ee:	187b      	adds	r3, r7, r1
 80039f0:	2200      	movs	r2, #0
 80039f2:	605a      	str	r2, [r3, #4]
 80039f4:	187b      	adds	r3, r7, r1
 80039f6:	2200      	movs	r2, #0
 80039f8:	609a      	str	r2, [r3, #8]

	ICM_SelectBank(hspi,USER_BANK_0, index);
 80039fa:	4b53      	ldr	r3, [pc, #332]	; (8003b48 <ICM_AccCalibration+0x1a0>)
 80039fc:	2284      	movs	r2, #132	; 0x84
 80039fe:	0052      	lsls	r2, r2, #1
 8003a00:	4694      	mov	ip, r2
 8003a02:	44bc      	add	ip, r7
 8003a04:	4463      	add	r3, ip
 8003a06:	781a      	ldrb	r2, [r3, #0]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2100      	movs	r1, #0
 8003a0c:	0018      	movs	r0, r3
 8003a0e:	f7ff fc4a 	bl	80032a6 <ICM_SelectBank>
	for (int16_t i = 0; i < 500; i++)
 8003a12:	1dfb      	adds	r3, r7, #7
 8003a14:	33ff      	adds	r3, #255	; 0xff
 8003a16:	2200      	movs	r2, #0
 8003a18:	801a      	strh	r2, [r3, #0]
 8003a1a:	e039      	b.n	8003a90 <ICM_AccCalibration+0xe8>
	{
		ICM_ReadAccData(hspi, acc_data, index);
 8003a1c:	4b4a      	ldr	r3, [pc, #296]	; (8003b48 <ICM_AccCalibration+0x1a0>)
 8003a1e:	2284      	movs	r2, #132	; 0x84
 8003a20:	0052      	lsls	r2, r2, #1
 8003a22:	4694      	mov	ip, r2
 8003a24:	44bc      	add	ip, r7
 8003a26:	4463      	add	r3, ip
 8003a28:	781a      	ldrb	r2, [r3, #0]
 8003a2a:	2428      	movs	r4, #40	; 0x28
 8003a2c:	1939      	adds	r1, r7, r4
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	0018      	movs	r0, r3
 8003a32:	f000 f94d 	bl	8003cd0 <ICM_ReadAccData>
		CalcAccLinearToEuler(acc_data, &temp);
 8003a36:	2514      	movs	r5, #20
 8003a38:	197a      	adds	r2, r7, r5
 8003a3a:	193b      	adds	r3, r7, r4
 8003a3c:	0011      	movs	r1, r2
 8003a3e:	0018      	movs	r0, r3
 8003a40:	f000 fbb2 	bl	80041a8 <CalcAccLinearToEuler>
		acc_angle[0] += temp.roll;
 8003a44:	2420      	movs	r4, #32
 8003a46:	193b      	adds	r3, r7, r4
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	197b      	adds	r3, r7, r5
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	1c19      	adds	r1, r3, #0
 8003a50:	1c10      	adds	r0, r2, #0
 8003a52:	f7fc fd77 	bl	8000544 <__aeabi_fadd>
 8003a56:	1c03      	adds	r3, r0, #0
 8003a58:	1c1a      	adds	r2, r3, #0
 8003a5a:	193b      	adds	r3, r7, r4
 8003a5c:	601a      	str	r2, [r3, #0]
		acc_angle[1] += temp.pitch;
 8003a5e:	193b      	adds	r3, r7, r4
 8003a60:	685a      	ldr	r2, [r3, #4]
 8003a62:	197b      	adds	r3, r7, r5
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	1c19      	adds	r1, r3, #0
 8003a68:	1c10      	adds	r0, r2, #0
 8003a6a:	f7fc fd6b 	bl	8000544 <__aeabi_fadd>
 8003a6e:	1c03      	adds	r3, r0, #0
 8003a70:	1c1a      	adds	r2, r3, #0
 8003a72:	193b      	adds	r3, r7, r4
 8003a74:	605a      	str	r2, [r3, #4]
		HAL_Delay(10);
 8003a76:	200a      	movs	r0, #10
 8003a78:	f005 ff70 	bl	800995c <HAL_Delay>
	for (int16_t i = 0; i < 500; i++)
 8003a7c:	1dfb      	adds	r3, r7, #7
 8003a7e:	33ff      	adds	r3, #255	; 0xff
 8003a80:	2200      	movs	r2, #0
 8003a82:	5e9b      	ldrsh	r3, [r3, r2]
 8003a84:	b29b      	uxth	r3, r3
 8003a86:	3301      	adds	r3, #1
 8003a88:	b29a      	uxth	r2, r3
 8003a8a:	1dfb      	adds	r3, r7, #7
 8003a8c:	33ff      	adds	r3, #255	; 0xff
 8003a8e:	801a      	strh	r2, [r3, #0]
 8003a90:	1dfb      	adds	r3, r7, #7
 8003a92:	33ff      	adds	r3, #255	; 0xff
 8003a94:	2200      	movs	r2, #0
 8003a96:	5e9a      	ldrsh	r2, [r3, r2]
 8003a98:	23fa      	movs	r3, #250	; 0xfa
 8003a9a:	005b      	lsls	r3, r3, #1
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	dbbd      	blt.n	8003a1c <ICM_AccCalibration+0x74>
	}

	float temp1 =  (acc_angle[0] / 500.0);
 8003aa0:	2420      	movs	r4, #32
 8003aa2:	193b      	adds	r3, r7, r4
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4929      	ldr	r1, [pc, #164]	; (8003b4c <ICM_AccCalibration+0x1a4>)
 8003aa8:	1c18      	adds	r0, r3, #0
 8003aaa:	f7fc fee7 	bl	800087c <__aeabi_fdiv>
 8003aae:	1c03      	adds	r3, r0, #0
 8003ab0:	1c7a      	adds	r2, r7, #1
 8003ab2:	32ff      	adds	r2, #255	; 0xff
 8003ab4:	6013      	str	r3, [r2, #0]
	float temp2 =  -(acc_angle[1] / 500.0);
 8003ab6:	193b      	adds	r3, r7, r4
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	4924      	ldr	r1, [pc, #144]	; (8003b4c <ICM_AccCalibration+0x1a4>)
 8003abc:	1c18      	adds	r0, r3, #0
 8003abe:	f7fc fedd 	bl	800087c <__aeabi_fdiv>
 8003ac2:	1c03      	adds	r3, r0, #0
 8003ac4:	1c1a      	adds	r2, r3, #0
 8003ac6:	2380      	movs	r3, #128	; 0x80
 8003ac8:	061b      	lsls	r3, r3, #24
 8003aca:	4053      	eors	r3, r2
 8003acc:	21fc      	movs	r1, #252	; 0xfc
 8003ace:	187a      	adds	r2, r7, r1
 8003ad0:	6013      	str	r3, [r2, #0]

	acc_bias[0] = temp1;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	1c7a      	adds	r2, r7, #1
 8003ad6:	32ff      	adds	r2, #255	; 0xff
 8003ad8:	6812      	ldr	r2, [r2, #0]
 8003ada:	601a      	str	r2, [r3, #0]
	acc_bias[1] = temp2;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	3304      	adds	r3, #4
 8003ae0:	187a      	adds	r2, r7, r1
 8003ae2:	6812      	ldr	r2, [r2, #0]
 8003ae4:	601a      	str	r2, [r3, #0]

	sprintf(uart_buffer,
 8003ae6:	4b18      	ldr	r3, [pc, #96]	; (8003b48 <ICM_AccCalibration+0x1a0>)
 8003ae8:	2284      	movs	r2, #132	; 0x84
 8003aea:	0052      	lsls	r2, r2, #1
 8003aec:	4694      	mov	ip, r2
 8003aee:	44bc      	add	ip, r7
 8003af0:	4463      	add	r3, ip
 8003af2:	781e      	ldrb	r6, [r3, #0]
 8003af4:	1c7b      	adds	r3, r7, #1
 8003af6:	33ff      	adds	r3, #255	; 0xff
 8003af8:	6818      	ldr	r0, [r3, #0]
 8003afa:	f7ff f9e9 	bl	8002ed0 <__aeabi_f2d>
 8003afe:	0004      	movs	r4, r0
 8003b00:	000d      	movs	r5, r1
 8003b02:	21fc      	movs	r1, #252	; 0xfc
 8003b04:	187b      	adds	r3, r7, r1
 8003b06:	6818      	ldr	r0, [r3, #0]
 8003b08:	f7ff f9e2 	bl	8002ed0 <__aeabi_f2d>
 8003b0c:	0002      	movs	r2, r0
 8003b0e:	000b      	movs	r3, r1
 8003b10:	490f      	ldr	r1, [pc, #60]	; (8003b50 <ICM_AccCalibration+0x1a8>)
 8003b12:	2034      	movs	r0, #52	; 0x34
 8003b14:	1838      	adds	r0, r7, r0
 8003b16:	9202      	str	r2, [sp, #8]
 8003b18:	9303      	str	r3, [sp, #12]
 8003b1a:	9400      	str	r4, [sp, #0]
 8003b1c:	9501      	str	r5, [sp, #4]
 8003b1e:	0032      	movs	r2, r6
 8003b20:	f009 fc9c 	bl	800d45c <siprintf>
		  "SLAVE %i: Accelerometer Calibration Succes: "
		  "Pitch: %.3f, Roll: %.3f \r\n",
		  index, temp1, temp2);
	HAL_UART_Transmit(huart,(uint8_t*)uart_buffer, strlen(uart_buffer), 1000);
 8003b24:	2434      	movs	r4, #52	; 0x34
 8003b26:	193b      	adds	r3, r7, r4
 8003b28:	0018      	movs	r0, r3
 8003b2a:	f7fc fae9 	bl	8000100 <strlen>
 8003b2e:	0003      	movs	r3, r0
 8003b30:	b29a      	uxth	r2, r3
 8003b32:	23fa      	movs	r3, #250	; 0xfa
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	1939      	adds	r1, r7, r4
 8003b38:	68b8      	ldr	r0, [r7, #8]
 8003b3a:	f008 fab1 	bl	800c0a0 <HAL_UART_Transmit>
}
 8003b3e:	46c0      	nop			; (mov r8, r8)
 8003b40:	46bd      	mov	sp, r7
 8003b42:	b043      	add	sp, #268	; 0x10c
 8003b44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b46:	46c0      	nop			; (mov r8, r8)
 8003b48:	fffffefb 	.word	0xfffffefb
 8003b4c:	43fa0000 	.word	0x43fa0000
 8003b50:	08012324 	.word	0x08012324

08003b54 <ICM_ReadGyroData>:


void ICM_ReadGyroData(SPI_HandleTypeDef *hspi, float* gyro_data, float *gyro_bias, uint8_t index)
{
 8003b54:	b5b0      	push	{r4, r5, r7, lr}
 8003b56:	b08a      	sub	sp, #40	; 0x28
 8003b58:	af02      	add	r7, sp, #8
 8003b5a:	60f8      	str	r0, [r7, #12]
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	607a      	str	r2, [r7, #4]
 8003b60:	001a      	movs	r2, r3
 8003b62:	1cfb      	adds	r3, r7, #3
 8003b64:	701a      	strb	r2, [r3, #0]
	uint8_t gyro_raw[6] = {0,0,0,0,0,0};
 8003b66:	2018      	movs	r0, #24
 8003b68:	183b      	adds	r3, r7, r0
 8003b6a:	4a57      	ldr	r2, [pc, #348]	; (8003cc8 <ICM_ReadGyroData+0x174>)
 8003b6c:	6811      	ldr	r1, [r2, #0]
 8003b6e:	6019      	str	r1, [r3, #0]
 8003b70:	8892      	ldrh	r2, [r2, #4]
 8003b72:	809a      	strh	r2, [r3, #4]
	int16_t gyro_int[3] = {0,0,0};
 8003b74:	2410      	movs	r4, #16
 8003b76:	193b      	adds	r3, r7, r4
 8003b78:	2200      	movs	r2, #0
 8003b7a:	801a      	strh	r2, [r3, #0]
 8003b7c:	193b      	adds	r3, r7, r4
 8003b7e:	2200      	movs	r2, #0
 8003b80:	805a      	strh	r2, [r3, #2]
 8003b82:	193b      	adds	r3, r7, r4
 8003b84:	2200      	movs	r2, #0
 8003b86:	809a      	strh	r2, [r3, #4]

	ICM_ReadBytes(hspi, REG_GYRO_XOUT_H, gyro_raw, 6, index);
 8003b88:	0005      	movs	r5, r0
 8003b8a:	183a      	adds	r2, r7, r0
 8003b8c:	68f8      	ldr	r0, [r7, #12]
 8003b8e:	1cfb      	adds	r3, r7, #3
 8003b90:	781b      	ldrb	r3, [r3, #0]
 8003b92:	9300      	str	r3, [sp, #0]
 8003b94:	2306      	movs	r3, #6
 8003b96:	2133      	movs	r1, #51	; 0x33
 8003b98:	f7ff fad4 	bl	8003144 <ICM_ReadBytes>
	UINT8_TO_INT16(gyro_int[0], gyro_raw[0], gyro_raw[1]);
 8003b9c:	0028      	movs	r0, r5
 8003b9e:	183b      	adds	r3, r7, r0
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	b21a      	sxth	r2, r3
 8003ba4:	0021      	movs	r1, r4
 8003ba6:	187b      	adds	r3, r7, r1
 8003ba8:	801a      	strh	r2, [r3, #0]
 8003baa:	187b      	adds	r3, r7, r1
 8003bac:	2200      	movs	r2, #0
 8003bae:	5e9b      	ldrsh	r3, [r3, r2]
 8003bb0:	021b      	lsls	r3, r3, #8
 8003bb2:	b21a      	sxth	r2, r3
 8003bb4:	187b      	adds	r3, r7, r1
 8003bb6:	801a      	strh	r2, [r3, #0]
 8003bb8:	187b      	adds	r3, r7, r1
 8003bba:	2200      	movs	r2, #0
 8003bbc:	5e9a      	ldrsh	r2, [r3, r2]
 8003bbe:	183b      	adds	r3, r7, r0
 8003bc0:	785b      	ldrb	r3, [r3, #1]
 8003bc2:	b21b      	sxth	r3, r3
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	b21a      	sxth	r2, r3
 8003bc8:	187b      	adds	r3, r7, r1
 8003bca:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(gyro_int[1], gyro_raw[2], gyro_raw[3]);
 8003bcc:	183b      	adds	r3, r7, r0
 8003bce:	789b      	ldrb	r3, [r3, #2]
 8003bd0:	b21a      	sxth	r2, r3
 8003bd2:	187b      	adds	r3, r7, r1
 8003bd4:	805a      	strh	r2, [r3, #2]
 8003bd6:	187b      	adds	r3, r7, r1
 8003bd8:	2202      	movs	r2, #2
 8003bda:	5e9b      	ldrsh	r3, [r3, r2]
 8003bdc:	021b      	lsls	r3, r3, #8
 8003bde:	b21a      	sxth	r2, r3
 8003be0:	187b      	adds	r3, r7, r1
 8003be2:	805a      	strh	r2, [r3, #2]
 8003be4:	187b      	adds	r3, r7, r1
 8003be6:	2202      	movs	r2, #2
 8003be8:	5e9a      	ldrsh	r2, [r3, r2]
 8003bea:	183b      	adds	r3, r7, r0
 8003bec:	78db      	ldrb	r3, [r3, #3]
 8003bee:	b21b      	sxth	r3, r3
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	b21a      	sxth	r2, r3
 8003bf4:	187b      	adds	r3, r7, r1
 8003bf6:	805a      	strh	r2, [r3, #2]
	UINT8_TO_INT16(gyro_int[2], gyro_raw[4], gyro_raw[5]);
 8003bf8:	183b      	adds	r3, r7, r0
 8003bfa:	791b      	ldrb	r3, [r3, #4]
 8003bfc:	b21a      	sxth	r2, r3
 8003bfe:	187b      	adds	r3, r7, r1
 8003c00:	809a      	strh	r2, [r3, #4]
 8003c02:	187b      	adds	r3, r7, r1
 8003c04:	2204      	movs	r2, #4
 8003c06:	5e9b      	ldrsh	r3, [r3, r2]
 8003c08:	021b      	lsls	r3, r3, #8
 8003c0a:	b21a      	sxth	r2, r3
 8003c0c:	187b      	adds	r3, r7, r1
 8003c0e:	809a      	strh	r2, [r3, #4]
 8003c10:	000d      	movs	r5, r1
 8003c12:	187b      	adds	r3, r7, r1
 8003c14:	2204      	movs	r2, #4
 8003c16:	5e9a      	ldrsh	r2, [r3, r2]
 8003c18:	183b      	adds	r3, r7, r0
 8003c1a:	795b      	ldrb	r3, [r3, #5]
 8003c1c:	b21b      	sxth	r3, r3
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	b21a      	sxth	r2, r3
 8003c22:	197b      	adds	r3, r7, r5
 8003c24:	809a      	strh	r2, [r3, #4]

	gyro_data[0] = (((float) gyro_int[0]  / g_gyro_scale_factor) + gyro_bias[0]);
 8003c26:	197b      	adds	r3, r7, r5
 8003c28:	2200      	movs	r2, #0
 8003c2a:	5e9b      	ldrsh	r3, [r3, r2]
 8003c2c:	0018      	movs	r0, r3
 8003c2e:	f7fd faf1 	bl	8001214 <__aeabi_i2f>
 8003c32:	1c02      	adds	r2, r0, #0
 8003c34:	4b25      	ldr	r3, [pc, #148]	; (8003ccc <ICM_ReadGyroData+0x178>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	1c19      	adds	r1, r3, #0
 8003c3a:	1c10      	adds	r0, r2, #0
 8003c3c:	f7fc fe1e 	bl	800087c <__aeabi_fdiv>
 8003c40:	1c03      	adds	r3, r0, #0
 8003c42:	1c1a      	adds	r2, r3, #0
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	1c19      	adds	r1, r3, #0
 8003c4a:	1c10      	adds	r0, r2, #0
 8003c4c:	f7fc fc7a 	bl	8000544 <__aeabi_fadd>
 8003c50:	1c03      	adds	r3, r0, #0
 8003c52:	1c1a      	adds	r2, r3, #0
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	601a      	str	r2, [r3, #0]
	gyro_data[1] = (((float) gyro_int[1]  / g_gyro_scale_factor) + gyro_bias[1]);
 8003c58:	197b      	adds	r3, r7, r5
 8003c5a:	2202      	movs	r2, #2
 8003c5c:	5e9b      	ldrsh	r3, [r3, r2]
 8003c5e:	0018      	movs	r0, r3
 8003c60:	f7fd fad8 	bl	8001214 <__aeabi_i2f>
 8003c64:	1c02      	adds	r2, r0, #0
 8003c66:	4b19      	ldr	r3, [pc, #100]	; (8003ccc <ICM_ReadGyroData+0x178>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	1c19      	adds	r1, r3, #0
 8003c6c:	1c10      	adds	r0, r2, #0
 8003c6e:	f7fc fe05 	bl	800087c <__aeabi_fdiv>
 8003c72:	1c03      	adds	r3, r0, #0
 8003c74:	1c18      	adds	r0, r3, #0
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	3304      	adds	r3, #4
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	1d1c      	adds	r4, r3, #4
 8003c80:	1c11      	adds	r1, r2, #0
 8003c82:	f7fc fc5f 	bl	8000544 <__aeabi_fadd>
 8003c86:	1c03      	adds	r3, r0, #0
 8003c88:	6023      	str	r3, [r4, #0]
	gyro_data[2] = (((float) gyro_int[2]  / g_gyro_scale_factor) + gyro_bias[2]);
 8003c8a:	197b      	adds	r3, r7, r5
 8003c8c:	2204      	movs	r2, #4
 8003c8e:	5e9b      	ldrsh	r3, [r3, r2]
 8003c90:	0018      	movs	r0, r3
 8003c92:	f7fd fabf 	bl	8001214 <__aeabi_i2f>
 8003c96:	1c02      	adds	r2, r0, #0
 8003c98:	4b0c      	ldr	r3, [pc, #48]	; (8003ccc <ICM_ReadGyroData+0x178>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	1c19      	adds	r1, r3, #0
 8003c9e:	1c10      	adds	r0, r2, #0
 8003ca0:	f7fc fdec 	bl	800087c <__aeabi_fdiv>
 8003ca4:	1c03      	adds	r3, r0, #0
 8003ca6:	1c18      	adds	r0, r3, #0
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	3308      	adds	r3, #8
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	3308      	adds	r3, #8
 8003cb2:	001c      	movs	r4, r3
 8003cb4:	1c11      	adds	r1, r2, #0
 8003cb6:	f7fc fc45 	bl	8000544 <__aeabi_fadd>
 8003cba:	1c03      	adds	r3, r0, #0
 8003cbc:	6023      	str	r3, [r4, #0]
}
 8003cbe:	46c0      	nop			; (mov r8, r8)
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	b008      	add	sp, #32
 8003cc4:	bdb0      	pop	{r4, r5, r7, pc}
 8003cc6:	46c0      	nop			; (mov r8, r8)
 8003cc8:	0801236c 	.word	0x0801236c
 8003ccc:	200003a0 	.word	0x200003a0

08003cd0 <ICM_ReadAccData>:


void ICM_ReadAccData(SPI_HandleTypeDef *hspi, float* accel_data, uint8_t index){
 8003cd0:	b5b0      	push	{r4, r5, r7, lr}
 8003cd2:	b08a      	sub	sp, #40	; 0x28
 8003cd4:	af02      	add	r7, sp, #8
 8003cd6:	60f8      	str	r0, [r7, #12]
 8003cd8:	60b9      	str	r1, [r7, #8]
 8003cda:	1dfb      	adds	r3, r7, #7
 8003cdc:	701a      	strb	r2, [r3, #0]

	uint8_t acc_data[6] = {0,0,0,0,0,0};
 8003cde:	2018      	movs	r0, #24
 8003ce0:	183b      	adds	r3, r7, r0
 8003ce2:	4a49      	ldr	r2, [pc, #292]	; (8003e08 <ICM_ReadAccData+0x138>)
 8003ce4:	6811      	ldr	r1, [r2, #0]
 8003ce6:	6019      	str	r1, [r3, #0]
 8003ce8:	8892      	ldrh	r2, [r2, #4]
 8003cea:	809a      	strh	r2, [r3, #4]
	int16_t acc_int[3] = {0,0,0};
 8003cec:	2410      	movs	r4, #16
 8003cee:	193b      	adds	r3, r7, r4
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	801a      	strh	r2, [r3, #0]
 8003cf4:	193b      	adds	r3, r7, r4
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	805a      	strh	r2, [r3, #2]
 8003cfa:	193b      	adds	r3, r7, r4
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	809a      	strh	r2, [r3, #4]
	ICM_ReadBytes(hspi, REG_ACCEL_XOUT_H, acc_data, 6, index);
 8003d00:	0005      	movs	r5, r0
 8003d02:	183a      	adds	r2, r7, r0
 8003d04:	68f8      	ldr	r0, [r7, #12]
 8003d06:	1dfb      	adds	r3, r7, #7
 8003d08:	781b      	ldrb	r3, [r3, #0]
 8003d0a:	9300      	str	r3, [sp, #0]
 8003d0c:	2306      	movs	r3, #6
 8003d0e:	212d      	movs	r1, #45	; 0x2d
 8003d10:	f7ff fa18 	bl	8003144 <ICM_ReadBytes>

	UINT8_TO_INT16(acc_int[0],acc_data[0], acc_data[1]);
 8003d14:	0028      	movs	r0, r5
 8003d16:	183b      	adds	r3, r7, r0
 8003d18:	781b      	ldrb	r3, [r3, #0]
 8003d1a:	b21a      	sxth	r2, r3
 8003d1c:	0021      	movs	r1, r4
 8003d1e:	187b      	adds	r3, r7, r1
 8003d20:	801a      	strh	r2, [r3, #0]
 8003d22:	187b      	adds	r3, r7, r1
 8003d24:	2200      	movs	r2, #0
 8003d26:	5e9b      	ldrsh	r3, [r3, r2]
 8003d28:	021b      	lsls	r3, r3, #8
 8003d2a:	b21a      	sxth	r2, r3
 8003d2c:	187b      	adds	r3, r7, r1
 8003d2e:	801a      	strh	r2, [r3, #0]
 8003d30:	187b      	adds	r3, r7, r1
 8003d32:	2200      	movs	r2, #0
 8003d34:	5e9a      	ldrsh	r2, [r3, r2]
 8003d36:	183b      	adds	r3, r7, r0
 8003d38:	785b      	ldrb	r3, [r3, #1]
 8003d3a:	b21b      	sxth	r3, r3
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	b21a      	sxth	r2, r3
 8003d40:	187b      	adds	r3, r7, r1
 8003d42:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(acc_int[1],acc_data[2], acc_data[3]);
 8003d44:	183b      	adds	r3, r7, r0
 8003d46:	789b      	ldrb	r3, [r3, #2]
 8003d48:	b21a      	sxth	r2, r3
 8003d4a:	187b      	adds	r3, r7, r1
 8003d4c:	805a      	strh	r2, [r3, #2]
 8003d4e:	187b      	adds	r3, r7, r1
 8003d50:	2202      	movs	r2, #2
 8003d52:	5e9b      	ldrsh	r3, [r3, r2]
 8003d54:	021b      	lsls	r3, r3, #8
 8003d56:	b21a      	sxth	r2, r3
 8003d58:	187b      	adds	r3, r7, r1
 8003d5a:	805a      	strh	r2, [r3, #2]
 8003d5c:	187b      	adds	r3, r7, r1
 8003d5e:	2202      	movs	r2, #2
 8003d60:	5e9a      	ldrsh	r2, [r3, r2]
 8003d62:	183b      	adds	r3, r7, r0
 8003d64:	78db      	ldrb	r3, [r3, #3]
 8003d66:	b21b      	sxth	r3, r3
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	b21a      	sxth	r2, r3
 8003d6c:	187b      	adds	r3, r7, r1
 8003d6e:	805a      	strh	r2, [r3, #2]
	UINT8_TO_INT16(acc_int[2],acc_data[4], acc_data[5]);
 8003d70:	183b      	adds	r3, r7, r0
 8003d72:	791b      	ldrb	r3, [r3, #4]
 8003d74:	b21a      	sxth	r2, r3
 8003d76:	187b      	adds	r3, r7, r1
 8003d78:	809a      	strh	r2, [r3, #4]
 8003d7a:	187b      	adds	r3, r7, r1
 8003d7c:	2204      	movs	r2, #4
 8003d7e:	5e9b      	ldrsh	r3, [r3, r2]
 8003d80:	021b      	lsls	r3, r3, #8
 8003d82:	b21a      	sxth	r2, r3
 8003d84:	187b      	adds	r3, r7, r1
 8003d86:	809a      	strh	r2, [r3, #4]
 8003d88:	187b      	adds	r3, r7, r1
 8003d8a:	2204      	movs	r2, #4
 8003d8c:	5e9a      	ldrsh	r2, [r3, r2]
 8003d8e:	183b      	adds	r3, r7, r0
 8003d90:	795b      	ldrb	r3, [r3, #5]
 8003d92:	b21b      	sxth	r3, r3
 8003d94:	4313      	orrs	r3, r2
 8003d96:	b21a      	sxth	r2, r3
 8003d98:	000d      	movs	r5, r1
 8003d9a:	197b      	adds	r3, r7, r5
 8003d9c:	809a      	strh	r2, [r3, #4]

	accel_data[0] = (float)acc_int[0] / acc_scale_factor;
 8003d9e:	197b      	adds	r3, r7, r5
 8003da0:	2200      	movs	r2, #0
 8003da2:	5e9b      	ldrsh	r3, [r3, r2]
 8003da4:	0018      	movs	r0, r3
 8003da6:	f7fd fa35 	bl	8001214 <__aeabi_i2f>
 8003daa:	1c02      	adds	r2, r0, #0
 8003dac:	4b17      	ldr	r3, [pc, #92]	; (8003e0c <ICM_ReadAccData+0x13c>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	1c19      	adds	r1, r3, #0
 8003db2:	1c10      	adds	r0, r2, #0
 8003db4:	f7fc fd62 	bl	800087c <__aeabi_fdiv>
 8003db8:	1c03      	adds	r3, r0, #0
 8003dba:	1c1a      	adds	r2, r3, #0
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	601a      	str	r2, [r3, #0]
	accel_data[1] = (float)acc_int[1] / acc_scale_factor;
 8003dc0:	197b      	adds	r3, r7, r5
 8003dc2:	2202      	movs	r2, #2
 8003dc4:	5e9b      	ldrsh	r3, [r3, r2]
 8003dc6:	0018      	movs	r0, r3
 8003dc8:	f7fd fa24 	bl	8001214 <__aeabi_i2f>
 8003dcc:	4b0f      	ldr	r3, [pc, #60]	; (8003e0c <ICM_ReadAccData+0x13c>)
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	1d1c      	adds	r4, r3, #4
 8003dd4:	1c11      	adds	r1, r2, #0
 8003dd6:	f7fc fd51 	bl	800087c <__aeabi_fdiv>
 8003dda:	1c03      	adds	r3, r0, #0
 8003ddc:	6023      	str	r3, [r4, #0]
	accel_data[2] = (float)acc_int[2] / acc_scale_factor;
 8003dde:	197b      	adds	r3, r7, r5
 8003de0:	2204      	movs	r2, #4
 8003de2:	5e9b      	ldrsh	r3, [r3, r2]
 8003de4:	0018      	movs	r0, r3
 8003de6:	f7fd fa15 	bl	8001214 <__aeabi_i2f>
 8003dea:	4b08      	ldr	r3, [pc, #32]	; (8003e0c <ICM_ReadAccData+0x13c>)
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	3308      	adds	r3, #8
 8003df2:	001c      	movs	r4, r3
 8003df4:	1c11      	adds	r1, r2, #0
 8003df6:	f7fc fd41 	bl	800087c <__aeabi_fdiv>
 8003dfa:	1c03      	adds	r3, r0, #0
 8003dfc:	6023      	str	r3, [r4, #0]
}
 8003dfe:	46c0      	nop			; (mov r8, r8)
 8003e00:	46bd      	mov	sp, r7
 8003e02:	b008      	add	sp, #32
 8003e04:	bdb0      	pop	{r4, r5, r7, pc}
 8003e06:	46c0      	nop			; (mov r8, r8)
 8003e08:	0801236c 	.word	0x0801236c
 8003e0c:	20000338 	.word	0x20000338

08003e10 <ICM_AccConfig>:

/*configure accelerometer sensitivity and scaler**/
uint8_t ICM_AccConfig(SPI_HandleTypeDef *hspi, uint8_t sensitivity, uint8_t index){
 8003e10:	b5b0      	push	{r4, r5, r7, lr}
 8003e12:	b084      	sub	sp, #16
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
 8003e18:	0008      	movs	r0, r1
 8003e1a:	0011      	movs	r1, r2
 8003e1c:	1cfb      	adds	r3, r7, #3
 8003e1e:	1c02      	adds	r2, r0, #0
 8003e20:	701a      	strb	r2, [r3, #0]
 8003e22:	1cbb      	adds	r3, r7, #2
 8003e24:	1c0a      	adds	r2, r1, #0
 8003e26:	701a      	strb	r2, [r3, #0]

	ICM_SelectBank(hspi,USER_BANK_2, index);
 8003e28:	1cbb      	adds	r3, r7, #2
 8003e2a:	781a      	ldrb	r2, [r3, #0]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2120      	movs	r1, #32
 8003e30:	0018      	movs	r0, r3
 8003e32:	f7ff fa38 	bl	80032a6 <ICM_SelectBank>
	uint8_t config_byte_acc;
	uint8_t config2 = 0;
 8003e36:	200e      	movs	r0, #14
 8003e38:	183b      	adds	r3, r7, r0
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	701a      	strb	r2, [r3, #0]
	ICM_WriteOneByte(hspi, REG_ACCEL_CONFIG_2, (uint8_t)config2, index);
 8003e3e:	1cbb      	adds	r3, r7, #2
 8003e40:	7819      	ldrb	r1, [r3, #0]
 8003e42:	183b      	adds	r3, r7, r0
 8003e44:	781a      	ldrb	r2, [r3, #0]
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	000b      	movs	r3, r1
 8003e4a:	2115      	movs	r1, #21
 8003e4c:	f7ff f9f8 	bl	8003240 <ICM_WriteOneByte>

	switch(sensitivity){
 8003e50:	1cfb      	adds	r3, r7, #3
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	2b10      	cmp	r3, #16
 8003e56:	d03e      	beq.n	8003ed6 <ICM_AccConfig+0xc6>
 8003e58:	dc4f      	bgt.n	8003efa <ICM_AccConfig+0xea>
 8003e5a:	2b08      	cmp	r3, #8
 8003e5c:	d029      	beq.n	8003eb2 <ICM_AccConfig+0xa2>
 8003e5e:	dc4c      	bgt.n	8003efa <ICM_AccConfig+0xea>
 8003e60:	2b02      	cmp	r3, #2
 8003e62:	d002      	beq.n	8003e6a <ICM_AccConfig+0x5a>
 8003e64:	2b04      	cmp	r3, #4
 8003e66:	d012      	beq.n	8003e8e <ICM_AccConfig+0x7e>
 8003e68:	e047      	b.n	8003efa <ICM_AccConfig+0xea>
	case 2:
		config_byte_acc = ACCEL_CONFIG_2G | ACC_FILTER;
 8003e6a:	200f      	movs	r0, #15
 8003e6c:	183b      	adds	r3, r7, r0
 8003e6e:	2231      	movs	r2, #49	; 0x31
 8003e70:	701a      	strb	r2, [r3, #0]
		acc_scale_factor = ACCEL_SCALE_2G;
 8003e72:	4b42      	ldr	r3, [pc, #264]	; (8003f7c <ICM_AccConfig+0x16c>)
 8003e74:	228d      	movs	r2, #141	; 0x8d
 8003e76:	05d2      	lsls	r2, r2, #23
 8003e78:	601a      	str	r2, [r3, #0]
		ICM_WriteOneByte(hspi,REG_ACCEL_CONFIG,(uint8_t)config_byte_acc, index);
 8003e7a:	1cbb      	adds	r3, r7, #2
 8003e7c:	7819      	ldrb	r1, [r3, #0]
 8003e7e:	183b      	adds	r3, r7, r0
 8003e80:	781a      	ldrb	r2, [r3, #0]
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	000b      	movs	r3, r1
 8003e86:	2114      	movs	r1, #20
 8003e88:	f7ff f9da 	bl	8003240 <ICM_WriteOneByte>
	break;
 8003e8c:	e046      	b.n	8003f1c <ICM_AccConfig+0x10c>
	case 4:
		config_byte_acc = ACCEL_CONFIG_4G | ACC_FILTER;
 8003e8e:	200f      	movs	r0, #15
 8003e90:	183b      	adds	r3, r7, r0
 8003e92:	2233      	movs	r2, #51	; 0x33
 8003e94:	701a      	strb	r2, [r3, #0]
		acc_scale_factor = ACCEL_SCALE_4G;
 8003e96:	4b39      	ldr	r3, [pc, #228]	; (8003f7c <ICM_AccConfig+0x16c>)
 8003e98:	228c      	movs	r2, #140	; 0x8c
 8003e9a:	05d2      	lsls	r2, r2, #23
 8003e9c:	601a      	str	r2, [r3, #0]
		ICM_WriteOneByte(hspi,REG_ACCEL_CONFIG,(uint8_t)config_byte_acc, index);
 8003e9e:	1cbb      	adds	r3, r7, #2
 8003ea0:	7819      	ldrb	r1, [r3, #0]
 8003ea2:	183b      	adds	r3, r7, r0
 8003ea4:	781a      	ldrb	r2, [r3, #0]
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	000b      	movs	r3, r1
 8003eaa:	2114      	movs	r1, #20
 8003eac:	f7ff f9c8 	bl	8003240 <ICM_WriteOneByte>
	break;
 8003eb0:	e034      	b.n	8003f1c <ICM_AccConfig+0x10c>
	case 8:
		config_byte_acc = ACCEL_CONFIG_8G | ACC_FILTER;
 8003eb2:	200f      	movs	r0, #15
 8003eb4:	183b      	adds	r3, r7, r0
 8003eb6:	2235      	movs	r2, #53	; 0x35
 8003eb8:	701a      	strb	r2, [r3, #0]
		acc_scale_factor = ACCEL_SCALE_8G;
 8003eba:	4b30      	ldr	r3, [pc, #192]	; (8003f7c <ICM_AccConfig+0x16c>)
 8003ebc:	228b      	movs	r2, #139	; 0x8b
 8003ebe:	05d2      	lsls	r2, r2, #23
 8003ec0:	601a      	str	r2, [r3, #0]
		ICM_WriteOneByte(hspi,REG_ACCEL_CONFIG,(uint8_t)config_byte_acc, index);
 8003ec2:	1cbb      	adds	r3, r7, #2
 8003ec4:	7819      	ldrb	r1, [r3, #0]
 8003ec6:	183b      	adds	r3, r7, r0
 8003ec8:	781a      	ldrb	r2, [r3, #0]
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	000b      	movs	r3, r1
 8003ece:	2114      	movs	r1, #20
 8003ed0:	f7ff f9b6 	bl	8003240 <ICM_WriteOneByte>
	break;
 8003ed4:	e022      	b.n	8003f1c <ICM_AccConfig+0x10c>
	case 16:
		config_byte_acc = ACCEL_CONFIG_16G | ACC_FILTER;
 8003ed6:	200f      	movs	r0, #15
 8003ed8:	183b      	adds	r3, r7, r0
 8003eda:	2237      	movs	r2, #55	; 0x37
 8003edc:	701a      	strb	r2, [r3, #0]
		acc_scale_factor = ACCEL_SCALE_16G;
 8003ede:	4b27      	ldr	r3, [pc, #156]	; (8003f7c <ICM_AccConfig+0x16c>)
 8003ee0:	228a      	movs	r2, #138	; 0x8a
 8003ee2:	05d2      	lsls	r2, r2, #23
 8003ee4:	601a      	str	r2, [r3, #0]
		ICM_WriteOneByte(hspi,REG_ACCEL_CONFIG,(uint8_t)config_byte_acc, index);
 8003ee6:	1cbb      	adds	r3, r7, #2
 8003ee8:	7819      	ldrb	r1, [r3, #0]
 8003eea:	183b      	adds	r3, r7, r0
 8003eec:	781a      	ldrb	r2, [r3, #0]
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	000b      	movs	r3, r1
 8003ef2:	2114      	movs	r1, #20
 8003ef4:	f7ff f9a4 	bl	8003240 <ICM_WriteOneByte>
	break;
 8003ef8:	e010      	b.n	8003f1c <ICM_AccConfig+0x10c>
	default:
		config_byte_acc = ACCEL_CONFIG_2G | ACC_FILTER;
 8003efa:	200f      	movs	r0, #15
 8003efc:	183b      	adds	r3, r7, r0
 8003efe:	2231      	movs	r2, #49	; 0x31
 8003f00:	701a      	strb	r2, [r3, #0]
		acc_scale_factor = ACCEL_SCALE_2G;
 8003f02:	4b1e      	ldr	r3, [pc, #120]	; (8003f7c <ICM_AccConfig+0x16c>)
 8003f04:	228d      	movs	r2, #141	; 0x8d
 8003f06:	05d2      	lsls	r2, r2, #23
 8003f08:	601a      	str	r2, [r3, #0]
		ICM_WriteOneByte(hspi,REG_ACCEL_CONFIG,(uint8_t)config_byte_acc, index);
 8003f0a:	1cbb      	adds	r3, r7, #2
 8003f0c:	7819      	ldrb	r1, [r3, #0]
 8003f0e:	183b      	adds	r3, r7, r0
 8003f10:	781a      	ldrb	r2, [r3, #0]
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	000b      	movs	r3, r1
 8003f16:	2114      	movs	r1, #20
 8003f18:	f7ff f992 	bl	8003240 <ICM_WriteOneByte>
	}

	HAL_Delay(20);
 8003f1c:	2014      	movs	r0, #20
 8003f1e:	f005 fd1d 	bl	800995c <HAL_Delay>

	uint8_t test1 = 0;
 8003f22:	210d      	movs	r1, #13
 8003f24:	187b      	adds	r3, r7, r1
 8003f26:	2200      	movs	r2, #0
 8003f28:	701a      	strb	r2, [r3, #0]
	uint8_t test2 = 0;
 8003f2a:	250c      	movs	r5, #12
 8003f2c:	197b      	adds	r3, r7, r5
 8003f2e:	2200      	movs	r2, #0
 8003f30:	701a      	strb	r2, [r3, #0]

	ICM_ReadOneByte(hspi, REG_ACCEL_CONFIG, &test1, index);
 8003f32:	1cbb      	adds	r3, r7, #2
 8003f34:	781b      	ldrb	r3, [r3, #0]
 8003f36:	000c      	movs	r4, r1
 8003f38:	187a      	adds	r2, r7, r1
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	2114      	movs	r1, #20
 8003f3e:	f7ff f93b 	bl	80031b8 <ICM_ReadOneByte>
	ICM_ReadOneByte(hspi, REG_ACCEL_CONFIG_2, &test2, index);
 8003f42:	1cbb      	adds	r3, r7, #2
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	197a      	adds	r2, r7, r5
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	2115      	movs	r1, #21
 8003f4c:	f7ff f934 	bl	80031b8 <ICM_ReadOneByte>

	if((test1 != config_byte_acc) || (test2 != config2)){
 8003f50:	193b      	adds	r3, r7, r4
 8003f52:	781b      	ldrb	r3, [r3, #0]
 8003f54:	220f      	movs	r2, #15
 8003f56:	18ba      	adds	r2, r7, r2
 8003f58:	7812      	ldrb	r2, [r2, #0]
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d106      	bne.n	8003f6c <ICM_AccConfig+0x15c>
 8003f5e:	197b      	adds	r3, r7, r5
 8003f60:	781b      	ldrb	r3, [r3, #0]
 8003f62:	220e      	movs	r2, #14
 8003f64:	18ba      	adds	r2, r7, r2
 8003f66:	7812      	ldrb	r2, [r2, #0]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d001      	beq.n	8003f70 <ICM_AccConfig+0x160>
		return 0;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	e000      	b.n	8003f72 <ICM_AccConfig+0x162>
	}else{
		return 1;
 8003f70:	2301      	movs	r3, #1
	}

}
 8003f72:	0018      	movs	r0, r3
 8003f74:	46bd      	mov	sp, r7
 8003f76:	b004      	add	sp, #16
 8003f78:	bdb0      	pop	{r4, r5, r7, pc}
 8003f7a:	46c0      	nop			; (mov r8, r8)
 8003f7c:	20000338 	.word	0x20000338

08003f80 <ICM_WHOAMI>:

uint8_t ICM_WHOAMI(SPI_HandleTypeDef *hspi, uint8_t index) {
 8003f80:	b590      	push	{r4, r7, lr}
 8003f82:	b085      	sub	sp, #20
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	000a      	movs	r2, r1
 8003f8a:	1cfb      	adds	r3, r7, #3
 8003f8c:	701a      	strb	r2, [r3, #0]
	uint8_t test = 0x00;
 8003f8e:	210f      	movs	r1, #15
 8003f90:	187b      	adds	r3, r7, r1
 8003f92:	2200      	movs	r2, #0
 8003f94:	701a      	strb	r2, [r3, #0]
	ICM_ReadOneByte(hspi, REG_WHO_AM_I , &test, index);
 8003f96:	1cfb      	adds	r3, r7, #3
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	000c      	movs	r4, r1
 8003f9c:	187a      	adds	r2, r7, r1
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	2100      	movs	r1, #0
 8003fa2:	f7ff f909 	bl	80031b8 <ICM_ReadOneByte>
	if (test != REG_WHO_AM_I_CONST)
 8003fa6:	193b      	adds	r3, r7, r4
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	2bea      	cmp	r3, #234	; 0xea
 8003fac:	d001      	beq.n	8003fb2 <ICM_WHOAMI+0x32>
	{
		return 0;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	e000      	b.n	8003fb4 <ICM_WHOAMI+0x34>
	} else {
		return 1;
 8003fb2:	2301      	movs	r3, #1
	}
}
 8003fb4:	0018      	movs	r0, r3
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	b005      	add	sp, #20
 8003fba:	bd90      	pop	{r4, r7, pc}

08003fbc <CalcQuaternionToEuler>:

/*Madgwick Filter Parameters */
static float Beta = 0.1;

void CalcQuaternionToEuler(struct quaternion quat, struct euler_angles* eu)
{
 8003fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fbe:	b087      	sub	sp, #28
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	2608      	movs	r6, #8
 8003fc4:	19bc      	adds	r4, r7, r6
 8003fc6:	6020      	str	r0, [r4, #0]
 8003fc8:	6061      	str	r1, [r4, #4]
 8003fca:	60a2      	str	r2, [r4, #8]
 8003fcc:	60e3      	str	r3, [r4, #12]
	eu->roll = atan2((quat.q1*quat.q2 + quat.q3*quat.q4),0.5 - (quat.q2*quat.q2 + quat.q3*quat.q3))*RAD_2_DEG;
 8003fce:	19bb      	adds	r3, r7, r6
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	19bb      	adds	r3, r7, r6
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	1c19      	adds	r1, r3, #0
 8003fd8:	1c10      	adds	r0, r2, #0
 8003fda:	f7fc fe19 	bl	8000c10 <__aeabi_fmul>
 8003fde:	1c03      	adds	r3, r0, #0
 8003fe0:	1c1c      	adds	r4, r3, #0
 8003fe2:	19bb      	adds	r3, r7, r6
 8003fe4:	689a      	ldr	r2, [r3, #8]
 8003fe6:	19bb      	adds	r3, r7, r6
 8003fe8:	68db      	ldr	r3, [r3, #12]
 8003fea:	1c19      	adds	r1, r3, #0
 8003fec:	1c10      	adds	r0, r2, #0
 8003fee:	f7fc fe0f 	bl	8000c10 <__aeabi_fmul>
 8003ff2:	1c03      	adds	r3, r0, #0
 8003ff4:	1c19      	adds	r1, r3, #0
 8003ff6:	1c20      	adds	r0, r4, #0
 8003ff8:	f7fc faa4 	bl	8000544 <__aeabi_fadd>
 8003ffc:	1c03      	adds	r3, r0, #0
 8003ffe:	1c18      	adds	r0, r3, #0
 8004000:	f7fe ff66 	bl	8002ed0 <__aeabi_f2d>
 8004004:	0004      	movs	r4, r0
 8004006:	000d      	movs	r5, r1
 8004008:	19bb      	adds	r3, r7, r6
 800400a:	685a      	ldr	r2, [r3, #4]
 800400c:	19bb      	adds	r3, r7, r6
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	1c19      	adds	r1, r3, #0
 8004012:	1c10      	adds	r0, r2, #0
 8004014:	f7fc fdfc 	bl	8000c10 <__aeabi_fmul>
 8004018:	1c03      	adds	r3, r0, #0
 800401a:	1c1e      	adds	r6, r3, #0
 800401c:	2108      	movs	r1, #8
 800401e:	187b      	adds	r3, r7, r1
 8004020:	689a      	ldr	r2, [r3, #8]
 8004022:	187b      	adds	r3, r7, r1
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	1c19      	adds	r1, r3, #0
 8004028:	1c10      	adds	r0, r2, #0
 800402a:	f7fc fdf1 	bl	8000c10 <__aeabi_fmul>
 800402e:	1c03      	adds	r3, r0, #0
 8004030:	1c19      	adds	r1, r3, #0
 8004032:	1c30      	adds	r0, r6, #0
 8004034:	f7fc fa86 	bl	8000544 <__aeabi_fadd>
 8004038:	1c03      	adds	r3, r0, #0
 800403a:	1c18      	adds	r0, r3, #0
 800403c:	f7fe ff48 	bl	8002ed0 <__aeabi_f2d>
 8004040:	0002      	movs	r2, r0
 8004042:	000b      	movs	r3, r1
 8004044:	2000      	movs	r0, #0
 8004046:	4955      	ldr	r1, [pc, #340]	; (800419c <CalcQuaternionToEuler+0x1e0>)
 8004048:	f7fe fb06 	bl	8002658 <__aeabi_dsub>
 800404c:	0002      	movs	r2, r0
 800404e:	000b      	movs	r3, r1
 8004050:	0020      	movs	r0, r4
 8004052:	0029      	movs	r1, r5
 8004054:	f00b ff10 	bl	800fe78 <atan2>
 8004058:	4a51      	ldr	r2, [pc, #324]	; (80041a0 <CalcQuaternionToEuler+0x1e4>)
 800405a:	4b52      	ldr	r3, [pc, #328]	; (80041a4 <CalcQuaternionToEuler+0x1e8>)
 800405c:	f7fe f890 	bl	8002180 <__aeabi_dmul>
 8004060:	0002      	movs	r2, r0
 8004062:	000b      	movs	r3, r1
 8004064:	0010      	movs	r0, r2
 8004066:	0019      	movs	r1, r3
 8004068:	f7fe ff7a 	bl	8002f60 <__aeabi_d2f>
 800406c:	1c02      	adds	r2, r0, #0
 800406e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004070:	601a      	str	r2, [r3, #0]
	eu->pitch = asin(2.0*(quat.q1*quat.q3 - quat.q2*quat.q4))*RAD_2_DEG;
 8004072:	2508      	movs	r5, #8
 8004074:	197b      	adds	r3, r7, r5
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	197b      	adds	r3, r7, r5
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	1c19      	adds	r1, r3, #0
 800407e:	1c10      	adds	r0, r2, #0
 8004080:	f7fc fdc6 	bl	8000c10 <__aeabi_fmul>
 8004084:	1c03      	adds	r3, r0, #0
 8004086:	1c1c      	adds	r4, r3, #0
 8004088:	197b      	adds	r3, r7, r5
 800408a:	685a      	ldr	r2, [r3, #4]
 800408c:	197b      	adds	r3, r7, r5
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	1c19      	adds	r1, r3, #0
 8004092:	1c10      	adds	r0, r2, #0
 8004094:	f7fc fdbc 	bl	8000c10 <__aeabi_fmul>
 8004098:	1c03      	adds	r3, r0, #0
 800409a:	1c19      	adds	r1, r3, #0
 800409c:	1c20      	adds	r0, r4, #0
 800409e:	f7fc fed1 	bl	8000e44 <__aeabi_fsub>
 80040a2:	1c03      	adds	r3, r0, #0
 80040a4:	1c18      	adds	r0, r3, #0
 80040a6:	f7fe ff13 	bl	8002ed0 <__aeabi_f2d>
 80040aa:	0002      	movs	r2, r0
 80040ac:	000b      	movs	r3, r1
 80040ae:	f7fd f8f7 	bl	80012a0 <__aeabi_dadd>
 80040b2:	0002      	movs	r2, r0
 80040b4:	000b      	movs	r3, r1
 80040b6:	0010      	movs	r0, r2
 80040b8:	0019      	movs	r1, r3
 80040ba:	f00b fead 	bl	800fe18 <asin>
 80040be:	4a38      	ldr	r2, [pc, #224]	; (80041a0 <CalcQuaternionToEuler+0x1e4>)
 80040c0:	4b38      	ldr	r3, [pc, #224]	; (80041a4 <CalcQuaternionToEuler+0x1e8>)
 80040c2:	f7fe f85d 	bl	8002180 <__aeabi_dmul>
 80040c6:	0002      	movs	r2, r0
 80040c8:	000b      	movs	r3, r1
 80040ca:	0010      	movs	r0, r2
 80040cc:	0019      	movs	r1, r3
 80040ce:	f7fe ff47 	bl	8002f60 <__aeabi_d2f>
 80040d2:	1c02      	adds	r2, r0, #0
 80040d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040d6:	605a      	str	r2, [r3, #4]
	eu->yaw = -atan2((quat.q2*quat.q3 + quat.q1*quat.q4), 0.5 - (quat.q3*quat.q3 + quat.q4*quat.q4))*RAD_2_DEG;
 80040d8:	197b      	adds	r3, r7, r5
 80040da:	685a      	ldr	r2, [r3, #4]
 80040dc:	197b      	adds	r3, r7, r5
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	1c19      	adds	r1, r3, #0
 80040e2:	1c10      	adds	r0, r2, #0
 80040e4:	f7fc fd94 	bl	8000c10 <__aeabi_fmul>
 80040e8:	1c03      	adds	r3, r0, #0
 80040ea:	1c1c      	adds	r4, r3, #0
 80040ec:	197b      	adds	r3, r7, r5
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	002e      	movs	r6, r5
 80040f2:	197b      	adds	r3, r7, r5
 80040f4:	68db      	ldr	r3, [r3, #12]
 80040f6:	1c19      	adds	r1, r3, #0
 80040f8:	1c10      	adds	r0, r2, #0
 80040fa:	f7fc fd89 	bl	8000c10 <__aeabi_fmul>
 80040fe:	1c03      	adds	r3, r0, #0
 8004100:	1c19      	adds	r1, r3, #0
 8004102:	1c20      	adds	r0, r4, #0
 8004104:	f7fc fa1e 	bl	8000544 <__aeabi_fadd>
 8004108:	1c03      	adds	r3, r0, #0
 800410a:	1c18      	adds	r0, r3, #0
 800410c:	f7fe fee0 	bl	8002ed0 <__aeabi_f2d>
 8004110:	0004      	movs	r4, r0
 8004112:	000d      	movs	r5, r1
 8004114:	19bb      	adds	r3, r7, r6
 8004116:	689a      	ldr	r2, [r3, #8]
 8004118:	19bb      	adds	r3, r7, r6
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	1c19      	adds	r1, r3, #0
 800411e:	1c10      	adds	r0, r2, #0
 8004120:	f7fc fd76 	bl	8000c10 <__aeabi_fmul>
 8004124:	1c03      	adds	r3, r0, #0
 8004126:	1c1e      	adds	r6, r3, #0
 8004128:	2108      	movs	r1, #8
 800412a:	187b      	adds	r3, r7, r1
 800412c:	68da      	ldr	r2, [r3, #12]
 800412e:	187b      	adds	r3, r7, r1
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	1c19      	adds	r1, r3, #0
 8004134:	1c10      	adds	r0, r2, #0
 8004136:	f7fc fd6b 	bl	8000c10 <__aeabi_fmul>
 800413a:	1c03      	adds	r3, r0, #0
 800413c:	1c19      	adds	r1, r3, #0
 800413e:	1c30      	adds	r0, r6, #0
 8004140:	f7fc fa00 	bl	8000544 <__aeabi_fadd>
 8004144:	1c03      	adds	r3, r0, #0
 8004146:	1c18      	adds	r0, r3, #0
 8004148:	f7fe fec2 	bl	8002ed0 <__aeabi_f2d>
 800414c:	0002      	movs	r2, r0
 800414e:	000b      	movs	r3, r1
 8004150:	2000      	movs	r0, #0
 8004152:	4912      	ldr	r1, [pc, #72]	; (800419c <CalcQuaternionToEuler+0x1e0>)
 8004154:	f7fe fa80 	bl	8002658 <__aeabi_dsub>
 8004158:	0002      	movs	r2, r0
 800415a:	000b      	movs	r3, r1
 800415c:	0020      	movs	r0, r4
 800415e:	0029      	movs	r1, r5
 8004160:	f00b fe8a 	bl	800fe78 <atan2>
 8004164:	0002      	movs	r2, r0
 8004166:	000b      	movs	r3, r1
 8004168:	0011      	movs	r1, r2
 800416a:	6039      	str	r1, [r7, #0]
 800416c:	2180      	movs	r1, #128	; 0x80
 800416e:	0609      	lsls	r1, r1, #24
 8004170:	4059      	eors	r1, r3
 8004172:	6079      	str	r1, [r7, #4]
 8004174:	4a0a      	ldr	r2, [pc, #40]	; (80041a0 <CalcQuaternionToEuler+0x1e4>)
 8004176:	4b0b      	ldr	r3, [pc, #44]	; (80041a4 <CalcQuaternionToEuler+0x1e8>)
 8004178:	6838      	ldr	r0, [r7, #0]
 800417a:	6879      	ldr	r1, [r7, #4]
 800417c:	f7fe f800 	bl	8002180 <__aeabi_dmul>
 8004180:	0002      	movs	r2, r0
 8004182:	000b      	movs	r3, r1
 8004184:	0010      	movs	r0, r2
 8004186:	0019      	movs	r1, r3
 8004188:	f7fe feea 	bl	8002f60 <__aeabi_d2f>
 800418c:	1c02      	adds	r2, r0, #0
 800418e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004190:	609a      	str	r2, [r3, #8]
}
 8004192:	46c0      	nop			; (mov r8, r8)
 8004194:	46bd      	mov	sp, r7
 8004196:	b007      	add	sp, #28
 8004198:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800419a:	46c0      	nop			; (mov r8, r8)
 800419c:	3fe00000 	.word	0x3fe00000
 80041a0:	1a63c1f8 	.word	0x1a63c1f8
 80041a4:	404ca5dc 	.word	0x404ca5dc

080041a8 <CalcAccLinearToEuler>:
	eu_gyro_est->pitch += gyro_data[1]*SAMPLE_TIME_ICM/1000.0*RAD_2_DEG;
	eu_gyro_est->roll += gyro_data[0]*SAMPLE_TIME_ICM/1000.0*RAD_2_DEG;
}

void CalcAccLinearToEuler(float* accel_data, struct euler_angles* eu_acc_est)
{
 80041a8:	b5b0      	push	{r4, r5, r7, lr}
 80041aa:	b086      	sub	sp, #24
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	60f8      	str	r0, [r7, #12]
 80041b0:	60b9      	str	r1, [r7, #8]
		float pitch = atan(accel_data[0]/accel_data[2])* RAD_2_DEG;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	3308      	adds	r3, #8
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	1c19      	adds	r1, r3, #0
 80041be:	1c10      	adds	r0, r2, #0
 80041c0:	f7fc fb5c 	bl	800087c <__aeabi_fdiv>
 80041c4:	1c03      	adds	r3, r0, #0
 80041c6:	1c18      	adds	r0, r3, #0
 80041c8:	f7fe fe82 	bl	8002ed0 <__aeabi_f2d>
 80041cc:	0002      	movs	r2, r0
 80041ce:	000b      	movs	r3, r1
 80041d0:	0010      	movs	r0, r2
 80041d2:	0019      	movs	r1, r3
 80041d4:	f00b fc14 	bl	800fa00 <atan>
 80041d8:	4a2c      	ldr	r2, [pc, #176]	; (800428c <CalcAccLinearToEuler+0xe4>)
 80041da:	4b2d      	ldr	r3, [pc, #180]	; (8004290 <CalcAccLinearToEuler+0xe8>)
 80041dc:	f7fd ffd0 	bl	8002180 <__aeabi_dmul>
 80041e0:	0002      	movs	r2, r0
 80041e2:	000b      	movs	r3, r1
 80041e4:	0010      	movs	r0, r2
 80041e6:	0019      	movs	r1, r3
 80041e8:	f7fe feba 	bl	8002f60 <__aeabi_d2f>
 80041ec:	1c03      	adds	r3, r0, #0
 80041ee:	617b      	str	r3, [r7, #20]
		float roll = atan(accel_data[1]/sqrt(pow(accel_data[0],2) + pow(accel_data[2],2))) * RAD_2_DEG;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	3304      	adds	r3, #4
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	1c18      	adds	r0, r3, #0
 80041f8:	f7fe fe6a 	bl	8002ed0 <__aeabi_f2d>
 80041fc:	0004      	movs	r4, r0
 80041fe:	000d      	movs	r5, r1
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	1c18      	adds	r0, r3, #0
 8004206:	f7fe fe63 	bl	8002ed0 <__aeabi_f2d>
 800420a:	2200      	movs	r2, #0
 800420c:	2380      	movs	r3, #128	; 0x80
 800420e:	05db      	lsls	r3, r3, #23
 8004210:	f00b fe36 	bl	800fe80 <pow>
 8004214:	6038      	str	r0, [r7, #0]
 8004216:	6079      	str	r1, [r7, #4]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	3308      	adds	r3, #8
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	1c18      	adds	r0, r3, #0
 8004220:	f7fe fe56 	bl	8002ed0 <__aeabi_f2d>
 8004224:	2200      	movs	r2, #0
 8004226:	2380      	movs	r3, #128	; 0x80
 8004228:	05db      	lsls	r3, r3, #23
 800422a:	f00b fe29 	bl	800fe80 <pow>
 800422e:	0002      	movs	r2, r0
 8004230:	000b      	movs	r3, r1
 8004232:	6838      	ldr	r0, [r7, #0]
 8004234:	6879      	ldr	r1, [r7, #4]
 8004236:	f7fd f833 	bl	80012a0 <__aeabi_dadd>
 800423a:	0002      	movs	r2, r0
 800423c:	000b      	movs	r3, r1
 800423e:	0010      	movs	r0, r2
 8004240:	0019      	movs	r1, r3
 8004242:	f00b fed5 	bl	800fff0 <sqrt>
 8004246:	0002      	movs	r2, r0
 8004248:	000b      	movs	r3, r1
 800424a:	0020      	movs	r0, r4
 800424c:	0029      	movs	r1, r5
 800424e:	f7fd fb91 	bl	8001974 <__aeabi_ddiv>
 8004252:	0002      	movs	r2, r0
 8004254:	000b      	movs	r3, r1
 8004256:	0010      	movs	r0, r2
 8004258:	0019      	movs	r1, r3
 800425a:	f00b fbd1 	bl	800fa00 <atan>
 800425e:	4a0b      	ldr	r2, [pc, #44]	; (800428c <CalcAccLinearToEuler+0xe4>)
 8004260:	4b0b      	ldr	r3, [pc, #44]	; (8004290 <CalcAccLinearToEuler+0xe8>)
 8004262:	f7fd ff8d 	bl	8002180 <__aeabi_dmul>
 8004266:	0002      	movs	r2, r0
 8004268:	000b      	movs	r3, r1
 800426a:	0010      	movs	r0, r2
 800426c:	0019      	movs	r1, r3
 800426e:	f7fe fe77 	bl	8002f60 <__aeabi_d2f>
 8004272:	1c03      	adds	r3, r0, #0
 8004274:	613b      	str	r3, [r7, #16]

	eu_acc_est->roll = roll;
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	693a      	ldr	r2, [r7, #16]
 800427a:	601a      	str	r2, [r3, #0]
	eu_acc_est->pitch = pitch;
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	697a      	ldr	r2, [r7, #20]
 8004280:	605a      	str	r2, [r3, #4]
}
 8004282:	46c0      	nop			; (mov r8, r8)
 8004284:	46bd      	mov	sp, r7
 8004286:	b006      	add	sp, #24
 8004288:	bdb0      	pop	{r4, r5, r7, pc}
 800428a:	46c0      	nop			; (mov r8, r8)
 800428c:	1a63c1f8 	.word	0x1a63c1f8
 8004290:	404ca5dc 	.word	0x404ca5dc

08004294 <MadgwickFilterXIO>:
	q->q4 = q4 * norm;
}

/* Credit to xio-technologies for open-source implementation https://github.com/xioTechnologies/Open-Source-AHRS-With-x-IMU*/
void MadgwickFilterXIO(float *gyro_data, float *accel_data, struct quaternion *q)
{
 8004294:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004296:	b0a7      	sub	sp, #156	; 0x9c
 8004298:	af00      	add	r7, sp, #0
 800429a:	6178      	str	r0, [r7, #20]
 800429c:	6139      	str	r1, [r7, #16]
 800429e:	60fa      	str	r2, [r7, #12]
	float q1 = q->q1, q2 = q->q2, q3 = q->q3, q4 = q->q4;   // short name local variable for readability
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	268c      	movs	r6, #140	; 0x8c
 80042a6:	2108      	movs	r1, #8
 80042a8:	187a      	adds	r2, r7, r1
 80042aa:	1992      	adds	r2, r2, r6
 80042ac:	6013      	str	r3, [r2, #0]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	2488      	movs	r4, #136	; 0x88
 80042b4:	187a      	adds	r2, r7, r1
 80042b6:	1912      	adds	r2, r2, r4
 80042b8:	6013      	str	r3, [r2, #0]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	2584      	movs	r5, #132	; 0x84
 80042c0:	187a      	adds	r2, r7, r1
 80042c2:	1952      	adds	r2, r2, r5
 80042c4:	6013      	str	r3, [r2, #0]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	68db      	ldr	r3, [r3, #12]
 80042ca:	2680      	movs	r6, #128	; 0x80
 80042cc:	1878      	adds	r0, r7, r1
 80042ce:	1982      	adds	r2, r0, r6
 80042d0:	6013      	str	r3, [r2, #0]
	float ax = accel_data[0], ay = accel_data[1], az = accel_data[2];
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	2084      	movs	r0, #132	; 0x84
 80042d8:	1838      	adds	r0, r7, r0
 80042da:	6003      	str	r3, [r0, #0]
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	2080      	movs	r0, #128	; 0x80
 80042e2:	183a      	adds	r2, r7, r0
 80042e4:	6013      	str	r3, [r2, #0]
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	67fb      	str	r3, [r7, #124]	; 0x7c
	float gx = gyro_data[0]*DEG_2_RAD, gy = gyro_data[1]*DEG_2_RAD, gz = gyro_data[2]*DEG_2_RAD;
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	1c18      	adds	r0, r3, #0
 80042f2:	f7fe fded 	bl	8002ed0 <__aeabi_f2d>
 80042f6:	4afd      	ldr	r2, [pc, #1012]	; (80046ec <MadgwickFilterXIO+0x458>)
 80042f8:	4bfd      	ldr	r3, [pc, #1012]	; (80046f0 <MadgwickFilterXIO+0x45c>)
 80042fa:	f7fd ff41 	bl	8002180 <__aeabi_dmul>
 80042fe:	0002      	movs	r2, r0
 8004300:	000b      	movs	r3, r1
 8004302:	0010      	movs	r0, r2
 8004304:	0019      	movs	r1, r3
 8004306:	f7fe fe2b 	bl	8002f60 <__aeabi_d2f>
 800430a:	1c03      	adds	r3, r0, #0
 800430c:	67bb      	str	r3, [r7, #120]	; 0x78
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	3304      	adds	r3, #4
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	1c18      	adds	r0, r3, #0
 8004316:	f7fe fddb 	bl	8002ed0 <__aeabi_f2d>
 800431a:	4af4      	ldr	r2, [pc, #976]	; (80046ec <MadgwickFilterXIO+0x458>)
 800431c:	4bf4      	ldr	r3, [pc, #976]	; (80046f0 <MadgwickFilterXIO+0x45c>)
 800431e:	f7fd ff2f 	bl	8002180 <__aeabi_dmul>
 8004322:	0002      	movs	r2, r0
 8004324:	000b      	movs	r3, r1
 8004326:	0010      	movs	r0, r2
 8004328:	0019      	movs	r1, r3
 800432a:	f7fe fe19 	bl	8002f60 <__aeabi_d2f>
 800432e:	1c03      	adds	r3, r0, #0
 8004330:	677b      	str	r3, [r7, #116]	; 0x74
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	3308      	adds	r3, #8
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	1c18      	adds	r0, r3, #0
 800433a:	f7fe fdc9 	bl	8002ed0 <__aeabi_f2d>
 800433e:	4aeb      	ldr	r2, [pc, #940]	; (80046ec <MadgwickFilterXIO+0x458>)
 8004340:	4beb      	ldr	r3, [pc, #940]	; (80046f0 <MadgwickFilterXIO+0x45c>)
 8004342:	f7fd ff1d 	bl	8002180 <__aeabi_dmul>
 8004346:	0002      	movs	r2, r0
 8004348:	000b      	movs	r3, r1
 800434a:	0010      	movs	r0, r2
 800434c:	0019      	movs	r1, r3
 800434e:	f7fe fe07 	bl	8002f60 <__aeabi_d2f>
 8004352:	1c03      	adds	r3, r0, #0
 8004354:	673b      	str	r3, [r7, #112]	; 0x70
	float norm;
	float s1, s2, s3, s4;
	float qDot1, qDot2, qDot3, qDot4;

	// Auxiliary variables to avoid repeated arithmetic
	float _2q1 = 2.0 * q1;
 8004356:	238c      	movs	r3, #140	; 0x8c
 8004358:	2208      	movs	r2, #8
 800435a:	18b9      	adds	r1, r7, r2
 800435c:	18ca      	adds	r2, r1, r3
 800435e:	6813      	ldr	r3, [r2, #0]
 8004360:	1c19      	adds	r1, r3, #0
 8004362:	1c18      	adds	r0, r3, #0
 8004364:	f7fc f8ee 	bl	8000544 <__aeabi_fadd>
 8004368:	1c03      	adds	r3, r0, #0
 800436a:	66fb      	str	r3, [r7, #108]	; 0x6c
	float _2q2 = 2.0 * q2;
 800436c:	2208      	movs	r2, #8
 800436e:	18bb      	adds	r3, r7, r2
 8004370:	191a      	adds	r2, r3, r4
 8004372:	6813      	ldr	r3, [r2, #0]
 8004374:	1c19      	adds	r1, r3, #0
 8004376:	1c18      	adds	r0, r3, #0
 8004378:	f7fc f8e4 	bl	8000544 <__aeabi_fadd>
 800437c:	1c03      	adds	r3, r0, #0
 800437e:	66bb      	str	r3, [r7, #104]	; 0x68
	float _2q3 = 2.0 * q3;
 8004380:	2208      	movs	r2, #8
 8004382:	18bb      	adds	r3, r7, r2
 8004384:	195a      	adds	r2, r3, r5
 8004386:	6813      	ldr	r3, [r2, #0]
 8004388:	1c19      	adds	r1, r3, #0
 800438a:	1c18      	adds	r0, r3, #0
 800438c:	f7fc f8da 	bl	8000544 <__aeabi_fadd>
 8004390:	1c03      	adds	r3, r0, #0
 8004392:	667b      	str	r3, [r7, #100]	; 0x64
	float _2q4 = 2.0 * q4;
 8004394:	2208      	movs	r2, #8
 8004396:	18bb      	adds	r3, r7, r2
 8004398:	1999      	adds	r1, r3, r6
 800439a:	680b      	ldr	r3, [r1, #0]
 800439c:	1c19      	adds	r1, r3, #0
 800439e:	1c18      	adds	r0, r3, #0
 80043a0:	f7fc f8d0 	bl	8000544 <__aeabi_fadd>
 80043a4:	1c03      	adds	r3, r0, #0
 80043a6:	663b      	str	r3, [r7, #96]	; 0x60
	float _4q1 = 4.0 * q1;
 80043a8:	2181      	movs	r1, #129	; 0x81
 80043aa:	05c9      	lsls	r1, r1, #23
 80043ac:	238c      	movs	r3, #140	; 0x8c
 80043ae:	001e      	movs	r6, r3
 80043b0:	2008      	movs	r0, #8
 80043b2:	4684      	mov	ip, r0
 80043b4:	44bc      	add	ip, r7
 80043b6:	4463      	add	r3, ip
 80043b8:	6818      	ldr	r0, [r3, #0]
 80043ba:	f7fc fc29 	bl	8000c10 <__aeabi_fmul>
 80043be:	1c03      	adds	r3, r0, #0
 80043c0:	65fb      	str	r3, [r7, #92]	; 0x5c
	float _4q2 = 4.0 * q2;
 80043c2:	2181      	movs	r1, #129	; 0x81
 80043c4:	05c9      	lsls	r1, r1, #23
 80043c6:	2208      	movs	r2, #8
 80043c8:	18bb      	adds	r3, r7, r2
 80043ca:	191b      	adds	r3, r3, r4
 80043cc:	6818      	ldr	r0, [r3, #0]
 80043ce:	f7fc fc1f 	bl	8000c10 <__aeabi_fmul>
 80043d2:	1c03      	adds	r3, r0, #0
 80043d4:	65bb      	str	r3, [r7, #88]	; 0x58
	float _4q3 = 4.0 * q3;
 80043d6:	2181      	movs	r1, #129	; 0x81
 80043d8:	05c9      	lsls	r1, r1, #23
 80043da:	2208      	movs	r2, #8
 80043dc:	18bb      	adds	r3, r7, r2
 80043de:	195b      	adds	r3, r3, r5
 80043e0:	6818      	ldr	r0, [r3, #0]
 80043e2:	f7fc fc15 	bl	8000c10 <__aeabi_fmul>
 80043e6:	1c03      	adds	r3, r0, #0
 80043e8:	657b      	str	r3, [r7, #84]	; 0x54
	float _8q2 = 8.0 * q2;
 80043ea:	2182      	movs	r1, #130	; 0x82
 80043ec:	05c9      	lsls	r1, r1, #23
 80043ee:	2208      	movs	r2, #8
 80043f0:	18bb      	adds	r3, r7, r2
 80043f2:	191b      	adds	r3, r3, r4
 80043f4:	6818      	ldr	r0, [r3, #0]
 80043f6:	f7fc fc0b 	bl	8000c10 <__aeabi_fmul>
 80043fa:	1c03      	adds	r3, r0, #0
 80043fc:	653b      	str	r3, [r7, #80]	; 0x50
	float _8q3 = 8.0 * q3;
 80043fe:	2182      	movs	r1, #130	; 0x82
 8004400:	05c9      	lsls	r1, r1, #23
 8004402:	2208      	movs	r2, #8
 8004404:	18bb      	adds	r3, r7, r2
 8004406:	195b      	adds	r3, r3, r5
 8004408:	6818      	ldr	r0, [r3, #0]
 800440a:	f7fc fc01 	bl	8000c10 <__aeabi_fmul>
 800440e:	1c03      	adds	r3, r0, #0
 8004410:	64fb      	str	r3, [r7, #76]	; 0x4c
	float q1q1 = q1 * q1;
 8004412:	0033      	movs	r3, r6
 8004414:	2208      	movs	r2, #8
 8004416:	18b9      	adds	r1, r7, r2
 8004418:	18c9      	adds	r1, r1, r3
 800441a:	6809      	ldr	r1, [r1, #0]
 800441c:	18be      	adds	r6, r7, r2
 800441e:	18f0      	adds	r0, r6, r3
 8004420:	6800      	ldr	r0, [r0, #0]
 8004422:	f7fc fbf5 	bl	8000c10 <__aeabi_fmul>
 8004426:	1c03      	adds	r3, r0, #0
 8004428:	64bb      	str	r3, [r7, #72]	; 0x48
	float q2q2 = q2 * q2;
 800442a:	0026      	movs	r6, r4
 800442c:	2308      	movs	r3, #8
 800442e:	18fa      	adds	r2, r7, r3
 8004430:	1991      	adds	r1, r2, r6
 8004432:	6809      	ldr	r1, [r1, #0]
 8004434:	18fa      	adds	r2, r7, r3
 8004436:	1994      	adds	r4, r2, r6
 8004438:	6820      	ldr	r0, [r4, #0]
 800443a:	f7fc fbe9 	bl	8000c10 <__aeabi_fmul>
 800443e:	1c03      	adds	r3, r0, #0
 8004440:	647b      	str	r3, [r7, #68]	; 0x44
	float q3q3 = q3 * q3;
 8004442:	2308      	movs	r3, #8
 8004444:	18fa      	adds	r2, r7, r3
 8004446:	1951      	adds	r1, r2, r5
 8004448:	6809      	ldr	r1, [r1, #0]
 800444a:	18fa      	adds	r2, r7, r3
 800444c:	1954      	adds	r4, r2, r5
 800444e:	6820      	ldr	r0, [r4, #0]
 8004450:	f7fc fbde 	bl	8000c10 <__aeabi_fmul>
 8004454:	1c03      	adds	r3, r0, #0
 8004456:	643b      	str	r3, [r7, #64]	; 0x40
	float q4q4 = q4 * q4;
 8004458:	2280      	movs	r2, #128	; 0x80
 800445a:	2308      	movs	r3, #8
 800445c:	18f9      	adds	r1, r7, r3
 800445e:	1889      	adds	r1, r1, r2
 8004460:	6809      	ldr	r1, [r1, #0]
 8004462:	18fc      	adds	r4, r7, r3
 8004464:	18a4      	adds	r4, r4, r2
 8004466:	6820      	ldr	r0, [r4, #0]
 8004468:	f7fc fbd2 	bl	8000c10 <__aeabi_fmul>
 800446c:	1c03      	adds	r3, r0, #0
 800446e:	63fb      	str	r3, [r7, #60]	; 0x3c

	// Normalise accelerometer measurement
	norm = sqrt(ax * ax + ay * ay + az * az);
 8004470:	2484      	movs	r4, #132	; 0x84
 8004472:	1939      	adds	r1, r7, r4
 8004474:	6809      	ldr	r1, [r1, #0]
 8004476:	1938      	adds	r0, r7, r4
 8004478:	6800      	ldr	r0, [r0, #0]
 800447a:	f7fc fbc9 	bl	8000c10 <__aeabi_fmul>
 800447e:	1c03      	adds	r3, r0, #0
 8004480:	1c1c      	adds	r4, r3, #0
 8004482:	2580      	movs	r5, #128	; 0x80
 8004484:	1979      	adds	r1, r7, r5
 8004486:	6809      	ldr	r1, [r1, #0]
 8004488:	1978      	adds	r0, r7, r5
 800448a:	6800      	ldr	r0, [r0, #0]
 800448c:	f7fc fbc0 	bl	8000c10 <__aeabi_fmul>
 8004490:	1c03      	adds	r3, r0, #0
 8004492:	1c19      	adds	r1, r3, #0
 8004494:	1c20      	adds	r0, r4, #0
 8004496:	f7fc f855 	bl	8000544 <__aeabi_fadd>
 800449a:	1c03      	adds	r3, r0, #0
 800449c:	1c1c      	adds	r4, r3, #0
 800449e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80044a0:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 80044a2:	f7fc fbb5 	bl	8000c10 <__aeabi_fmul>
 80044a6:	1c03      	adds	r3, r0, #0
 80044a8:	1c19      	adds	r1, r3, #0
 80044aa:	1c20      	adds	r0, r4, #0
 80044ac:	f7fc f84a 	bl	8000544 <__aeabi_fadd>
 80044b0:	1c03      	adds	r3, r0, #0
 80044b2:	1c18      	adds	r0, r3, #0
 80044b4:	f7fe fd0c 	bl	8002ed0 <__aeabi_f2d>
 80044b8:	0002      	movs	r2, r0
 80044ba:	000b      	movs	r3, r1
 80044bc:	0010      	movs	r0, r2
 80044be:	0019      	movs	r1, r3
 80044c0:	f00b fd96 	bl	800fff0 <sqrt>
 80044c4:	0002      	movs	r2, r0
 80044c6:	000b      	movs	r3, r1
 80044c8:	0010      	movs	r0, r2
 80044ca:	0019      	movs	r1, r3
 80044cc:	f7fe fd48 	bl	8002f60 <__aeabi_d2f>
 80044d0:	1c03      	adds	r3, r0, #0
 80044d2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (norm == 0) return; // handle NaN
 80044d4:	2100      	movs	r1, #0
 80044d6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80044d8:	f7fb ffee 	bl	80004b8 <__aeabi_fcmpeq>
 80044dc:	1e03      	subs	r3, r0, #0
 80044de:	d001      	beq.n	80044e4 <MadgwickFilterXIO+0x250>
 80044e0:	f000 fc8a 	bl	8004df8 <MadgwickFilterXIO+0xb64>
	norm = 1.0 / norm;        // use reciprocal for division
 80044e4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80044e6:	20fe      	movs	r0, #254	; 0xfe
 80044e8:	0580      	lsls	r0, r0, #22
 80044ea:	f7fc f9c7 	bl	800087c <__aeabi_fdiv>
 80044ee:	1c03      	adds	r3, r0, #0
 80044f0:	63bb      	str	r3, [r7, #56]	; 0x38
	ax *= norm;
 80044f2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80044f4:	2484      	movs	r4, #132	; 0x84
 80044f6:	1938      	adds	r0, r7, r4
 80044f8:	6800      	ldr	r0, [r0, #0]
 80044fa:	f7fc fb89 	bl	8000c10 <__aeabi_fmul>
 80044fe:	1c03      	adds	r3, r0, #0
 8004500:	1939      	adds	r1, r7, r4
 8004502:	600b      	str	r3, [r1, #0]
	ay *= norm;
 8004504:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004506:	197a      	adds	r2, r7, r5
 8004508:	6810      	ldr	r0, [r2, #0]
 800450a:	f7fc fb81 	bl	8000c10 <__aeabi_fmul>
 800450e:	1c03      	adds	r3, r0, #0
 8004510:	1979      	adds	r1, r7, r5
 8004512:	600b      	str	r3, [r1, #0]
	az *= norm;
 8004514:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004516:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8004518:	f7fc fb7a 	bl	8000c10 <__aeabi_fmul>
 800451c:	1c03      	adds	r3, r0, #0
 800451e:	67fb      	str	r3, [r7, #124]	; 0x7c

	// Gradient decent algorithm corrective step
	s1 = _4q1 * q3q3 + _2q3 * ax + _4q1 * q2q2 - _2q2 * ay;
 8004520:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004522:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8004524:	f7fc fb74 	bl	8000c10 <__aeabi_fmul>
 8004528:	1c03      	adds	r3, r0, #0
 800452a:	1c1c      	adds	r4, r3, #0
 800452c:	2084      	movs	r0, #132	; 0x84
 800452e:	1839      	adds	r1, r7, r0
 8004530:	6809      	ldr	r1, [r1, #0]
 8004532:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004534:	f7fc fb6c 	bl	8000c10 <__aeabi_fmul>
 8004538:	1c03      	adds	r3, r0, #0
 800453a:	1c19      	adds	r1, r3, #0
 800453c:	1c20      	adds	r0, r4, #0
 800453e:	f7fc f801 	bl	8000544 <__aeabi_fadd>
 8004542:	1c03      	adds	r3, r0, #0
 8004544:	1c1c      	adds	r4, r3, #0
 8004546:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004548:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800454a:	f7fc fb61 	bl	8000c10 <__aeabi_fmul>
 800454e:	1c03      	adds	r3, r0, #0
 8004550:	1c19      	adds	r1, r3, #0
 8004552:	1c20      	adds	r0, r4, #0
 8004554:	f7fb fff6 	bl	8000544 <__aeabi_fadd>
 8004558:	1c03      	adds	r3, r0, #0
 800455a:	1c1c      	adds	r4, r3, #0
 800455c:	197a      	adds	r2, r7, r5
 800455e:	6811      	ldr	r1, [r2, #0]
 8004560:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8004562:	f7fc fb55 	bl	8000c10 <__aeabi_fmul>
 8004566:	1c03      	adds	r3, r0, #0
 8004568:	1c19      	adds	r1, r3, #0
 800456a:	1c20      	adds	r0, r4, #0
 800456c:	f7fc fc6a 	bl	8000e44 <__aeabi_fsub>
 8004570:	1c03      	adds	r3, r0, #0
 8004572:	637b      	str	r3, [r7, #52]	; 0x34
	s2 = _4q2 * q4q4 - _2q4 * ax + 4.0 * q1q1 * q2 - _2q1 * ay - _4q2 + _8q2 * q2q2 + _8q2 * q3q3 + _4q2 * az;
 8004574:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004576:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8004578:	f7fc fb4a 	bl	8000c10 <__aeabi_fmul>
 800457c:	1c03      	adds	r3, r0, #0
 800457e:	1c1c      	adds	r4, r3, #0
 8004580:	2084      	movs	r0, #132	; 0x84
 8004582:	183a      	adds	r2, r7, r0
 8004584:	6811      	ldr	r1, [r2, #0]
 8004586:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8004588:	f7fc fb42 	bl	8000c10 <__aeabi_fmul>
 800458c:	1c03      	adds	r3, r0, #0
 800458e:	1c19      	adds	r1, r3, #0
 8004590:	1c20      	adds	r0, r4, #0
 8004592:	f7fc fc57 	bl	8000e44 <__aeabi_fsub>
 8004596:	1c03      	adds	r3, r0, #0
 8004598:	1c18      	adds	r0, r3, #0
 800459a:	f7fe fc99 	bl	8002ed0 <__aeabi_f2d>
 800459e:	0004      	movs	r4, r0
 80045a0:	000d      	movs	r5, r1
 80045a2:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80045a4:	f7fe fc94 	bl	8002ed0 <__aeabi_f2d>
 80045a8:	2200      	movs	r2, #0
 80045aa:	4b52      	ldr	r3, [pc, #328]	; (80046f4 <MadgwickFilterXIO+0x460>)
 80045ac:	f7fd fde8 	bl	8002180 <__aeabi_dmul>
 80045b0:	0002      	movs	r2, r0
 80045b2:	000b      	movs	r3, r1
 80045b4:	603a      	str	r2, [r7, #0]
 80045b6:	607b      	str	r3, [r7, #4]
 80045b8:	2208      	movs	r2, #8
 80045ba:	18bb      	adds	r3, r7, r2
 80045bc:	1999      	adds	r1, r3, r6
 80045be:	6808      	ldr	r0, [r1, #0]
 80045c0:	f7fe fc86 	bl	8002ed0 <__aeabi_f2d>
 80045c4:	0002      	movs	r2, r0
 80045c6:	000b      	movs	r3, r1
 80045c8:	6838      	ldr	r0, [r7, #0]
 80045ca:	6879      	ldr	r1, [r7, #4]
 80045cc:	f7fd fdd8 	bl	8002180 <__aeabi_dmul>
 80045d0:	0002      	movs	r2, r0
 80045d2:	000b      	movs	r3, r1
 80045d4:	0020      	movs	r0, r4
 80045d6:	0029      	movs	r1, r5
 80045d8:	f7fc fe62 	bl	80012a0 <__aeabi_dadd>
 80045dc:	0002      	movs	r2, r0
 80045de:	000b      	movs	r3, r1
 80045e0:	0014      	movs	r4, r2
 80045e2:	001d      	movs	r5, r3
 80045e4:	2180      	movs	r1, #128	; 0x80
 80045e6:	187b      	adds	r3, r7, r1
 80045e8:	6819      	ldr	r1, [r3, #0]
 80045ea:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80045ec:	f7fc fb10 	bl	8000c10 <__aeabi_fmul>
 80045f0:	1c03      	adds	r3, r0, #0
 80045f2:	1c18      	adds	r0, r3, #0
 80045f4:	f7fe fc6c 	bl	8002ed0 <__aeabi_f2d>
 80045f8:	0002      	movs	r2, r0
 80045fa:	000b      	movs	r3, r1
 80045fc:	0020      	movs	r0, r4
 80045fe:	0029      	movs	r1, r5
 8004600:	f7fe f82a 	bl	8002658 <__aeabi_dsub>
 8004604:	0002      	movs	r2, r0
 8004606:	000b      	movs	r3, r1
 8004608:	0014      	movs	r4, r2
 800460a:	001d      	movs	r5, r3
 800460c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800460e:	f7fe fc5f 	bl	8002ed0 <__aeabi_f2d>
 8004612:	0002      	movs	r2, r0
 8004614:	000b      	movs	r3, r1
 8004616:	0020      	movs	r0, r4
 8004618:	0029      	movs	r1, r5
 800461a:	f7fe f81d 	bl	8002658 <__aeabi_dsub>
 800461e:	0002      	movs	r2, r0
 8004620:	000b      	movs	r3, r1
 8004622:	0014      	movs	r4, r2
 8004624:	001d      	movs	r5, r3
 8004626:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004628:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800462a:	f7fc faf1 	bl	8000c10 <__aeabi_fmul>
 800462e:	1c03      	adds	r3, r0, #0
 8004630:	1c18      	adds	r0, r3, #0
 8004632:	f7fe fc4d 	bl	8002ed0 <__aeabi_f2d>
 8004636:	0002      	movs	r2, r0
 8004638:	000b      	movs	r3, r1
 800463a:	0020      	movs	r0, r4
 800463c:	0029      	movs	r1, r5
 800463e:	f7fc fe2f 	bl	80012a0 <__aeabi_dadd>
 8004642:	0002      	movs	r2, r0
 8004644:	000b      	movs	r3, r1
 8004646:	0014      	movs	r4, r2
 8004648:	001d      	movs	r5, r3
 800464a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800464c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800464e:	f7fc fadf 	bl	8000c10 <__aeabi_fmul>
 8004652:	1c03      	adds	r3, r0, #0
 8004654:	1c18      	adds	r0, r3, #0
 8004656:	f7fe fc3b 	bl	8002ed0 <__aeabi_f2d>
 800465a:	0002      	movs	r2, r0
 800465c:	000b      	movs	r3, r1
 800465e:	0020      	movs	r0, r4
 8004660:	0029      	movs	r1, r5
 8004662:	f7fc fe1d 	bl	80012a0 <__aeabi_dadd>
 8004666:	0002      	movs	r2, r0
 8004668:	000b      	movs	r3, r1
 800466a:	0014      	movs	r4, r2
 800466c:	001d      	movs	r5, r3
 800466e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004670:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8004672:	f7fc facd 	bl	8000c10 <__aeabi_fmul>
 8004676:	1c03      	adds	r3, r0, #0
 8004678:	1c18      	adds	r0, r3, #0
 800467a:	f7fe fc29 	bl	8002ed0 <__aeabi_f2d>
 800467e:	0002      	movs	r2, r0
 8004680:	000b      	movs	r3, r1
 8004682:	0020      	movs	r0, r4
 8004684:	0029      	movs	r1, r5
 8004686:	f7fc fe0b 	bl	80012a0 <__aeabi_dadd>
 800468a:	0002      	movs	r2, r0
 800468c:	000b      	movs	r3, r1
 800468e:	0010      	movs	r0, r2
 8004690:	0019      	movs	r1, r3
 8004692:	f7fe fc65 	bl	8002f60 <__aeabi_d2f>
 8004696:	1c03      	adds	r3, r0, #0
 8004698:	633b      	str	r3, [r7, #48]	; 0x30
	s3 = 4.0 * q1q1 * q3 + _2q1 * ax + _4q3 * q4q4 - _2q4 * ay - _4q3 + _8q3 * q2q2 + _8q3 * q3q3 + _4q3 * az;
 800469a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800469c:	f7fe fc18 	bl	8002ed0 <__aeabi_f2d>
 80046a0:	2200      	movs	r2, #0
 80046a2:	4b14      	ldr	r3, [pc, #80]	; (80046f4 <MadgwickFilterXIO+0x460>)
 80046a4:	f7fd fd6c 	bl	8002180 <__aeabi_dmul>
 80046a8:	0002      	movs	r2, r0
 80046aa:	000b      	movs	r3, r1
 80046ac:	0014      	movs	r4, r2
 80046ae:	001d      	movs	r5, r3
 80046b0:	2384      	movs	r3, #132	; 0x84
 80046b2:	2208      	movs	r2, #8
 80046b4:	18ba      	adds	r2, r7, r2
 80046b6:	18d1      	adds	r1, r2, r3
 80046b8:	6808      	ldr	r0, [r1, #0]
 80046ba:	f7fe fc09 	bl	8002ed0 <__aeabi_f2d>
 80046be:	0002      	movs	r2, r0
 80046c0:	000b      	movs	r3, r1
 80046c2:	0020      	movs	r0, r4
 80046c4:	0029      	movs	r1, r5
 80046c6:	f7fd fd5b 	bl	8002180 <__aeabi_dmul>
 80046ca:	0002      	movs	r2, r0
 80046cc:	000b      	movs	r3, r1
 80046ce:	0014      	movs	r4, r2
 80046d0:	001d      	movs	r5, r3
 80046d2:	2084      	movs	r0, #132	; 0x84
 80046d4:	183b      	adds	r3, r7, r0
 80046d6:	6819      	ldr	r1, [r3, #0]
 80046d8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80046da:	f7fc fa99 	bl	8000c10 <__aeabi_fmul>
 80046de:	1c03      	adds	r3, r0, #0
 80046e0:	1c18      	adds	r0, r3, #0
 80046e2:	f7fe fbf5 	bl	8002ed0 <__aeabi_f2d>
 80046e6:	0002      	movs	r2, r0
 80046e8:	e006      	b.n	80046f8 <MadgwickFilterXIO+0x464>
 80046ea:	46c0      	nop			; (mov r8, r8)
 80046ec:	a2529d39 	.word	0xa2529d39
 80046f0:	3f91df46 	.word	0x3f91df46
 80046f4:	40100000 	.word	0x40100000
 80046f8:	000b      	movs	r3, r1
 80046fa:	0020      	movs	r0, r4
 80046fc:	0029      	movs	r1, r5
 80046fe:	f7fc fdcf 	bl	80012a0 <__aeabi_dadd>
 8004702:	0002      	movs	r2, r0
 8004704:	000b      	movs	r3, r1
 8004706:	0014      	movs	r4, r2
 8004708:	001d      	movs	r5, r3
 800470a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800470c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800470e:	f7fc fa7f 	bl	8000c10 <__aeabi_fmul>
 8004712:	1c03      	adds	r3, r0, #0
 8004714:	1c18      	adds	r0, r3, #0
 8004716:	f7fe fbdb 	bl	8002ed0 <__aeabi_f2d>
 800471a:	0002      	movs	r2, r0
 800471c:	000b      	movs	r3, r1
 800471e:	0020      	movs	r0, r4
 8004720:	0029      	movs	r1, r5
 8004722:	f7fc fdbd 	bl	80012a0 <__aeabi_dadd>
 8004726:	0002      	movs	r2, r0
 8004728:	000b      	movs	r3, r1
 800472a:	0014      	movs	r4, r2
 800472c:	001d      	movs	r5, r3
 800472e:	2180      	movs	r1, #128	; 0x80
 8004730:	1879      	adds	r1, r7, r1
 8004732:	6809      	ldr	r1, [r1, #0]
 8004734:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8004736:	f7fc fa6b 	bl	8000c10 <__aeabi_fmul>
 800473a:	1c03      	adds	r3, r0, #0
 800473c:	1c18      	adds	r0, r3, #0
 800473e:	f7fe fbc7 	bl	8002ed0 <__aeabi_f2d>
 8004742:	0002      	movs	r2, r0
 8004744:	000b      	movs	r3, r1
 8004746:	0020      	movs	r0, r4
 8004748:	0029      	movs	r1, r5
 800474a:	f7fd ff85 	bl	8002658 <__aeabi_dsub>
 800474e:	0002      	movs	r2, r0
 8004750:	000b      	movs	r3, r1
 8004752:	0014      	movs	r4, r2
 8004754:	001d      	movs	r5, r3
 8004756:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8004758:	f7fe fbba 	bl	8002ed0 <__aeabi_f2d>
 800475c:	0002      	movs	r2, r0
 800475e:	000b      	movs	r3, r1
 8004760:	0020      	movs	r0, r4
 8004762:	0029      	movs	r1, r5
 8004764:	f7fd ff78 	bl	8002658 <__aeabi_dsub>
 8004768:	0002      	movs	r2, r0
 800476a:	000b      	movs	r3, r1
 800476c:	0014      	movs	r4, r2
 800476e:	001d      	movs	r5, r3
 8004770:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004772:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8004774:	f7fc fa4c 	bl	8000c10 <__aeabi_fmul>
 8004778:	1c03      	adds	r3, r0, #0
 800477a:	1c18      	adds	r0, r3, #0
 800477c:	f7fe fba8 	bl	8002ed0 <__aeabi_f2d>
 8004780:	0002      	movs	r2, r0
 8004782:	000b      	movs	r3, r1
 8004784:	0020      	movs	r0, r4
 8004786:	0029      	movs	r1, r5
 8004788:	f7fc fd8a 	bl	80012a0 <__aeabi_dadd>
 800478c:	0002      	movs	r2, r0
 800478e:	000b      	movs	r3, r1
 8004790:	0014      	movs	r4, r2
 8004792:	001d      	movs	r5, r3
 8004794:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004796:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8004798:	f7fc fa3a 	bl	8000c10 <__aeabi_fmul>
 800479c:	1c03      	adds	r3, r0, #0
 800479e:	1c18      	adds	r0, r3, #0
 80047a0:	f7fe fb96 	bl	8002ed0 <__aeabi_f2d>
 80047a4:	0002      	movs	r2, r0
 80047a6:	000b      	movs	r3, r1
 80047a8:	0020      	movs	r0, r4
 80047aa:	0029      	movs	r1, r5
 80047ac:	f7fc fd78 	bl	80012a0 <__aeabi_dadd>
 80047b0:	0002      	movs	r2, r0
 80047b2:	000b      	movs	r3, r1
 80047b4:	0014      	movs	r4, r2
 80047b6:	001d      	movs	r5, r3
 80047b8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80047ba:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80047bc:	f7fc fa28 	bl	8000c10 <__aeabi_fmul>
 80047c0:	1c03      	adds	r3, r0, #0
 80047c2:	1c18      	adds	r0, r3, #0
 80047c4:	f7fe fb84 	bl	8002ed0 <__aeabi_f2d>
 80047c8:	0002      	movs	r2, r0
 80047ca:	000b      	movs	r3, r1
 80047cc:	0020      	movs	r0, r4
 80047ce:	0029      	movs	r1, r5
 80047d0:	f7fc fd66 	bl	80012a0 <__aeabi_dadd>
 80047d4:	0002      	movs	r2, r0
 80047d6:	000b      	movs	r3, r1
 80047d8:	0010      	movs	r0, r2
 80047da:	0019      	movs	r1, r3
 80047dc:	f7fe fbc0 	bl	8002f60 <__aeabi_d2f>
 80047e0:	1c03      	adds	r3, r0, #0
 80047e2:	62fb      	str	r3, [r7, #44]	; 0x2c
	s4 = 4.0 * q2q2 * q4 - _2q2 * ax + 4.0 * q3q3 * q4 - _2q3 * ay;
 80047e4:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80047e6:	f7fe fb73 	bl	8002ed0 <__aeabi_f2d>
 80047ea:	2200      	movs	r2, #0
 80047ec:	4bfd      	ldr	r3, [pc, #1012]	; (8004be4 <MadgwickFilterXIO+0x950>)
 80047ee:	f7fd fcc7 	bl	8002180 <__aeabi_dmul>
 80047f2:	0002      	movs	r2, r0
 80047f4:	000b      	movs	r3, r1
 80047f6:	0014      	movs	r4, r2
 80047f8:	001d      	movs	r5, r3
 80047fa:	2280      	movs	r2, #128	; 0x80
 80047fc:	2308      	movs	r3, #8
 80047fe:	18fb      	adds	r3, r7, r3
 8004800:	1899      	adds	r1, r3, r2
 8004802:	6808      	ldr	r0, [r1, #0]
 8004804:	f7fe fb64 	bl	8002ed0 <__aeabi_f2d>
 8004808:	0002      	movs	r2, r0
 800480a:	000b      	movs	r3, r1
 800480c:	0020      	movs	r0, r4
 800480e:	0029      	movs	r1, r5
 8004810:	f7fd fcb6 	bl	8002180 <__aeabi_dmul>
 8004814:	0002      	movs	r2, r0
 8004816:	000b      	movs	r3, r1
 8004818:	0014      	movs	r4, r2
 800481a:	001d      	movs	r5, r3
 800481c:	2084      	movs	r0, #132	; 0x84
 800481e:	1838      	adds	r0, r7, r0
 8004820:	6801      	ldr	r1, [r0, #0]
 8004822:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8004824:	f7fc f9f4 	bl	8000c10 <__aeabi_fmul>
 8004828:	1c03      	adds	r3, r0, #0
 800482a:	1c18      	adds	r0, r3, #0
 800482c:	f7fe fb50 	bl	8002ed0 <__aeabi_f2d>
 8004830:	0002      	movs	r2, r0
 8004832:	000b      	movs	r3, r1
 8004834:	0020      	movs	r0, r4
 8004836:	0029      	movs	r1, r5
 8004838:	f7fd ff0e 	bl	8002658 <__aeabi_dsub>
 800483c:	0002      	movs	r2, r0
 800483e:	000b      	movs	r3, r1
 8004840:	0014      	movs	r4, r2
 8004842:	001d      	movs	r5, r3
 8004844:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004846:	f7fe fb43 	bl	8002ed0 <__aeabi_f2d>
 800484a:	2200      	movs	r2, #0
 800484c:	4be5      	ldr	r3, [pc, #916]	; (8004be4 <MadgwickFilterXIO+0x950>)
 800484e:	f7fd fc97 	bl	8002180 <__aeabi_dmul>
 8004852:	0002      	movs	r2, r0
 8004854:	000b      	movs	r3, r1
 8004856:	603a      	str	r2, [r7, #0]
 8004858:	607b      	str	r3, [r7, #4]
 800485a:	2180      	movs	r1, #128	; 0x80
 800485c:	2008      	movs	r0, #8
 800485e:	4684      	mov	ip, r0
 8004860:	44bc      	add	ip, r7
 8004862:	4461      	add	r1, ip
 8004864:	6808      	ldr	r0, [r1, #0]
 8004866:	f7fe fb33 	bl	8002ed0 <__aeabi_f2d>
 800486a:	0002      	movs	r2, r0
 800486c:	000b      	movs	r3, r1
 800486e:	6838      	ldr	r0, [r7, #0]
 8004870:	6879      	ldr	r1, [r7, #4]
 8004872:	f7fd fc85 	bl	8002180 <__aeabi_dmul>
 8004876:	0002      	movs	r2, r0
 8004878:	000b      	movs	r3, r1
 800487a:	0020      	movs	r0, r4
 800487c:	0029      	movs	r1, r5
 800487e:	f7fc fd0f 	bl	80012a0 <__aeabi_dadd>
 8004882:	0002      	movs	r2, r0
 8004884:	000b      	movs	r3, r1
 8004886:	0014      	movs	r4, r2
 8004888:	001d      	movs	r5, r3
 800488a:	2280      	movs	r2, #128	; 0x80
 800488c:	18ba      	adds	r2, r7, r2
 800488e:	6811      	ldr	r1, [r2, #0]
 8004890:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004892:	f7fc f9bd 	bl	8000c10 <__aeabi_fmul>
 8004896:	1c03      	adds	r3, r0, #0
 8004898:	1c18      	adds	r0, r3, #0
 800489a:	f7fe fb19 	bl	8002ed0 <__aeabi_f2d>
 800489e:	0002      	movs	r2, r0
 80048a0:	000b      	movs	r3, r1
 80048a2:	0020      	movs	r0, r4
 80048a4:	0029      	movs	r1, r5
 80048a6:	f7fd fed7 	bl	8002658 <__aeabi_dsub>
 80048aa:	0002      	movs	r2, r0
 80048ac:	000b      	movs	r3, r1
 80048ae:	0010      	movs	r0, r2
 80048b0:	0019      	movs	r1, r3
 80048b2:	f7fe fb55 	bl	8002f60 <__aeabi_d2f>
 80048b6:	1c03      	adds	r3, r0, #0
 80048b8:	62bb      	str	r3, [r7, #40]	; 0x28
	norm = 1.0 / sqrt(s1 * s1 + s2 * s2 + s3 * s3 + s4 * s4);    // normalise step magnitude
 80048ba:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80048bc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80048be:	f7fc f9a7 	bl	8000c10 <__aeabi_fmul>
 80048c2:	1c03      	adds	r3, r0, #0
 80048c4:	1c1c      	adds	r4, r3, #0
 80048c6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80048c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80048ca:	f7fc f9a1 	bl	8000c10 <__aeabi_fmul>
 80048ce:	1c03      	adds	r3, r0, #0
 80048d0:	1c19      	adds	r1, r3, #0
 80048d2:	1c20      	adds	r0, r4, #0
 80048d4:	f7fb fe36 	bl	8000544 <__aeabi_fadd>
 80048d8:	1c03      	adds	r3, r0, #0
 80048da:	1c1c      	adds	r4, r3, #0
 80048dc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80048de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80048e0:	f7fc f996 	bl	8000c10 <__aeabi_fmul>
 80048e4:	1c03      	adds	r3, r0, #0
 80048e6:	1c19      	adds	r1, r3, #0
 80048e8:	1c20      	adds	r0, r4, #0
 80048ea:	f7fb fe2b 	bl	8000544 <__aeabi_fadd>
 80048ee:	1c03      	adds	r3, r0, #0
 80048f0:	1c1c      	adds	r4, r3, #0
 80048f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80048f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048f6:	f7fc f98b 	bl	8000c10 <__aeabi_fmul>
 80048fa:	1c03      	adds	r3, r0, #0
 80048fc:	1c19      	adds	r1, r3, #0
 80048fe:	1c20      	adds	r0, r4, #0
 8004900:	f7fb fe20 	bl	8000544 <__aeabi_fadd>
 8004904:	1c03      	adds	r3, r0, #0
 8004906:	1c18      	adds	r0, r3, #0
 8004908:	f7fe fae2 	bl	8002ed0 <__aeabi_f2d>
 800490c:	0002      	movs	r2, r0
 800490e:	000b      	movs	r3, r1
 8004910:	0010      	movs	r0, r2
 8004912:	0019      	movs	r1, r3
 8004914:	f00b fb6c 	bl	800fff0 <sqrt>
 8004918:	0002      	movs	r2, r0
 800491a:	000b      	movs	r3, r1
 800491c:	2000      	movs	r0, #0
 800491e:	49b2      	ldr	r1, [pc, #712]	; (8004be8 <MadgwickFilterXIO+0x954>)
 8004920:	f7fd f828 	bl	8001974 <__aeabi_ddiv>
 8004924:	0002      	movs	r2, r0
 8004926:	000b      	movs	r3, r1
 8004928:	0010      	movs	r0, r2
 800492a:	0019      	movs	r1, r3
 800492c:	f7fe fb18 	bl	8002f60 <__aeabi_d2f>
 8004930:	1c03      	adds	r3, r0, #0
 8004932:	63bb      	str	r3, [r7, #56]	; 0x38
	s1 *= norm;
 8004934:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004936:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004938:	f7fc f96a 	bl	8000c10 <__aeabi_fmul>
 800493c:	1c03      	adds	r3, r0, #0
 800493e:	637b      	str	r3, [r7, #52]	; 0x34
	s2 *= norm;
 8004940:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004942:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004944:	f7fc f964 	bl	8000c10 <__aeabi_fmul>
 8004948:	1c03      	adds	r3, r0, #0
 800494a:	633b      	str	r3, [r7, #48]	; 0x30
	s3 *= norm;
 800494c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800494e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004950:	f7fc f95e 	bl	8000c10 <__aeabi_fmul>
 8004954:	1c03      	adds	r3, r0, #0
 8004956:	62fb      	str	r3, [r7, #44]	; 0x2c
	s4 *= norm;
 8004958:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800495a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800495c:	f7fc f958 	bl	8000c10 <__aeabi_fmul>
 8004960:	1c03      	adds	r3, r0, #0
 8004962:	62bb      	str	r3, [r7, #40]	; 0x28

	// Compute rate of change of quaternion
	qDot1 = 0.5 * (-q2 * gx - q3 * gy - q4 * gz) - Beta * s1;
 8004964:	2508      	movs	r5, #8
 8004966:	197b      	adds	r3, r7, r5
 8004968:	199c      	adds	r4, r3, r6
 800496a:	6823      	ldr	r3, [r4, #0]
 800496c:	2280      	movs	r2, #128	; 0x80
 800496e:	0612      	lsls	r2, r2, #24
 8004970:	4053      	eors	r3, r2
 8004972:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8004974:	1c18      	adds	r0, r3, #0
 8004976:	f7fc f94b 	bl	8000c10 <__aeabi_fmul>
 800497a:	1c03      	adds	r3, r0, #0
 800497c:	1c1c      	adds	r4, r3, #0
 800497e:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8004980:	2384      	movs	r3, #132	; 0x84
 8004982:	197a      	adds	r2, r7, r5
 8004984:	18d5      	adds	r5, r2, r3
 8004986:	6828      	ldr	r0, [r5, #0]
 8004988:	f7fc f942 	bl	8000c10 <__aeabi_fmul>
 800498c:	1c03      	adds	r3, r0, #0
 800498e:	1c19      	adds	r1, r3, #0
 8004990:	1c20      	adds	r0, r4, #0
 8004992:	f7fc fa57 	bl	8000e44 <__aeabi_fsub>
 8004996:	1c03      	adds	r3, r0, #0
 8004998:	1c1c      	adds	r4, r3, #0
 800499a:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800499c:	2280      	movs	r2, #128	; 0x80
 800499e:	2508      	movs	r5, #8
 80049a0:	197b      	adds	r3, r7, r5
 80049a2:	189d      	adds	r5, r3, r2
 80049a4:	6828      	ldr	r0, [r5, #0]
 80049a6:	f7fc f933 	bl	8000c10 <__aeabi_fmul>
 80049aa:	1c03      	adds	r3, r0, #0
 80049ac:	1c19      	adds	r1, r3, #0
 80049ae:	1c20      	adds	r0, r4, #0
 80049b0:	f7fc fa48 	bl	8000e44 <__aeabi_fsub>
 80049b4:	1c03      	adds	r3, r0, #0
 80049b6:	1c18      	adds	r0, r3, #0
 80049b8:	f7fe fa8a 	bl	8002ed0 <__aeabi_f2d>
 80049bc:	2200      	movs	r2, #0
 80049be:	4b8b      	ldr	r3, [pc, #556]	; (8004bec <MadgwickFilterXIO+0x958>)
 80049c0:	f7fd fbde 	bl	8002180 <__aeabi_dmul>
 80049c4:	0002      	movs	r2, r0
 80049c6:	000b      	movs	r3, r1
 80049c8:	0014      	movs	r4, r2
 80049ca:	001d      	movs	r5, r3
 80049cc:	4b88      	ldr	r3, [pc, #544]	; (8004bf0 <MadgwickFilterXIO+0x95c>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80049d2:	1c18      	adds	r0, r3, #0
 80049d4:	f7fc f91c 	bl	8000c10 <__aeabi_fmul>
 80049d8:	1c03      	adds	r3, r0, #0
 80049da:	1c18      	adds	r0, r3, #0
 80049dc:	f7fe fa78 	bl	8002ed0 <__aeabi_f2d>
 80049e0:	0002      	movs	r2, r0
 80049e2:	000b      	movs	r3, r1
 80049e4:	0020      	movs	r0, r4
 80049e6:	0029      	movs	r1, r5
 80049e8:	f7fd fe36 	bl	8002658 <__aeabi_dsub>
 80049ec:	0002      	movs	r2, r0
 80049ee:	000b      	movs	r3, r1
 80049f0:	0010      	movs	r0, r2
 80049f2:	0019      	movs	r1, r3
 80049f4:	f7fe fab4 	bl	8002f60 <__aeabi_d2f>
 80049f8:	1c03      	adds	r3, r0, #0
 80049fa:	627b      	str	r3, [r7, #36]	; 0x24
	qDot2 = 0.5 * (q1 * gx + q3 * gz - q4 * gy) - Beta * s2;
 80049fc:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80049fe:	208c      	movs	r0, #140	; 0x8c
 8004a00:	2508      	movs	r5, #8
 8004a02:	197b      	adds	r3, r7, r5
 8004a04:	181c      	adds	r4, r3, r0
 8004a06:	6820      	ldr	r0, [r4, #0]
 8004a08:	f7fc f902 	bl	8000c10 <__aeabi_fmul>
 8004a0c:	1c03      	adds	r3, r0, #0
 8004a0e:	1c1c      	adds	r4, r3, #0
 8004a10:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8004a12:	2384      	movs	r3, #132	; 0x84
 8004a14:	197a      	adds	r2, r7, r5
 8004a16:	18d5      	adds	r5, r2, r3
 8004a18:	6828      	ldr	r0, [r5, #0]
 8004a1a:	f7fc f8f9 	bl	8000c10 <__aeabi_fmul>
 8004a1e:	1c03      	adds	r3, r0, #0
 8004a20:	1c19      	adds	r1, r3, #0
 8004a22:	1c20      	adds	r0, r4, #0
 8004a24:	f7fb fd8e 	bl	8000544 <__aeabi_fadd>
 8004a28:	1c03      	adds	r3, r0, #0
 8004a2a:	1c1c      	adds	r4, r3, #0
 8004a2c:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8004a2e:	2280      	movs	r2, #128	; 0x80
 8004a30:	2508      	movs	r5, #8
 8004a32:	197b      	adds	r3, r7, r5
 8004a34:	189d      	adds	r5, r3, r2
 8004a36:	6828      	ldr	r0, [r5, #0]
 8004a38:	f7fc f8ea 	bl	8000c10 <__aeabi_fmul>
 8004a3c:	1c03      	adds	r3, r0, #0
 8004a3e:	1c19      	adds	r1, r3, #0
 8004a40:	1c20      	adds	r0, r4, #0
 8004a42:	f7fc f9ff 	bl	8000e44 <__aeabi_fsub>
 8004a46:	1c03      	adds	r3, r0, #0
 8004a48:	1c18      	adds	r0, r3, #0
 8004a4a:	f7fe fa41 	bl	8002ed0 <__aeabi_f2d>
 8004a4e:	2200      	movs	r2, #0
 8004a50:	4b66      	ldr	r3, [pc, #408]	; (8004bec <MadgwickFilterXIO+0x958>)
 8004a52:	f7fd fb95 	bl	8002180 <__aeabi_dmul>
 8004a56:	0002      	movs	r2, r0
 8004a58:	000b      	movs	r3, r1
 8004a5a:	0014      	movs	r4, r2
 8004a5c:	001d      	movs	r5, r3
 8004a5e:	4b64      	ldr	r3, [pc, #400]	; (8004bf0 <MadgwickFilterXIO+0x95c>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004a64:	1c18      	adds	r0, r3, #0
 8004a66:	f7fc f8d3 	bl	8000c10 <__aeabi_fmul>
 8004a6a:	1c03      	adds	r3, r0, #0
 8004a6c:	1c18      	adds	r0, r3, #0
 8004a6e:	f7fe fa2f 	bl	8002ed0 <__aeabi_f2d>
 8004a72:	0002      	movs	r2, r0
 8004a74:	000b      	movs	r3, r1
 8004a76:	0020      	movs	r0, r4
 8004a78:	0029      	movs	r1, r5
 8004a7a:	f7fd fded 	bl	8002658 <__aeabi_dsub>
 8004a7e:	0002      	movs	r2, r0
 8004a80:	000b      	movs	r3, r1
 8004a82:	0010      	movs	r0, r2
 8004a84:	0019      	movs	r1, r3
 8004a86:	f7fe fa6b 	bl	8002f60 <__aeabi_d2f>
 8004a8a:	1c03      	adds	r3, r0, #0
 8004a8c:	623b      	str	r3, [r7, #32]
	qDot3 = 0.5 * (q1 * gy - q2 * gz + q4 * gx) - Beta * s3;
 8004a8e:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8004a90:	208c      	movs	r0, #140	; 0x8c
 8004a92:	2508      	movs	r5, #8
 8004a94:	197b      	adds	r3, r7, r5
 8004a96:	181c      	adds	r4, r3, r0
 8004a98:	6820      	ldr	r0, [r4, #0]
 8004a9a:	f7fc f8b9 	bl	8000c10 <__aeabi_fmul>
 8004a9e:	1c03      	adds	r3, r0, #0
 8004aa0:	1c1c      	adds	r4, r3, #0
 8004aa2:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8004aa4:	197b      	adds	r3, r7, r5
 8004aa6:	199d      	adds	r5, r3, r6
 8004aa8:	6828      	ldr	r0, [r5, #0]
 8004aaa:	f7fc f8b1 	bl	8000c10 <__aeabi_fmul>
 8004aae:	1c03      	adds	r3, r0, #0
 8004ab0:	1c19      	adds	r1, r3, #0
 8004ab2:	1c20      	adds	r0, r4, #0
 8004ab4:	f7fc f9c6 	bl	8000e44 <__aeabi_fsub>
 8004ab8:	1c03      	adds	r3, r0, #0
 8004aba:	1c1c      	adds	r4, r3, #0
 8004abc:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8004abe:	2280      	movs	r2, #128	; 0x80
 8004ac0:	2508      	movs	r5, #8
 8004ac2:	197b      	adds	r3, r7, r5
 8004ac4:	189d      	adds	r5, r3, r2
 8004ac6:	6828      	ldr	r0, [r5, #0]
 8004ac8:	f7fc f8a2 	bl	8000c10 <__aeabi_fmul>
 8004acc:	1c03      	adds	r3, r0, #0
 8004ace:	1c19      	adds	r1, r3, #0
 8004ad0:	1c20      	adds	r0, r4, #0
 8004ad2:	f7fb fd37 	bl	8000544 <__aeabi_fadd>
 8004ad6:	1c03      	adds	r3, r0, #0
 8004ad8:	1c18      	adds	r0, r3, #0
 8004ada:	f7fe f9f9 	bl	8002ed0 <__aeabi_f2d>
 8004ade:	2200      	movs	r2, #0
 8004ae0:	4b42      	ldr	r3, [pc, #264]	; (8004bec <MadgwickFilterXIO+0x958>)
 8004ae2:	f7fd fb4d 	bl	8002180 <__aeabi_dmul>
 8004ae6:	0002      	movs	r2, r0
 8004ae8:	000b      	movs	r3, r1
 8004aea:	0014      	movs	r4, r2
 8004aec:	001d      	movs	r5, r3
 8004aee:	4b40      	ldr	r3, [pc, #256]	; (8004bf0 <MadgwickFilterXIO+0x95c>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004af4:	1c18      	adds	r0, r3, #0
 8004af6:	f7fc f88b 	bl	8000c10 <__aeabi_fmul>
 8004afa:	1c03      	adds	r3, r0, #0
 8004afc:	1c18      	adds	r0, r3, #0
 8004afe:	f7fe f9e7 	bl	8002ed0 <__aeabi_f2d>
 8004b02:	0002      	movs	r2, r0
 8004b04:	000b      	movs	r3, r1
 8004b06:	0020      	movs	r0, r4
 8004b08:	0029      	movs	r1, r5
 8004b0a:	f7fd fda5 	bl	8002658 <__aeabi_dsub>
 8004b0e:	0002      	movs	r2, r0
 8004b10:	000b      	movs	r3, r1
 8004b12:	0010      	movs	r0, r2
 8004b14:	0019      	movs	r1, r3
 8004b16:	f7fe fa23 	bl	8002f60 <__aeabi_d2f>
 8004b1a:	1c03      	adds	r3, r0, #0
 8004b1c:	61fb      	str	r3, [r7, #28]
	qDot4 = 0.5 * (q1 * gz + q2 * gy - q3 * gx) - Beta * s4;
 8004b1e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8004b20:	208c      	movs	r0, #140	; 0x8c
 8004b22:	2508      	movs	r5, #8
 8004b24:	197b      	adds	r3, r7, r5
 8004b26:	181c      	adds	r4, r3, r0
 8004b28:	6820      	ldr	r0, [r4, #0]
 8004b2a:	f7fc f871 	bl	8000c10 <__aeabi_fmul>
 8004b2e:	1c03      	adds	r3, r0, #0
 8004b30:	1c1c      	adds	r4, r3, #0
 8004b32:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8004b34:	197b      	adds	r3, r7, r5
 8004b36:	199d      	adds	r5, r3, r6
 8004b38:	6828      	ldr	r0, [r5, #0]
 8004b3a:	f7fc f869 	bl	8000c10 <__aeabi_fmul>
 8004b3e:	1c03      	adds	r3, r0, #0
 8004b40:	1c19      	adds	r1, r3, #0
 8004b42:	1c20      	adds	r0, r4, #0
 8004b44:	f7fb fcfe 	bl	8000544 <__aeabi_fadd>
 8004b48:	1c03      	adds	r3, r0, #0
 8004b4a:	1c1c      	adds	r4, r3, #0
 8004b4c:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8004b4e:	2384      	movs	r3, #132	; 0x84
 8004b50:	2208      	movs	r2, #8
 8004b52:	18b8      	adds	r0, r7, r2
 8004b54:	18c5      	adds	r5, r0, r3
 8004b56:	6828      	ldr	r0, [r5, #0]
 8004b58:	f7fc f85a 	bl	8000c10 <__aeabi_fmul>
 8004b5c:	1c03      	adds	r3, r0, #0
 8004b5e:	1c19      	adds	r1, r3, #0
 8004b60:	1c20      	adds	r0, r4, #0
 8004b62:	f7fc f96f 	bl	8000e44 <__aeabi_fsub>
 8004b66:	1c03      	adds	r3, r0, #0
 8004b68:	1c18      	adds	r0, r3, #0
 8004b6a:	f7fe f9b1 	bl	8002ed0 <__aeabi_f2d>
 8004b6e:	2200      	movs	r2, #0
 8004b70:	4b1e      	ldr	r3, [pc, #120]	; (8004bec <MadgwickFilterXIO+0x958>)
 8004b72:	f7fd fb05 	bl	8002180 <__aeabi_dmul>
 8004b76:	0002      	movs	r2, r0
 8004b78:	000b      	movs	r3, r1
 8004b7a:	0014      	movs	r4, r2
 8004b7c:	001d      	movs	r5, r3
 8004b7e:	4b1c      	ldr	r3, [pc, #112]	; (8004bf0 <MadgwickFilterXIO+0x95c>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b84:	1c18      	adds	r0, r3, #0
 8004b86:	f7fc f843 	bl	8000c10 <__aeabi_fmul>
 8004b8a:	1c03      	adds	r3, r0, #0
 8004b8c:	1c18      	adds	r0, r3, #0
 8004b8e:	f7fe f99f 	bl	8002ed0 <__aeabi_f2d>
 8004b92:	0002      	movs	r2, r0
 8004b94:	000b      	movs	r3, r1
 8004b96:	0020      	movs	r0, r4
 8004b98:	0029      	movs	r1, r5
 8004b9a:	f7fd fd5d 	bl	8002658 <__aeabi_dsub>
 8004b9e:	0002      	movs	r2, r0
 8004ba0:	000b      	movs	r3, r1
 8004ba2:	0010      	movs	r0, r2
 8004ba4:	0019      	movs	r1, r3
 8004ba6:	f7fe f9db 	bl	8002f60 <__aeabi_d2f>
 8004baa:	1c03      	adds	r3, r0, #0
 8004bac:	61bb      	str	r3, [r7, #24]

	// Integrate to yield quaternion
	q1 += qDot1 * SAMPLE_TIME_ICM/1000.0;
 8004bae:	208c      	movs	r0, #140	; 0x8c
 8004bb0:	2208      	movs	r2, #8
 8004bb2:	18bb      	adds	r3, r7, r2
 8004bb4:	1819      	adds	r1, r3, r0
 8004bb6:	6808      	ldr	r0, [r1, #0]
 8004bb8:	f7fe f98a 	bl	8002ed0 <__aeabi_f2d>
 8004bbc:	0004      	movs	r4, r0
 8004bbe:	000d      	movs	r5, r1
 8004bc0:	490c      	ldr	r1, [pc, #48]	; (8004bf4 <MadgwickFilterXIO+0x960>)
 8004bc2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004bc4:	f7fc f824 	bl	8000c10 <__aeabi_fmul>
 8004bc8:	1c03      	adds	r3, r0, #0
 8004bca:	1c18      	adds	r0, r3, #0
 8004bcc:	f7fe f980 	bl	8002ed0 <__aeabi_f2d>
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	4b09      	ldr	r3, [pc, #36]	; (8004bf8 <MadgwickFilterXIO+0x964>)
 8004bd4:	f7fc fece 	bl	8001974 <__aeabi_ddiv>
 8004bd8:	0002      	movs	r2, r0
 8004bda:	000b      	movs	r3, r1
 8004bdc:	0020      	movs	r0, r4
 8004bde:	0029      	movs	r1, r5
 8004be0:	e00c      	b.n	8004bfc <MadgwickFilterXIO+0x968>
 8004be2:	46c0      	nop			; (mov r8, r8)
 8004be4:	40100000 	.word	0x40100000
 8004be8:	3ff00000 	.word	0x3ff00000
 8004bec:	3fe00000 	.word	0x3fe00000
 8004bf0:	20000000 	.word	0x20000000
 8004bf4:	41f00000 	.word	0x41f00000
 8004bf8:	408f4000 	.word	0x408f4000
 8004bfc:	f7fc fb50 	bl	80012a0 <__aeabi_dadd>
 8004c00:	0002      	movs	r2, r0
 8004c02:	000b      	movs	r3, r1
 8004c04:	0010      	movs	r0, r2
 8004c06:	0019      	movs	r1, r3
 8004c08:	f7fe f9aa 	bl	8002f60 <__aeabi_d2f>
 8004c0c:	1c03      	adds	r3, r0, #0
 8004c0e:	208c      	movs	r0, #140	; 0x8c
 8004c10:	2208      	movs	r2, #8
 8004c12:	18b9      	adds	r1, r7, r2
 8004c14:	1809      	adds	r1, r1, r0
 8004c16:	600b      	str	r3, [r1, #0]
	q2 += qDot2 * SAMPLE_TIME_ICM/1000.0;
 8004c18:	18bb      	adds	r3, r7, r2
 8004c1a:	1999      	adds	r1, r3, r6
 8004c1c:	6808      	ldr	r0, [r1, #0]
 8004c1e:	f7fe f957 	bl	8002ed0 <__aeabi_f2d>
 8004c22:	0004      	movs	r4, r0
 8004c24:	000d      	movs	r5, r1
 8004c26:	4976      	ldr	r1, [pc, #472]	; (8004e00 <MadgwickFilterXIO+0xb6c>)
 8004c28:	6a38      	ldr	r0, [r7, #32]
 8004c2a:	f7fb fff1 	bl	8000c10 <__aeabi_fmul>
 8004c2e:	1c03      	adds	r3, r0, #0
 8004c30:	1c18      	adds	r0, r3, #0
 8004c32:	f7fe f94d 	bl	8002ed0 <__aeabi_f2d>
 8004c36:	2200      	movs	r2, #0
 8004c38:	4b72      	ldr	r3, [pc, #456]	; (8004e04 <MadgwickFilterXIO+0xb70>)
 8004c3a:	f7fc fe9b 	bl	8001974 <__aeabi_ddiv>
 8004c3e:	0002      	movs	r2, r0
 8004c40:	000b      	movs	r3, r1
 8004c42:	0020      	movs	r0, r4
 8004c44:	0029      	movs	r1, r5
 8004c46:	f7fc fb2b 	bl	80012a0 <__aeabi_dadd>
 8004c4a:	0002      	movs	r2, r0
 8004c4c:	000b      	movs	r3, r1
 8004c4e:	0010      	movs	r0, r2
 8004c50:	0019      	movs	r1, r3
 8004c52:	f7fe f985 	bl	8002f60 <__aeabi_d2f>
 8004c56:	1c03      	adds	r3, r0, #0
 8004c58:	2008      	movs	r0, #8
 8004c5a:	183a      	adds	r2, r7, r0
 8004c5c:	1991      	adds	r1, r2, r6
 8004c5e:	600b      	str	r3, [r1, #0]
	q3 += qDot3 * SAMPLE_TIME_ICM/1000.0;
 8004c60:	2384      	movs	r3, #132	; 0x84
 8004c62:	183a      	adds	r2, r7, r0
 8004c64:	18d1      	adds	r1, r2, r3
 8004c66:	6808      	ldr	r0, [r1, #0]
 8004c68:	f7fe f932 	bl	8002ed0 <__aeabi_f2d>
 8004c6c:	0004      	movs	r4, r0
 8004c6e:	000d      	movs	r5, r1
 8004c70:	4963      	ldr	r1, [pc, #396]	; (8004e00 <MadgwickFilterXIO+0xb6c>)
 8004c72:	69f8      	ldr	r0, [r7, #28]
 8004c74:	f7fb ffcc 	bl	8000c10 <__aeabi_fmul>
 8004c78:	1c03      	adds	r3, r0, #0
 8004c7a:	1c18      	adds	r0, r3, #0
 8004c7c:	f7fe f928 	bl	8002ed0 <__aeabi_f2d>
 8004c80:	2200      	movs	r2, #0
 8004c82:	4b60      	ldr	r3, [pc, #384]	; (8004e04 <MadgwickFilterXIO+0xb70>)
 8004c84:	f7fc fe76 	bl	8001974 <__aeabi_ddiv>
 8004c88:	0002      	movs	r2, r0
 8004c8a:	000b      	movs	r3, r1
 8004c8c:	0020      	movs	r0, r4
 8004c8e:	0029      	movs	r1, r5
 8004c90:	f7fc fb06 	bl	80012a0 <__aeabi_dadd>
 8004c94:	0002      	movs	r2, r0
 8004c96:	000b      	movs	r3, r1
 8004c98:	0010      	movs	r0, r2
 8004c9a:	0019      	movs	r1, r3
 8004c9c:	f7fe f960 	bl	8002f60 <__aeabi_d2f>
 8004ca0:	1c03      	adds	r3, r0, #0
 8004ca2:	2584      	movs	r5, #132	; 0x84
 8004ca4:	2008      	movs	r0, #8
 8004ca6:	183a      	adds	r2, r7, r0
 8004ca8:	1951      	adds	r1, r2, r5
 8004caa:	600b      	str	r3, [r1, #0]
	q4 += qDot4 * SAMPLE_TIME_ICM/1000.0;
 8004cac:	2280      	movs	r2, #128	; 0x80
 8004cae:	183b      	adds	r3, r7, r0
 8004cb0:	1899      	adds	r1, r3, r2
 8004cb2:	6808      	ldr	r0, [r1, #0]
 8004cb4:	f7fe f90c 	bl	8002ed0 <__aeabi_f2d>
 8004cb8:	0004      	movs	r4, r0
 8004cba:	000d      	movs	r5, r1
 8004cbc:	4950      	ldr	r1, [pc, #320]	; (8004e00 <MadgwickFilterXIO+0xb6c>)
 8004cbe:	69b8      	ldr	r0, [r7, #24]
 8004cc0:	f7fb ffa6 	bl	8000c10 <__aeabi_fmul>
 8004cc4:	1c03      	adds	r3, r0, #0
 8004cc6:	1c18      	adds	r0, r3, #0
 8004cc8:	f7fe f902 	bl	8002ed0 <__aeabi_f2d>
 8004ccc:	2200      	movs	r2, #0
 8004cce:	4b4d      	ldr	r3, [pc, #308]	; (8004e04 <MadgwickFilterXIO+0xb70>)
 8004cd0:	f7fc fe50 	bl	8001974 <__aeabi_ddiv>
 8004cd4:	0002      	movs	r2, r0
 8004cd6:	000b      	movs	r3, r1
 8004cd8:	0020      	movs	r0, r4
 8004cda:	0029      	movs	r1, r5
 8004cdc:	f7fc fae0 	bl	80012a0 <__aeabi_dadd>
 8004ce0:	0002      	movs	r2, r0
 8004ce2:	000b      	movs	r3, r1
 8004ce4:	0010      	movs	r0, r2
 8004ce6:	0019      	movs	r1, r3
 8004ce8:	f7fe f93a 	bl	8002f60 <__aeabi_d2f>
 8004cec:	1c03      	adds	r3, r0, #0
 8004cee:	2280      	movs	r2, #128	; 0x80
 8004cf0:	2508      	movs	r5, #8
 8004cf2:	1979      	adds	r1, r7, r5
 8004cf4:	1889      	adds	r1, r1, r2
 8004cf6:	600b      	str	r3, [r1, #0]

	norm = 1 / (float) sqrt(q1 * q1 + q2 * q2 + q3 * q3 + q4 * q4);    // normalise quaternion
 8004cf8:	208c      	movs	r0, #140	; 0x8c
 8004cfa:	197b      	adds	r3, r7, r5
 8004cfc:	1819      	adds	r1, r3, r0
 8004cfe:	6809      	ldr	r1, [r1, #0]
 8004d00:	197b      	adds	r3, r7, r5
 8004d02:	181c      	adds	r4, r3, r0
 8004d04:	6820      	ldr	r0, [r4, #0]
 8004d06:	f7fb ff83 	bl	8000c10 <__aeabi_fmul>
 8004d0a:	1c03      	adds	r3, r0, #0
 8004d0c:	1c1c      	adds	r4, r3, #0
 8004d0e:	197b      	adds	r3, r7, r5
 8004d10:	1999      	adds	r1, r3, r6
 8004d12:	6809      	ldr	r1, [r1, #0]
 8004d14:	197b      	adds	r3, r7, r5
 8004d16:	199a      	adds	r2, r3, r6
 8004d18:	6810      	ldr	r0, [r2, #0]
 8004d1a:	f7fb ff79 	bl	8000c10 <__aeabi_fmul>
 8004d1e:	1c03      	adds	r3, r0, #0
 8004d20:	1c19      	adds	r1, r3, #0
 8004d22:	1c20      	adds	r0, r4, #0
 8004d24:	f7fb fc0e 	bl	8000544 <__aeabi_fadd>
 8004d28:	1c03      	adds	r3, r0, #0
 8004d2a:	1c1c      	adds	r4, r3, #0
 8004d2c:	2584      	movs	r5, #132	; 0x84
 8004d2e:	2008      	movs	r0, #8
 8004d30:	183b      	adds	r3, r7, r0
 8004d32:	1959      	adds	r1, r3, r5
 8004d34:	6809      	ldr	r1, [r1, #0]
 8004d36:	183b      	adds	r3, r7, r0
 8004d38:	195a      	adds	r2, r3, r5
 8004d3a:	6810      	ldr	r0, [r2, #0]
 8004d3c:	f7fb ff68 	bl	8000c10 <__aeabi_fmul>
 8004d40:	1c03      	adds	r3, r0, #0
 8004d42:	1c19      	adds	r1, r3, #0
 8004d44:	1c20      	adds	r0, r4, #0
 8004d46:	f7fb fbfd 	bl	8000544 <__aeabi_fadd>
 8004d4a:	1c03      	adds	r3, r0, #0
 8004d4c:	1c1c      	adds	r4, r3, #0
 8004d4e:	2380      	movs	r3, #128	; 0x80
 8004d50:	2008      	movs	r0, #8
 8004d52:	183a      	adds	r2, r7, r0
 8004d54:	18d2      	adds	r2, r2, r3
 8004d56:	6811      	ldr	r1, [r2, #0]
 8004d58:	183a      	adds	r2, r7, r0
 8004d5a:	18d2      	adds	r2, r2, r3
 8004d5c:	6810      	ldr	r0, [r2, #0]
 8004d5e:	f7fb ff57 	bl	8000c10 <__aeabi_fmul>
 8004d62:	1c03      	adds	r3, r0, #0
 8004d64:	1c19      	adds	r1, r3, #0
 8004d66:	1c20      	adds	r0, r4, #0
 8004d68:	f7fb fbec 	bl	8000544 <__aeabi_fadd>
 8004d6c:	1c03      	adds	r3, r0, #0
 8004d6e:	1c18      	adds	r0, r3, #0
 8004d70:	f7fe f8ae 	bl	8002ed0 <__aeabi_f2d>
 8004d74:	0002      	movs	r2, r0
 8004d76:	000b      	movs	r3, r1
 8004d78:	0010      	movs	r0, r2
 8004d7a:	0019      	movs	r1, r3
 8004d7c:	f00b f938 	bl	800fff0 <sqrt>
 8004d80:	0002      	movs	r2, r0
 8004d82:	000b      	movs	r3, r1
 8004d84:	0010      	movs	r0, r2
 8004d86:	0019      	movs	r1, r3
 8004d88:	f7fe f8ea 	bl	8002f60 <__aeabi_d2f>
 8004d8c:	1c03      	adds	r3, r0, #0
 8004d8e:	1c19      	adds	r1, r3, #0
 8004d90:	20fe      	movs	r0, #254	; 0xfe
 8004d92:	0580      	lsls	r0, r0, #22
 8004d94:	f7fb fd72 	bl	800087c <__aeabi_fdiv>
 8004d98:	1c03      	adds	r3, r0, #0
 8004d9a:	63bb      	str	r3, [r7, #56]	; 0x38
	q->q1 = q1 * norm;
 8004d9c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004d9e:	208c      	movs	r0, #140	; 0x8c
 8004da0:	2408      	movs	r4, #8
 8004da2:	193b      	adds	r3, r7, r4
 8004da4:	181a      	adds	r2, r3, r0
 8004da6:	6810      	ldr	r0, [r2, #0]
 8004da8:	f7fb ff32 	bl	8000c10 <__aeabi_fmul>
 8004dac:	1c03      	adds	r3, r0, #0
 8004dae:	1c1a      	adds	r2, r3, #0
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	601a      	str	r2, [r3, #0]
	q->q2 = q2 * norm;
 8004db4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004db6:	193b      	adds	r3, r7, r4
 8004db8:	199a      	adds	r2, r3, r6
 8004dba:	6810      	ldr	r0, [r2, #0]
 8004dbc:	f7fb ff28 	bl	8000c10 <__aeabi_fmul>
 8004dc0:	1c03      	adds	r3, r0, #0
 8004dc2:	1c1a      	adds	r2, r3, #0
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	605a      	str	r2, [r3, #4]
	q->q3 = q3 * norm;
 8004dc8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004dca:	193b      	adds	r3, r7, r4
 8004dcc:	195a      	adds	r2, r3, r5
 8004dce:	6810      	ldr	r0, [r2, #0]
 8004dd0:	f7fb ff1e 	bl	8000c10 <__aeabi_fmul>
 8004dd4:	1c03      	adds	r3, r0, #0
 8004dd6:	1c1a      	adds	r2, r3, #0
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	609a      	str	r2, [r3, #8]
	q->q4 = q4 * norm;
 8004ddc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004dde:	2380      	movs	r3, #128	; 0x80
 8004de0:	2208      	movs	r2, #8
 8004de2:	4694      	mov	ip, r2
 8004de4:	44bc      	add	ip, r7
 8004de6:	4463      	add	r3, ip
 8004de8:	6818      	ldr	r0, [r3, #0]
 8004dea:	f7fb ff11 	bl	8000c10 <__aeabi_fmul>
 8004dee:	1c03      	adds	r3, r0, #0
 8004df0:	1c1a      	adds	r2, r3, #0
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	60da      	str	r2, [r3, #12]
 8004df6:	e000      	b.n	8004dfa <MadgwickFilterXIO+0xb66>
	if (norm == 0) return; // handle NaN
 8004df8:	46c0      	nop			; (mov r8, r8)
}
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	b027      	add	sp, #156	; 0x9c
 8004dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e00:	41f00000 	.word	0x41f00000
 8004e04:	408f4000 	.word	0x408f4000

08004e08 <GyroLowPassFilter1>:
	q->q3 = q2;
	q->q4 = q3;
}

void GyroLowPassFilter1(float *gyro_data, float* prev_filt, float* filt, float a)
{
 8004e08:	b5b0      	push	{r4, r5, r7, lr}
 8004e0a:	b084      	sub	sp, #16
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	607a      	str	r2, [r7, #4]
 8004e14:	603b      	str	r3, [r7, #0]
	// Calculating new high-pass filtered data
	filt[0] = prev_filt[0] + a*(gyro_data[0] - prev_filt[0]);
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	681c      	ldr	r4, [r3, #0]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	1c19      	adds	r1, r3, #0
 8004e24:	1c10      	adds	r0, r2, #0
 8004e26:	f7fc f80d 	bl	8000e44 <__aeabi_fsub>
 8004e2a:	1c03      	adds	r3, r0, #0
 8004e2c:	6839      	ldr	r1, [r7, #0]
 8004e2e:	1c18      	adds	r0, r3, #0
 8004e30:	f7fb feee 	bl	8000c10 <__aeabi_fmul>
 8004e34:	1c03      	adds	r3, r0, #0
 8004e36:	1c19      	adds	r1, r3, #0
 8004e38:	1c20      	adds	r0, r4, #0
 8004e3a:	f7fb fb83 	bl	8000544 <__aeabi_fadd>
 8004e3e:	1c03      	adds	r3, r0, #0
 8004e40:	1c1a      	adds	r2, r3, #0
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	601a      	str	r2, [r3, #0]
	filt[1] = prev_filt[1] + a*(gyro_data[1] - prev_filt[1]);
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	3304      	adds	r3, #4
 8004e4a:	681d      	ldr	r5, [r3, #0]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	3304      	adds	r3, #4
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	3304      	adds	r3, #4
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	1c19      	adds	r1, r3, #0
 8004e5a:	1c10      	adds	r0, r2, #0
 8004e5c:	f7fb fff2 	bl	8000e44 <__aeabi_fsub>
 8004e60:	1c03      	adds	r3, r0, #0
 8004e62:	6839      	ldr	r1, [r7, #0]
 8004e64:	1c18      	adds	r0, r3, #0
 8004e66:	f7fb fed3 	bl	8000c10 <__aeabi_fmul>
 8004e6a:	1c03      	adds	r3, r0, #0
 8004e6c:	1c1a      	adds	r2, r3, #0
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	1d1c      	adds	r4, r3, #4
 8004e72:	1c11      	adds	r1, r2, #0
 8004e74:	1c28      	adds	r0, r5, #0
 8004e76:	f7fb fb65 	bl	8000544 <__aeabi_fadd>
 8004e7a:	1c03      	adds	r3, r0, #0
 8004e7c:	6023      	str	r3, [r4, #0]
	filt[2] = prev_filt[2] + a*(gyro_data[2] - prev_filt[2]);
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	3308      	adds	r3, #8
 8004e82:	681d      	ldr	r5, [r3, #0]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	3308      	adds	r3, #8
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	3308      	adds	r3, #8
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	1c19      	adds	r1, r3, #0
 8004e92:	1c10      	adds	r0, r2, #0
 8004e94:	f7fb ffd6 	bl	8000e44 <__aeabi_fsub>
 8004e98:	1c03      	adds	r3, r0, #0
 8004e9a:	6839      	ldr	r1, [r7, #0]
 8004e9c:	1c18      	adds	r0, r3, #0
 8004e9e:	f7fb feb7 	bl	8000c10 <__aeabi_fmul>
 8004ea2:	1c03      	adds	r3, r0, #0
 8004ea4:	1c1a      	adds	r2, r3, #0
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	3308      	adds	r3, #8
 8004eaa:	001c      	movs	r4, r3
 8004eac:	1c11      	adds	r1, r2, #0
 8004eae:	1c28      	adds	r0, r5, #0
 8004eb0:	f7fb fb48 	bl	8000544 <__aeabi_fadd>
 8004eb4:	1c03      	adds	r3, r0, #0
 8004eb6:	6023      	str	r3, [r4, #0]

	prev_filt[0] = filt[0];
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	601a      	str	r2, [r3, #0]
	prev_filt[1] = filt[1];
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	3304      	adds	r3, #4
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	6852      	ldr	r2, [r2, #4]
 8004ec8:	601a      	str	r2, [r3, #0]
	prev_filt[2] = filt[2];
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	3308      	adds	r3, #8
 8004ece:	687a      	ldr	r2, [r7, #4]
 8004ed0:	6892      	ldr	r2, [r2, #8]
 8004ed2:	601a      	str	r2, [r3, #0]
}
 8004ed4:	46c0      	nop			; (mov r8, r8)
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	b004      	add	sp, #16
 8004eda:	bdb0      	pop	{r4, r5, r7, pc}

08004edc <GyroLowPassFilter2>:

void GyroLowPassFilter2(float *gyro_data, float* prev_filt, float* filt, float a)
{
 8004edc:	b5b0      	push	{r4, r5, r7, lr}
 8004ede:	b084      	sub	sp, #16
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	60b9      	str	r1, [r7, #8]
 8004ee6:	607a      	str	r2, [r7, #4]
 8004ee8:	603b      	str	r3, [r7, #0]
	// Calculating new high-pass filtered data
	filt[0] = prev_filt[0] + a*(gyro_data[0] - prev_filt[0]);
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	681c      	ldr	r4, [r3, #0]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	1c19      	adds	r1, r3, #0
 8004ef8:	1c10      	adds	r0, r2, #0
 8004efa:	f7fb ffa3 	bl	8000e44 <__aeabi_fsub>
 8004efe:	1c03      	adds	r3, r0, #0
 8004f00:	6839      	ldr	r1, [r7, #0]
 8004f02:	1c18      	adds	r0, r3, #0
 8004f04:	f7fb fe84 	bl	8000c10 <__aeabi_fmul>
 8004f08:	1c03      	adds	r3, r0, #0
 8004f0a:	1c19      	adds	r1, r3, #0
 8004f0c:	1c20      	adds	r0, r4, #0
 8004f0e:	f7fb fb19 	bl	8000544 <__aeabi_fadd>
 8004f12:	1c03      	adds	r3, r0, #0
 8004f14:	1c1a      	adds	r2, r3, #0
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	601a      	str	r2, [r3, #0]
	filt[1] = prev_filt[1] + a*(gyro_data[1] - prev_filt[1]);
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	3304      	adds	r3, #4
 8004f1e:	681d      	ldr	r5, [r3, #0]
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	3304      	adds	r3, #4
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	3304      	adds	r3, #4
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	1c19      	adds	r1, r3, #0
 8004f2e:	1c10      	adds	r0, r2, #0
 8004f30:	f7fb ff88 	bl	8000e44 <__aeabi_fsub>
 8004f34:	1c03      	adds	r3, r0, #0
 8004f36:	6839      	ldr	r1, [r7, #0]
 8004f38:	1c18      	adds	r0, r3, #0
 8004f3a:	f7fb fe69 	bl	8000c10 <__aeabi_fmul>
 8004f3e:	1c03      	adds	r3, r0, #0
 8004f40:	1c1a      	adds	r2, r3, #0
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	1d1c      	adds	r4, r3, #4
 8004f46:	1c11      	adds	r1, r2, #0
 8004f48:	1c28      	adds	r0, r5, #0
 8004f4a:	f7fb fafb 	bl	8000544 <__aeabi_fadd>
 8004f4e:	1c03      	adds	r3, r0, #0
 8004f50:	6023      	str	r3, [r4, #0]
	filt[2] = prev_filt[2] + a*(gyro_data[2] - prev_filt[2]);
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	3308      	adds	r3, #8
 8004f56:	681d      	ldr	r5, [r3, #0]
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	3308      	adds	r3, #8
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	3308      	adds	r3, #8
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	1c19      	adds	r1, r3, #0
 8004f66:	1c10      	adds	r0, r2, #0
 8004f68:	f7fb ff6c 	bl	8000e44 <__aeabi_fsub>
 8004f6c:	1c03      	adds	r3, r0, #0
 8004f6e:	6839      	ldr	r1, [r7, #0]
 8004f70:	1c18      	adds	r0, r3, #0
 8004f72:	f7fb fe4d 	bl	8000c10 <__aeabi_fmul>
 8004f76:	1c03      	adds	r3, r0, #0
 8004f78:	1c1a      	adds	r2, r3, #0
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	3308      	adds	r3, #8
 8004f7e:	001c      	movs	r4, r3
 8004f80:	1c11      	adds	r1, r2, #0
 8004f82:	1c28      	adds	r0, r5, #0
 8004f84:	f7fb fade 	bl	8000544 <__aeabi_fadd>
 8004f88:	1c03      	adds	r3, r0, #0
 8004f8a:	6023      	str	r3, [r4, #0]

	prev_filt[0] = filt[0];
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	601a      	str	r2, [r3, #0]
	prev_filt[1] = filt[1];
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	3304      	adds	r3, #4
 8004f98:	687a      	ldr	r2, [r7, #4]
 8004f9a:	6852      	ldr	r2, [r2, #4]
 8004f9c:	601a      	str	r2, [r3, #0]
	prev_filt[2] = filt[2];
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	3308      	adds	r3, #8
 8004fa2:	687a      	ldr	r2, [r7, #4]
 8004fa4:	6892      	ldr	r2, [r2, #8]
 8004fa6:	601a      	str	r2, [r3, #0]
}
 8004fa8:	46c0      	nop			; (mov r8, r8)
 8004faa:	46bd      	mov	sp, r7
 8004fac:	b004      	add	sp, #16
 8004fae:	bdb0      	pop	{r4, r5, r7, pc}

08004fb0 <CalculateRotationMatrix>:
	quad->q3 /= length;
	quad->q4 /= length;

}

void CalculateRotationMatrix(float* acc_bias, struct matrix *RotationMatrix){
 8004fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fb2:	b0a7      	sub	sp, #156	; 0x9c
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
	struct matrix Roll;
	struct matrix Pitch;
	struct matrix Yaw;
	struct matrix YawTimesPitch;

	Roll.a11 = 1.0;
 8004fba:	2474      	movs	r4, #116	; 0x74
 8004fbc:	193b      	adds	r3, r7, r4
 8004fbe:	22fe      	movs	r2, #254	; 0xfe
 8004fc0:	0592      	lsls	r2, r2, #22
 8004fc2:	601a      	str	r2, [r3, #0]
	Roll.a12 = 0.0;
 8004fc4:	193b      	adds	r3, r7, r4
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	605a      	str	r2, [r3, #4]
	Roll.a13 = 0.0;
 8004fca:	193b      	adds	r3, r7, r4
 8004fcc:	2200      	movs	r2, #0
 8004fce:	609a      	str	r2, [r3, #8]
	Roll.a21 = 0.0;
 8004fd0:	193b      	adds	r3, r7, r4
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	60da      	str	r2, [r3, #12]
	Roll.a22= cos(acc_bias[0]*DEG_2_RAD);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	1c18      	adds	r0, r3, #0
 8004fdc:	f7fd ff78 	bl	8002ed0 <__aeabi_f2d>
 8004fe0:	4afd      	ldr	r2, [pc, #1012]	; (80053d8 <CalculateRotationMatrix+0x428>)
 8004fe2:	4bfe      	ldr	r3, [pc, #1016]	; (80053dc <CalculateRotationMatrix+0x42c>)
 8004fe4:	f7fd f8cc 	bl	8002180 <__aeabi_dmul>
 8004fe8:	0002      	movs	r2, r0
 8004fea:	000b      	movs	r3, r1
 8004fec:	0010      	movs	r0, r2
 8004fee:	0019      	movs	r1, r3
 8004ff0:	f00a fe86 	bl	800fd00 <cos>
 8004ff4:	0002      	movs	r2, r0
 8004ff6:	000b      	movs	r3, r1
 8004ff8:	0010      	movs	r0, r2
 8004ffa:	0019      	movs	r1, r3
 8004ffc:	f7fd ffb0 	bl	8002f60 <__aeabi_d2f>
 8005000:	1c02      	adds	r2, r0, #0
 8005002:	193b      	adds	r3, r7, r4
 8005004:	611a      	str	r2, [r3, #16]
	Roll.a23 = -sin(acc_bias[0]*DEG_2_RAD);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	1c18      	adds	r0, r3, #0
 800500c:	f7fd ff60 	bl	8002ed0 <__aeabi_f2d>
 8005010:	4af1      	ldr	r2, [pc, #964]	; (80053d8 <CalculateRotationMatrix+0x428>)
 8005012:	4bf2      	ldr	r3, [pc, #968]	; (80053dc <CalculateRotationMatrix+0x42c>)
 8005014:	f7fd f8b4 	bl	8002180 <__aeabi_dmul>
 8005018:	0002      	movs	r2, r0
 800501a:	000b      	movs	r3, r1
 800501c:	0010      	movs	r0, r2
 800501e:	0019      	movs	r1, r3
 8005020:	f00a feb4 	bl	800fd8c <sin>
 8005024:	0002      	movs	r2, r0
 8005026:	000b      	movs	r3, r1
 8005028:	0010      	movs	r0, r2
 800502a:	0019      	movs	r1, r3
 800502c:	f7fd ff98 	bl	8002f60 <__aeabi_d2f>
 8005030:	1c02      	adds	r2, r0, #0
 8005032:	2380      	movs	r3, #128	; 0x80
 8005034:	061b      	lsls	r3, r3, #24
 8005036:	405a      	eors	r2, r3
 8005038:	0025      	movs	r5, r4
 800503a:	197b      	adds	r3, r7, r5
 800503c:	615a      	str	r2, [r3, #20]
	Roll.a31 = 0.0;
 800503e:	197b      	adds	r3, r7, r5
 8005040:	2200      	movs	r2, #0
 8005042:	619a      	str	r2, [r3, #24]
	Roll.a32 = sin(acc_bias[0]*DEG_2_RAD);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	1c18      	adds	r0, r3, #0
 800504a:	f7fd ff41 	bl	8002ed0 <__aeabi_f2d>
 800504e:	4ae2      	ldr	r2, [pc, #904]	; (80053d8 <CalculateRotationMatrix+0x428>)
 8005050:	4be2      	ldr	r3, [pc, #904]	; (80053dc <CalculateRotationMatrix+0x42c>)
 8005052:	f7fd f895 	bl	8002180 <__aeabi_dmul>
 8005056:	0002      	movs	r2, r0
 8005058:	000b      	movs	r3, r1
 800505a:	0010      	movs	r0, r2
 800505c:	0019      	movs	r1, r3
 800505e:	f00a fe95 	bl	800fd8c <sin>
 8005062:	0002      	movs	r2, r0
 8005064:	000b      	movs	r3, r1
 8005066:	0010      	movs	r0, r2
 8005068:	0019      	movs	r1, r3
 800506a:	f7fd ff79 	bl	8002f60 <__aeabi_d2f>
 800506e:	1c02      	adds	r2, r0, #0
 8005070:	197b      	adds	r3, r7, r5
 8005072:	61da      	str	r2, [r3, #28]
	Roll.a33 = cos(acc_bias[0]*DEG_2_RAD);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	1c18      	adds	r0, r3, #0
 800507a:	f7fd ff29 	bl	8002ed0 <__aeabi_f2d>
 800507e:	4ad6      	ldr	r2, [pc, #856]	; (80053d8 <CalculateRotationMatrix+0x428>)
 8005080:	4bd6      	ldr	r3, [pc, #856]	; (80053dc <CalculateRotationMatrix+0x42c>)
 8005082:	f7fd f87d 	bl	8002180 <__aeabi_dmul>
 8005086:	0002      	movs	r2, r0
 8005088:	000b      	movs	r3, r1
 800508a:	0010      	movs	r0, r2
 800508c:	0019      	movs	r1, r3
 800508e:	f00a fe37 	bl	800fd00 <cos>
 8005092:	0002      	movs	r2, r0
 8005094:	000b      	movs	r3, r1
 8005096:	0010      	movs	r0, r2
 8005098:	0019      	movs	r1, r3
 800509a:	f7fd ff61 	bl	8002f60 <__aeabi_d2f>
 800509e:	1c02      	adds	r2, r0, #0
 80050a0:	197b      	adds	r3, r7, r5
 80050a2:	621a      	str	r2, [r3, #32]

	Pitch.a11 = cos(acc_bias[1]*DEG_2_RAD);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	3304      	adds	r3, #4
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	1c18      	adds	r0, r3, #0
 80050ac:	f7fd ff10 	bl	8002ed0 <__aeabi_f2d>
 80050b0:	4ac9      	ldr	r2, [pc, #804]	; (80053d8 <CalculateRotationMatrix+0x428>)
 80050b2:	4bca      	ldr	r3, [pc, #808]	; (80053dc <CalculateRotationMatrix+0x42c>)
 80050b4:	f7fd f864 	bl	8002180 <__aeabi_dmul>
 80050b8:	0002      	movs	r2, r0
 80050ba:	000b      	movs	r3, r1
 80050bc:	0010      	movs	r0, r2
 80050be:	0019      	movs	r1, r3
 80050c0:	f00a fe1e 	bl	800fd00 <cos>
 80050c4:	0002      	movs	r2, r0
 80050c6:	000b      	movs	r3, r1
 80050c8:	0010      	movs	r0, r2
 80050ca:	0019      	movs	r1, r3
 80050cc:	f7fd ff48 	bl	8002f60 <__aeabi_d2f>
 80050d0:	1c02      	adds	r2, r0, #0
 80050d2:	2450      	movs	r4, #80	; 0x50
 80050d4:	193b      	adds	r3, r7, r4
 80050d6:	601a      	str	r2, [r3, #0]
	Pitch.a12 = 0.0;
 80050d8:	193b      	adds	r3, r7, r4
 80050da:	2200      	movs	r2, #0
 80050dc:	605a      	str	r2, [r3, #4]
	Pitch.a13 = sin(acc_bias[1]*DEG_2_RAD);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	3304      	adds	r3, #4
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	1c18      	adds	r0, r3, #0
 80050e6:	f7fd fef3 	bl	8002ed0 <__aeabi_f2d>
 80050ea:	4abb      	ldr	r2, [pc, #748]	; (80053d8 <CalculateRotationMatrix+0x428>)
 80050ec:	4bbb      	ldr	r3, [pc, #748]	; (80053dc <CalculateRotationMatrix+0x42c>)
 80050ee:	f7fd f847 	bl	8002180 <__aeabi_dmul>
 80050f2:	0002      	movs	r2, r0
 80050f4:	000b      	movs	r3, r1
 80050f6:	0010      	movs	r0, r2
 80050f8:	0019      	movs	r1, r3
 80050fa:	f00a fe47 	bl	800fd8c <sin>
 80050fe:	0002      	movs	r2, r0
 8005100:	000b      	movs	r3, r1
 8005102:	0010      	movs	r0, r2
 8005104:	0019      	movs	r1, r3
 8005106:	f7fd ff2b 	bl	8002f60 <__aeabi_d2f>
 800510a:	1c02      	adds	r2, r0, #0
 800510c:	193b      	adds	r3, r7, r4
 800510e:	609a      	str	r2, [r3, #8]
	Pitch.a21 = 0.0;
 8005110:	193b      	adds	r3, r7, r4
 8005112:	2200      	movs	r2, #0
 8005114:	60da      	str	r2, [r3, #12]
	Pitch.a22 = 1.0;
 8005116:	193b      	adds	r3, r7, r4
 8005118:	22fe      	movs	r2, #254	; 0xfe
 800511a:	0592      	lsls	r2, r2, #22
 800511c:	611a      	str	r2, [r3, #16]
	Pitch.a23 = 0.0;
 800511e:	193b      	adds	r3, r7, r4
 8005120:	2200      	movs	r2, #0
 8005122:	615a      	str	r2, [r3, #20]
	Pitch.a31 = -sin(acc_bias[1]*DEG_2_RAD);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	3304      	adds	r3, #4
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	1c18      	adds	r0, r3, #0
 800512c:	f7fd fed0 	bl	8002ed0 <__aeabi_f2d>
 8005130:	4aa9      	ldr	r2, [pc, #676]	; (80053d8 <CalculateRotationMatrix+0x428>)
 8005132:	4baa      	ldr	r3, [pc, #680]	; (80053dc <CalculateRotationMatrix+0x42c>)
 8005134:	f7fd f824 	bl	8002180 <__aeabi_dmul>
 8005138:	0002      	movs	r2, r0
 800513a:	000b      	movs	r3, r1
 800513c:	0010      	movs	r0, r2
 800513e:	0019      	movs	r1, r3
 8005140:	f00a fe24 	bl	800fd8c <sin>
 8005144:	0002      	movs	r2, r0
 8005146:	000b      	movs	r3, r1
 8005148:	0010      	movs	r0, r2
 800514a:	0019      	movs	r1, r3
 800514c:	f7fd ff08 	bl	8002f60 <__aeabi_d2f>
 8005150:	1c02      	adds	r2, r0, #0
 8005152:	2380      	movs	r3, #128	; 0x80
 8005154:	061b      	lsls	r3, r3, #24
 8005156:	405a      	eors	r2, r3
 8005158:	193b      	adds	r3, r7, r4
 800515a:	619a      	str	r2, [r3, #24]
	Pitch.a32 = 0.0;
 800515c:	193b      	adds	r3, r7, r4
 800515e:	2200      	movs	r2, #0
 8005160:	61da      	str	r2, [r3, #28]
	Pitch.a33 = cos(acc_bias[1]*DEG_2_RAD);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	3304      	adds	r3, #4
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	1c18      	adds	r0, r3, #0
 800516a:	f7fd feb1 	bl	8002ed0 <__aeabi_f2d>
 800516e:	4a9a      	ldr	r2, [pc, #616]	; (80053d8 <CalculateRotationMatrix+0x428>)
 8005170:	4b9a      	ldr	r3, [pc, #616]	; (80053dc <CalculateRotationMatrix+0x42c>)
 8005172:	f7fd f805 	bl	8002180 <__aeabi_dmul>
 8005176:	0002      	movs	r2, r0
 8005178:	000b      	movs	r3, r1
 800517a:	0010      	movs	r0, r2
 800517c:	0019      	movs	r1, r3
 800517e:	f00a fdbf 	bl	800fd00 <cos>
 8005182:	0002      	movs	r2, r0
 8005184:	000b      	movs	r3, r1
 8005186:	0010      	movs	r0, r2
 8005188:	0019      	movs	r1, r3
 800518a:	f7fd fee9 	bl	8002f60 <__aeabi_d2f>
 800518e:	1c02      	adds	r2, r0, #0
 8005190:	0021      	movs	r1, r4
 8005192:	193b      	adds	r3, r7, r4
 8005194:	621a      	str	r2, [r3, #32]

	Yaw.a11 = 1.0;
 8005196:	202c      	movs	r0, #44	; 0x2c
 8005198:	183b      	adds	r3, r7, r0
 800519a:	22fe      	movs	r2, #254	; 0xfe
 800519c:	0592      	lsls	r2, r2, #22
 800519e:	601a      	str	r2, [r3, #0]
	Yaw.a12 = 0.0;
 80051a0:	183b      	adds	r3, r7, r0
 80051a2:	2200      	movs	r2, #0
 80051a4:	605a      	str	r2, [r3, #4]
	Yaw.a13 = 0.0;
 80051a6:	183b      	adds	r3, r7, r0
 80051a8:	2200      	movs	r2, #0
 80051aa:	609a      	str	r2, [r3, #8]
	Yaw.a21 = 0.0;
 80051ac:	183b      	adds	r3, r7, r0
 80051ae:	2200      	movs	r2, #0
 80051b0:	60da      	str	r2, [r3, #12]
	Yaw.a22 = 1.0;
 80051b2:	183b      	adds	r3, r7, r0
 80051b4:	22fe      	movs	r2, #254	; 0xfe
 80051b6:	0592      	lsls	r2, r2, #22
 80051b8:	611a      	str	r2, [r3, #16]
	Yaw.a23 = 0.0;
 80051ba:	183b      	adds	r3, r7, r0
 80051bc:	2200      	movs	r2, #0
 80051be:	615a      	str	r2, [r3, #20]
	Yaw.a31 = 0.0;
 80051c0:	183b      	adds	r3, r7, r0
 80051c2:	2200      	movs	r2, #0
 80051c4:	619a      	str	r2, [r3, #24]
	Yaw.a32 = 0.0;
 80051c6:	183b      	adds	r3, r7, r0
 80051c8:	2200      	movs	r2, #0
 80051ca:	61da      	str	r2, [r3, #28]
	Yaw.a33 = 1.0;
 80051cc:	183b      	adds	r3, r7, r0
 80051ce:	22fe      	movs	r2, #254	; 0xfe
 80051d0:	0592      	lsls	r2, r2, #22
 80051d2:	621a      	str	r2, [r3, #32]

	YawTimesPitch.a11 = Yaw.a11*Pitch.a11 + Yaw.a12*Pitch.a21 + Yaw.a13*Pitch.a31;
 80051d4:	183b      	adds	r3, r7, r0
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	000e      	movs	r6, r1
 80051da:	19bb      	adds	r3, r7, r6
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	1c19      	adds	r1, r3, #0
 80051e0:	1c10      	adds	r0, r2, #0
 80051e2:	f7fb fd15 	bl	8000c10 <__aeabi_fmul>
 80051e6:	1c03      	adds	r3, r0, #0
 80051e8:	1c1c      	adds	r4, r3, #0
 80051ea:	202c      	movs	r0, #44	; 0x2c
 80051ec:	183b      	adds	r3, r7, r0
 80051ee:	685a      	ldr	r2, [r3, #4]
 80051f0:	19bb      	adds	r3, r7, r6
 80051f2:	68db      	ldr	r3, [r3, #12]
 80051f4:	1c19      	adds	r1, r3, #0
 80051f6:	1c10      	adds	r0, r2, #0
 80051f8:	f7fb fd0a 	bl	8000c10 <__aeabi_fmul>
 80051fc:	1c03      	adds	r3, r0, #0
 80051fe:	1c19      	adds	r1, r3, #0
 8005200:	1c20      	adds	r0, r4, #0
 8005202:	f7fb f99f 	bl	8000544 <__aeabi_fadd>
 8005206:	1c03      	adds	r3, r0, #0
 8005208:	1c1c      	adds	r4, r3, #0
 800520a:	202c      	movs	r0, #44	; 0x2c
 800520c:	183b      	adds	r3, r7, r0
 800520e:	689a      	ldr	r2, [r3, #8]
 8005210:	19bb      	adds	r3, r7, r6
 8005212:	699b      	ldr	r3, [r3, #24]
 8005214:	1c19      	adds	r1, r3, #0
 8005216:	1c10      	adds	r0, r2, #0
 8005218:	f7fb fcfa 	bl	8000c10 <__aeabi_fmul>
 800521c:	1c03      	adds	r3, r0, #0
 800521e:	1c19      	adds	r1, r3, #0
 8005220:	1c20      	adds	r0, r4, #0
 8005222:	f7fb f98f 	bl	8000544 <__aeabi_fadd>
 8005226:	1c03      	adds	r3, r0, #0
 8005228:	1c1a      	adds	r2, r3, #0
 800522a:	2308      	movs	r3, #8
 800522c:	18fb      	adds	r3, r7, r3
 800522e:	601a      	str	r2, [r3, #0]
	YawTimesPitch.a12 = Yaw.a11*Pitch.a12 + Yaw.a12*Pitch.a22 + Yaw.a13*Pitch.a32;
 8005230:	202c      	movs	r0, #44	; 0x2c
 8005232:	183b      	adds	r3, r7, r0
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	19bb      	adds	r3, r7, r6
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	1c19      	adds	r1, r3, #0
 800523c:	1c10      	adds	r0, r2, #0
 800523e:	f7fb fce7 	bl	8000c10 <__aeabi_fmul>
 8005242:	1c03      	adds	r3, r0, #0
 8005244:	1c1c      	adds	r4, r3, #0
 8005246:	202c      	movs	r0, #44	; 0x2c
 8005248:	183b      	adds	r3, r7, r0
 800524a:	685a      	ldr	r2, [r3, #4]
 800524c:	19bb      	adds	r3, r7, r6
 800524e:	691b      	ldr	r3, [r3, #16]
 8005250:	1c19      	adds	r1, r3, #0
 8005252:	1c10      	adds	r0, r2, #0
 8005254:	f7fb fcdc 	bl	8000c10 <__aeabi_fmul>
 8005258:	1c03      	adds	r3, r0, #0
 800525a:	1c19      	adds	r1, r3, #0
 800525c:	1c20      	adds	r0, r4, #0
 800525e:	f7fb f971 	bl	8000544 <__aeabi_fadd>
 8005262:	1c03      	adds	r3, r0, #0
 8005264:	1c1c      	adds	r4, r3, #0
 8005266:	202c      	movs	r0, #44	; 0x2c
 8005268:	183b      	adds	r3, r7, r0
 800526a:	689a      	ldr	r2, [r3, #8]
 800526c:	19bb      	adds	r3, r7, r6
 800526e:	69db      	ldr	r3, [r3, #28]
 8005270:	1c19      	adds	r1, r3, #0
 8005272:	1c10      	adds	r0, r2, #0
 8005274:	f7fb fccc 	bl	8000c10 <__aeabi_fmul>
 8005278:	1c03      	adds	r3, r0, #0
 800527a:	1c19      	adds	r1, r3, #0
 800527c:	1c20      	adds	r0, r4, #0
 800527e:	f7fb f961 	bl	8000544 <__aeabi_fadd>
 8005282:	1c03      	adds	r3, r0, #0
 8005284:	1c1a      	adds	r2, r3, #0
 8005286:	2308      	movs	r3, #8
 8005288:	18fb      	adds	r3, r7, r3
 800528a:	605a      	str	r2, [r3, #4]
	YawTimesPitch.a13 = Yaw.a11*Pitch.a13 + Yaw.a12*Pitch.a23 + Yaw.a13*Pitch.a33;
 800528c:	202c      	movs	r0, #44	; 0x2c
 800528e:	183b      	adds	r3, r7, r0
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	19bb      	adds	r3, r7, r6
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	1c19      	adds	r1, r3, #0
 8005298:	1c10      	adds	r0, r2, #0
 800529a:	f7fb fcb9 	bl	8000c10 <__aeabi_fmul>
 800529e:	1c03      	adds	r3, r0, #0
 80052a0:	1c1c      	adds	r4, r3, #0
 80052a2:	202c      	movs	r0, #44	; 0x2c
 80052a4:	183b      	adds	r3, r7, r0
 80052a6:	685a      	ldr	r2, [r3, #4]
 80052a8:	19bb      	adds	r3, r7, r6
 80052aa:	695b      	ldr	r3, [r3, #20]
 80052ac:	1c19      	adds	r1, r3, #0
 80052ae:	1c10      	adds	r0, r2, #0
 80052b0:	f7fb fcae 	bl	8000c10 <__aeabi_fmul>
 80052b4:	1c03      	adds	r3, r0, #0
 80052b6:	1c19      	adds	r1, r3, #0
 80052b8:	1c20      	adds	r0, r4, #0
 80052ba:	f7fb f943 	bl	8000544 <__aeabi_fadd>
 80052be:	1c03      	adds	r3, r0, #0
 80052c0:	1c1c      	adds	r4, r3, #0
 80052c2:	202c      	movs	r0, #44	; 0x2c
 80052c4:	183b      	adds	r3, r7, r0
 80052c6:	689a      	ldr	r2, [r3, #8]
 80052c8:	19bb      	adds	r3, r7, r6
 80052ca:	6a1b      	ldr	r3, [r3, #32]
 80052cc:	1c19      	adds	r1, r3, #0
 80052ce:	1c10      	adds	r0, r2, #0
 80052d0:	f7fb fc9e 	bl	8000c10 <__aeabi_fmul>
 80052d4:	1c03      	adds	r3, r0, #0
 80052d6:	1c19      	adds	r1, r3, #0
 80052d8:	1c20      	adds	r0, r4, #0
 80052da:	f7fb f933 	bl	8000544 <__aeabi_fadd>
 80052de:	1c03      	adds	r3, r0, #0
 80052e0:	1c1a      	adds	r2, r3, #0
 80052e2:	2308      	movs	r3, #8
 80052e4:	18fb      	adds	r3, r7, r3
 80052e6:	609a      	str	r2, [r3, #8]
	YawTimesPitch.a21 = Yaw.a21*Pitch.a11 + Yaw.a22*Pitch.a21 + Yaw.a23*Pitch.a31;
 80052e8:	202c      	movs	r0, #44	; 0x2c
 80052ea:	183b      	adds	r3, r7, r0
 80052ec:	68da      	ldr	r2, [r3, #12]
 80052ee:	19bb      	adds	r3, r7, r6
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	1c19      	adds	r1, r3, #0
 80052f4:	1c10      	adds	r0, r2, #0
 80052f6:	f7fb fc8b 	bl	8000c10 <__aeabi_fmul>
 80052fa:	1c03      	adds	r3, r0, #0
 80052fc:	1c1c      	adds	r4, r3, #0
 80052fe:	202c      	movs	r0, #44	; 0x2c
 8005300:	183b      	adds	r3, r7, r0
 8005302:	691a      	ldr	r2, [r3, #16]
 8005304:	19bb      	adds	r3, r7, r6
 8005306:	68db      	ldr	r3, [r3, #12]
 8005308:	1c19      	adds	r1, r3, #0
 800530a:	1c10      	adds	r0, r2, #0
 800530c:	f7fb fc80 	bl	8000c10 <__aeabi_fmul>
 8005310:	1c03      	adds	r3, r0, #0
 8005312:	1c19      	adds	r1, r3, #0
 8005314:	1c20      	adds	r0, r4, #0
 8005316:	f7fb f915 	bl	8000544 <__aeabi_fadd>
 800531a:	1c03      	adds	r3, r0, #0
 800531c:	1c1c      	adds	r4, r3, #0
 800531e:	202c      	movs	r0, #44	; 0x2c
 8005320:	183b      	adds	r3, r7, r0
 8005322:	695a      	ldr	r2, [r3, #20]
 8005324:	19bb      	adds	r3, r7, r6
 8005326:	699b      	ldr	r3, [r3, #24]
 8005328:	1c19      	adds	r1, r3, #0
 800532a:	1c10      	adds	r0, r2, #0
 800532c:	f7fb fc70 	bl	8000c10 <__aeabi_fmul>
 8005330:	1c03      	adds	r3, r0, #0
 8005332:	1c19      	adds	r1, r3, #0
 8005334:	1c20      	adds	r0, r4, #0
 8005336:	f7fb f905 	bl	8000544 <__aeabi_fadd>
 800533a:	1c03      	adds	r3, r0, #0
 800533c:	1c1a      	adds	r2, r3, #0
 800533e:	2308      	movs	r3, #8
 8005340:	18fb      	adds	r3, r7, r3
 8005342:	60da      	str	r2, [r3, #12]
	YawTimesPitch.a22 = Yaw.a21*Pitch.a12 + Yaw.a22*Pitch.a22 + Yaw.a23*Pitch.a32;
 8005344:	202c      	movs	r0, #44	; 0x2c
 8005346:	183b      	adds	r3, r7, r0
 8005348:	68da      	ldr	r2, [r3, #12]
 800534a:	19bb      	adds	r3, r7, r6
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	1c19      	adds	r1, r3, #0
 8005350:	1c10      	adds	r0, r2, #0
 8005352:	f7fb fc5d 	bl	8000c10 <__aeabi_fmul>
 8005356:	1c03      	adds	r3, r0, #0
 8005358:	1c1c      	adds	r4, r3, #0
 800535a:	202c      	movs	r0, #44	; 0x2c
 800535c:	183b      	adds	r3, r7, r0
 800535e:	691a      	ldr	r2, [r3, #16]
 8005360:	19bb      	adds	r3, r7, r6
 8005362:	691b      	ldr	r3, [r3, #16]
 8005364:	1c19      	adds	r1, r3, #0
 8005366:	1c10      	adds	r0, r2, #0
 8005368:	f7fb fc52 	bl	8000c10 <__aeabi_fmul>
 800536c:	1c03      	adds	r3, r0, #0
 800536e:	1c19      	adds	r1, r3, #0
 8005370:	1c20      	adds	r0, r4, #0
 8005372:	f7fb f8e7 	bl	8000544 <__aeabi_fadd>
 8005376:	1c03      	adds	r3, r0, #0
 8005378:	1c1c      	adds	r4, r3, #0
 800537a:	202c      	movs	r0, #44	; 0x2c
 800537c:	183b      	adds	r3, r7, r0
 800537e:	695a      	ldr	r2, [r3, #20]
 8005380:	19bb      	adds	r3, r7, r6
 8005382:	69db      	ldr	r3, [r3, #28]
 8005384:	1c19      	adds	r1, r3, #0
 8005386:	1c10      	adds	r0, r2, #0
 8005388:	f7fb fc42 	bl	8000c10 <__aeabi_fmul>
 800538c:	1c03      	adds	r3, r0, #0
 800538e:	1c19      	adds	r1, r3, #0
 8005390:	1c20      	adds	r0, r4, #0
 8005392:	f7fb f8d7 	bl	8000544 <__aeabi_fadd>
 8005396:	1c03      	adds	r3, r0, #0
 8005398:	1c1a      	adds	r2, r3, #0
 800539a:	2308      	movs	r3, #8
 800539c:	18fb      	adds	r3, r7, r3
 800539e:	611a      	str	r2, [r3, #16]
	YawTimesPitch.a23 = Yaw.a21*Pitch.a13 + Yaw.a22*Pitch.a23 + Yaw.a23*Pitch.a33;
 80053a0:	202c      	movs	r0, #44	; 0x2c
 80053a2:	183b      	adds	r3, r7, r0
 80053a4:	68da      	ldr	r2, [r3, #12]
 80053a6:	19bb      	adds	r3, r7, r6
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	1c19      	adds	r1, r3, #0
 80053ac:	1c10      	adds	r0, r2, #0
 80053ae:	f7fb fc2f 	bl	8000c10 <__aeabi_fmul>
 80053b2:	1c03      	adds	r3, r0, #0
 80053b4:	1c1c      	adds	r4, r3, #0
 80053b6:	202c      	movs	r0, #44	; 0x2c
 80053b8:	183b      	adds	r3, r7, r0
 80053ba:	691a      	ldr	r2, [r3, #16]
 80053bc:	19bb      	adds	r3, r7, r6
 80053be:	695b      	ldr	r3, [r3, #20]
 80053c0:	1c19      	adds	r1, r3, #0
 80053c2:	1c10      	adds	r0, r2, #0
 80053c4:	f7fb fc24 	bl	8000c10 <__aeabi_fmul>
 80053c8:	1c03      	adds	r3, r0, #0
 80053ca:	1c19      	adds	r1, r3, #0
 80053cc:	1c20      	adds	r0, r4, #0
 80053ce:	f7fb f8b9 	bl	8000544 <__aeabi_fadd>
 80053d2:	1c03      	adds	r3, r0, #0
 80053d4:	1c1c      	adds	r4, r3, #0
 80053d6:	e003      	b.n	80053e0 <CalculateRotationMatrix+0x430>
 80053d8:	a2529d39 	.word	0xa2529d39
 80053dc:	3f91df46 	.word	0x3f91df46
 80053e0:	202c      	movs	r0, #44	; 0x2c
 80053e2:	183b      	adds	r3, r7, r0
 80053e4:	695a      	ldr	r2, [r3, #20]
 80053e6:	19bb      	adds	r3, r7, r6
 80053e8:	6a1b      	ldr	r3, [r3, #32]
 80053ea:	1c19      	adds	r1, r3, #0
 80053ec:	1c10      	adds	r0, r2, #0
 80053ee:	f7fb fc0f 	bl	8000c10 <__aeabi_fmul>
 80053f2:	1c03      	adds	r3, r0, #0
 80053f4:	1c19      	adds	r1, r3, #0
 80053f6:	1c20      	adds	r0, r4, #0
 80053f8:	f7fb f8a4 	bl	8000544 <__aeabi_fadd>
 80053fc:	1c03      	adds	r3, r0, #0
 80053fe:	1c1a      	adds	r2, r3, #0
 8005400:	2308      	movs	r3, #8
 8005402:	18fb      	adds	r3, r7, r3
 8005404:	615a      	str	r2, [r3, #20]
	YawTimesPitch.a31 = Yaw.a31*Pitch.a11 + Yaw.a32*Pitch.a21 + Yaw.a33*Pitch.a31;
 8005406:	202c      	movs	r0, #44	; 0x2c
 8005408:	183b      	adds	r3, r7, r0
 800540a:	699a      	ldr	r2, [r3, #24]
 800540c:	19bb      	adds	r3, r7, r6
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	1c19      	adds	r1, r3, #0
 8005412:	1c10      	adds	r0, r2, #0
 8005414:	f7fb fbfc 	bl	8000c10 <__aeabi_fmul>
 8005418:	1c03      	adds	r3, r0, #0
 800541a:	1c1c      	adds	r4, r3, #0
 800541c:	202c      	movs	r0, #44	; 0x2c
 800541e:	183b      	adds	r3, r7, r0
 8005420:	69da      	ldr	r2, [r3, #28]
 8005422:	19bb      	adds	r3, r7, r6
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	1c19      	adds	r1, r3, #0
 8005428:	1c10      	adds	r0, r2, #0
 800542a:	f7fb fbf1 	bl	8000c10 <__aeabi_fmul>
 800542e:	1c03      	adds	r3, r0, #0
 8005430:	1c19      	adds	r1, r3, #0
 8005432:	1c20      	adds	r0, r4, #0
 8005434:	f7fb f886 	bl	8000544 <__aeabi_fadd>
 8005438:	1c03      	adds	r3, r0, #0
 800543a:	1c1c      	adds	r4, r3, #0
 800543c:	202c      	movs	r0, #44	; 0x2c
 800543e:	183b      	adds	r3, r7, r0
 8005440:	6a1a      	ldr	r2, [r3, #32]
 8005442:	19bb      	adds	r3, r7, r6
 8005444:	699b      	ldr	r3, [r3, #24]
 8005446:	1c19      	adds	r1, r3, #0
 8005448:	1c10      	adds	r0, r2, #0
 800544a:	f7fb fbe1 	bl	8000c10 <__aeabi_fmul>
 800544e:	1c03      	adds	r3, r0, #0
 8005450:	1c19      	adds	r1, r3, #0
 8005452:	1c20      	adds	r0, r4, #0
 8005454:	f7fb f876 	bl	8000544 <__aeabi_fadd>
 8005458:	1c03      	adds	r3, r0, #0
 800545a:	1c1a      	adds	r2, r3, #0
 800545c:	2308      	movs	r3, #8
 800545e:	18fb      	adds	r3, r7, r3
 8005460:	619a      	str	r2, [r3, #24]
	YawTimesPitch.a32 = Yaw.a31*Pitch.a12 + Yaw.a32*Pitch.a22 + Yaw.a33*Pitch.a32;
 8005462:	202c      	movs	r0, #44	; 0x2c
 8005464:	183b      	adds	r3, r7, r0
 8005466:	699a      	ldr	r2, [r3, #24]
 8005468:	19bb      	adds	r3, r7, r6
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	1c19      	adds	r1, r3, #0
 800546e:	1c10      	adds	r0, r2, #0
 8005470:	f7fb fbce 	bl	8000c10 <__aeabi_fmul>
 8005474:	1c03      	adds	r3, r0, #0
 8005476:	1c1c      	adds	r4, r3, #0
 8005478:	202c      	movs	r0, #44	; 0x2c
 800547a:	183b      	adds	r3, r7, r0
 800547c:	69da      	ldr	r2, [r3, #28]
 800547e:	19bb      	adds	r3, r7, r6
 8005480:	691b      	ldr	r3, [r3, #16]
 8005482:	1c19      	adds	r1, r3, #0
 8005484:	1c10      	adds	r0, r2, #0
 8005486:	f7fb fbc3 	bl	8000c10 <__aeabi_fmul>
 800548a:	1c03      	adds	r3, r0, #0
 800548c:	1c19      	adds	r1, r3, #0
 800548e:	1c20      	adds	r0, r4, #0
 8005490:	f7fb f858 	bl	8000544 <__aeabi_fadd>
 8005494:	1c03      	adds	r3, r0, #0
 8005496:	1c1c      	adds	r4, r3, #0
 8005498:	202c      	movs	r0, #44	; 0x2c
 800549a:	183b      	adds	r3, r7, r0
 800549c:	6a1a      	ldr	r2, [r3, #32]
 800549e:	19bb      	adds	r3, r7, r6
 80054a0:	69db      	ldr	r3, [r3, #28]
 80054a2:	1c19      	adds	r1, r3, #0
 80054a4:	1c10      	adds	r0, r2, #0
 80054a6:	f7fb fbb3 	bl	8000c10 <__aeabi_fmul>
 80054aa:	1c03      	adds	r3, r0, #0
 80054ac:	1c19      	adds	r1, r3, #0
 80054ae:	1c20      	adds	r0, r4, #0
 80054b0:	f7fb f848 	bl	8000544 <__aeabi_fadd>
 80054b4:	1c03      	adds	r3, r0, #0
 80054b6:	1c1a      	adds	r2, r3, #0
 80054b8:	2308      	movs	r3, #8
 80054ba:	18fb      	adds	r3, r7, r3
 80054bc:	61da      	str	r2, [r3, #28]
	YawTimesPitch.a33 = Yaw.a31*Pitch.a13 + Yaw.a32*Pitch.a23 + Yaw.a33*Pitch.a33;
 80054be:	202c      	movs	r0, #44	; 0x2c
 80054c0:	183b      	adds	r3, r7, r0
 80054c2:	699a      	ldr	r2, [r3, #24]
 80054c4:	19bb      	adds	r3, r7, r6
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	1c19      	adds	r1, r3, #0
 80054ca:	1c10      	adds	r0, r2, #0
 80054cc:	f7fb fba0 	bl	8000c10 <__aeabi_fmul>
 80054d0:	1c03      	adds	r3, r0, #0
 80054d2:	1c1c      	adds	r4, r3, #0
 80054d4:	202c      	movs	r0, #44	; 0x2c
 80054d6:	183b      	adds	r3, r7, r0
 80054d8:	69da      	ldr	r2, [r3, #28]
 80054da:	19bb      	adds	r3, r7, r6
 80054dc:	695b      	ldr	r3, [r3, #20]
 80054de:	1c19      	adds	r1, r3, #0
 80054e0:	1c10      	adds	r0, r2, #0
 80054e2:	f7fb fb95 	bl	8000c10 <__aeabi_fmul>
 80054e6:	1c03      	adds	r3, r0, #0
 80054e8:	1c19      	adds	r1, r3, #0
 80054ea:	1c20      	adds	r0, r4, #0
 80054ec:	f7fb f82a 	bl	8000544 <__aeabi_fadd>
 80054f0:	1c03      	adds	r3, r0, #0
 80054f2:	1c1c      	adds	r4, r3, #0
 80054f4:	202c      	movs	r0, #44	; 0x2c
 80054f6:	183b      	adds	r3, r7, r0
 80054f8:	6a1a      	ldr	r2, [r3, #32]
 80054fa:	19bb      	adds	r3, r7, r6
 80054fc:	6a1b      	ldr	r3, [r3, #32]
 80054fe:	1c19      	adds	r1, r3, #0
 8005500:	1c10      	adds	r0, r2, #0
 8005502:	f7fb fb85 	bl	8000c10 <__aeabi_fmul>
 8005506:	1c03      	adds	r3, r0, #0
 8005508:	1c19      	adds	r1, r3, #0
 800550a:	1c20      	adds	r0, r4, #0
 800550c:	f7fb f81a 	bl	8000544 <__aeabi_fadd>
 8005510:	1c03      	adds	r3, r0, #0
 8005512:	1c1a      	adds	r2, r3, #0
 8005514:	2608      	movs	r6, #8
 8005516:	19bb      	adds	r3, r7, r6
 8005518:	621a      	str	r2, [r3, #32]

	RotationMatrix->a11 = YawTimesPitch.a11*Roll.a11 + YawTimesPitch.a12*Roll.a21 + YawTimesPitch.a13*Roll.a31;
 800551a:	19bb      	adds	r3, r7, r6
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	197b      	adds	r3, r7, r5
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	1c19      	adds	r1, r3, #0
 8005524:	1c10      	adds	r0, r2, #0
 8005526:	f7fb fb73 	bl	8000c10 <__aeabi_fmul>
 800552a:	1c03      	adds	r3, r0, #0
 800552c:	1c1c      	adds	r4, r3, #0
 800552e:	19bb      	adds	r3, r7, r6
 8005530:	685a      	ldr	r2, [r3, #4]
 8005532:	197b      	adds	r3, r7, r5
 8005534:	68db      	ldr	r3, [r3, #12]
 8005536:	1c19      	adds	r1, r3, #0
 8005538:	1c10      	adds	r0, r2, #0
 800553a:	f7fb fb69 	bl	8000c10 <__aeabi_fmul>
 800553e:	1c03      	adds	r3, r0, #0
 8005540:	1c19      	adds	r1, r3, #0
 8005542:	1c20      	adds	r0, r4, #0
 8005544:	f7fa fffe 	bl	8000544 <__aeabi_fadd>
 8005548:	1c03      	adds	r3, r0, #0
 800554a:	1c1c      	adds	r4, r3, #0
 800554c:	19bb      	adds	r3, r7, r6
 800554e:	689a      	ldr	r2, [r3, #8]
 8005550:	197b      	adds	r3, r7, r5
 8005552:	699b      	ldr	r3, [r3, #24]
 8005554:	1c19      	adds	r1, r3, #0
 8005556:	1c10      	adds	r0, r2, #0
 8005558:	f7fb fb5a 	bl	8000c10 <__aeabi_fmul>
 800555c:	1c03      	adds	r3, r0, #0
 800555e:	1c19      	adds	r1, r3, #0
 8005560:	1c20      	adds	r0, r4, #0
 8005562:	f7fa ffef 	bl	8000544 <__aeabi_fadd>
 8005566:	1c03      	adds	r3, r0, #0
 8005568:	1c1a      	adds	r2, r3, #0
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	601a      	str	r2, [r3, #0]
	RotationMatrix->a12 = YawTimesPitch.a11*Roll.a12 + YawTimesPitch.a12*Roll.a22 + YawTimesPitch.a13*Roll.a32;
 800556e:	19bb      	adds	r3, r7, r6
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	197b      	adds	r3, r7, r5
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	1c19      	adds	r1, r3, #0
 8005578:	1c10      	adds	r0, r2, #0
 800557a:	f7fb fb49 	bl	8000c10 <__aeabi_fmul>
 800557e:	1c03      	adds	r3, r0, #0
 8005580:	1c1c      	adds	r4, r3, #0
 8005582:	19bb      	adds	r3, r7, r6
 8005584:	685a      	ldr	r2, [r3, #4]
 8005586:	197b      	adds	r3, r7, r5
 8005588:	691b      	ldr	r3, [r3, #16]
 800558a:	1c19      	adds	r1, r3, #0
 800558c:	1c10      	adds	r0, r2, #0
 800558e:	f7fb fb3f 	bl	8000c10 <__aeabi_fmul>
 8005592:	1c03      	adds	r3, r0, #0
 8005594:	1c19      	adds	r1, r3, #0
 8005596:	1c20      	adds	r0, r4, #0
 8005598:	f7fa ffd4 	bl	8000544 <__aeabi_fadd>
 800559c:	1c03      	adds	r3, r0, #0
 800559e:	1c1c      	adds	r4, r3, #0
 80055a0:	19bb      	adds	r3, r7, r6
 80055a2:	689a      	ldr	r2, [r3, #8]
 80055a4:	197b      	adds	r3, r7, r5
 80055a6:	69db      	ldr	r3, [r3, #28]
 80055a8:	1c19      	adds	r1, r3, #0
 80055aa:	1c10      	adds	r0, r2, #0
 80055ac:	f7fb fb30 	bl	8000c10 <__aeabi_fmul>
 80055b0:	1c03      	adds	r3, r0, #0
 80055b2:	1c19      	adds	r1, r3, #0
 80055b4:	1c20      	adds	r0, r4, #0
 80055b6:	f7fa ffc5 	bl	8000544 <__aeabi_fadd>
 80055ba:	1c03      	adds	r3, r0, #0
 80055bc:	1c1a      	adds	r2, r3, #0
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	605a      	str	r2, [r3, #4]
	RotationMatrix->a13 = YawTimesPitch.a11*Roll.a13 + YawTimesPitch.a12*Roll.a23 + YawTimesPitch.a13*Roll.a33;
 80055c2:	19bb      	adds	r3, r7, r6
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	197b      	adds	r3, r7, r5
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	1c19      	adds	r1, r3, #0
 80055cc:	1c10      	adds	r0, r2, #0
 80055ce:	f7fb fb1f 	bl	8000c10 <__aeabi_fmul>
 80055d2:	1c03      	adds	r3, r0, #0
 80055d4:	1c1c      	adds	r4, r3, #0
 80055d6:	19bb      	adds	r3, r7, r6
 80055d8:	685a      	ldr	r2, [r3, #4]
 80055da:	197b      	adds	r3, r7, r5
 80055dc:	695b      	ldr	r3, [r3, #20]
 80055de:	1c19      	adds	r1, r3, #0
 80055e0:	1c10      	adds	r0, r2, #0
 80055e2:	f7fb fb15 	bl	8000c10 <__aeabi_fmul>
 80055e6:	1c03      	adds	r3, r0, #0
 80055e8:	1c19      	adds	r1, r3, #0
 80055ea:	1c20      	adds	r0, r4, #0
 80055ec:	f7fa ffaa 	bl	8000544 <__aeabi_fadd>
 80055f0:	1c03      	adds	r3, r0, #0
 80055f2:	1c1c      	adds	r4, r3, #0
 80055f4:	19bb      	adds	r3, r7, r6
 80055f6:	689a      	ldr	r2, [r3, #8]
 80055f8:	197b      	adds	r3, r7, r5
 80055fa:	6a1b      	ldr	r3, [r3, #32]
 80055fc:	1c19      	adds	r1, r3, #0
 80055fe:	1c10      	adds	r0, r2, #0
 8005600:	f7fb fb06 	bl	8000c10 <__aeabi_fmul>
 8005604:	1c03      	adds	r3, r0, #0
 8005606:	1c19      	adds	r1, r3, #0
 8005608:	1c20      	adds	r0, r4, #0
 800560a:	f7fa ff9b 	bl	8000544 <__aeabi_fadd>
 800560e:	1c03      	adds	r3, r0, #0
 8005610:	1c1a      	adds	r2, r3, #0
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	609a      	str	r2, [r3, #8]
	RotationMatrix->a21 = YawTimesPitch.a21*Roll.a11 + YawTimesPitch.a22*Roll.a21 + YawTimesPitch.a23*Roll.a31;
 8005616:	19bb      	adds	r3, r7, r6
 8005618:	68da      	ldr	r2, [r3, #12]
 800561a:	197b      	adds	r3, r7, r5
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	1c19      	adds	r1, r3, #0
 8005620:	1c10      	adds	r0, r2, #0
 8005622:	f7fb faf5 	bl	8000c10 <__aeabi_fmul>
 8005626:	1c03      	adds	r3, r0, #0
 8005628:	1c1c      	adds	r4, r3, #0
 800562a:	19bb      	adds	r3, r7, r6
 800562c:	691a      	ldr	r2, [r3, #16]
 800562e:	197b      	adds	r3, r7, r5
 8005630:	68db      	ldr	r3, [r3, #12]
 8005632:	1c19      	adds	r1, r3, #0
 8005634:	1c10      	adds	r0, r2, #0
 8005636:	f7fb faeb 	bl	8000c10 <__aeabi_fmul>
 800563a:	1c03      	adds	r3, r0, #0
 800563c:	1c19      	adds	r1, r3, #0
 800563e:	1c20      	adds	r0, r4, #0
 8005640:	f7fa ff80 	bl	8000544 <__aeabi_fadd>
 8005644:	1c03      	adds	r3, r0, #0
 8005646:	1c1c      	adds	r4, r3, #0
 8005648:	19bb      	adds	r3, r7, r6
 800564a:	695a      	ldr	r2, [r3, #20]
 800564c:	197b      	adds	r3, r7, r5
 800564e:	699b      	ldr	r3, [r3, #24]
 8005650:	1c19      	adds	r1, r3, #0
 8005652:	1c10      	adds	r0, r2, #0
 8005654:	f7fb fadc 	bl	8000c10 <__aeabi_fmul>
 8005658:	1c03      	adds	r3, r0, #0
 800565a:	1c19      	adds	r1, r3, #0
 800565c:	1c20      	adds	r0, r4, #0
 800565e:	f7fa ff71 	bl	8000544 <__aeabi_fadd>
 8005662:	1c03      	adds	r3, r0, #0
 8005664:	1c1a      	adds	r2, r3, #0
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	60da      	str	r2, [r3, #12]
	RotationMatrix->a22 = YawTimesPitch.a21*Roll.a12 + YawTimesPitch.a22*Roll.a22 + YawTimesPitch.a23*Roll.a32;
 800566a:	19bb      	adds	r3, r7, r6
 800566c:	68da      	ldr	r2, [r3, #12]
 800566e:	197b      	adds	r3, r7, r5
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	1c19      	adds	r1, r3, #0
 8005674:	1c10      	adds	r0, r2, #0
 8005676:	f7fb facb 	bl	8000c10 <__aeabi_fmul>
 800567a:	1c03      	adds	r3, r0, #0
 800567c:	1c1c      	adds	r4, r3, #0
 800567e:	19bb      	adds	r3, r7, r6
 8005680:	691a      	ldr	r2, [r3, #16]
 8005682:	197b      	adds	r3, r7, r5
 8005684:	691b      	ldr	r3, [r3, #16]
 8005686:	1c19      	adds	r1, r3, #0
 8005688:	1c10      	adds	r0, r2, #0
 800568a:	f7fb fac1 	bl	8000c10 <__aeabi_fmul>
 800568e:	1c03      	adds	r3, r0, #0
 8005690:	1c19      	adds	r1, r3, #0
 8005692:	1c20      	adds	r0, r4, #0
 8005694:	f7fa ff56 	bl	8000544 <__aeabi_fadd>
 8005698:	1c03      	adds	r3, r0, #0
 800569a:	1c1c      	adds	r4, r3, #0
 800569c:	19bb      	adds	r3, r7, r6
 800569e:	695a      	ldr	r2, [r3, #20]
 80056a0:	197b      	adds	r3, r7, r5
 80056a2:	69db      	ldr	r3, [r3, #28]
 80056a4:	1c19      	adds	r1, r3, #0
 80056a6:	1c10      	adds	r0, r2, #0
 80056a8:	f7fb fab2 	bl	8000c10 <__aeabi_fmul>
 80056ac:	1c03      	adds	r3, r0, #0
 80056ae:	1c19      	adds	r1, r3, #0
 80056b0:	1c20      	adds	r0, r4, #0
 80056b2:	f7fa ff47 	bl	8000544 <__aeabi_fadd>
 80056b6:	1c03      	adds	r3, r0, #0
 80056b8:	1c1a      	adds	r2, r3, #0
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	611a      	str	r2, [r3, #16]
	RotationMatrix->a23 = YawTimesPitch.a21*Roll.a13 + YawTimesPitch.a22*Roll.a23 + YawTimesPitch.a23*Roll.a33;
 80056be:	19bb      	adds	r3, r7, r6
 80056c0:	68da      	ldr	r2, [r3, #12]
 80056c2:	197b      	adds	r3, r7, r5
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	1c19      	adds	r1, r3, #0
 80056c8:	1c10      	adds	r0, r2, #0
 80056ca:	f7fb faa1 	bl	8000c10 <__aeabi_fmul>
 80056ce:	1c03      	adds	r3, r0, #0
 80056d0:	1c1c      	adds	r4, r3, #0
 80056d2:	19bb      	adds	r3, r7, r6
 80056d4:	691a      	ldr	r2, [r3, #16]
 80056d6:	197b      	adds	r3, r7, r5
 80056d8:	695b      	ldr	r3, [r3, #20]
 80056da:	1c19      	adds	r1, r3, #0
 80056dc:	1c10      	adds	r0, r2, #0
 80056de:	f7fb fa97 	bl	8000c10 <__aeabi_fmul>
 80056e2:	1c03      	adds	r3, r0, #0
 80056e4:	1c19      	adds	r1, r3, #0
 80056e6:	1c20      	adds	r0, r4, #0
 80056e8:	f7fa ff2c 	bl	8000544 <__aeabi_fadd>
 80056ec:	1c03      	adds	r3, r0, #0
 80056ee:	1c1c      	adds	r4, r3, #0
 80056f0:	19bb      	adds	r3, r7, r6
 80056f2:	695a      	ldr	r2, [r3, #20]
 80056f4:	197b      	adds	r3, r7, r5
 80056f6:	6a1b      	ldr	r3, [r3, #32]
 80056f8:	1c19      	adds	r1, r3, #0
 80056fa:	1c10      	adds	r0, r2, #0
 80056fc:	f7fb fa88 	bl	8000c10 <__aeabi_fmul>
 8005700:	1c03      	adds	r3, r0, #0
 8005702:	1c19      	adds	r1, r3, #0
 8005704:	1c20      	adds	r0, r4, #0
 8005706:	f7fa ff1d 	bl	8000544 <__aeabi_fadd>
 800570a:	1c03      	adds	r3, r0, #0
 800570c:	1c1a      	adds	r2, r3, #0
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	615a      	str	r2, [r3, #20]
	RotationMatrix->a31 = YawTimesPitch.a31*Roll.a11 + YawTimesPitch.a32*Roll.a21 + YawTimesPitch.a33*Roll.a31;
 8005712:	19bb      	adds	r3, r7, r6
 8005714:	699a      	ldr	r2, [r3, #24]
 8005716:	197b      	adds	r3, r7, r5
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	1c19      	adds	r1, r3, #0
 800571c:	1c10      	adds	r0, r2, #0
 800571e:	f7fb fa77 	bl	8000c10 <__aeabi_fmul>
 8005722:	1c03      	adds	r3, r0, #0
 8005724:	1c1c      	adds	r4, r3, #0
 8005726:	19bb      	adds	r3, r7, r6
 8005728:	69da      	ldr	r2, [r3, #28]
 800572a:	197b      	adds	r3, r7, r5
 800572c:	68db      	ldr	r3, [r3, #12]
 800572e:	1c19      	adds	r1, r3, #0
 8005730:	1c10      	adds	r0, r2, #0
 8005732:	f7fb fa6d 	bl	8000c10 <__aeabi_fmul>
 8005736:	1c03      	adds	r3, r0, #0
 8005738:	1c19      	adds	r1, r3, #0
 800573a:	1c20      	adds	r0, r4, #0
 800573c:	f7fa ff02 	bl	8000544 <__aeabi_fadd>
 8005740:	1c03      	adds	r3, r0, #0
 8005742:	1c1c      	adds	r4, r3, #0
 8005744:	19bb      	adds	r3, r7, r6
 8005746:	6a1a      	ldr	r2, [r3, #32]
 8005748:	197b      	adds	r3, r7, r5
 800574a:	699b      	ldr	r3, [r3, #24]
 800574c:	1c19      	adds	r1, r3, #0
 800574e:	1c10      	adds	r0, r2, #0
 8005750:	f7fb fa5e 	bl	8000c10 <__aeabi_fmul>
 8005754:	1c03      	adds	r3, r0, #0
 8005756:	1c19      	adds	r1, r3, #0
 8005758:	1c20      	adds	r0, r4, #0
 800575a:	f7fa fef3 	bl	8000544 <__aeabi_fadd>
 800575e:	1c03      	adds	r3, r0, #0
 8005760:	1c1a      	adds	r2, r3, #0
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	619a      	str	r2, [r3, #24]
	RotationMatrix->a32 = YawTimesPitch.a31*Roll.a12 + YawTimesPitch.a32*Roll.a22 + YawTimesPitch.a33*Roll.a32;
 8005766:	19bb      	adds	r3, r7, r6
 8005768:	699a      	ldr	r2, [r3, #24]
 800576a:	197b      	adds	r3, r7, r5
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	1c19      	adds	r1, r3, #0
 8005770:	1c10      	adds	r0, r2, #0
 8005772:	f7fb fa4d 	bl	8000c10 <__aeabi_fmul>
 8005776:	1c03      	adds	r3, r0, #0
 8005778:	1c1c      	adds	r4, r3, #0
 800577a:	19bb      	adds	r3, r7, r6
 800577c:	69da      	ldr	r2, [r3, #28]
 800577e:	197b      	adds	r3, r7, r5
 8005780:	691b      	ldr	r3, [r3, #16]
 8005782:	1c19      	adds	r1, r3, #0
 8005784:	1c10      	adds	r0, r2, #0
 8005786:	f7fb fa43 	bl	8000c10 <__aeabi_fmul>
 800578a:	1c03      	adds	r3, r0, #0
 800578c:	1c19      	adds	r1, r3, #0
 800578e:	1c20      	adds	r0, r4, #0
 8005790:	f7fa fed8 	bl	8000544 <__aeabi_fadd>
 8005794:	1c03      	adds	r3, r0, #0
 8005796:	1c1c      	adds	r4, r3, #0
 8005798:	19bb      	adds	r3, r7, r6
 800579a:	6a1a      	ldr	r2, [r3, #32]
 800579c:	197b      	adds	r3, r7, r5
 800579e:	69db      	ldr	r3, [r3, #28]
 80057a0:	1c19      	adds	r1, r3, #0
 80057a2:	1c10      	adds	r0, r2, #0
 80057a4:	f7fb fa34 	bl	8000c10 <__aeabi_fmul>
 80057a8:	1c03      	adds	r3, r0, #0
 80057aa:	1c19      	adds	r1, r3, #0
 80057ac:	1c20      	adds	r0, r4, #0
 80057ae:	f7fa fec9 	bl	8000544 <__aeabi_fadd>
 80057b2:	1c03      	adds	r3, r0, #0
 80057b4:	1c1a      	adds	r2, r3, #0
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	61da      	str	r2, [r3, #28]
	RotationMatrix->a33 = YawTimesPitch.a31*Roll.a13 + YawTimesPitch.a32*Roll.a23 + YawTimesPitch.a33*Roll.a33;
 80057ba:	19bb      	adds	r3, r7, r6
 80057bc:	699a      	ldr	r2, [r3, #24]
 80057be:	197b      	adds	r3, r7, r5
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	1c19      	adds	r1, r3, #0
 80057c4:	1c10      	adds	r0, r2, #0
 80057c6:	f7fb fa23 	bl	8000c10 <__aeabi_fmul>
 80057ca:	1c03      	adds	r3, r0, #0
 80057cc:	1c1c      	adds	r4, r3, #0
 80057ce:	19bb      	adds	r3, r7, r6
 80057d0:	69da      	ldr	r2, [r3, #28]
 80057d2:	197b      	adds	r3, r7, r5
 80057d4:	695b      	ldr	r3, [r3, #20]
 80057d6:	1c19      	adds	r1, r3, #0
 80057d8:	1c10      	adds	r0, r2, #0
 80057da:	f7fb fa19 	bl	8000c10 <__aeabi_fmul>
 80057de:	1c03      	adds	r3, r0, #0
 80057e0:	1c19      	adds	r1, r3, #0
 80057e2:	1c20      	adds	r0, r4, #0
 80057e4:	f7fa feae 	bl	8000544 <__aeabi_fadd>
 80057e8:	1c03      	adds	r3, r0, #0
 80057ea:	1c1c      	adds	r4, r3, #0
 80057ec:	19bb      	adds	r3, r7, r6
 80057ee:	6a1a      	ldr	r2, [r3, #32]
 80057f0:	197b      	adds	r3, r7, r5
 80057f2:	6a1b      	ldr	r3, [r3, #32]
 80057f4:	1c19      	adds	r1, r3, #0
 80057f6:	1c10      	adds	r0, r2, #0
 80057f8:	f7fb fa0a 	bl	8000c10 <__aeabi_fmul>
 80057fc:	1c03      	adds	r3, r0, #0
 80057fe:	1c19      	adds	r1, r3, #0
 8005800:	1c20      	adds	r0, r4, #0
 8005802:	f7fa fe9f 	bl	8000544 <__aeabi_fadd>
 8005806:	1c03      	adds	r3, r0, #0
 8005808:	1c1a      	adds	r2, r3, #0
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	621a      	str	r2, [r3, #32]
}
 800580e:	46c0      	nop			; (mov r8, r8)
 8005810:	46bd      	mov	sp, r7
 8005812:	b027      	add	sp, #156	; 0x9c
 8005814:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005816:	46c0      	nop			; (mov r8, r8)

08005818 <CalculateAccelerometerInEarthFrame>:

void CalculateAccelerometerInEarthFrame(struct matrix *RotationMatrix, float* accel_data, float* new_data){
 8005818:	b5b0      	push	{r4, r5, r7, lr}
 800581a:	b086      	sub	sp, #24
 800581c:	af00      	add	r7, sp, #0
 800581e:	60f8      	str	r0, [r7, #12]
 8005820:	60b9      	str	r1, [r7, #8]
 8005822:	607a      	str	r2, [r7, #4]
	new_data[0] = accel_data[0]*RotationMatrix->a11 + accel_data[1]*RotationMatrix->a12 + accel_data[2]*RotationMatrix->a13;
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	1c19      	adds	r1, r3, #0
 800582e:	1c10      	adds	r0, r2, #0
 8005830:	f7fb f9ee 	bl	8000c10 <__aeabi_fmul>
 8005834:	1c03      	adds	r3, r0, #0
 8005836:	1c1c      	adds	r4, r3, #0
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	3304      	adds	r3, #4
 800583c:	681a      	ldr	r2, [r3, #0]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	1c19      	adds	r1, r3, #0
 8005844:	1c10      	adds	r0, r2, #0
 8005846:	f7fb f9e3 	bl	8000c10 <__aeabi_fmul>
 800584a:	1c03      	adds	r3, r0, #0
 800584c:	1c19      	adds	r1, r3, #0
 800584e:	1c20      	adds	r0, r4, #0
 8005850:	f7fa fe78 	bl	8000544 <__aeabi_fadd>
 8005854:	1c03      	adds	r3, r0, #0
 8005856:	1c1c      	adds	r4, r3, #0
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	3308      	adds	r3, #8
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	1c19      	adds	r1, r3, #0
 8005864:	1c10      	adds	r0, r2, #0
 8005866:	f7fb f9d3 	bl	8000c10 <__aeabi_fmul>
 800586a:	1c03      	adds	r3, r0, #0
 800586c:	1c19      	adds	r1, r3, #0
 800586e:	1c20      	adds	r0, r4, #0
 8005870:	f7fa fe68 	bl	8000544 <__aeabi_fadd>
 8005874:	1c03      	adds	r3, r0, #0
 8005876:	1c1a      	adds	r2, r3, #0
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	601a      	str	r2, [r3, #0]
	new_data[1] = accel_data[0]*RotationMatrix->a21 + accel_data[1]*RotationMatrix->a22 + accel_data[2]*RotationMatrix->a23;
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	68db      	ldr	r3, [r3, #12]
 8005884:	1c19      	adds	r1, r3, #0
 8005886:	1c10      	adds	r0, r2, #0
 8005888:	f7fb f9c2 	bl	8000c10 <__aeabi_fmul>
 800588c:	1c03      	adds	r3, r0, #0
 800588e:	1c1c      	adds	r4, r3, #0
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	3304      	adds	r3, #4
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	691b      	ldr	r3, [r3, #16]
 800589a:	1c19      	adds	r1, r3, #0
 800589c:	1c10      	adds	r0, r2, #0
 800589e:	f7fb f9b7 	bl	8000c10 <__aeabi_fmul>
 80058a2:	1c03      	adds	r3, r0, #0
 80058a4:	1c19      	adds	r1, r3, #0
 80058a6:	1c20      	adds	r0, r4, #0
 80058a8:	f7fa fe4c 	bl	8000544 <__aeabi_fadd>
 80058ac:	1c03      	adds	r3, r0, #0
 80058ae:	1c1d      	adds	r5, r3, #0
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	3308      	adds	r3, #8
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	695b      	ldr	r3, [r3, #20]
 80058ba:	1c19      	adds	r1, r3, #0
 80058bc:	1c10      	adds	r0, r2, #0
 80058be:	f7fb f9a7 	bl	8000c10 <__aeabi_fmul>
 80058c2:	1c03      	adds	r3, r0, #0
 80058c4:	1c1a      	adds	r2, r3, #0
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	1d1c      	adds	r4, r3, #4
 80058ca:	1c11      	adds	r1, r2, #0
 80058cc:	1c28      	adds	r0, r5, #0
 80058ce:	f7fa fe39 	bl	8000544 <__aeabi_fadd>
 80058d2:	1c03      	adds	r3, r0, #0
 80058d4:	6023      	str	r3, [r4, #0]
	new_data[2] = accel_data[0]*RotationMatrix->a31 + accel_data[1]*RotationMatrix->a32 + accel_data[2]*RotationMatrix->a33;
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	699b      	ldr	r3, [r3, #24]
 80058de:	1c19      	adds	r1, r3, #0
 80058e0:	1c10      	adds	r0, r2, #0
 80058e2:	f7fb f995 	bl	8000c10 <__aeabi_fmul>
 80058e6:	1c03      	adds	r3, r0, #0
 80058e8:	1c1c      	adds	r4, r3, #0
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	3304      	adds	r3, #4
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	69db      	ldr	r3, [r3, #28]
 80058f4:	1c19      	adds	r1, r3, #0
 80058f6:	1c10      	adds	r0, r2, #0
 80058f8:	f7fb f98a 	bl	8000c10 <__aeabi_fmul>
 80058fc:	1c03      	adds	r3, r0, #0
 80058fe:	1c19      	adds	r1, r3, #0
 8005900:	1c20      	adds	r0, r4, #0
 8005902:	f7fa fe1f 	bl	8000544 <__aeabi_fadd>
 8005906:	1c03      	adds	r3, r0, #0
 8005908:	1c1d      	adds	r5, r3, #0
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	3308      	adds	r3, #8
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6a1b      	ldr	r3, [r3, #32]
 8005914:	1c19      	adds	r1, r3, #0
 8005916:	1c10      	adds	r0, r2, #0
 8005918:	f7fb f97a 	bl	8000c10 <__aeabi_fmul>
 800591c:	1c03      	adds	r3, r0, #0
 800591e:	1c1a      	adds	r2, r3, #0
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	3308      	adds	r3, #8
 8005924:	001c      	movs	r4, r3
 8005926:	1c11      	adds	r1, r2, #0
 8005928:	1c28      	adds	r0, r5, #0
 800592a:	f7fa fe0b 	bl	8000544 <__aeabi_fadd>
 800592e:	1c03      	adds	r3, r0, #0
 8005930:	6023      	str	r3, [r4, #0]

	float norm = 1.0 / sqrt(new_data[0]*new_data[0] + new_data[1]*new_data[1] + new_data[2]*new_data[2]);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	1c19      	adds	r1, r3, #0
 800593c:	1c10      	adds	r0, r2, #0
 800593e:	f7fb f967 	bl	8000c10 <__aeabi_fmul>
 8005942:	1c03      	adds	r3, r0, #0
 8005944:	1c1c      	adds	r4, r3, #0
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	3304      	adds	r3, #4
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	3304      	adds	r3, #4
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	1c19      	adds	r1, r3, #0
 8005954:	1c10      	adds	r0, r2, #0
 8005956:	f7fb f95b 	bl	8000c10 <__aeabi_fmul>
 800595a:	1c03      	adds	r3, r0, #0
 800595c:	1c19      	adds	r1, r3, #0
 800595e:	1c20      	adds	r0, r4, #0
 8005960:	f7fa fdf0 	bl	8000544 <__aeabi_fadd>
 8005964:	1c03      	adds	r3, r0, #0
 8005966:	1c1c      	adds	r4, r3, #0
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	3308      	adds	r3, #8
 800596c:	681a      	ldr	r2, [r3, #0]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	3308      	adds	r3, #8
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	1c19      	adds	r1, r3, #0
 8005976:	1c10      	adds	r0, r2, #0
 8005978:	f7fb f94a 	bl	8000c10 <__aeabi_fmul>
 800597c:	1c03      	adds	r3, r0, #0
 800597e:	1c19      	adds	r1, r3, #0
 8005980:	1c20      	adds	r0, r4, #0
 8005982:	f7fa fddf 	bl	8000544 <__aeabi_fadd>
 8005986:	1c03      	adds	r3, r0, #0
 8005988:	1c18      	adds	r0, r3, #0
 800598a:	f7fd faa1 	bl	8002ed0 <__aeabi_f2d>
 800598e:	0002      	movs	r2, r0
 8005990:	000b      	movs	r3, r1
 8005992:	0010      	movs	r0, r2
 8005994:	0019      	movs	r1, r3
 8005996:	f00a fb2b 	bl	800fff0 <sqrt>
 800599a:	0002      	movs	r2, r0
 800599c:	000b      	movs	r3, r1
 800599e:	2000      	movs	r0, #0
 80059a0:	4917      	ldr	r1, [pc, #92]	; (8005a00 <CalculateAccelerometerInEarthFrame+0x1e8>)
 80059a2:	f7fb ffe7 	bl	8001974 <__aeabi_ddiv>
 80059a6:	0002      	movs	r2, r0
 80059a8:	000b      	movs	r3, r1
 80059aa:	0010      	movs	r0, r2
 80059ac:	0019      	movs	r1, r3
 80059ae:	f7fd fad7 	bl	8002f60 <__aeabi_d2f>
 80059b2:	1c03      	adds	r3, r0, #0
 80059b4:	617b      	str	r3, [r7, #20]
	new_data[0] *= norm;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	6979      	ldr	r1, [r7, #20]
 80059bc:	1c18      	adds	r0, r3, #0
 80059be:	f7fb f927 	bl	8000c10 <__aeabi_fmul>
 80059c2:	1c03      	adds	r3, r0, #0
 80059c4:	1c1a      	adds	r2, r3, #0
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	601a      	str	r2, [r3, #0]
	new_data[1] *= norm;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	3304      	adds	r3, #4
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	1d1c      	adds	r4, r3, #4
 80059d4:	6979      	ldr	r1, [r7, #20]
 80059d6:	1c10      	adds	r0, r2, #0
 80059d8:	f7fb f91a 	bl	8000c10 <__aeabi_fmul>
 80059dc:	1c03      	adds	r3, r0, #0
 80059de:	6023      	str	r3, [r4, #0]
	new_data[2] *= norm;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	3308      	adds	r3, #8
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	3308      	adds	r3, #8
 80059ea:	001c      	movs	r4, r3
 80059ec:	6979      	ldr	r1, [r7, #20]
 80059ee:	1c10      	adds	r0, r2, #0
 80059f0:	f7fb f90e 	bl	8000c10 <__aeabi_fmul>
 80059f4:	1c03      	adds	r3, r0, #0
 80059f6:	6023      	str	r3, [r4, #0]
}
 80059f8:	46c0      	nop			; (mov r8, r8)
 80059fa:	46bd      	mov	sp, r7
 80059fc:	b006      	add	sp, #24
 80059fe:	bdb0      	pop	{r4, r5, r7, pc}
 8005a00:	3ff00000 	.word	0x3ff00000

08005a04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005a04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a06:	46de      	mov	lr, fp
 8005a08:	4657      	mov	r7, sl
 8005a0a:	464e      	mov	r6, r9
 8005a0c:	4645      	mov	r5, r8
 8005a0e:	b5e0      	push	{r5, r6, r7, lr}
 8005a10:	4cfe      	ldr	r4, [pc, #1016]	; (8005e0c <main+0x408>)
 8005a12:	44a5      	add	sp, r4
 8005a14:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005a16:	f003 ff1b 	bl	8009850 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005a1a:	f003 f9f3 	bl	8008e04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
	MX_GPIO_Init();
 8005a1e:	f003 fb9d 	bl	800915c <MX_GPIO_Init>
	MX_SPI1_Init();
 8005a22:	f003 faa9 	bl	8008f78 <MX_SPI1_Init>
	MX_USART2_UART_Init();
 8005a26:	f003 fb4b 	bl	80090c0 <MX_USART2_UART_Init>
	MX_RTC_Init();
 8005a2a:	f003 fa77 	bl	8008f1c <MX_RTC_Init>
	MX_TIM16_Init();
 8005a2e:	f003 fb1f 	bl	8009070 <MX_TIM16_Init>
	MX_I2C1_Init();
 8005a32:	f003 fa33 	bl	8008e9c <MX_I2C1_Init>
	MX_SPI2_Init();
 8005a36:	f003 fadd 	bl	8008ff4 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

	ICM_Initialize(&hspi1, &huart2, IMU_MOVABLE);
 8005a3a:	49f5      	ldr	r1, [pc, #980]	; (8005e10 <main+0x40c>)
 8005a3c:	4bf5      	ldr	r3, [pc, #980]	; (8005e14 <main+0x410>)
 8005a3e:	2200      	movs	r2, #0
 8005a40:	0018      	movs	r0, r3
 8005a42:	f7fd fc49 	bl	80032d8 <ICM_Initialize>
	ICM_Initialize(&hspi2, &huart2, IMU_FIXED);
 8005a46:	49f2      	ldr	r1, [pc, #968]	; (8005e10 <main+0x40c>)
 8005a48:	4bf3      	ldr	r3, [pc, #972]	; (8005e18 <main+0x414>)
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	0018      	movs	r0, r3
 8005a4e:	f7fd fc43 	bl	80032d8 <ICM_Initialize>

	char uart_buffer[200];

	float accel_data_0[3] = {0,0,0};
 8005a52:	4bf2      	ldr	r3, [pc, #968]	; (8005e1c <main+0x418>)
 8005a54:	22aa      	movs	r2, #170	; 0xaa
 8005a56:	0092      	lsls	r2, r2, #2
 8005a58:	4694      	mov	ip, r2
 8005a5a:	2208      	movs	r2, #8
 8005a5c:	4690      	mov	r8, r2
 8005a5e:	2208      	movs	r2, #8
 8005a60:	4691      	mov	r9, r2
 8005a62:	2208      	movs	r2, #8
 8005a64:	4692      	mov	sl, r2
 8005a66:	2208      	movs	r2, #8
 8005a68:	4693      	mov	fp, r2
 8005a6a:	44bb      	add	fp, r7
 8005a6c:	44da      	add	sl, fp
 8005a6e:	44d1      	add	r9, sl
 8005a70:	44c8      	add	r8, r9
 8005a72:	44c4      	add	ip, r8
 8005a74:	4463      	add	r3, ip
 8005a76:	2200      	movs	r2, #0
 8005a78:	601a      	str	r2, [r3, #0]
 8005a7a:	4be8      	ldr	r3, [pc, #928]	; (8005e1c <main+0x418>)
 8005a7c:	22aa      	movs	r2, #170	; 0xaa
 8005a7e:	0092      	lsls	r2, r2, #2
 8005a80:	4694      	mov	ip, r2
 8005a82:	2208      	movs	r2, #8
 8005a84:	4690      	mov	r8, r2
 8005a86:	2208      	movs	r2, #8
 8005a88:	4691      	mov	r9, r2
 8005a8a:	2208      	movs	r2, #8
 8005a8c:	4692      	mov	sl, r2
 8005a8e:	2208      	movs	r2, #8
 8005a90:	4693      	mov	fp, r2
 8005a92:	44bb      	add	fp, r7
 8005a94:	44da      	add	sl, fp
 8005a96:	44d1      	add	r9, sl
 8005a98:	44c8      	add	r8, r9
 8005a9a:	44c4      	add	ip, r8
 8005a9c:	4463      	add	r3, ip
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	605a      	str	r2, [r3, #4]
 8005aa2:	4bde      	ldr	r3, [pc, #888]	; (8005e1c <main+0x418>)
 8005aa4:	22aa      	movs	r2, #170	; 0xaa
 8005aa6:	0092      	lsls	r2, r2, #2
 8005aa8:	4694      	mov	ip, r2
 8005aaa:	2208      	movs	r2, #8
 8005aac:	4690      	mov	r8, r2
 8005aae:	2208      	movs	r2, #8
 8005ab0:	4691      	mov	r9, r2
 8005ab2:	2208      	movs	r2, #8
 8005ab4:	4692      	mov	sl, r2
 8005ab6:	2208      	movs	r2, #8
 8005ab8:	4693      	mov	fp, r2
 8005aba:	44bb      	add	fp, r7
 8005abc:	44da      	add	sl, fp
 8005abe:	44d1      	add	r9, sl
 8005ac0:	44c8      	add	r8, r9
 8005ac2:	44c4      	add	ip, r8
 8005ac4:	4463      	add	r3, ip
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	609a      	str	r2, [r3, #8]
	float accel_data_1[3] = {0,0,0};
 8005aca:	4bd5      	ldr	r3, [pc, #852]	; (8005e20 <main+0x41c>)
 8005acc:	22aa      	movs	r2, #170	; 0xaa
 8005ace:	0092      	lsls	r2, r2, #2
 8005ad0:	4694      	mov	ip, r2
 8005ad2:	2208      	movs	r2, #8
 8005ad4:	4690      	mov	r8, r2
 8005ad6:	2208      	movs	r2, #8
 8005ad8:	4691      	mov	r9, r2
 8005ada:	2208      	movs	r2, #8
 8005adc:	4692      	mov	sl, r2
 8005ade:	2208      	movs	r2, #8
 8005ae0:	4693      	mov	fp, r2
 8005ae2:	44bb      	add	fp, r7
 8005ae4:	44da      	add	sl, fp
 8005ae6:	44d1      	add	r9, sl
 8005ae8:	44c8      	add	r8, r9
 8005aea:	44c4      	add	ip, r8
 8005aec:	4463      	add	r3, ip
 8005aee:	2200      	movs	r2, #0
 8005af0:	601a      	str	r2, [r3, #0]
 8005af2:	4bcb      	ldr	r3, [pc, #812]	; (8005e20 <main+0x41c>)
 8005af4:	22aa      	movs	r2, #170	; 0xaa
 8005af6:	0092      	lsls	r2, r2, #2
 8005af8:	4694      	mov	ip, r2
 8005afa:	2208      	movs	r2, #8
 8005afc:	4690      	mov	r8, r2
 8005afe:	2208      	movs	r2, #8
 8005b00:	4691      	mov	r9, r2
 8005b02:	2208      	movs	r2, #8
 8005b04:	4692      	mov	sl, r2
 8005b06:	2208      	movs	r2, #8
 8005b08:	4693      	mov	fp, r2
 8005b0a:	44bb      	add	fp, r7
 8005b0c:	44da      	add	sl, fp
 8005b0e:	44d1      	add	r9, sl
 8005b10:	44c8      	add	r8, r9
 8005b12:	44c4      	add	ip, r8
 8005b14:	4463      	add	r3, ip
 8005b16:	2200      	movs	r2, #0
 8005b18:	605a      	str	r2, [r3, #4]
 8005b1a:	4bc1      	ldr	r3, [pc, #772]	; (8005e20 <main+0x41c>)
 8005b1c:	22aa      	movs	r2, #170	; 0xaa
 8005b1e:	0092      	lsls	r2, r2, #2
 8005b20:	4694      	mov	ip, r2
 8005b22:	2208      	movs	r2, #8
 8005b24:	4690      	mov	r8, r2
 8005b26:	2208      	movs	r2, #8
 8005b28:	4691      	mov	r9, r2
 8005b2a:	2208      	movs	r2, #8
 8005b2c:	4692      	mov	sl, r2
 8005b2e:	2208      	movs	r2, #8
 8005b30:	4693      	mov	fp, r2
 8005b32:	44bb      	add	fp, r7
 8005b34:	44da      	add	sl, fp
 8005b36:	44d1      	add	r9, sl
 8005b38:	44c8      	add	r8, r9
 8005b3a:	44c4      	add	ip, r8
 8005b3c:	4463      	add	r3, ip
 8005b3e:	2200      	movs	r2, #0
 8005b40:	609a      	str	r2, [r3, #8]
	float gyro_data_0[3] = {0,0,0};
 8005b42:	4bb8      	ldr	r3, [pc, #736]	; (8005e24 <main+0x420>)
 8005b44:	22aa      	movs	r2, #170	; 0xaa
 8005b46:	0092      	lsls	r2, r2, #2
 8005b48:	4694      	mov	ip, r2
 8005b4a:	2208      	movs	r2, #8
 8005b4c:	4690      	mov	r8, r2
 8005b4e:	2208      	movs	r2, #8
 8005b50:	4691      	mov	r9, r2
 8005b52:	2208      	movs	r2, #8
 8005b54:	4692      	mov	sl, r2
 8005b56:	2208      	movs	r2, #8
 8005b58:	4693      	mov	fp, r2
 8005b5a:	44bb      	add	fp, r7
 8005b5c:	44da      	add	sl, fp
 8005b5e:	44d1      	add	r9, sl
 8005b60:	44c8      	add	r8, r9
 8005b62:	44c4      	add	ip, r8
 8005b64:	4463      	add	r3, ip
 8005b66:	2200      	movs	r2, #0
 8005b68:	601a      	str	r2, [r3, #0]
 8005b6a:	4bae      	ldr	r3, [pc, #696]	; (8005e24 <main+0x420>)
 8005b6c:	22aa      	movs	r2, #170	; 0xaa
 8005b6e:	0092      	lsls	r2, r2, #2
 8005b70:	4694      	mov	ip, r2
 8005b72:	2208      	movs	r2, #8
 8005b74:	4690      	mov	r8, r2
 8005b76:	2208      	movs	r2, #8
 8005b78:	4691      	mov	r9, r2
 8005b7a:	2208      	movs	r2, #8
 8005b7c:	4692      	mov	sl, r2
 8005b7e:	2208      	movs	r2, #8
 8005b80:	4693      	mov	fp, r2
 8005b82:	44bb      	add	fp, r7
 8005b84:	44da      	add	sl, fp
 8005b86:	44d1      	add	r9, sl
 8005b88:	44c8      	add	r8, r9
 8005b8a:	44c4      	add	ip, r8
 8005b8c:	4463      	add	r3, ip
 8005b8e:	2200      	movs	r2, #0
 8005b90:	605a      	str	r2, [r3, #4]
 8005b92:	4ba4      	ldr	r3, [pc, #656]	; (8005e24 <main+0x420>)
 8005b94:	22aa      	movs	r2, #170	; 0xaa
 8005b96:	0092      	lsls	r2, r2, #2
 8005b98:	4694      	mov	ip, r2
 8005b9a:	2208      	movs	r2, #8
 8005b9c:	4690      	mov	r8, r2
 8005b9e:	2208      	movs	r2, #8
 8005ba0:	4691      	mov	r9, r2
 8005ba2:	2208      	movs	r2, #8
 8005ba4:	4692      	mov	sl, r2
 8005ba6:	2208      	movs	r2, #8
 8005ba8:	4693      	mov	fp, r2
 8005baa:	44bb      	add	fp, r7
 8005bac:	44da      	add	sl, fp
 8005bae:	44d1      	add	r9, sl
 8005bb0:	44c8      	add	r8, r9
 8005bb2:	44c4      	add	ip, r8
 8005bb4:	4463      	add	r3, ip
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	609a      	str	r2, [r3, #8]
	float gyro_data_1[3] = {0,0,0};
 8005bba:	4b9b      	ldr	r3, [pc, #620]	; (8005e28 <main+0x424>)
 8005bbc:	22aa      	movs	r2, #170	; 0xaa
 8005bbe:	0092      	lsls	r2, r2, #2
 8005bc0:	4694      	mov	ip, r2
 8005bc2:	2208      	movs	r2, #8
 8005bc4:	4690      	mov	r8, r2
 8005bc6:	2208      	movs	r2, #8
 8005bc8:	4691      	mov	r9, r2
 8005bca:	2208      	movs	r2, #8
 8005bcc:	4692      	mov	sl, r2
 8005bce:	2208      	movs	r2, #8
 8005bd0:	4693      	mov	fp, r2
 8005bd2:	44bb      	add	fp, r7
 8005bd4:	44da      	add	sl, fp
 8005bd6:	44d1      	add	r9, sl
 8005bd8:	44c8      	add	r8, r9
 8005bda:	44c4      	add	ip, r8
 8005bdc:	4463      	add	r3, ip
 8005bde:	2200      	movs	r2, #0
 8005be0:	601a      	str	r2, [r3, #0]
 8005be2:	4b91      	ldr	r3, [pc, #580]	; (8005e28 <main+0x424>)
 8005be4:	22aa      	movs	r2, #170	; 0xaa
 8005be6:	0092      	lsls	r2, r2, #2
 8005be8:	4694      	mov	ip, r2
 8005bea:	2208      	movs	r2, #8
 8005bec:	4690      	mov	r8, r2
 8005bee:	2208      	movs	r2, #8
 8005bf0:	4691      	mov	r9, r2
 8005bf2:	2208      	movs	r2, #8
 8005bf4:	4692      	mov	sl, r2
 8005bf6:	2208      	movs	r2, #8
 8005bf8:	4693      	mov	fp, r2
 8005bfa:	44bb      	add	fp, r7
 8005bfc:	44da      	add	sl, fp
 8005bfe:	44d1      	add	r9, sl
 8005c00:	44c8      	add	r8, r9
 8005c02:	44c4      	add	ip, r8
 8005c04:	4463      	add	r3, ip
 8005c06:	2200      	movs	r2, #0
 8005c08:	605a      	str	r2, [r3, #4]
 8005c0a:	4b87      	ldr	r3, [pc, #540]	; (8005e28 <main+0x424>)
 8005c0c:	22aa      	movs	r2, #170	; 0xaa
 8005c0e:	0092      	lsls	r2, r2, #2
 8005c10:	4694      	mov	ip, r2
 8005c12:	2208      	movs	r2, #8
 8005c14:	4690      	mov	r8, r2
 8005c16:	2208      	movs	r2, #8
 8005c18:	4691      	mov	r9, r2
 8005c1a:	2208      	movs	r2, #8
 8005c1c:	4692      	mov	sl, r2
 8005c1e:	2208      	movs	r2, #8
 8005c20:	4693      	mov	fp, r2
 8005c22:	44bb      	add	fp, r7
 8005c24:	44da      	add	sl, fp
 8005c26:	44d1      	add	r9, sl
 8005c28:	44c8      	add	r8, r9
 8005c2a:	44c4      	add	ip, r8
 8005c2c:	4463      	add	r3, ip
 8005c2e:	2200      	movs	r2, #0
 8005c30:	609a      	str	r2, [r3, #8]
	float accel_data_earthframe_0[3] = {0,0,0};
 8005c32:	4b7e      	ldr	r3, [pc, #504]	; (8005e2c <main+0x428>)
 8005c34:	22aa      	movs	r2, #170	; 0xaa
 8005c36:	0092      	lsls	r2, r2, #2
 8005c38:	4694      	mov	ip, r2
 8005c3a:	2208      	movs	r2, #8
 8005c3c:	4690      	mov	r8, r2
 8005c3e:	2208      	movs	r2, #8
 8005c40:	4691      	mov	r9, r2
 8005c42:	2208      	movs	r2, #8
 8005c44:	4692      	mov	sl, r2
 8005c46:	2208      	movs	r2, #8
 8005c48:	4693      	mov	fp, r2
 8005c4a:	44bb      	add	fp, r7
 8005c4c:	44da      	add	sl, fp
 8005c4e:	44d1      	add	r9, sl
 8005c50:	44c8      	add	r8, r9
 8005c52:	44c4      	add	ip, r8
 8005c54:	4463      	add	r3, ip
 8005c56:	2200      	movs	r2, #0
 8005c58:	601a      	str	r2, [r3, #0]
 8005c5a:	4b74      	ldr	r3, [pc, #464]	; (8005e2c <main+0x428>)
 8005c5c:	22aa      	movs	r2, #170	; 0xaa
 8005c5e:	0092      	lsls	r2, r2, #2
 8005c60:	4694      	mov	ip, r2
 8005c62:	2208      	movs	r2, #8
 8005c64:	4690      	mov	r8, r2
 8005c66:	2208      	movs	r2, #8
 8005c68:	4691      	mov	r9, r2
 8005c6a:	2208      	movs	r2, #8
 8005c6c:	4692      	mov	sl, r2
 8005c6e:	2208      	movs	r2, #8
 8005c70:	4693      	mov	fp, r2
 8005c72:	44bb      	add	fp, r7
 8005c74:	44da      	add	sl, fp
 8005c76:	44d1      	add	r9, sl
 8005c78:	44c8      	add	r8, r9
 8005c7a:	44c4      	add	ip, r8
 8005c7c:	4463      	add	r3, ip
 8005c7e:	2200      	movs	r2, #0
 8005c80:	605a      	str	r2, [r3, #4]
 8005c82:	4b6a      	ldr	r3, [pc, #424]	; (8005e2c <main+0x428>)
 8005c84:	22aa      	movs	r2, #170	; 0xaa
 8005c86:	0092      	lsls	r2, r2, #2
 8005c88:	4694      	mov	ip, r2
 8005c8a:	2208      	movs	r2, #8
 8005c8c:	4690      	mov	r8, r2
 8005c8e:	2208      	movs	r2, #8
 8005c90:	4691      	mov	r9, r2
 8005c92:	2208      	movs	r2, #8
 8005c94:	4692      	mov	sl, r2
 8005c96:	2208      	movs	r2, #8
 8005c98:	4693      	mov	fp, r2
 8005c9a:	44bb      	add	fp, r7
 8005c9c:	44da      	add	sl, fp
 8005c9e:	44d1      	add	r9, sl
 8005ca0:	44c8      	add	r8, r9
 8005ca2:	44c4      	add	ip, r8
 8005ca4:	4463      	add	r3, ip
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	609a      	str	r2, [r3, #8]
	float accel_data_earthframe_1[3] = {0,0,0};
 8005caa:	4b61      	ldr	r3, [pc, #388]	; (8005e30 <main+0x42c>)
 8005cac:	22aa      	movs	r2, #170	; 0xaa
 8005cae:	0092      	lsls	r2, r2, #2
 8005cb0:	4694      	mov	ip, r2
 8005cb2:	2208      	movs	r2, #8
 8005cb4:	4690      	mov	r8, r2
 8005cb6:	2208      	movs	r2, #8
 8005cb8:	4691      	mov	r9, r2
 8005cba:	2208      	movs	r2, #8
 8005cbc:	4692      	mov	sl, r2
 8005cbe:	2208      	movs	r2, #8
 8005cc0:	4693      	mov	fp, r2
 8005cc2:	44bb      	add	fp, r7
 8005cc4:	44da      	add	sl, fp
 8005cc6:	44d1      	add	r9, sl
 8005cc8:	44c8      	add	r8, r9
 8005cca:	44c4      	add	ip, r8
 8005ccc:	4463      	add	r3, ip
 8005cce:	2200      	movs	r2, #0
 8005cd0:	601a      	str	r2, [r3, #0]
 8005cd2:	4b57      	ldr	r3, [pc, #348]	; (8005e30 <main+0x42c>)
 8005cd4:	22aa      	movs	r2, #170	; 0xaa
 8005cd6:	0092      	lsls	r2, r2, #2
 8005cd8:	4694      	mov	ip, r2
 8005cda:	2208      	movs	r2, #8
 8005cdc:	4690      	mov	r8, r2
 8005cde:	2208      	movs	r2, #8
 8005ce0:	4691      	mov	r9, r2
 8005ce2:	2208      	movs	r2, #8
 8005ce4:	4692      	mov	sl, r2
 8005ce6:	2208      	movs	r2, #8
 8005ce8:	4693      	mov	fp, r2
 8005cea:	44bb      	add	fp, r7
 8005cec:	44da      	add	sl, fp
 8005cee:	44d1      	add	r9, sl
 8005cf0:	44c8      	add	r8, r9
 8005cf2:	44c4      	add	ip, r8
 8005cf4:	4463      	add	r3, ip
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	605a      	str	r2, [r3, #4]
 8005cfa:	4b4d      	ldr	r3, [pc, #308]	; (8005e30 <main+0x42c>)
 8005cfc:	22aa      	movs	r2, #170	; 0xaa
 8005cfe:	0092      	lsls	r2, r2, #2
 8005d00:	4694      	mov	ip, r2
 8005d02:	2208      	movs	r2, #8
 8005d04:	4690      	mov	r8, r2
 8005d06:	2208      	movs	r2, #8
 8005d08:	4691      	mov	r9, r2
 8005d0a:	2208      	movs	r2, #8
 8005d0c:	4692      	mov	sl, r2
 8005d0e:	2208      	movs	r2, #8
 8005d10:	4693      	mov	fp, r2
 8005d12:	44bb      	add	fp, r7
 8005d14:	44da      	add	sl, fp
 8005d16:	44d1      	add	r9, sl
 8005d18:	44c8      	add	r8, r9
 8005d1a:	44c4      	add	ip, r8
 8005d1c:	4463      	add	r3, ip
 8005d1e:	2200      	movs	r2, #0
 8005d20:	609a      	str	r2, [r3, #8]
	float gyro_bias_0[3] = {0,0,0};
 8005d22:	4b44      	ldr	r3, [pc, #272]	; (8005e34 <main+0x430>)
 8005d24:	22aa      	movs	r2, #170	; 0xaa
 8005d26:	0092      	lsls	r2, r2, #2
 8005d28:	4694      	mov	ip, r2
 8005d2a:	2208      	movs	r2, #8
 8005d2c:	4690      	mov	r8, r2
 8005d2e:	2208      	movs	r2, #8
 8005d30:	4691      	mov	r9, r2
 8005d32:	2208      	movs	r2, #8
 8005d34:	4692      	mov	sl, r2
 8005d36:	2208      	movs	r2, #8
 8005d38:	4693      	mov	fp, r2
 8005d3a:	44bb      	add	fp, r7
 8005d3c:	44da      	add	sl, fp
 8005d3e:	44d1      	add	r9, sl
 8005d40:	44c8      	add	r8, r9
 8005d42:	44c4      	add	ip, r8
 8005d44:	4463      	add	r3, ip
 8005d46:	2200      	movs	r2, #0
 8005d48:	601a      	str	r2, [r3, #0]
 8005d4a:	4b3a      	ldr	r3, [pc, #232]	; (8005e34 <main+0x430>)
 8005d4c:	22aa      	movs	r2, #170	; 0xaa
 8005d4e:	0092      	lsls	r2, r2, #2
 8005d50:	4694      	mov	ip, r2
 8005d52:	2208      	movs	r2, #8
 8005d54:	4690      	mov	r8, r2
 8005d56:	2208      	movs	r2, #8
 8005d58:	4691      	mov	r9, r2
 8005d5a:	2208      	movs	r2, #8
 8005d5c:	4692      	mov	sl, r2
 8005d5e:	2208      	movs	r2, #8
 8005d60:	4693      	mov	fp, r2
 8005d62:	44bb      	add	fp, r7
 8005d64:	44da      	add	sl, fp
 8005d66:	44d1      	add	r9, sl
 8005d68:	44c8      	add	r8, r9
 8005d6a:	44c4      	add	ip, r8
 8005d6c:	4463      	add	r3, ip
 8005d6e:	2200      	movs	r2, #0
 8005d70:	605a      	str	r2, [r3, #4]
 8005d72:	4b30      	ldr	r3, [pc, #192]	; (8005e34 <main+0x430>)
 8005d74:	22aa      	movs	r2, #170	; 0xaa
 8005d76:	0092      	lsls	r2, r2, #2
 8005d78:	4694      	mov	ip, r2
 8005d7a:	2208      	movs	r2, #8
 8005d7c:	4690      	mov	r8, r2
 8005d7e:	2208      	movs	r2, #8
 8005d80:	4691      	mov	r9, r2
 8005d82:	2208      	movs	r2, #8
 8005d84:	4692      	mov	sl, r2
 8005d86:	2208      	movs	r2, #8
 8005d88:	4693      	mov	fp, r2
 8005d8a:	44bb      	add	fp, r7
 8005d8c:	44da      	add	sl, fp
 8005d8e:	44d1      	add	r9, sl
 8005d90:	44c8      	add	r8, r9
 8005d92:	44c4      	add	ip, r8
 8005d94:	4463      	add	r3, ip
 8005d96:	2200      	movs	r2, #0
 8005d98:	609a      	str	r2, [r3, #8]
	float gyro_bias_1[3] = {0,0,0};
 8005d9a:	4b27      	ldr	r3, [pc, #156]	; (8005e38 <main+0x434>)
 8005d9c:	22aa      	movs	r2, #170	; 0xaa
 8005d9e:	0092      	lsls	r2, r2, #2
 8005da0:	4694      	mov	ip, r2
 8005da2:	2208      	movs	r2, #8
 8005da4:	4690      	mov	r8, r2
 8005da6:	2208      	movs	r2, #8
 8005da8:	4691      	mov	r9, r2
 8005daa:	2208      	movs	r2, #8
 8005dac:	4692      	mov	sl, r2
 8005dae:	2208      	movs	r2, #8
 8005db0:	4693      	mov	fp, r2
 8005db2:	44bb      	add	fp, r7
 8005db4:	44da      	add	sl, fp
 8005db6:	44d1      	add	r9, sl
 8005db8:	44c8      	add	r8, r9
 8005dba:	44c4      	add	ip, r8
 8005dbc:	4463      	add	r3, ip
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	601a      	str	r2, [r3, #0]
 8005dc2:	4b1d      	ldr	r3, [pc, #116]	; (8005e38 <main+0x434>)
 8005dc4:	22aa      	movs	r2, #170	; 0xaa
 8005dc6:	0092      	lsls	r2, r2, #2
 8005dc8:	4694      	mov	ip, r2
 8005dca:	2208      	movs	r2, #8
 8005dcc:	4690      	mov	r8, r2
 8005dce:	2208      	movs	r2, #8
 8005dd0:	4691      	mov	r9, r2
 8005dd2:	2208      	movs	r2, #8
 8005dd4:	4692      	mov	sl, r2
 8005dd6:	2208      	movs	r2, #8
 8005dd8:	4693      	mov	fp, r2
 8005dda:	44bb      	add	fp, r7
 8005ddc:	44da      	add	sl, fp
 8005dde:	44d1      	add	r9, sl
 8005de0:	44c8      	add	r8, r9
 8005de2:	44c4      	add	ip, r8
 8005de4:	4463      	add	r3, ip
 8005de6:	2200      	movs	r2, #0
 8005de8:	605a      	str	r2, [r3, #4]
 8005dea:	4b13      	ldr	r3, [pc, #76]	; (8005e38 <main+0x434>)
 8005dec:	22aa      	movs	r2, #170	; 0xaa
 8005dee:	0092      	lsls	r2, r2, #2
 8005df0:	4694      	mov	ip, r2
 8005df2:	2208      	movs	r2, #8
 8005df4:	4690      	mov	r8, r2
 8005df6:	2208      	movs	r2, #8
 8005df8:	4691      	mov	r9, r2
 8005dfa:	2208      	movs	r2, #8
 8005dfc:	4692      	mov	sl, r2
 8005dfe:	2208      	movs	r2, #8
 8005e00:	4693      	mov	fp, r2
 8005e02:	44bb      	add	fp, r7
 8005e04:	44da      	add	sl, fp
 8005e06:	44d1      	add	r9, sl
 8005e08:	e018      	b.n	8005e3c <main+0x438>
 8005e0a:	46c0      	nop			; (mov r8, r8)
 8005e0c:	fffffd24 	.word	0xfffffd24
 8005e10:	200004e8 	.word	0x200004e8
 8005e14:	20000484 	.word	0x20000484
 8005e18:	200003a8 	.word	0x200003a8
 8005e1c:	fffffee8 	.word	0xfffffee8
 8005e20:	fffffedc 	.word	0xfffffedc
 8005e24:	fffffed0 	.word	0xfffffed0
 8005e28:	fffffec4 	.word	0xfffffec4
 8005e2c:	fffffeb8 	.word	0xfffffeb8
 8005e30:	fffffeac 	.word	0xfffffeac
 8005e34:	fffffea0 	.word	0xfffffea0
 8005e38:	fffffe94 	.word	0xfffffe94
 8005e3c:	44c8      	add	r8, r9
 8005e3e:	44c4      	add	ip, r8
 8005e40:	4463      	add	r3, ip
 8005e42:	2200      	movs	r2, #0
 8005e44:	609a      	str	r2, [r3, #8]
	float accel_bias_0[2] = {0,0};
 8005e46:	4bfe      	ldr	r3, [pc, #1016]	; (8006240 <main+0x83c>)
 8005e48:	22aa      	movs	r2, #170	; 0xaa
 8005e4a:	0092      	lsls	r2, r2, #2
 8005e4c:	4694      	mov	ip, r2
 8005e4e:	2208      	movs	r2, #8
 8005e50:	4690      	mov	r8, r2
 8005e52:	2208      	movs	r2, #8
 8005e54:	4691      	mov	r9, r2
 8005e56:	2208      	movs	r2, #8
 8005e58:	4692      	mov	sl, r2
 8005e5a:	2208      	movs	r2, #8
 8005e5c:	4693      	mov	fp, r2
 8005e5e:	44bb      	add	fp, r7
 8005e60:	44da      	add	sl, fp
 8005e62:	44d1      	add	r9, sl
 8005e64:	44c8      	add	r8, r9
 8005e66:	44c4      	add	ip, r8
 8005e68:	4463      	add	r3, ip
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	601a      	str	r2, [r3, #0]
 8005e6e:	4bf4      	ldr	r3, [pc, #976]	; (8006240 <main+0x83c>)
 8005e70:	22aa      	movs	r2, #170	; 0xaa
 8005e72:	0092      	lsls	r2, r2, #2
 8005e74:	4694      	mov	ip, r2
 8005e76:	2208      	movs	r2, #8
 8005e78:	4690      	mov	r8, r2
 8005e7a:	2208      	movs	r2, #8
 8005e7c:	4691      	mov	r9, r2
 8005e7e:	2208      	movs	r2, #8
 8005e80:	4692      	mov	sl, r2
 8005e82:	2208      	movs	r2, #8
 8005e84:	4693      	mov	fp, r2
 8005e86:	44bb      	add	fp, r7
 8005e88:	44da      	add	sl, fp
 8005e8a:	44d1      	add	r9, sl
 8005e8c:	44c8      	add	r8, r9
 8005e8e:	44c4      	add	ip, r8
 8005e90:	4463      	add	r3, ip
 8005e92:	2200      	movs	r2, #0
 8005e94:	605a      	str	r2, [r3, #4]
	float accel_bias_1[2] = {0,0};
 8005e96:	4beb      	ldr	r3, [pc, #940]	; (8006244 <main+0x840>)
 8005e98:	22aa      	movs	r2, #170	; 0xaa
 8005e9a:	0092      	lsls	r2, r2, #2
 8005e9c:	4694      	mov	ip, r2
 8005e9e:	2208      	movs	r2, #8
 8005ea0:	4690      	mov	r8, r2
 8005ea2:	2208      	movs	r2, #8
 8005ea4:	4691      	mov	r9, r2
 8005ea6:	2208      	movs	r2, #8
 8005ea8:	4692      	mov	sl, r2
 8005eaa:	2208      	movs	r2, #8
 8005eac:	4693      	mov	fp, r2
 8005eae:	44bb      	add	fp, r7
 8005eb0:	44da      	add	sl, fp
 8005eb2:	44d1      	add	r9, sl
 8005eb4:	44c8      	add	r8, r9
 8005eb6:	44c4      	add	ip, r8
 8005eb8:	4463      	add	r3, ip
 8005eba:	2200      	movs	r2, #0
 8005ebc:	601a      	str	r2, [r3, #0]
 8005ebe:	4be1      	ldr	r3, [pc, #900]	; (8006244 <main+0x840>)
 8005ec0:	22aa      	movs	r2, #170	; 0xaa
 8005ec2:	0092      	lsls	r2, r2, #2
 8005ec4:	4694      	mov	ip, r2
 8005ec6:	2208      	movs	r2, #8
 8005ec8:	4690      	mov	r8, r2
 8005eca:	2208      	movs	r2, #8
 8005ecc:	4691      	mov	r9, r2
 8005ece:	2208      	movs	r2, #8
 8005ed0:	4692      	mov	sl, r2
 8005ed2:	2208      	movs	r2, #8
 8005ed4:	4693      	mov	fp, r2
 8005ed6:	44bb      	add	fp, r7
 8005ed8:	44da      	add	sl, fp
 8005eda:	44d1      	add	r9, sl
 8005edc:	44c8      	add	r8, r9
 8005ede:	44c4      	add	ip, r8
 8005ee0:	4463      	add	r3, ip
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	605a      	str	r2, [r3, #4]
		float tampering_buffer_0[6][TAMPERING_BUFFER_SIZE];
		float tampering_buffer_1[6][TAMPERING_BUFFER_SIZE];
	#endif

	// High pass Filter Variables
	float low_pass_gyro_0[3] = {0,0,0};
 8005ee6:	4bd8      	ldr	r3, [pc, #864]	; (8006248 <main+0x844>)
 8005ee8:	22aa      	movs	r2, #170	; 0xaa
 8005eea:	0092      	lsls	r2, r2, #2
 8005eec:	4694      	mov	ip, r2
 8005eee:	2208      	movs	r2, #8
 8005ef0:	4690      	mov	r8, r2
 8005ef2:	2208      	movs	r2, #8
 8005ef4:	4691      	mov	r9, r2
 8005ef6:	2208      	movs	r2, #8
 8005ef8:	4692      	mov	sl, r2
 8005efa:	2208      	movs	r2, #8
 8005efc:	4693      	mov	fp, r2
 8005efe:	44bb      	add	fp, r7
 8005f00:	44da      	add	sl, fp
 8005f02:	44d1      	add	r9, sl
 8005f04:	44c8      	add	r8, r9
 8005f06:	44c4      	add	ip, r8
 8005f08:	4463      	add	r3, ip
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	601a      	str	r2, [r3, #0]
 8005f0e:	4bce      	ldr	r3, [pc, #824]	; (8006248 <main+0x844>)
 8005f10:	22aa      	movs	r2, #170	; 0xaa
 8005f12:	0092      	lsls	r2, r2, #2
 8005f14:	4694      	mov	ip, r2
 8005f16:	2208      	movs	r2, #8
 8005f18:	4690      	mov	r8, r2
 8005f1a:	2208      	movs	r2, #8
 8005f1c:	4691      	mov	r9, r2
 8005f1e:	2208      	movs	r2, #8
 8005f20:	4692      	mov	sl, r2
 8005f22:	2208      	movs	r2, #8
 8005f24:	4693      	mov	fp, r2
 8005f26:	44bb      	add	fp, r7
 8005f28:	44da      	add	sl, fp
 8005f2a:	44d1      	add	r9, sl
 8005f2c:	44c8      	add	r8, r9
 8005f2e:	44c4      	add	ip, r8
 8005f30:	4463      	add	r3, ip
 8005f32:	2200      	movs	r2, #0
 8005f34:	605a      	str	r2, [r3, #4]
 8005f36:	4bc4      	ldr	r3, [pc, #784]	; (8006248 <main+0x844>)
 8005f38:	22aa      	movs	r2, #170	; 0xaa
 8005f3a:	0092      	lsls	r2, r2, #2
 8005f3c:	4694      	mov	ip, r2
 8005f3e:	2208      	movs	r2, #8
 8005f40:	4690      	mov	r8, r2
 8005f42:	2208      	movs	r2, #8
 8005f44:	4691      	mov	r9, r2
 8005f46:	2208      	movs	r2, #8
 8005f48:	4692      	mov	sl, r2
 8005f4a:	2208      	movs	r2, #8
 8005f4c:	4693      	mov	fp, r2
 8005f4e:	44bb      	add	fp, r7
 8005f50:	44da      	add	sl, fp
 8005f52:	44d1      	add	r9, sl
 8005f54:	44c8      	add	r8, r9
 8005f56:	44c4      	add	ip, r8
 8005f58:	4463      	add	r3, ip
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	609a      	str	r2, [r3, #8]
	float low_pass_gyro_1[3] = {0,0,0};
 8005f5e:	4bbb      	ldr	r3, [pc, #748]	; (800624c <main+0x848>)
 8005f60:	22aa      	movs	r2, #170	; 0xaa
 8005f62:	0092      	lsls	r2, r2, #2
 8005f64:	4694      	mov	ip, r2
 8005f66:	2208      	movs	r2, #8
 8005f68:	4690      	mov	r8, r2
 8005f6a:	2208      	movs	r2, #8
 8005f6c:	4691      	mov	r9, r2
 8005f6e:	2208      	movs	r2, #8
 8005f70:	4692      	mov	sl, r2
 8005f72:	2208      	movs	r2, #8
 8005f74:	4693      	mov	fp, r2
 8005f76:	44bb      	add	fp, r7
 8005f78:	44da      	add	sl, fp
 8005f7a:	44d1      	add	r9, sl
 8005f7c:	44c8      	add	r8, r9
 8005f7e:	44c4      	add	ip, r8
 8005f80:	4463      	add	r3, ip
 8005f82:	2200      	movs	r2, #0
 8005f84:	601a      	str	r2, [r3, #0]
 8005f86:	4bb1      	ldr	r3, [pc, #708]	; (800624c <main+0x848>)
 8005f88:	22aa      	movs	r2, #170	; 0xaa
 8005f8a:	0092      	lsls	r2, r2, #2
 8005f8c:	4694      	mov	ip, r2
 8005f8e:	2208      	movs	r2, #8
 8005f90:	4690      	mov	r8, r2
 8005f92:	2208      	movs	r2, #8
 8005f94:	4691      	mov	r9, r2
 8005f96:	2208      	movs	r2, #8
 8005f98:	4692      	mov	sl, r2
 8005f9a:	2208      	movs	r2, #8
 8005f9c:	4693      	mov	fp, r2
 8005f9e:	44bb      	add	fp, r7
 8005fa0:	44da      	add	sl, fp
 8005fa2:	44d1      	add	r9, sl
 8005fa4:	44c8      	add	r8, r9
 8005fa6:	44c4      	add	ip, r8
 8005fa8:	4463      	add	r3, ip
 8005faa:	2200      	movs	r2, #0
 8005fac:	605a      	str	r2, [r3, #4]
 8005fae:	4ba7      	ldr	r3, [pc, #668]	; (800624c <main+0x848>)
 8005fb0:	22aa      	movs	r2, #170	; 0xaa
 8005fb2:	0092      	lsls	r2, r2, #2
 8005fb4:	4694      	mov	ip, r2
 8005fb6:	2208      	movs	r2, #8
 8005fb8:	4690      	mov	r8, r2
 8005fba:	2208      	movs	r2, #8
 8005fbc:	4691      	mov	r9, r2
 8005fbe:	2208      	movs	r2, #8
 8005fc0:	4692      	mov	sl, r2
 8005fc2:	2208      	movs	r2, #8
 8005fc4:	4693      	mov	fp, r2
 8005fc6:	44bb      	add	fp, r7
 8005fc8:	44da      	add	sl, fp
 8005fca:	44d1      	add	r9, sl
 8005fcc:	44c8      	add	r8, r9
 8005fce:	44c4      	add	ip, r8
 8005fd0:	4463      	add	r3, ip
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	609a      	str	r2, [r3, #8]
	float prev_low_pass_gyro_0[3] = {0,0,0};
 8005fd6:	4b9e      	ldr	r3, [pc, #632]	; (8006250 <main+0x84c>)
 8005fd8:	22aa      	movs	r2, #170	; 0xaa
 8005fda:	0092      	lsls	r2, r2, #2
 8005fdc:	4694      	mov	ip, r2
 8005fde:	2208      	movs	r2, #8
 8005fe0:	4690      	mov	r8, r2
 8005fe2:	2208      	movs	r2, #8
 8005fe4:	4691      	mov	r9, r2
 8005fe6:	2208      	movs	r2, #8
 8005fe8:	4692      	mov	sl, r2
 8005fea:	2208      	movs	r2, #8
 8005fec:	4693      	mov	fp, r2
 8005fee:	44bb      	add	fp, r7
 8005ff0:	44da      	add	sl, fp
 8005ff2:	44d1      	add	r9, sl
 8005ff4:	44c8      	add	r8, r9
 8005ff6:	44c4      	add	ip, r8
 8005ff8:	4463      	add	r3, ip
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	601a      	str	r2, [r3, #0]
 8005ffe:	4b94      	ldr	r3, [pc, #592]	; (8006250 <main+0x84c>)
 8006000:	22aa      	movs	r2, #170	; 0xaa
 8006002:	0092      	lsls	r2, r2, #2
 8006004:	4694      	mov	ip, r2
 8006006:	2208      	movs	r2, #8
 8006008:	4690      	mov	r8, r2
 800600a:	2208      	movs	r2, #8
 800600c:	4691      	mov	r9, r2
 800600e:	2208      	movs	r2, #8
 8006010:	4692      	mov	sl, r2
 8006012:	2208      	movs	r2, #8
 8006014:	4693      	mov	fp, r2
 8006016:	44bb      	add	fp, r7
 8006018:	44da      	add	sl, fp
 800601a:	44d1      	add	r9, sl
 800601c:	44c8      	add	r8, r9
 800601e:	44c4      	add	ip, r8
 8006020:	4463      	add	r3, ip
 8006022:	2200      	movs	r2, #0
 8006024:	605a      	str	r2, [r3, #4]
 8006026:	4b8a      	ldr	r3, [pc, #552]	; (8006250 <main+0x84c>)
 8006028:	22aa      	movs	r2, #170	; 0xaa
 800602a:	0092      	lsls	r2, r2, #2
 800602c:	4694      	mov	ip, r2
 800602e:	2208      	movs	r2, #8
 8006030:	4690      	mov	r8, r2
 8006032:	2208      	movs	r2, #8
 8006034:	4691      	mov	r9, r2
 8006036:	2208      	movs	r2, #8
 8006038:	4692      	mov	sl, r2
 800603a:	2208      	movs	r2, #8
 800603c:	4693      	mov	fp, r2
 800603e:	44bb      	add	fp, r7
 8006040:	44da      	add	sl, fp
 8006042:	44d1      	add	r9, sl
 8006044:	44c8      	add	r8, r9
 8006046:	44c4      	add	ip, r8
 8006048:	4463      	add	r3, ip
 800604a:	2200      	movs	r2, #0
 800604c:	609a      	str	r2, [r3, #8]
	float prev_low_pass_gyro_1[3] = {0,0,0};
 800604e:	4b81      	ldr	r3, [pc, #516]	; (8006254 <main+0x850>)
 8006050:	22aa      	movs	r2, #170	; 0xaa
 8006052:	0092      	lsls	r2, r2, #2
 8006054:	4694      	mov	ip, r2
 8006056:	2208      	movs	r2, #8
 8006058:	4690      	mov	r8, r2
 800605a:	2208      	movs	r2, #8
 800605c:	4691      	mov	r9, r2
 800605e:	2208      	movs	r2, #8
 8006060:	4692      	mov	sl, r2
 8006062:	2208      	movs	r2, #8
 8006064:	4693      	mov	fp, r2
 8006066:	44bb      	add	fp, r7
 8006068:	44da      	add	sl, fp
 800606a:	44d1      	add	r9, sl
 800606c:	44c8      	add	r8, r9
 800606e:	44c4      	add	ip, r8
 8006070:	4463      	add	r3, ip
 8006072:	2200      	movs	r2, #0
 8006074:	601a      	str	r2, [r3, #0]
 8006076:	4b77      	ldr	r3, [pc, #476]	; (8006254 <main+0x850>)
 8006078:	22aa      	movs	r2, #170	; 0xaa
 800607a:	0092      	lsls	r2, r2, #2
 800607c:	4694      	mov	ip, r2
 800607e:	2208      	movs	r2, #8
 8006080:	4690      	mov	r8, r2
 8006082:	2208      	movs	r2, #8
 8006084:	4691      	mov	r9, r2
 8006086:	2208      	movs	r2, #8
 8006088:	4692      	mov	sl, r2
 800608a:	2208      	movs	r2, #8
 800608c:	4693      	mov	fp, r2
 800608e:	44bb      	add	fp, r7
 8006090:	44da      	add	sl, fp
 8006092:	44d1      	add	r9, sl
 8006094:	44c8      	add	r8, r9
 8006096:	44c4      	add	ip, r8
 8006098:	4463      	add	r3, ip
 800609a:	2200      	movs	r2, #0
 800609c:	605a      	str	r2, [r3, #4]
 800609e:	4b6d      	ldr	r3, [pc, #436]	; (8006254 <main+0x850>)
 80060a0:	22aa      	movs	r2, #170	; 0xaa
 80060a2:	0092      	lsls	r2, r2, #2
 80060a4:	4694      	mov	ip, r2
 80060a6:	2208      	movs	r2, #8
 80060a8:	4690      	mov	r8, r2
 80060aa:	2208      	movs	r2, #8
 80060ac:	4691      	mov	r9, r2
 80060ae:	2208      	movs	r2, #8
 80060b0:	4692      	mov	sl, r2
 80060b2:	2208      	movs	r2, #8
 80060b4:	4693      	mov	fp, r2
 80060b6:	44bb      	add	fp, r7
 80060b8:	44da      	add	sl, fp
 80060ba:	44d1      	add	r9, sl
 80060bc:	44c8      	add	r8, r9
 80060be:	44c4      	add	ip, r8
 80060c0:	4463      	add	r3, ip
 80060c2:	2200      	movs	r2, #0
 80060c4:	609a      	str	r2, [r3, #8]
	float low_alpha_gyro = 0.2;
 80060c6:	4b64      	ldr	r3, [pc, #400]	; (8006258 <main+0x854>)
 80060c8:	22a3      	movs	r2, #163	; 0xa3
 80060ca:	0092      	lsls	r2, r2, #2
 80060cc:	2108      	movs	r1, #8
 80060ce:	468c      	mov	ip, r1
 80060d0:	2108      	movs	r1, #8
 80060d2:	4688      	mov	r8, r1
 80060d4:	2108      	movs	r1, #8
 80060d6:	4689      	mov	r9, r1
 80060d8:	2108      	movs	r1, #8
 80060da:	468a      	mov	sl, r1
 80060dc:	44ba      	add	sl, r7
 80060de:	44d1      	add	r9, sl
 80060e0:	44c8      	add	r8, r9
 80060e2:	44c4      	add	ip, r8
 80060e4:	4462      	add	r2, ip
 80060e6:	6013      	str	r3, [r2, #0]

	float low_pass_accel_0[3] = {0,0,0};
 80060e8:	4b5c      	ldr	r3, [pc, #368]	; (800625c <main+0x858>)
 80060ea:	22aa      	movs	r2, #170	; 0xaa
 80060ec:	0092      	lsls	r2, r2, #2
 80060ee:	4694      	mov	ip, r2
 80060f0:	2208      	movs	r2, #8
 80060f2:	4690      	mov	r8, r2
 80060f4:	2208      	movs	r2, #8
 80060f6:	4691      	mov	r9, r2
 80060f8:	2208      	movs	r2, #8
 80060fa:	4692      	mov	sl, r2
 80060fc:	2208      	movs	r2, #8
 80060fe:	4693      	mov	fp, r2
 8006100:	44bb      	add	fp, r7
 8006102:	44da      	add	sl, fp
 8006104:	44d1      	add	r9, sl
 8006106:	44c8      	add	r8, r9
 8006108:	44c4      	add	ip, r8
 800610a:	4463      	add	r3, ip
 800610c:	2200      	movs	r2, #0
 800610e:	601a      	str	r2, [r3, #0]
 8006110:	4b52      	ldr	r3, [pc, #328]	; (800625c <main+0x858>)
 8006112:	22aa      	movs	r2, #170	; 0xaa
 8006114:	0092      	lsls	r2, r2, #2
 8006116:	4694      	mov	ip, r2
 8006118:	2208      	movs	r2, #8
 800611a:	4690      	mov	r8, r2
 800611c:	2208      	movs	r2, #8
 800611e:	4691      	mov	r9, r2
 8006120:	2208      	movs	r2, #8
 8006122:	4692      	mov	sl, r2
 8006124:	2208      	movs	r2, #8
 8006126:	4693      	mov	fp, r2
 8006128:	44bb      	add	fp, r7
 800612a:	44da      	add	sl, fp
 800612c:	44d1      	add	r9, sl
 800612e:	44c8      	add	r8, r9
 8006130:	44c4      	add	ip, r8
 8006132:	4463      	add	r3, ip
 8006134:	2200      	movs	r2, #0
 8006136:	605a      	str	r2, [r3, #4]
 8006138:	4b48      	ldr	r3, [pc, #288]	; (800625c <main+0x858>)
 800613a:	22aa      	movs	r2, #170	; 0xaa
 800613c:	0092      	lsls	r2, r2, #2
 800613e:	4694      	mov	ip, r2
 8006140:	2208      	movs	r2, #8
 8006142:	4690      	mov	r8, r2
 8006144:	2208      	movs	r2, #8
 8006146:	4691      	mov	r9, r2
 8006148:	2208      	movs	r2, #8
 800614a:	4692      	mov	sl, r2
 800614c:	2208      	movs	r2, #8
 800614e:	4693      	mov	fp, r2
 8006150:	44bb      	add	fp, r7
 8006152:	44da      	add	sl, fp
 8006154:	44d1      	add	r9, sl
 8006156:	44c8      	add	r8, r9
 8006158:	44c4      	add	ip, r8
 800615a:	4463      	add	r3, ip
 800615c:	2200      	movs	r2, #0
 800615e:	609a      	str	r2, [r3, #8]
	float low_pass_accel_1[3] = {0,0,0};
 8006160:	4b3f      	ldr	r3, [pc, #252]	; (8006260 <main+0x85c>)
 8006162:	22aa      	movs	r2, #170	; 0xaa
 8006164:	0092      	lsls	r2, r2, #2
 8006166:	4694      	mov	ip, r2
 8006168:	2208      	movs	r2, #8
 800616a:	4690      	mov	r8, r2
 800616c:	2208      	movs	r2, #8
 800616e:	4691      	mov	r9, r2
 8006170:	2208      	movs	r2, #8
 8006172:	4692      	mov	sl, r2
 8006174:	2208      	movs	r2, #8
 8006176:	4693      	mov	fp, r2
 8006178:	44bb      	add	fp, r7
 800617a:	44da      	add	sl, fp
 800617c:	44d1      	add	r9, sl
 800617e:	44c8      	add	r8, r9
 8006180:	44c4      	add	ip, r8
 8006182:	4463      	add	r3, ip
 8006184:	2200      	movs	r2, #0
 8006186:	601a      	str	r2, [r3, #0]
 8006188:	4b35      	ldr	r3, [pc, #212]	; (8006260 <main+0x85c>)
 800618a:	22aa      	movs	r2, #170	; 0xaa
 800618c:	0092      	lsls	r2, r2, #2
 800618e:	4694      	mov	ip, r2
 8006190:	2208      	movs	r2, #8
 8006192:	4690      	mov	r8, r2
 8006194:	2208      	movs	r2, #8
 8006196:	4691      	mov	r9, r2
 8006198:	2208      	movs	r2, #8
 800619a:	4692      	mov	sl, r2
 800619c:	2208      	movs	r2, #8
 800619e:	4693      	mov	fp, r2
 80061a0:	44bb      	add	fp, r7
 80061a2:	44da      	add	sl, fp
 80061a4:	44d1      	add	r9, sl
 80061a6:	44c8      	add	r8, r9
 80061a8:	44c4      	add	ip, r8
 80061aa:	4463      	add	r3, ip
 80061ac:	2200      	movs	r2, #0
 80061ae:	605a      	str	r2, [r3, #4]
 80061b0:	4b2b      	ldr	r3, [pc, #172]	; (8006260 <main+0x85c>)
 80061b2:	22aa      	movs	r2, #170	; 0xaa
 80061b4:	0092      	lsls	r2, r2, #2
 80061b6:	4694      	mov	ip, r2
 80061b8:	2208      	movs	r2, #8
 80061ba:	4690      	mov	r8, r2
 80061bc:	2208      	movs	r2, #8
 80061be:	4691      	mov	r9, r2
 80061c0:	2208      	movs	r2, #8
 80061c2:	4692      	mov	sl, r2
 80061c4:	2208      	movs	r2, #8
 80061c6:	4693      	mov	fp, r2
 80061c8:	44bb      	add	fp, r7
 80061ca:	44da      	add	sl, fp
 80061cc:	44d1      	add	r9, sl
 80061ce:	44c8      	add	r8, r9
 80061d0:	44c4      	add	ip, r8
 80061d2:	4463      	add	r3, ip
 80061d4:	2200      	movs	r2, #0
 80061d6:	609a      	str	r2, [r3, #8]
	float prev_low_pass_accel_0[3] = {0,0,0};
 80061d8:	4b22      	ldr	r3, [pc, #136]	; (8006264 <main+0x860>)
 80061da:	22aa      	movs	r2, #170	; 0xaa
 80061dc:	0092      	lsls	r2, r2, #2
 80061de:	4694      	mov	ip, r2
 80061e0:	2208      	movs	r2, #8
 80061e2:	4690      	mov	r8, r2
 80061e4:	2208      	movs	r2, #8
 80061e6:	4691      	mov	r9, r2
 80061e8:	2208      	movs	r2, #8
 80061ea:	4692      	mov	sl, r2
 80061ec:	2208      	movs	r2, #8
 80061ee:	4693      	mov	fp, r2
 80061f0:	44bb      	add	fp, r7
 80061f2:	44da      	add	sl, fp
 80061f4:	44d1      	add	r9, sl
 80061f6:	44c8      	add	r8, r9
 80061f8:	44c4      	add	ip, r8
 80061fa:	4463      	add	r3, ip
 80061fc:	2200      	movs	r2, #0
 80061fe:	601a      	str	r2, [r3, #0]
 8006200:	4b18      	ldr	r3, [pc, #96]	; (8006264 <main+0x860>)
 8006202:	22aa      	movs	r2, #170	; 0xaa
 8006204:	0092      	lsls	r2, r2, #2
 8006206:	4694      	mov	ip, r2
 8006208:	2208      	movs	r2, #8
 800620a:	4690      	mov	r8, r2
 800620c:	2208      	movs	r2, #8
 800620e:	4691      	mov	r9, r2
 8006210:	2208      	movs	r2, #8
 8006212:	4692      	mov	sl, r2
 8006214:	2208      	movs	r2, #8
 8006216:	4693      	mov	fp, r2
 8006218:	44bb      	add	fp, r7
 800621a:	44da      	add	sl, fp
 800621c:	44d1      	add	r9, sl
 800621e:	44c8      	add	r8, r9
 8006220:	44c4      	add	ip, r8
 8006222:	4463      	add	r3, ip
 8006224:	2200      	movs	r2, #0
 8006226:	605a      	str	r2, [r3, #4]
 8006228:	4b0e      	ldr	r3, [pc, #56]	; (8006264 <main+0x860>)
 800622a:	22aa      	movs	r2, #170	; 0xaa
 800622c:	0092      	lsls	r2, r2, #2
 800622e:	4694      	mov	ip, r2
 8006230:	2208      	movs	r2, #8
 8006232:	4690      	mov	r8, r2
 8006234:	2208      	movs	r2, #8
 8006236:	4691      	mov	r9, r2
 8006238:	2208      	movs	r2, #8
 800623a:	4692      	mov	sl, r2
 800623c:	2208      	movs	r2, #8
 800623e:	e013      	b.n	8006268 <main+0x864>
 8006240:	fffffe8c 	.word	0xfffffe8c
 8006244:	fffffe84 	.word	0xfffffe84
 8006248:	fffffe78 	.word	0xfffffe78
 800624c:	fffffe6c 	.word	0xfffffe6c
 8006250:	fffffe60 	.word	0xfffffe60
 8006254:	fffffe54 	.word	0xfffffe54
 8006258:	3e4ccccd 	.word	0x3e4ccccd
 800625c:	fffffe48 	.word	0xfffffe48
 8006260:	fffffe3c 	.word	0xfffffe3c
 8006264:	fffffe30 	.word	0xfffffe30
 8006268:	4693      	mov	fp, r2
 800626a:	44bb      	add	fp, r7
 800626c:	44da      	add	sl, fp
 800626e:	44d1      	add	r9, sl
 8006270:	44c8      	add	r8, r9
 8006272:	44c4      	add	ip, r8
 8006274:	4463      	add	r3, ip
 8006276:	2200      	movs	r2, #0
 8006278:	609a      	str	r2, [r3, #8]
	float prev_low_pass_accel_1[3] = {0,0,0};
 800627a:	4bfe      	ldr	r3, [pc, #1016]	; (8006674 <main+0xc70>)
 800627c:	22aa      	movs	r2, #170	; 0xaa
 800627e:	0092      	lsls	r2, r2, #2
 8006280:	4694      	mov	ip, r2
 8006282:	2208      	movs	r2, #8
 8006284:	4690      	mov	r8, r2
 8006286:	2208      	movs	r2, #8
 8006288:	4691      	mov	r9, r2
 800628a:	2208      	movs	r2, #8
 800628c:	4692      	mov	sl, r2
 800628e:	2208      	movs	r2, #8
 8006290:	4693      	mov	fp, r2
 8006292:	44bb      	add	fp, r7
 8006294:	44da      	add	sl, fp
 8006296:	44d1      	add	r9, sl
 8006298:	44c8      	add	r8, r9
 800629a:	44c4      	add	ip, r8
 800629c:	4463      	add	r3, ip
 800629e:	2200      	movs	r2, #0
 80062a0:	601a      	str	r2, [r3, #0]
 80062a2:	4bf4      	ldr	r3, [pc, #976]	; (8006674 <main+0xc70>)
 80062a4:	22aa      	movs	r2, #170	; 0xaa
 80062a6:	0092      	lsls	r2, r2, #2
 80062a8:	4694      	mov	ip, r2
 80062aa:	2208      	movs	r2, #8
 80062ac:	4690      	mov	r8, r2
 80062ae:	2208      	movs	r2, #8
 80062b0:	4691      	mov	r9, r2
 80062b2:	2208      	movs	r2, #8
 80062b4:	4692      	mov	sl, r2
 80062b6:	2208      	movs	r2, #8
 80062b8:	4693      	mov	fp, r2
 80062ba:	44bb      	add	fp, r7
 80062bc:	44da      	add	sl, fp
 80062be:	44d1      	add	r9, sl
 80062c0:	44c8      	add	r8, r9
 80062c2:	44c4      	add	ip, r8
 80062c4:	4463      	add	r3, ip
 80062c6:	2200      	movs	r2, #0
 80062c8:	605a      	str	r2, [r3, #4]
 80062ca:	4bea      	ldr	r3, [pc, #936]	; (8006674 <main+0xc70>)
 80062cc:	22aa      	movs	r2, #170	; 0xaa
 80062ce:	0092      	lsls	r2, r2, #2
 80062d0:	4694      	mov	ip, r2
 80062d2:	2208      	movs	r2, #8
 80062d4:	4690      	mov	r8, r2
 80062d6:	2208      	movs	r2, #8
 80062d8:	4691      	mov	r9, r2
 80062da:	2208      	movs	r2, #8
 80062dc:	4692      	mov	sl, r2
 80062de:	2208      	movs	r2, #8
 80062e0:	4693      	mov	fp, r2
 80062e2:	44bb      	add	fp, r7
 80062e4:	44da      	add	sl, fp
 80062e6:	44d1      	add	r9, sl
 80062e8:	44c8      	add	r8, r9
 80062ea:	44c4      	add	ip, r8
 80062ec:	4463      	add	r3, ip
 80062ee:	2200      	movs	r2, #0
 80062f0:	609a      	str	r2, [r3, #8]
	float low_alpha_acc = 0.2;
 80062f2:	4be1      	ldr	r3, [pc, #900]	; (8006678 <main+0xc74>)
 80062f4:	22a2      	movs	r2, #162	; 0xa2
 80062f6:	0092      	lsls	r2, r2, #2
 80062f8:	2108      	movs	r1, #8
 80062fa:	468c      	mov	ip, r1
 80062fc:	2108      	movs	r1, #8
 80062fe:	4688      	mov	r8, r1
 8006300:	2108      	movs	r1, #8
 8006302:	4689      	mov	r9, r1
 8006304:	2108      	movs	r1, #8
 8006306:	468a      	mov	sl, r1
 8006308:	44ba      	add	sl, r7
 800630a:	44d1      	add	r9, sl
 800630c:	44c8      	add	r8, r9
 800630e:	44c4      	add	ip, r8
 8006310:	4462      	add	r2, ip
 8006312:	6013      	str	r3, [r2, #0]

	struct quaternion quat_0 = {1,0,0,0};
 8006314:	4bd9      	ldr	r3, [pc, #868]	; (800667c <main+0xc78>)
 8006316:	22aa      	movs	r2, #170	; 0xaa
 8006318:	0092      	lsls	r2, r2, #2
 800631a:	4694      	mov	ip, r2
 800631c:	2208      	movs	r2, #8
 800631e:	4690      	mov	r8, r2
 8006320:	2208      	movs	r2, #8
 8006322:	4691      	mov	r9, r2
 8006324:	2208      	movs	r2, #8
 8006326:	4692      	mov	sl, r2
 8006328:	2208      	movs	r2, #8
 800632a:	4693      	mov	fp, r2
 800632c:	44bb      	add	fp, r7
 800632e:	44da      	add	sl, fp
 8006330:	44d1      	add	r9, sl
 8006332:	44c8      	add	r8, r9
 8006334:	44c4      	add	ip, r8
 8006336:	4463      	add	r3, ip
 8006338:	22fe      	movs	r2, #254	; 0xfe
 800633a:	0592      	lsls	r2, r2, #22
 800633c:	601a      	str	r2, [r3, #0]
 800633e:	4bcf      	ldr	r3, [pc, #828]	; (800667c <main+0xc78>)
 8006340:	22aa      	movs	r2, #170	; 0xaa
 8006342:	0092      	lsls	r2, r2, #2
 8006344:	4694      	mov	ip, r2
 8006346:	2208      	movs	r2, #8
 8006348:	4690      	mov	r8, r2
 800634a:	2208      	movs	r2, #8
 800634c:	4691      	mov	r9, r2
 800634e:	2208      	movs	r2, #8
 8006350:	4692      	mov	sl, r2
 8006352:	2208      	movs	r2, #8
 8006354:	4693      	mov	fp, r2
 8006356:	44bb      	add	fp, r7
 8006358:	44da      	add	sl, fp
 800635a:	44d1      	add	r9, sl
 800635c:	44c8      	add	r8, r9
 800635e:	44c4      	add	ip, r8
 8006360:	4463      	add	r3, ip
 8006362:	2200      	movs	r2, #0
 8006364:	605a      	str	r2, [r3, #4]
 8006366:	4bc5      	ldr	r3, [pc, #788]	; (800667c <main+0xc78>)
 8006368:	22aa      	movs	r2, #170	; 0xaa
 800636a:	0092      	lsls	r2, r2, #2
 800636c:	4694      	mov	ip, r2
 800636e:	2208      	movs	r2, #8
 8006370:	4690      	mov	r8, r2
 8006372:	2208      	movs	r2, #8
 8006374:	4691      	mov	r9, r2
 8006376:	2208      	movs	r2, #8
 8006378:	4692      	mov	sl, r2
 800637a:	2208      	movs	r2, #8
 800637c:	4693      	mov	fp, r2
 800637e:	44bb      	add	fp, r7
 8006380:	44da      	add	sl, fp
 8006382:	44d1      	add	r9, sl
 8006384:	44c8      	add	r8, r9
 8006386:	44c4      	add	ip, r8
 8006388:	4463      	add	r3, ip
 800638a:	2200      	movs	r2, #0
 800638c:	609a      	str	r2, [r3, #8]
 800638e:	4bbb      	ldr	r3, [pc, #748]	; (800667c <main+0xc78>)
 8006390:	22aa      	movs	r2, #170	; 0xaa
 8006392:	0092      	lsls	r2, r2, #2
 8006394:	4694      	mov	ip, r2
 8006396:	2208      	movs	r2, #8
 8006398:	4690      	mov	r8, r2
 800639a:	2208      	movs	r2, #8
 800639c:	4691      	mov	r9, r2
 800639e:	2208      	movs	r2, #8
 80063a0:	4692      	mov	sl, r2
 80063a2:	2208      	movs	r2, #8
 80063a4:	4693      	mov	fp, r2
 80063a6:	44bb      	add	fp, r7
 80063a8:	44da      	add	sl, fp
 80063aa:	44d1      	add	r9, sl
 80063ac:	44c8      	add	r8, r9
 80063ae:	44c4      	add	ip, r8
 80063b0:	4463      	add	r3, ip
 80063b2:	2200      	movs	r2, #0
 80063b4:	60da      	str	r2, [r3, #12]
	struct quaternion quat_1 = {1,0,0,0};
 80063b6:	4bb2      	ldr	r3, [pc, #712]	; (8006680 <main+0xc7c>)
 80063b8:	22aa      	movs	r2, #170	; 0xaa
 80063ba:	0092      	lsls	r2, r2, #2
 80063bc:	4694      	mov	ip, r2
 80063be:	2208      	movs	r2, #8
 80063c0:	4690      	mov	r8, r2
 80063c2:	2208      	movs	r2, #8
 80063c4:	4691      	mov	r9, r2
 80063c6:	2208      	movs	r2, #8
 80063c8:	4692      	mov	sl, r2
 80063ca:	2208      	movs	r2, #8
 80063cc:	4693      	mov	fp, r2
 80063ce:	44bb      	add	fp, r7
 80063d0:	44da      	add	sl, fp
 80063d2:	44d1      	add	r9, sl
 80063d4:	44c8      	add	r8, r9
 80063d6:	44c4      	add	ip, r8
 80063d8:	4463      	add	r3, ip
 80063da:	22fe      	movs	r2, #254	; 0xfe
 80063dc:	0592      	lsls	r2, r2, #22
 80063de:	601a      	str	r2, [r3, #0]
 80063e0:	4ba7      	ldr	r3, [pc, #668]	; (8006680 <main+0xc7c>)
 80063e2:	22aa      	movs	r2, #170	; 0xaa
 80063e4:	0092      	lsls	r2, r2, #2
 80063e6:	4694      	mov	ip, r2
 80063e8:	2208      	movs	r2, #8
 80063ea:	4690      	mov	r8, r2
 80063ec:	2208      	movs	r2, #8
 80063ee:	4691      	mov	r9, r2
 80063f0:	2208      	movs	r2, #8
 80063f2:	4692      	mov	sl, r2
 80063f4:	2208      	movs	r2, #8
 80063f6:	4693      	mov	fp, r2
 80063f8:	44bb      	add	fp, r7
 80063fa:	44da      	add	sl, fp
 80063fc:	44d1      	add	r9, sl
 80063fe:	44c8      	add	r8, r9
 8006400:	44c4      	add	ip, r8
 8006402:	4463      	add	r3, ip
 8006404:	2200      	movs	r2, #0
 8006406:	605a      	str	r2, [r3, #4]
 8006408:	4b9d      	ldr	r3, [pc, #628]	; (8006680 <main+0xc7c>)
 800640a:	22aa      	movs	r2, #170	; 0xaa
 800640c:	0092      	lsls	r2, r2, #2
 800640e:	4694      	mov	ip, r2
 8006410:	2208      	movs	r2, #8
 8006412:	4690      	mov	r8, r2
 8006414:	2208      	movs	r2, #8
 8006416:	4691      	mov	r9, r2
 8006418:	2208      	movs	r2, #8
 800641a:	4692      	mov	sl, r2
 800641c:	2208      	movs	r2, #8
 800641e:	4693      	mov	fp, r2
 8006420:	44bb      	add	fp, r7
 8006422:	44da      	add	sl, fp
 8006424:	44d1      	add	r9, sl
 8006426:	44c8      	add	r8, r9
 8006428:	44c4      	add	ip, r8
 800642a:	4463      	add	r3, ip
 800642c:	2200      	movs	r2, #0
 800642e:	609a      	str	r2, [r3, #8]
 8006430:	4b93      	ldr	r3, [pc, #588]	; (8006680 <main+0xc7c>)
 8006432:	22aa      	movs	r2, #170	; 0xaa
 8006434:	0092      	lsls	r2, r2, #2
 8006436:	4694      	mov	ip, r2
 8006438:	2208      	movs	r2, #8
 800643a:	4690      	mov	r8, r2
 800643c:	2208      	movs	r2, #8
 800643e:	4691      	mov	r9, r2
 8006440:	2208      	movs	r2, #8
 8006442:	4692      	mov	sl, r2
 8006444:	2208      	movs	r2, #8
 8006446:	4693      	mov	fp, r2
 8006448:	44bb      	add	fp, r7
 800644a:	44da      	add	sl, fp
 800644c:	44d1      	add	r9, sl
 800644e:	44c8      	add	r8, r9
 8006450:	44c4      	add	ip, r8
 8006452:	4463      	add	r3, ip
 8006454:	2200      	movs	r2, #0
 8006456:	60da      	str	r2, [r3, #12]
	#ifdef TAMPERING_BUFFER
		struct quaternion quat_buffer_0 = {1,0,0,0};
		struct quaternion quat_buffer_1 = {1,0,0,0};
	#endif
	struct euler_angles angles_0 = {0,0,0};
 8006458:	4b8a      	ldr	r3, [pc, #552]	; (8006684 <main+0xc80>)
 800645a:	22aa      	movs	r2, #170	; 0xaa
 800645c:	0092      	lsls	r2, r2, #2
 800645e:	4694      	mov	ip, r2
 8006460:	2208      	movs	r2, #8
 8006462:	4690      	mov	r8, r2
 8006464:	2208      	movs	r2, #8
 8006466:	4691      	mov	r9, r2
 8006468:	2208      	movs	r2, #8
 800646a:	4692      	mov	sl, r2
 800646c:	2208      	movs	r2, #8
 800646e:	4693      	mov	fp, r2
 8006470:	44bb      	add	fp, r7
 8006472:	44da      	add	sl, fp
 8006474:	44d1      	add	r9, sl
 8006476:	44c8      	add	r8, r9
 8006478:	44c4      	add	ip, r8
 800647a:	4463      	add	r3, ip
 800647c:	2200      	movs	r2, #0
 800647e:	601a      	str	r2, [r3, #0]
 8006480:	4b80      	ldr	r3, [pc, #512]	; (8006684 <main+0xc80>)
 8006482:	22aa      	movs	r2, #170	; 0xaa
 8006484:	0092      	lsls	r2, r2, #2
 8006486:	4694      	mov	ip, r2
 8006488:	2208      	movs	r2, #8
 800648a:	4690      	mov	r8, r2
 800648c:	2208      	movs	r2, #8
 800648e:	4691      	mov	r9, r2
 8006490:	2208      	movs	r2, #8
 8006492:	4692      	mov	sl, r2
 8006494:	2208      	movs	r2, #8
 8006496:	4693      	mov	fp, r2
 8006498:	44bb      	add	fp, r7
 800649a:	44da      	add	sl, fp
 800649c:	44d1      	add	r9, sl
 800649e:	44c8      	add	r8, r9
 80064a0:	44c4      	add	ip, r8
 80064a2:	4463      	add	r3, ip
 80064a4:	2200      	movs	r2, #0
 80064a6:	605a      	str	r2, [r3, #4]
 80064a8:	4b76      	ldr	r3, [pc, #472]	; (8006684 <main+0xc80>)
 80064aa:	22aa      	movs	r2, #170	; 0xaa
 80064ac:	0092      	lsls	r2, r2, #2
 80064ae:	4694      	mov	ip, r2
 80064b0:	2208      	movs	r2, #8
 80064b2:	4690      	mov	r8, r2
 80064b4:	2208      	movs	r2, #8
 80064b6:	4691      	mov	r9, r2
 80064b8:	2208      	movs	r2, #8
 80064ba:	4692      	mov	sl, r2
 80064bc:	2208      	movs	r2, #8
 80064be:	4693      	mov	fp, r2
 80064c0:	44bb      	add	fp, r7
 80064c2:	44da      	add	sl, fp
 80064c4:	44d1      	add	r9, sl
 80064c6:	44c8      	add	r8, r9
 80064c8:	44c4      	add	ip, r8
 80064ca:	4463      	add	r3, ip
 80064cc:	2200      	movs	r2, #0
 80064ce:	609a      	str	r2, [r3, #8]
	struct euler_angles angles_1 = {0,0,0};
 80064d0:	4b6d      	ldr	r3, [pc, #436]	; (8006688 <main+0xc84>)
 80064d2:	22aa      	movs	r2, #170	; 0xaa
 80064d4:	0092      	lsls	r2, r2, #2
 80064d6:	4694      	mov	ip, r2
 80064d8:	2208      	movs	r2, #8
 80064da:	4690      	mov	r8, r2
 80064dc:	2208      	movs	r2, #8
 80064de:	4691      	mov	r9, r2
 80064e0:	2208      	movs	r2, #8
 80064e2:	4692      	mov	sl, r2
 80064e4:	2208      	movs	r2, #8
 80064e6:	4693      	mov	fp, r2
 80064e8:	44bb      	add	fp, r7
 80064ea:	44da      	add	sl, fp
 80064ec:	44d1      	add	r9, sl
 80064ee:	44c8      	add	r8, r9
 80064f0:	44c4      	add	ip, r8
 80064f2:	4463      	add	r3, ip
 80064f4:	2200      	movs	r2, #0
 80064f6:	601a      	str	r2, [r3, #0]
 80064f8:	4b63      	ldr	r3, [pc, #396]	; (8006688 <main+0xc84>)
 80064fa:	22aa      	movs	r2, #170	; 0xaa
 80064fc:	0092      	lsls	r2, r2, #2
 80064fe:	4694      	mov	ip, r2
 8006500:	2208      	movs	r2, #8
 8006502:	4690      	mov	r8, r2
 8006504:	2208      	movs	r2, #8
 8006506:	4691      	mov	r9, r2
 8006508:	2208      	movs	r2, #8
 800650a:	4692      	mov	sl, r2
 800650c:	2208      	movs	r2, #8
 800650e:	4693      	mov	fp, r2
 8006510:	44bb      	add	fp, r7
 8006512:	44da      	add	sl, fp
 8006514:	44d1      	add	r9, sl
 8006516:	44c8      	add	r8, r9
 8006518:	44c4      	add	ip, r8
 800651a:	4463      	add	r3, ip
 800651c:	2200      	movs	r2, #0
 800651e:	605a      	str	r2, [r3, #4]
 8006520:	4b59      	ldr	r3, [pc, #356]	; (8006688 <main+0xc84>)
 8006522:	22aa      	movs	r2, #170	; 0xaa
 8006524:	0092      	lsls	r2, r2, #2
 8006526:	4694      	mov	ip, r2
 8006528:	2208      	movs	r2, #8
 800652a:	4690      	mov	r8, r2
 800652c:	2208      	movs	r2, #8
 800652e:	4691      	mov	r9, r2
 8006530:	2208      	movs	r2, #8
 8006532:	4692      	mov	sl, r2
 8006534:	2208      	movs	r2, #8
 8006536:	4693      	mov	fp, r2
 8006538:	44bb      	add	fp, r7
 800653a:	44da      	add	sl, fp
 800653c:	44d1      	add	r9, sl
 800653e:	44c8      	add	r8, r9
 8006540:	44c4      	add	ip, r8
 8006542:	4463      	add	r3, ip
 8006544:	2200      	movs	r2, #0
 8006546:	609a      	str	r2, [r3, #8]
	struct euler_angles angles_buffer_0 = {0,0,0};
 8006548:	4b50      	ldr	r3, [pc, #320]	; (800668c <main+0xc88>)
 800654a:	22aa      	movs	r2, #170	; 0xaa
 800654c:	0092      	lsls	r2, r2, #2
 800654e:	4694      	mov	ip, r2
 8006550:	2208      	movs	r2, #8
 8006552:	4690      	mov	r8, r2
 8006554:	2208      	movs	r2, #8
 8006556:	4691      	mov	r9, r2
 8006558:	2208      	movs	r2, #8
 800655a:	4692      	mov	sl, r2
 800655c:	2208      	movs	r2, #8
 800655e:	4693      	mov	fp, r2
 8006560:	44bb      	add	fp, r7
 8006562:	44da      	add	sl, fp
 8006564:	44d1      	add	r9, sl
 8006566:	44c8      	add	r8, r9
 8006568:	44c4      	add	ip, r8
 800656a:	4463      	add	r3, ip
 800656c:	2200      	movs	r2, #0
 800656e:	601a      	str	r2, [r3, #0]
 8006570:	4b46      	ldr	r3, [pc, #280]	; (800668c <main+0xc88>)
 8006572:	22aa      	movs	r2, #170	; 0xaa
 8006574:	0092      	lsls	r2, r2, #2
 8006576:	4694      	mov	ip, r2
 8006578:	2208      	movs	r2, #8
 800657a:	4690      	mov	r8, r2
 800657c:	2208      	movs	r2, #8
 800657e:	4691      	mov	r9, r2
 8006580:	2208      	movs	r2, #8
 8006582:	4692      	mov	sl, r2
 8006584:	2208      	movs	r2, #8
 8006586:	4693      	mov	fp, r2
 8006588:	44bb      	add	fp, r7
 800658a:	44da      	add	sl, fp
 800658c:	44d1      	add	r9, sl
 800658e:	44c8      	add	r8, r9
 8006590:	44c4      	add	ip, r8
 8006592:	4463      	add	r3, ip
 8006594:	2200      	movs	r2, #0
 8006596:	605a      	str	r2, [r3, #4]
 8006598:	4b3c      	ldr	r3, [pc, #240]	; (800668c <main+0xc88>)
 800659a:	22aa      	movs	r2, #170	; 0xaa
 800659c:	0092      	lsls	r2, r2, #2
 800659e:	4694      	mov	ip, r2
 80065a0:	2208      	movs	r2, #8
 80065a2:	4690      	mov	r8, r2
 80065a4:	2208      	movs	r2, #8
 80065a6:	4691      	mov	r9, r2
 80065a8:	2208      	movs	r2, #8
 80065aa:	4692      	mov	sl, r2
 80065ac:	2208      	movs	r2, #8
 80065ae:	4693      	mov	fp, r2
 80065b0:	44bb      	add	fp, r7
 80065b2:	44da      	add	sl, fp
 80065b4:	44d1      	add	r9, sl
 80065b6:	44c8      	add	r8, r9
 80065b8:	44c4      	add	ip, r8
 80065ba:	4463      	add	r3, ip
 80065bc:	2200      	movs	r2, #0
 80065be:	609a      	str	r2, [r3, #8]
	struct euler_angles angles_buffer_1 = {0,0,0};
 80065c0:	4b33      	ldr	r3, [pc, #204]	; (8006690 <main+0xc8c>)
 80065c2:	22aa      	movs	r2, #170	; 0xaa
 80065c4:	0092      	lsls	r2, r2, #2
 80065c6:	4694      	mov	ip, r2
 80065c8:	2208      	movs	r2, #8
 80065ca:	4690      	mov	r8, r2
 80065cc:	2208      	movs	r2, #8
 80065ce:	4691      	mov	r9, r2
 80065d0:	2208      	movs	r2, #8
 80065d2:	4692      	mov	sl, r2
 80065d4:	2208      	movs	r2, #8
 80065d6:	4693      	mov	fp, r2
 80065d8:	44bb      	add	fp, r7
 80065da:	44da      	add	sl, fp
 80065dc:	44d1      	add	r9, sl
 80065de:	44c8      	add	r8, r9
 80065e0:	44c4      	add	ip, r8
 80065e2:	4463      	add	r3, ip
 80065e4:	2200      	movs	r2, #0
 80065e6:	601a      	str	r2, [r3, #0]
 80065e8:	4b29      	ldr	r3, [pc, #164]	; (8006690 <main+0xc8c>)
 80065ea:	22aa      	movs	r2, #170	; 0xaa
 80065ec:	0092      	lsls	r2, r2, #2
 80065ee:	4694      	mov	ip, r2
 80065f0:	2208      	movs	r2, #8
 80065f2:	4690      	mov	r8, r2
 80065f4:	2208      	movs	r2, #8
 80065f6:	4691      	mov	r9, r2
 80065f8:	2208      	movs	r2, #8
 80065fa:	4692      	mov	sl, r2
 80065fc:	2208      	movs	r2, #8
 80065fe:	4693      	mov	fp, r2
 8006600:	44bb      	add	fp, r7
 8006602:	44da      	add	sl, fp
 8006604:	44d1      	add	r9, sl
 8006606:	44c8      	add	r8, r9
 8006608:	44c4      	add	ip, r8
 800660a:	4463      	add	r3, ip
 800660c:	2200      	movs	r2, #0
 800660e:	605a      	str	r2, [r3, #4]
 8006610:	4b1f      	ldr	r3, [pc, #124]	; (8006690 <main+0xc8c>)
 8006612:	22aa      	movs	r2, #170	; 0xaa
 8006614:	0092      	lsls	r2, r2, #2
 8006616:	4694      	mov	ip, r2
 8006618:	2208      	movs	r2, #8
 800661a:	4690      	mov	r8, r2
 800661c:	2208      	movs	r2, #8
 800661e:	4691      	mov	r9, r2
 8006620:	2208      	movs	r2, #8
 8006622:	4692      	mov	sl, r2
 8006624:	2208      	movs	r2, #8
 8006626:	4693      	mov	fp, r2
 8006628:	44bb      	add	fp, r7
 800662a:	44da      	add	sl, fp
 800662c:	44d1      	add	r9, sl
 800662e:	44c8      	add	r8, r9
 8006630:	44c4      	add	ip, r8
 8006632:	4463      	add	r3, ip
 8006634:	2200      	movs	r2, #0
 8006636:	609a      	str	r2, [r3, #8]
	struct euler_angles prev_0 = {0,0,0};
 8006638:	4b16      	ldr	r3, [pc, #88]	; (8006694 <main+0xc90>)
 800663a:	22aa      	movs	r2, #170	; 0xaa
 800663c:	0092      	lsls	r2, r2, #2
 800663e:	4694      	mov	ip, r2
 8006640:	2208      	movs	r2, #8
 8006642:	4690      	mov	r8, r2
 8006644:	2208      	movs	r2, #8
 8006646:	4691      	mov	r9, r2
 8006648:	2208      	movs	r2, #8
 800664a:	4692      	mov	sl, r2
 800664c:	2208      	movs	r2, #8
 800664e:	4693      	mov	fp, r2
 8006650:	44bb      	add	fp, r7
 8006652:	44da      	add	sl, fp
 8006654:	44d1      	add	r9, sl
 8006656:	44c8      	add	r8, r9
 8006658:	44c4      	add	ip, r8
 800665a:	4463      	add	r3, ip
 800665c:	2200      	movs	r2, #0
 800665e:	601a      	str	r2, [r3, #0]
 8006660:	4b0c      	ldr	r3, [pc, #48]	; (8006694 <main+0xc90>)
 8006662:	22aa      	movs	r2, #170	; 0xaa
 8006664:	0092      	lsls	r2, r2, #2
 8006666:	4694      	mov	ip, r2
 8006668:	2208      	movs	r2, #8
 800666a:	4690      	mov	r8, r2
 800666c:	2208      	movs	r2, #8
 800666e:	4691      	mov	r9, r2
 8006670:	2208      	movs	r2, #8
 8006672:	e011      	b.n	8006698 <main+0xc94>
 8006674:	fffffe24 	.word	0xfffffe24
 8006678:	3e4ccccd 	.word	0x3e4ccccd
 800667c:	fffffe14 	.word	0xfffffe14
 8006680:	fffffe04 	.word	0xfffffe04
 8006684:	fffffdf8 	.word	0xfffffdf8
 8006688:	fffffdec 	.word	0xfffffdec
 800668c:	fffffde0 	.word	0xfffffde0
 8006690:	fffffdd4 	.word	0xfffffdd4
 8006694:	fffffdc8 	.word	0xfffffdc8
 8006698:	4692      	mov	sl, r2
 800669a:	2208      	movs	r2, #8
 800669c:	4693      	mov	fp, r2
 800669e:	44bb      	add	fp, r7
 80066a0:	44da      	add	sl, fp
 80066a2:	44d1      	add	r9, sl
 80066a4:	44c8      	add	r8, r9
 80066a6:	44c4      	add	ip, r8
 80066a8:	4463      	add	r3, ip
 80066aa:	2200      	movs	r2, #0
 80066ac:	605a      	str	r2, [r3, #4]
 80066ae:	4bfd      	ldr	r3, [pc, #1012]	; (8006aa4 <main+0x10a0>)
 80066b0:	22aa      	movs	r2, #170	; 0xaa
 80066b2:	0092      	lsls	r2, r2, #2
 80066b4:	4694      	mov	ip, r2
 80066b6:	2208      	movs	r2, #8
 80066b8:	4690      	mov	r8, r2
 80066ba:	2208      	movs	r2, #8
 80066bc:	4691      	mov	r9, r2
 80066be:	2208      	movs	r2, #8
 80066c0:	4692      	mov	sl, r2
 80066c2:	2208      	movs	r2, #8
 80066c4:	4693      	mov	fp, r2
 80066c6:	44bb      	add	fp, r7
 80066c8:	44da      	add	sl, fp
 80066ca:	44d1      	add	r9, sl
 80066cc:	44c8      	add	r8, r9
 80066ce:	44c4      	add	ip, r8
 80066d0:	4463      	add	r3, ip
 80066d2:	2200      	movs	r2, #0
 80066d4:	609a      	str	r2, [r3, #8]
	struct euler_angles prev_1 = {0,0,0};
 80066d6:	4bf4      	ldr	r3, [pc, #976]	; (8006aa8 <main+0x10a4>)
 80066d8:	22aa      	movs	r2, #170	; 0xaa
 80066da:	0092      	lsls	r2, r2, #2
 80066dc:	4694      	mov	ip, r2
 80066de:	2208      	movs	r2, #8
 80066e0:	4690      	mov	r8, r2
 80066e2:	2208      	movs	r2, #8
 80066e4:	4691      	mov	r9, r2
 80066e6:	2208      	movs	r2, #8
 80066e8:	4692      	mov	sl, r2
 80066ea:	2208      	movs	r2, #8
 80066ec:	4693      	mov	fp, r2
 80066ee:	44bb      	add	fp, r7
 80066f0:	44da      	add	sl, fp
 80066f2:	44d1      	add	r9, sl
 80066f4:	44c8      	add	r8, r9
 80066f6:	44c4      	add	ip, r8
 80066f8:	4463      	add	r3, ip
 80066fa:	2200      	movs	r2, #0
 80066fc:	601a      	str	r2, [r3, #0]
 80066fe:	4bea      	ldr	r3, [pc, #936]	; (8006aa8 <main+0x10a4>)
 8006700:	22aa      	movs	r2, #170	; 0xaa
 8006702:	0092      	lsls	r2, r2, #2
 8006704:	4694      	mov	ip, r2
 8006706:	2208      	movs	r2, #8
 8006708:	4690      	mov	r8, r2
 800670a:	2208      	movs	r2, #8
 800670c:	4691      	mov	r9, r2
 800670e:	2208      	movs	r2, #8
 8006710:	4692      	mov	sl, r2
 8006712:	2208      	movs	r2, #8
 8006714:	4693      	mov	fp, r2
 8006716:	44bb      	add	fp, r7
 8006718:	44da      	add	sl, fp
 800671a:	44d1      	add	r9, sl
 800671c:	44c8      	add	r8, r9
 800671e:	44c4      	add	ip, r8
 8006720:	4463      	add	r3, ip
 8006722:	2200      	movs	r2, #0
 8006724:	605a      	str	r2, [r3, #4]
 8006726:	4be0      	ldr	r3, [pc, #896]	; (8006aa8 <main+0x10a4>)
 8006728:	22aa      	movs	r2, #170	; 0xaa
 800672a:	0092      	lsls	r2, r2, #2
 800672c:	4694      	mov	ip, r2
 800672e:	2208      	movs	r2, #8
 8006730:	4690      	mov	r8, r2
 8006732:	2208      	movs	r2, #8
 8006734:	4691      	mov	r9, r2
 8006736:	2208      	movs	r2, #8
 8006738:	4692      	mov	sl, r2
 800673a:	2208      	movs	r2, #8
 800673c:	4693      	mov	fp, r2
 800673e:	44bb      	add	fp, r7
 8006740:	44da      	add	sl, fp
 8006742:	44d1      	add	r9, sl
 8006744:	44c8      	add	r8, r9
 8006746:	44c4      	add	ip, r8
 8006748:	4463      	add	r3, ip
 800674a:	2200      	movs	r2, #0
 800674c:	609a      	str	r2, [r3, #8]
	struct euler_angles diff_0 = {0,0,0};
 800674e:	4bd7      	ldr	r3, [pc, #860]	; (8006aac <main+0x10a8>)
 8006750:	22aa      	movs	r2, #170	; 0xaa
 8006752:	0092      	lsls	r2, r2, #2
 8006754:	4694      	mov	ip, r2
 8006756:	2208      	movs	r2, #8
 8006758:	4690      	mov	r8, r2
 800675a:	2208      	movs	r2, #8
 800675c:	4691      	mov	r9, r2
 800675e:	2208      	movs	r2, #8
 8006760:	4692      	mov	sl, r2
 8006762:	2208      	movs	r2, #8
 8006764:	4693      	mov	fp, r2
 8006766:	44bb      	add	fp, r7
 8006768:	44da      	add	sl, fp
 800676a:	44d1      	add	r9, sl
 800676c:	44c8      	add	r8, r9
 800676e:	44c4      	add	ip, r8
 8006770:	4463      	add	r3, ip
 8006772:	2200      	movs	r2, #0
 8006774:	601a      	str	r2, [r3, #0]
 8006776:	4bcd      	ldr	r3, [pc, #820]	; (8006aac <main+0x10a8>)
 8006778:	22aa      	movs	r2, #170	; 0xaa
 800677a:	0092      	lsls	r2, r2, #2
 800677c:	4694      	mov	ip, r2
 800677e:	2208      	movs	r2, #8
 8006780:	4690      	mov	r8, r2
 8006782:	2208      	movs	r2, #8
 8006784:	4691      	mov	r9, r2
 8006786:	2208      	movs	r2, #8
 8006788:	4692      	mov	sl, r2
 800678a:	2208      	movs	r2, #8
 800678c:	4693      	mov	fp, r2
 800678e:	44bb      	add	fp, r7
 8006790:	44da      	add	sl, fp
 8006792:	44d1      	add	r9, sl
 8006794:	44c8      	add	r8, r9
 8006796:	44c4      	add	ip, r8
 8006798:	4463      	add	r3, ip
 800679a:	2200      	movs	r2, #0
 800679c:	605a      	str	r2, [r3, #4]
 800679e:	4bc3      	ldr	r3, [pc, #780]	; (8006aac <main+0x10a8>)
 80067a0:	22aa      	movs	r2, #170	; 0xaa
 80067a2:	0092      	lsls	r2, r2, #2
 80067a4:	4694      	mov	ip, r2
 80067a6:	2208      	movs	r2, #8
 80067a8:	4690      	mov	r8, r2
 80067aa:	2208      	movs	r2, #8
 80067ac:	4691      	mov	r9, r2
 80067ae:	2208      	movs	r2, #8
 80067b0:	4692      	mov	sl, r2
 80067b2:	2208      	movs	r2, #8
 80067b4:	4693      	mov	fp, r2
 80067b6:	44bb      	add	fp, r7
 80067b8:	44da      	add	sl, fp
 80067ba:	44d1      	add	r9, sl
 80067bc:	44c8      	add	r8, r9
 80067be:	44c4      	add	ip, r8
 80067c0:	4463      	add	r3, ip
 80067c2:	2200      	movs	r2, #0
 80067c4:	609a      	str	r2, [r3, #8]
	struct euler_angles diff_1 = {0,0,0};
 80067c6:	4bba      	ldr	r3, [pc, #744]	; (8006ab0 <main+0x10ac>)
 80067c8:	22aa      	movs	r2, #170	; 0xaa
 80067ca:	0092      	lsls	r2, r2, #2
 80067cc:	4694      	mov	ip, r2
 80067ce:	2208      	movs	r2, #8
 80067d0:	4690      	mov	r8, r2
 80067d2:	2208      	movs	r2, #8
 80067d4:	4691      	mov	r9, r2
 80067d6:	2208      	movs	r2, #8
 80067d8:	4692      	mov	sl, r2
 80067da:	2208      	movs	r2, #8
 80067dc:	4693      	mov	fp, r2
 80067de:	44bb      	add	fp, r7
 80067e0:	44da      	add	sl, fp
 80067e2:	44d1      	add	r9, sl
 80067e4:	44c8      	add	r8, r9
 80067e6:	44c4      	add	ip, r8
 80067e8:	4463      	add	r3, ip
 80067ea:	2200      	movs	r2, #0
 80067ec:	601a      	str	r2, [r3, #0]
 80067ee:	4bb0      	ldr	r3, [pc, #704]	; (8006ab0 <main+0x10ac>)
 80067f0:	22aa      	movs	r2, #170	; 0xaa
 80067f2:	0092      	lsls	r2, r2, #2
 80067f4:	4694      	mov	ip, r2
 80067f6:	2208      	movs	r2, #8
 80067f8:	4690      	mov	r8, r2
 80067fa:	2208      	movs	r2, #8
 80067fc:	4691      	mov	r9, r2
 80067fe:	2208      	movs	r2, #8
 8006800:	4692      	mov	sl, r2
 8006802:	2208      	movs	r2, #8
 8006804:	4693      	mov	fp, r2
 8006806:	44bb      	add	fp, r7
 8006808:	44da      	add	sl, fp
 800680a:	44d1      	add	r9, sl
 800680c:	44c8      	add	r8, r9
 800680e:	44c4      	add	ip, r8
 8006810:	4463      	add	r3, ip
 8006812:	2200      	movs	r2, #0
 8006814:	605a      	str	r2, [r3, #4]
 8006816:	4ba6      	ldr	r3, [pc, #664]	; (8006ab0 <main+0x10ac>)
 8006818:	22aa      	movs	r2, #170	; 0xaa
 800681a:	0092      	lsls	r2, r2, #2
 800681c:	4694      	mov	ip, r2
 800681e:	2208      	movs	r2, #8
 8006820:	4690      	mov	r8, r2
 8006822:	2208      	movs	r2, #8
 8006824:	4691      	mov	r9, r2
 8006826:	2208      	movs	r2, #8
 8006828:	4692      	mov	sl, r2
 800682a:	2208      	movs	r2, #8
 800682c:	4693      	mov	fp, r2
 800682e:	44bb      	add	fp, r7
 8006830:	44da      	add	sl, fp
 8006832:	44d1      	add	r9, sl
 8006834:	44c8      	add	r8, r9
 8006836:	44c4      	add	ip, r8
 8006838:	4463      	add	r3, ip
 800683a:	2200      	movs	r2, #0
 800683c:	609a      	str	r2, [r3, #8]
	struct matrix rotation_matrix_earth_0 = {0,0,0,0,0,0,0,0,0};
 800683e:	4b9d      	ldr	r3, [pc, #628]	; (8006ab4 <main+0x10b0>)
 8006840:	22aa      	movs	r2, #170	; 0xaa
 8006842:	0092      	lsls	r2, r2, #2
 8006844:	4694      	mov	ip, r2
 8006846:	2208      	movs	r2, #8
 8006848:	4690      	mov	r8, r2
 800684a:	2208      	movs	r2, #8
 800684c:	4691      	mov	r9, r2
 800684e:	2208      	movs	r2, #8
 8006850:	4692      	mov	sl, r2
 8006852:	2208      	movs	r2, #8
 8006854:	4693      	mov	fp, r2
 8006856:	44bb      	add	fp, r7
 8006858:	44da      	add	sl, fp
 800685a:	44d1      	add	r9, sl
 800685c:	44c8      	add	r8, r9
 800685e:	44c4      	add	ip, r8
 8006860:	4463      	add	r3, ip
 8006862:	0018      	movs	r0, r3
 8006864:	2324      	movs	r3, #36	; 0x24
 8006866:	001a      	movs	r2, r3
 8006868:	2100      	movs	r1, #0
 800686a:	f006 f975 	bl	800cb58 <memset>
	struct matrix rotation_matrix_earth_1 = {0,0,0,0,0,0,0,0,0};
 800686e:	4b92      	ldr	r3, [pc, #584]	; (8006ab8 <main+0x10b4>)
 8006870:	22aa      	movs	r2, #170	; 0xaa
 8006872:	0092      	lsls	r2, r2, #2
 8006874:	4694      	mov	ip, r2
 8006876:	2208      	movs	r2, #8
 8006878:	4690      	mov	r8, r2
 800687a:	2208      	movs	r2, #8
 800687c:	4691      	mov	r9, r2
 800687e:	2208      	movs	r2, #8
 8006880:	4692      	mov	sl, r2
 8006882:	2208      	movs	r2, #8
 8006884:	4693      	mov	fp, r2
 8006886:	44bb      	add	fp, r7
 8006888:	44da      	add	sl, fp
 800688a:	44d1      	add	r9, sl
 800688c:	44c8      	add	r8, r9
 800688e:	44c4      	add	ip, r8
 8006890:	4463      	add	r3, ip
 8006892:	0018      	movs	r0, r3
 8006894:	2324      	movs	r3, #36	; 0x24
 8006896:	001a      	movs	r2, r3
 8006898:	2100      	movs	r1, #0
 800689a:	f006 f95d 	bl	800cb58 <memset>

	float duration_diff = 0;
 800689e:	2300      	movs	r3, #0
 80068a0:	22a1      	movs	r2, #161	; 0xa1
 80068a2:	0092      	lsls	r2, r2, #2
 80068a4:	2108      	movs	r1, #8
 80068a6:	468c      	mov	ip, r1
 80068a8:	2108      	movs	r1, #8
 80068aa:	4688      	mov	r8, r1
 80068ac:	2108      	movs	r1, #8
 80068ae:	4689      	mov	r9, r1
 80068b0:	2108      	movs	r1, #8
 80068b2:	468a      	mov	sl, r1
 80068b4:	44ba      	add	sl, r7
 80068b6:	44d1      	add	r9, sl
 80068b8:	44c8      	add	r8, r9
 80068ba:	44c4      	add	ip, r8
 80068bc:	4462      	add	r2, ip
 80068be:	6013      	str	r3, [r2, #0]
	float duration = 0;
 80068c0:	2300      	movs	r3, #0
 80068c2:	22a9      	movs	r2, #169	; 0xa9
 80068c4:	0092      	lsls	r2, r2, #2
 80068c6:	2108      	movs	r1, #8
 80068c8:	468c      	mov	ip, r1
 80068ca:	2108      	movs	r1, #8
 80068cc:	4688      	mov	r8, r1
 80068ce:	2108      	movs	r1, #8
 80068d0:	4689      	mov	r9, r1
 80068d2:	2108      	movs	r1, #8
 80068d4:	468a      	mov	sl, r1
 80068d6:	44ba      	add	sl, r7
 80068d8:	44d1      	add	r9, sl
 80068da:	44c8      	add	r8, r9
 80068dc:	44c4      	add	ip, r8
 80068de:	4462      	add	r2, ip
 80068e0:	6013      	str	r3, [r2, #0]
	float clock = 16000000/16.0;
 80068e2:	4b76      	ldr	r3, [pc, #472]	; (8006abc <main+0x10b8>)
 80068e4:	22a0      	movs	r2, #160	; 0xa0
 80068e6:	0092      	lsls	r2, r2, #2
 80068e8:	2108      	movs	r1, #8
 80068ea:	468c      	mov	ip, r1
 80068ec:	2108      	movs	r1, #8
 80068ee:	4688      	mov	r8, r1
 80068f0:	2108      	movs	r1, #8
 80068f2:	4689      	mov	r9, r1
 80068f4:	2108      	movs	r1, #8
 80068f6:	468a      	mov	sl, r1
 80068f8:	44ba      	add	sl, r7
 80068fa:	44d1      	add	r9, sl
 80068fc:	44c8      	add	r8, r9
 80068fe:	44c4      	add	ip, r8
 8006900:	4462      	add	r2, ip
 8006902:	6013      	str	r3, [r2, #0]
	float motion_duration = 0;
 8006904:	2300      	movs	r3, #0
 8006906:	22a8      	movs	r2, #168	; 0xa8
 8006908:	0092      	lsls	r2, r2, #2
 800690a:	2108      	movs	r1, #8
 800690c:	468c      	mov	ip, r1
 800690e:	2108      	movs	r1, #8
 8006910:	4688      	mov	r8, r1
 8006912:	2108      	movs	r1, #8
 8006914:	4689      	mov	r9, r1
 8006916:	2108      	movs	r1, #8
 8006918:	468a      	mov	sl, r1
 800691a:	44ba      	add	sl, r7
 800691c:	44d1      	add	r9, sl
 800691e:	44c8      	add	r8, r9
 8006920:	44c4      	add	ip, r8
 8006922:	4462      	add	r2, ip
 8006924:	6013      	str	r3, [r2, #0]
	float diff_pitch_1;
	float diff_pan_0_1;
	float diff_tilt_0_1;
	float diff_pitch_0_1;

	int8_t is_moving[3] = {0,0,0};
 8006926:	4b66      	ldr	r3, [pc, #408]	; (8006ac0 <main+0x10bc>)
 8006928:	22aa      	movs	r2, #170	; 0xaa
 800692a:	0092      	lsls	r2, r2, #2
 800692c:	4694      	mov	ip, r2
 800692e:	2208      	movs	r2, #8
 8006930:	4690      	mov	r8, r2
 8006932:	2208      	movs	r2, #8
 8006934:	4691      	mov	r9, r2
 8006936:	2208      	movs	r2, #8
 8006938:	4692      	mov	sl, r2
 800693a:	2208      	movs	r2, #8
 800693c:	4693      	mov	fp, r2
 800693e:	44bb      	add	fp, r7
 8006940:	44da      	add	sl, fp
 8006942:	44d1      	add	r9, sl
 8006944:	44c8      	add	r8, r9
 8006946:	44c4      	add	ip, r8
 8006948:	4463      	add	r3, ip
 800694a:	4a5e      	ldr	r2, [pc, #376]	; (8006ac4 <main+0x10c0>)
 800694c:	8811      	ldrh	r1, [r2, #0]
 800694e:	8019      	strh	r1, [r3, #0]
 8006950:	7892      	ldrb	r2, [r2, #2]
 8006952:	709a      	strb	r2, [r3, #2]
	int8_t was_moving = 0;
 8006954:	4b5c      	ldr	r3, [pc, #368]	; (8006ac8 <main+0x10c4>)
 8006956:	2208      	movs	r2, #8
 8006958:	4694      	mov	ip, r2
 800695a:	2208      	movs	r2, #8
 800695c:	4690      	mov	r8, r2
 800695e:	2208      	movs	r2, #8
 8006960:	4691      	mov	r9, r2
 8006962:	2208      	movs	r2, #8
 8006964:	4692      	mov	sl, r2
 8006966:	44ba      	add	sl, r7
 8006968:	44d1      	add	r9, sl
 800696a:	44c8      	add	r8, r9
 800696c:	44c4      	add	ip, r8
 800696e:	4463      	add	r3, ip
 8006970:	2200      	movs	r2, #0
 8006972:	701a      	strb	r2, [r3, #0]
	int8_t moving_expected = 0;
 8006974:	4b55      	ldr	r3, [pc, #340]	; (8006acc <main+0x10c8>)
 8006976:	2208      	movs	r2, #8
 8006978:	4694      	mov	ip, r2
 800697a:	2208      	movs	r2, #8
 800697c:	4690      	mov	r8, r2
 800697e:	2208      	movs	r2, #8
 8006980:	4691      	mov	r9, r2
 8006982:	2208      	movs	r2, #8
 8006984:	4692      	mov	sl, r2
 8006986:	44ba      	add	sl, r7
 8006988:	44d1      	add	r9, sl
 800698a:	44c8      	add	r8, r9
 800698c:	44c4      	add	ip, r8
 800698e:	4463      	add	r3, ip
 8006990:	2200      	movs	r2, #0
 8006992:	701a      	strb	r2, [r3, #0]
	uint8_t uart_prescaler = 0;
 8006994:	4b4e      	ldr	r3, [pc, #312]	; (8006ad0 <main+0x10cc>)
 8006996:	2208      	movs	r2, #8
 8006998:	4694      	mov	ip, r2
 800699a:	2208      	movs	r2, #8
 800699c:	4690      	mov	r8, r2
 800699e:	2208      	movs	r2, #8
 80069a0:	4691      	mov	r9, r2
 80069a2:	2208      	movs	r2, #8
 80069a4:	4692      	mov	sl, r2
 80069a6:	44ba      	add	sl, r7
 80069a8:	44d1      	add	r9, sl
 80069aa:	44c8      	add	r8, r9
 80069ac:	44c4      	add	ip, r8
 80069ae:	4463      	add	r3, ip
 80069b0:	2200      	movs	r2, #0
 80069b2:	701a      	strb	r2, [r3, #0]

	HAL_TIM_Base_Start(&htim16);
 80069b4:	4b47      	ldr	r3, [pc, #284]	; (8006ad4 <main+0x10d0>)
 80069b6:	0018      	movs	r0, r3
 80069b8:	f005 fa58 	bl	800be6c <HAL_TIM_Base_Start>
	ICM_AccCalibration(&hspi1,&huart2,accel_bias_0, IMU_MOVABLE);
 80069bc:	249a      	movs	r4, #154	; 0x9a
 80069be:	0064      	lsls	r4, r4, #1
 80069c0:	2608      	movs	r6, #8
 80069c2:	2308      	movs	r3, #8
 80069c4:	2208      	movs	r2, #8
 80069c6:	4694      	mov	ip, r2
 80069c8:	2208      	movs	r2, #8
 80069ca:	4690      	mov	r8, r2
 80069cc:	44b8      	add	r8, r7
 80069ce:	44c4      	add	ip, r8
 80069d0:	4463      	add	r3, ip
 80069d2:	199b      	adds	r3, r3, r6
 80069d4:	191a      	adds	r2, r3, r4
 80069d6:	4940      	ldr	r1, [pc, #256]	; (8006ad8 <main+0x10d4>)
 80069d8:	4840      	ldr	r0, [pc, #256]	; (8006adc <main+0x10d8>)
 80069da:	2300      	movs	r3, #0
 80069dc:	f7fc ffe4 	bl	80039a8 <ICM_AccCalibration>
	ICM_AccCalibration(&hspi2,&huart2,accel_bias_1, IMU_FIXED);
 80069e0:	2596      	movs	r5, #150	; 0x96
 80069e2:	006d      	lsls	r5, r5, #1
 80069e4:	2308      	movs	r3, #8
 80069e6:	2208      	movs	r2, #8
 80069e8:	4694      	mov	ip, r2
 80069ea:	2208      	movs	r2, #8
 80069ec:	4690      	mov	r8, r2
 80069ee:	44b8      	add	r8, r7
 80069f0:	44c4      	add	ip, r8
 80069f2:	4463      	add	r3, ip
 80069f4:	199b      	adds	r3, r3, r6
 80069f6:	195a      	adds	r2, r3, r5
 80069f8:	4937      	ldr	r1, [pc, #220]	; (8006ad8 <main+0x10d4>)
 80069fa:	4839      	ldr	r0, [pc, #228]	; (8006ae0 <main+0x10dc>)
 80069fc:	2301      	movs	r3, #1
 80069fe:	f7fc ffd3 	bl	80039a8 <ICM_AccCalibration>
	CalculateRotationMatrix(accel_bias_0, &rotation_matrix_earth_0);
 8006a02:	2328      	movs	r3, #40	; 0x28
 8006a04:	2208      	movs	r2, #8
 8006a06:	2108      	movs	r1, #8
 8006a08:	468c      	mov	ip, r1
 8006a0a:	2108      	movs	r1, #8
 8006a0c:	4688      	mov	r8, r1
 8006a0e:	44b8      	add	r8, r7
 8006a10:	44c4      	add	ip, r8
 8006a12:	4462      	add	r2, ip
 8006a14:	1992      	adds	r2, r2, r6
 8006a16:	18d2      	adds	r2, r2, r3
 8006a18:	2308      	movs	r3, #8
 8006a1a:	2108      	movs	r1, #8
 8006a1c:	468c      	mov	ip, r1
 8006a1e:	2108      	movs	r1, #8
 8006a20:	4688      	mov	r8, r1
 8006a22:	44b8      	add	r8, r7
 8006a24:	44c4      	add	ip, r8
 8006a26:	4463      	add	r3, ip
 8006a28:	199b      	adds	r3, r3, r6
 8006a2a:	191b      	adds	r3, r3, r4
 8006a2c:	0011      	movs	r1, r2
 8006a2e:	0018      	movs	r0, r3
 8006a30:	f7fe fabe 	bl	8004fb0 <CalculateRotationMatrix>
	CalculateRotationMatrix(accel_bias_1, &rotation_matrix_earth_1);
 8006a34:	230c      	movs	r3, #12
 8006a36:	2208      	movs	r2, #8
 8006a38:	2108      	movs	r1, #8
 8006a3a:	468c      	mov	ip, r1
 8006a3c:	2108      	movs	r1, #8
 8006a3e:	4688      	mov	r8, r1
 8006a40:	44b8      	add	r8, r7
 8006a42:	44c4      	add	ip, r8
 8006a44:	4462      	add	r2, ip
 8006a46:	18d2      	adds	r2, r2, r3
 8006a48:	2308      	movs	r3, #8
 8006a4a:	2108      	movs	r1, #8
 8006a4c:	468c      	mov	ip, r1
 8006a4e:	2108      	movs	r1, #8
 8006a50:	4688      	mov	r8, r1
 8006a52:	44b8      	add	r8, r7
 8006a54:	44c4      	add	ip, r8
 8006a56:	4463      	add	r3, ip
 8006a58:	199b      	adds	r3, r3, r6
 8006a5a:	195b      	adds	r3, r3, r5
 8006a5c:	0011      	movs	r1, r2
 8006a5e:	0018      	movs	r0, r3
 8006a60:	f7fe faa6 	bl	8004fb0 <CalculateRotationMatrix>
	ICM_GyroCalibration(&hspi1,&huart2, gyro_bias_0, IMU_MOVABLE);
 8006a64:	23a4      	movs	r3, #164	; 0xa4
 8006a66:	005b      	lsls	r3, r3, #1
 8006a68:	0035      	movs	r5, r6
 8006a6a:	2208      	movs	r2, #8
 8006a6c:	2108      	movs	r1, #8
 8006a6e:	468c      	mov	ip, r1
 8006a70:	2108      	movs	r1, #8
 8006a72:	4688      	mov	r8, r1
 8006a74:	44b8      	add	r8, r7
 8006a76:	44c4      	add	ip, r8
 8006a78:	4462      	add	r2, ip
 8006a7a:	1952      	adds	r2, r2, r5
 8006a7c:	18d2      	adds	r2, r2, r3
 8006a7e:	4916      	ldr	r1, [pc, #88]	; (8006ad8 <main+0x10d4>)
 8006a80:	4816      	ldr	r0, [pc, #88]	; (8006adc <main+0x10d8>)
 8006a82:	2300      	movs	r3, #0
 8006a84:	f7fc fe34 	bl	80036f0 <ICM_GyroCalibration>
	ICM_GyroCalibration(&hspi2,&huart2, gyro_bias_1, IMU_FIXED);
 8006a88:	239e      	movs	r3, #158	; 0x9e
 8006a8a:	005b      	lsls	r3, r3, #1
 8006a8c:	2208      	movs	r2, #8
 8006a8e:	2108      	movs	r1, #8
 8006a90:	468c      	mov	ip, r1
 8006a92:	2108      	movs	r1, #8
 8006a94:	4688      	mov	r8, r1
 8006a96:	44b8      	add	r8, r7
 8006a98:	44c4      	add	ip, r8
 8006a9a:	4462      	add	r2, ip
 8006a9c:	1952      	adds	r2, r2, r5
 8006a9e:	18d2      	adds	r2, r2, r3
 8006aa0:	e020      	b.n	8006ae4 <main+0x10e0>
 8006aa2:	46c0      	nop			; (mov r8, r8)
 8006aa4:	fffffdc8 	.word	0xfffffdc8
 8006aa8:	fffffdbc 	.word	0xfffffdbc
 8006aac:	fffffdb0 	.word	0xfffffdb0
 8006ab0:	fffffda4 	.word	0xfffffda4
 8006ab4:	fffffd80 	.word	0xfffffd80
 8006ab8:	fffffd5c 	.word	0xfffffd5c
 8006abc:	49742400 	.word	0x49742400
 8006ac0:	fffffd58 	.word	0xfffffd58
 8006ac4:	080124a8 	.word	0x080124a8
 8006ac8:	00000293 	.word	0x00000293
 8006acc:	0000027f 	.word	0x0000027f
 8006ad0:	00000292 	.word	0x00000292
 8006ad4:	20000578 	.word	0x20000578
 8006ad8:	200004e8 	.word	0x200004e8
 8006adc:	20000484 	.word	0x20000484
 8006ae0:	200003a8 	.word	0x200003a8
 8006ae4:	49fd      	ldr	r1, [pc, #1012]	; (8006edc <main+0x14d8>)
 8006ae6:	48fe      	ldr	r0, [pc, #1016]	; (8006ee0 <main+0x14dc>)
 8006ae8:	2301      	movs	r3, #1
 8006aea:	f7fc fe01 	bl	80036f0 <ICM_GyroCalibration>

	sprintf(uart_buffer, "UART_PREAMBLE\r\n");
 8006aee:	4afd      	ldr	r2, [pc, #1012]	; (8006ee4 <main+0x14e0>)
 8006af0:	24ce      	movs	r4, #206	; 0xce
 8006af2:	0064      	lsls	r4, r4, #1
 8006af4:	2308      	movs	r3, #8
 8006af6:	2108      	movs	r1, #8
 8006af8:	468c      	mov	ip, r1
 8006afa:	2108      	movs	r1, #8
 8006afc:	4688      	mov	r8, r1
 8006afe:	44b8      	add	r8, r7
 8006b00:	44c4      	add	ip, r8
 8006b02:	4463      	add	r3, ip
 8006b04:	195b      	adds	r3, r3, r5
 8006b06:	191b      	adds	r3, r3, r4
 8006b08:	0011      	movs	r1, r2
 8006b0a:	0018      	movs	r0, r3
 8006b0c:	f006 fca6 	bl	800d45c <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)uart_buffer, strlen(uart_buffer), 1000);
 8006b10:	2308      	movs	r3, #8
 8006b12:	2208      	movs	r2, #8
 8006b14:	4694      	mov	ip, r2
 8006b16:	2208      	movs	r2, #8
 8006b18:	4690      	mov	r8, r2
 8006b1a:	44b8      	add	r8, r7
 8006b1c:	44c4      	add	ip, r8
 8006b1e:	4463      	add	r3, ip
 8006b20:	195b      	adds	r3, r3, r5
 8006b22:	191b      	adds	r3, r3, r4
 8006b24:	0018      	movs	r0, r3
 8006b26:	f7f9 faeb 	bl	8000100 <strlen>
 8006b2a:	0003      	movs	r3, r0
 8006b2c:	b29a      	uxth	r2, r3
 8006b2e:	23fa      	movs	r3, #250	; 0xfa
 8006b30:	009b      	lsls	r3, r3, #2
 8006b32:	2108      	movs	r1, #8
 8006b34:	2008      	movs	r0, #8
 8006b36:	4684      	mov	ip, r0
 8006b38:	2008      	movs	r0, #8
 8006b3a:	4680      	mov	r8, r0
 8006b3c:	44b8      	add	r8, r7
 8006b3e:	44c4      	add	ip, r8
 8006b40:	4461      	add	r1, ip
 8006b42:	1949      	adds	r1, r1, r5
 8006b44:	1909      	adds	r1, r1, r4
 8006b46:	48e5      	ldr	r0, [pc, #916]	; (8006edc <main+0x14d8>)
 8006b48:	f005 faaa 	bl	800c0a0 <HAL_UART_Transmit>
  /* USER CODE BEGIN WHILE */


  while (1)
  {
	__HAL_TIM_SET_COUNTER(&htim16,0);
 8006b4c:	4be6      	ldr	r3, [pc, #920]	; (8006ee8 <main+0x14e4>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	2200      	movs	r2, #0
 8006b52:	625a      	str	r2, [r3, #36]	; 0x24
	uart_prescaler = (uart_prescaler + 1) % 50;
 8006b54:	4ce5      	ldr	r4, [pc, #916]	; (8006eec <main+0x14e8>)
 8006b56:	2508      	movs	r5, #8
 8006b58:	2308      	movs	r3, #8
 8006b5a:	2208      	movs	r2, #8
 8006b5c:	4694      	mov	ip, r2
 8006b5e:	2208      	movs	r2, #8
 8006b60:	4690      	mov	r8, r2
 8006b62:	44b8      	add	r8, r7
 8006b64:	44c4      	add	ip, r8
 8006b66:	4463      	add	r3, ip
 8006b68:	195b      	adds	r3, r3, r5
 8006b6a:	191b      	adds	r3, r3, r4
 8006b6c:	781b      	ldrb	r3, [r3, #0]
 8006b6e:	3301      	adds	r3, #1
 8006b70:	2132      	movs	r1, #50	; 0x32
 8006b72:	0018      	movs	r0, r3
 8006b74:	f7f9 fc50 	bl	8000418 <__aeabi_idivmod>
 8006b78:	000b      	movs	r3, r1
 8006b7a:	001a      	movs	r2, r3
 8006b7c:	2308      	movs	r3, #8
 8006b7e:	2108      	movs	r1, #8
 8006b80:	468c      	mov	ip, r1
 8006b82:	2108      	movs	r1, #8
 8006b84:	4688      	mov	r8, r1
 8006b86:	44b8      	add	r8, r7
 8006b88:	44c4      	add	ip, r8
 8006b8a:	4463      	add	r3, ip
 8006b8c:	195b      	adds	r3, r3, r5
 8006b8e:	191b      	adds	r3, r3, r4
 8006b90:	701a      	strb	r2, [r3, #0]

	// IMU 0 READ DATA
	ICM_ReadGyroData(&hspi1, gyro_data_0, gyro_bias_0, IMU_MOVABLE);
 8006b92:	23a4      	movs	r3, #164	; 0xa4
 8006b94:	005b      	lsls	r3, r3, #1
 8006b96:	2208      	movs	r2, #8
 8006b98:	2108      	movs	r1, #8
 8006b9a:	468c      	mov	ip, r1
 8006b9c:	2108      	movs	r1, #8
 8006b9e:	4688      	mov	r8, r1
 8006ba0:	44b8      	add	r8, r7
 8006ba2:	44c4      	add	ip, r8
 8006ba4:	4462      	add	r2, ip
 8006ba6:	1952      	adds	r2, r2, r5
 8006ba8:	18d2      	adds	r2, r2, r3
 8006baa:	24bc      	movs	r4, #188	; 0xbc
 8006bac:	0064      	lsls	r4, r4, #1
 8006bae:	002e      	movs	r6, r5
 8006bb0:	2308      	movs	r3, #8
 8006bb2:	2108      	movs	r1, #8
 8006bb4:	468c      	mov	ip, r1
 8006bb6:	2108      	movs	r1, #8
 8006bb8:	4688      	mov	r8, r1
 8006bba:	44b8      	add	r8, r7
 8006bbc:	44c4      	add	ip, r8
 8006bbe:	4463      	add	r3, ip
 8006bc0:	195b      	adds	r3, r3, r5
 8006bc2:	1919      	adds	r1, r3, r4
 8006bc4:	48ca      	ldr	r0, [pc, #808]	; (8006ef0 <main+0x14ec>)
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	f7fc ffc4 	bl	8003b54 <ICM_ReadGyroData>
	ICM_ReadAccData(&hspi1, accel_data_0, IMU_MOVABLE);
 8006bcc:	25c8      	movs	r5, #200	; 0xc8
 8006bce:	006d      	lsls	r5, r5, #1
 8006bd0:	613d      	str	r5, [r7, #16]
 8006bd2:	2308      	movs	r3, #8
 8006bd4:	2208      	movs	r2, #8
 8006bd6:	4694      	mov	ip, r2
 8006bd8:	2208      	movs	r2, #8
 8006bda:	4690      	mov	r8, r2
 8006bdc:	44b8      	add	r8, r7
 8006bde:	44c4      	add	ip, r8
 8006be0:	4463      	add	r3, ip
 8006be2:	199b      	adds	r3, r3, r6
 8006be4:	1959      	adds	r1, r3, r5
 8006be6:	4bc2      	ldr	r3, [pc, #776]	; (8006ef0 <main+0x14ec>)
 8006be8:	2200      	movs	r2, #0
 8006bea:	0018      	movs	r0, r3
 8006bec:	f7fd f870 	bl	8003cd0 <ICM_ReadAccData>

	// IMU 1 READ DATA
	ICM_ReadGyroData(&hspi2, gyro_data_1, gyro_bias_1, IMU_FIXED);
 8006bf0:	239e      	movs	r3, #158	; 0x9e
 8006bf2:	005b      	lsls	r3, r3, #1
 8006bf4:	0030      	movs	r0, r6
 8006bf6:	2208      	movs	r2, #8
 8006bf8:	2108      	movs	r1, #8
 8006bfa:	468c      	mov	ip, r1
 8006bfc:	2108      	movs	r1, #8
 8006bfe:	4688      	mov	r8, r1
 8006c00:	44b8      	add	r8, r7
 8006c02:	44c4      	add	ip, r8
 8006c04:	4462      	add	r2, ip
 8006c06:	1812      	adds	r2, r2, r0
 8006c08:	18d2      	adds	r2, r2, r3
 8006c0a:	26b6      	movs	r6, #182	; 0xb6
 8006c0c:	0076      	lsls	r6, r6, #1
 8006c0e:	617e      	str	r6, [r7, #20]
 8006c10:	2308      	movs	r3, #8
 8006c12:	2108      	movs	r1, #8
 8006c14:	468c      	mov	ip, r1
 8006c16:	2108      	movs	r1, #8
 8006c18:	4688      	mov	r8, r1
 8006c1a:	44b8      	add	r8, r7
 8006c1c:	44c4      	add	ip, r8
 8006c1e:	4463      	add	r3, ip
 8006c20:	181b      	adds	r3, r3, r0
 8006c22:	1999      	adds	r1, r3, r6
 8006c24:	48ae      	ldr	r0, [pc, #696]	; (8006ee0 <main+0x14dc>)
 8006c26:	2301      	movs	r3, #1
 8006c28:	f7fc ff94 	bl	8003b54 <ICM_ReadGyroData>
	ICM_ReadAccData(&hspi2, accel_data_1, IMU_FIXED);
 8006c2c:	23c2      	movs	r3, #194	; 0xc2
 8006c2e:	005b      	lsls	r3, r3, #1
 8006c30:	2008      	movs	r0, #8
 8006c32:	0006      	movs	r6, r0
 8006c34:	2208      	movs	r2, #8
 8006c36:	2108      	movs	r1, #8
 8006c38:	468c      	mov	ip, r1
 8006c3a:	2108      	movs	r1, #8
 8006c3c:	4688      	mov	r8, r1
 8006c3e:	44b8      	add	r8, r7
 8006c40:	44c4      	add	ip, r8
 8006c42:	4462      	add	r2, ip
 8006c44:	1812      	adds	r2, r2, r0
 8006c46:	18d1      	adds	r1, r2, r3
 8006c48:	4ba5      	ldr	r3, [pc, #660]	; (8006ee0 <main+0x14dc>)
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	0018      	movs	r0, r3
 8006c4e:	f7fd f83f 	bl	8003cd0 <ICM_ReadAccData>

	// Low-pass Filter Gyroscope & Acceleration IMU 0
	GyroLowPassFilter1(gyro_data_0, prev_low_pass_gyro_0, low_pass_gyro_0, low_alpha_gyro);
 8006c52:	22a3      	movs	r2, #163	; 0xa3
 8006c54:	0092      	lsls	r2, r2, #2
 8006c56:	0030      	movs	r0, r6
 8006c58:	2308      	movs	r3, #8
 8006c5a:	2108      	movs	r1, #8
 8006c5c:	468c      	mov	ip, r1
 8006c5e:	2108      	movs	r1, #8
 8006c60:	4688      	mov	r8, r1
 8006c62:	44b8      	add	r8, r7
 8006c64:	44c4      	add	ip, r8
 8006c66:	4463      	add	r3, ip
 8006c68:	181b      	adds	r3, r3, r0
 8006c6a:	1899      	adds	r1, r3, r2
 8006c6c:	680b      	ldr	r3, [r1, #0]
 8006c6e:	2190      	movs	r1, #144	; 0x90
 8006c70:	0049      	lsls	r1, r1, #1
 8006c72:	2208      	movs	r2, #8
 8006c74:	2508      	movs	r5, #8
 8006c76:	46ac      	mov	ip, r5
 8006c78:	2508      	movs	r5, #8
 8006c7a:	46a8      	mov	r8, r5
 8006c7c:	44b8      	add	r8, r7
 8006c7e:	44c4      	add	ip, r8
 8006c80:	4462      	add	r2, ip
 8006c82:	1812      	adds	r2, r2, r0
 8006c84:	1852      	adds	r2, r2, r1
 8006c86:	2184      	movs	r1, #132	; 0x84
 8006c88:	0049      	lsls	r1, r1, #1
 8006c8a:	2608      	movs	r6, #8
 8006c8c:	46b4      	mov	ip, r6
 8006c8e:	2608      	movs	r6, #8
 8006c90:	46b0      	mov	r8, r6
 8006c92:	2508      	movs	r5, #8
 8006c94:	46a9      	mov	r9, r5
 8006c96:	2508      	movs	r5, #8
 8006c98:	46aa      	mov	sl, r5
 8006c9a:	44ba      	add	sl, r7
 8006c9c:	44d1      	add	r9, sl
 8006c9e:	44c8      	add	r8, r9
 8006ca0:	44c4      	add	ip, r8
 8006ca2:	4461      	add	r1, ip
 8006ca4:	0006      	movs	r6, r0
 8006ca6:	2508      	movs	r5, #8
 8006ca8:	46ac      	mov	ip, r5
 8006caa:	2508      	movs	r5, #8
 8006cac:	46a8      	mov	r8, r5
 8006cae:	2508      	movs	r5, #8
 8006cb0:	46a9      	mov	r9, r5
 8006cb2:	44b9      	add	r9, r7
 8006cb4:	44c8      	add	r8, r9
 8006cb6:	44c4      	add	ip, r8
 8006cb8:	4460      	add	r0, ip
 8006cba:	1900      	adds	r0, r0, r4
 8006cbc:	f7fe f8a4 	bl	8004e08 <GyroLowPassFilter1>
	GyroLowPassFilter1(accel_data_0, prev_low_pass_accel_0, low_pass_accel_0, low_alpha_acc);
 8006cc0:	24a2      	movs	r4, #162	; 0xa2
 8006cc2:	00a4      	lsls	r4, r4, #2
 8006cc4:	60bc      	str	r4, [r7, #8]
 8006cc6:	0030      	movs	r0, r6
 8006cc8:	2308      	movs	r3, #8
 8006cca:	2208      	movs	r2, #8
 8006ccc:	4694      	mov	ip, r2
 8006cce:	2208      	movs	r2, #8
 8006cd0:	4690      	mov	r8, r2
 8006cd2:	44b8      	add	r8, r7
 8006cd4:	44c4      	add	ip, r8
 8006cd6:	4463      	add	r3, ip
 8006cd8:	181b      	adds	r3, r3, r0
 8006cda:	1919      	adds	r1, r3, r4
 8006cdc:	680b      	ldr	r3, [r1, #0]
 8006cde:	21f0      	movs	r1, #240	; 0xf0
 8006ce0:	0006      	movs	r6, r0
 8006ce2:	2208      	movs	r2, #8
 8006ce4:	2408      	movs	r4, #8
 8006ce6:	46a4      	mov	ip, r4
 8006ce8:	2408      	movs	r4, #8
 8006cea:	46a0      	mov	r8, r4
 8006cec:	44b8      	add	r8, r7
 8006cee:	44c4      	add	ip, r8
 8006cf0:	4462      	add	r2, ip
 8006cf2:	1812      	adds	r2, r2, r0
 8006cf4:	1852      	adds	r2, r2, r1
 8006cf6:	20d8      	movs	r0, #216	; 0xd8
 8006cf8:	0031      	movs	r1, r6
 8006cfa:	000e      	movs	r6, r1
 8006cfc:	2508      	movs	r5, #8
 8006cfe:	46ac      	mov	ip, r5
 8006d00:	2408      	movs	r4, #8
 8006d02:	46a0      	mov	r8, r4
 8006d04:	2408      	movs	r4, #8
 8006d06:	46a1      	mov	r9, r4
 8006d08:	44b9      	add	r9, r7
 8006d0a:	44c8      	add	r8, r9
 8006d0c:	44c4      	add	ip, r8
 8006d0e:	4461      	add	r1, ip
 8006d10:	1809      	adds	r1, r1, r0
 8006d12:	693d      	ldr	r5, [r7, #16]
 8006d14:	0030      	movs	r0, r6
 8006d16:	0006      	movs	r6, r0
 8006d18:	2408      	movs	r4, #8
 8006d1a:	46a4      	mov	ip, r4
 8006d1c:	2408      	movs	r4, #8
 8006d1e:	46a0      	mov	r8, r4
 8006d20:	2408      	movs	r4, #8
 8006d22:	46a1      	mov	r9, r4
 8006d24:	44b9      	add	r9, r7
 8006d26:	44c8      	add	r8, r9
 8006d28:	44c4      	add	ip, r8
 8006d2a:	4460      	add	r0, ip
 8006d2c:	1940      	adds	r0, r0, r5
 8006d2e:	f7fe f86b 	bl	8004e08 <GyroLowPassFilter1>

	// Low-pass Filter Gyroscope & Acceleration IMU 0
	GyroLowPassFilter2(gyro_data_1, prev_low_pass_gyro_1, low_pass_gyro_1, low_alpha_gyro);
 8006d32:	22a3      	movs	r2, #163	; 0xa3
 8006d34:	0092      	lsls	r2, r2, #2
 8006d36:	2308      	movs	r3, #8
 8006d38:	469c      	mov	ip, r3
 8006d3a:	2308      	movs	r3, #8
 8006d3c:	4698      	mov	r8, r3
 8006d3e:	2308      	movs	r3, #8
 8006d40:	4699      	mov	r9, r3
 8006d42:	2308      	movs	r3, #8
 8006d44:	469a      	mov	sl, r3
 8006d46:	44ba      	add	sl, r7
 8006d48:	44d1      	add	r9, sl
 8006d4a:	44c8      	add	r8, r9
 8006d4c:	44c4      	add	ip, r8
 8006d4e:	4462      	add	r2, ip
 8006d50:	6813      	ldr	r3, [r2, #0]
 8006d52:	228a      	movs	r2, #138	; 0x8a
 8006d54:	0052      	lsls	r2, r2, #1
 8006d56:	2108      	movs	r1, #8
 8006d58:	468c      	mov	ip, r1
 8006d5a:	2108      	movs	r1, #8
 8006d5c:	4688      	mov	r8, r1
 8006d5e:	2108      	movs	r1, #8
 8006d60:	4689      	mov	r9, r1
 8006d62:	2108      	movs	r1, #8
 8006d64:	468a      	mov	sl, r1
 8006d66:	44ba      	add	sl, r7
 8006d68:	44d1      	add	r9, sl
 8006d6a:	44c8      	add	r8, r9
 8006d6c:	44c4      	add	ip, r8
 8006d6e:	4462      	add	r2, ip
 8006d70:	25fc      	movs	r5, #252	; 0xfc
 8006d72:	0030      	movs	r0, r6
 8006d74:	2108      	movs	r1, #8
 8006d76:	2408      	movs	r4, #8
 8006d78:	46a4      	mov	ip, r4
 8006d7a:	2408      	movs	r4, #8
 8006d7c:	46a0      	mov	r8, r4
 8006d7e:	44b8      	add	r8, r7
 8006d80:	44c4      	add	ip, r8
 8006d82:	4461      	add	r1, ip
 8006d84:	1809      	adds	r1, r1, r0
 8006d86:	1949      	adds	r1, r1, r5
 8006d88:	697e      	ldr	r6, [r7, #20]
 8006d8a:	0005      	movs	r5, r0
 8006d8c:	2408      	movs	r4, #8
 8006d8e:	46a4      	mov	ip, r4
 8006d90:	2408      	movs	r4, #8
 8006d92:	46a0      	mov	r8, r4
 8006d94:	2408      	movs	r4, #8
 8006d96:	46a1      	mov	r9, r4
 8006d98:	44b9      	add	r9, r7
 8006d9a:	44c8      	add	r8, r9
 8006d9c:	44c4      	add	ip, r8
 8006d9e:	4460      	add	r0, ip
 8006da0:	1980      	adds	r0, r0, r6
 8006da2:	f7fe f89b 	bl	8004edc <GyroLowPassFilter2>
	GyroLowPassFilter2(accel_data_1, prev_low_pass_accel_1, low_pass_accel_1, low_alpha_acc);
 8006da6:	68bc      	ldr	r4, [r7, #8]
 8006da8:	002e      	movs	r6, r5
 8006daa:	2308      	movs	r3, #8
 8006dac:	2208      	movs	r2, #8
 8006dae:	4694      	mov	ip, r2
 8006db0:	2208      	movs	r2, #8
 8006db2:	4690      	mov	r8, r2
 8006db4:	44b8      	add	r8, r7
 8006db6:	44c4      	add	ip, r8
 8006db8:	4463      	add	r3, ip
 8006dba:	199b      	adds	r3, r3, r6
 8006dbc:	191a      	adds	r2, r3, r4
 8006dbe:	6813      	ldr	r3, [r2, #0]
 8006dc0:	24e4      	movs	r4, #228	; 0xe4
 8006dc2:	2208      	movs	r2, #8
 8006dc4:	2108      	movs	r1, #8
 8006dc6:	468c      	mov	ip, r1
 8006dc8:	2108      	movs	r1, #8
 8006dca:	4688      	mov	r8, r1
 8006dcc:	44b8      	add	r8, r7
 8006dce:	44c4      	add	ip, r8
 8006dd0:	4462      	add	r2, ip
 8006dd2:	1992      	adds	r2, r2, r6
 8006dd4:	1912      	adds	r2, r2, r4
 8006dd6:	25cc      	movs	r5, #204	; 0xcc
 8006dd8:	2108      	movs	r1, #8
 8006dda:	2008      	movs	r0, #8
 8006ddc:	4684      	mov	ip, r0
 8006dde:	2008      	movs	r0, #8
 8006de0:	4680      	mov	r8, r0
 8006de2:	44b8      	add	r8, r7
 8006de4:	44c4      	add	ip, r8
 8006de6:	4461      	add	r1, ip
 8006de8:	1989      	adds	r1, r1, r6
 8006dea:	1949      	adds	r1, r1, r5
 8006dec:	20c2      	movs	r0, #194	; 0xc2
 8006dee:	0040      	lsls	r0, r0, #1
 8006df0:	2508      	movs	r5, #8
 8006df2:	46ac      	mov	ip, r5
 8006df4:	2508      	movs	r5, #8
 8006df6:	46a8      	mov	r8, r5
 8006df8:	2508      	movs	r5, #8
 8006dfa:	46a9      	mov	r9, r5
 8006dfc:	2508      	movs	r5, #8
 8006dfe:	46aa      	mov	sl, r5
 8006e00:	44ba      	add	sl, r7
 8006e02:	44d1      	add	r9, sl
 8006e04:	44c8      	add	r8, r9
 8006e06:	44c4      	add	ip, r8
 8006e08:	4460      	add	r0, ip
 8006e0a:	f7fe f867 	bl	8004edc <GyroLowPassFilter2>

	// Rotate Accelerometer from Earth frame into reference frame
	CalculateAccelerometerInEarthFrame(&rotation_matrix_earth_0, low_pass_accel_0, accel_data_earthframe_0);
 8006e0e:	23b0      	movs	r3, #176	; 0xb0
 8006e10:	005b      	lsls	r3, r3, #1
 8006e12:	0035      	movs	r5, r6
 8006e14:	2208      	movs	r2, #8
 8006e16:	2108      	movs	r1, #8
 8006e18:	468c      	mov	ip, r1
 8006e1a:	2108      	movs	r1, #8
 8006e1c:	4688      	mov	r8, r1
 8006e1e:	44b8      	add	r8, r7
 8006e20:	44c4      	add	ip, r8
 8006e22:	4462      	add	r2, ip
 8006e24:	1952      	adds	r2, r2, r5
 8006e26:	18d2      	adds	r2, r2, r3
 8006e28:	21f0      	movs	r1, #240	; 0xf0
 8006e2a:	2308      	movs	r3, #8
 8006e2c:	469c      	mov	ip, r3
 8006e2e:	2308      	movs	r3, #8
 8006e30:	4698      	mov	r8, r3
 8006e32:	2308      	movs	r3, #8
 8006e34:	4699      	mov	r9, r3
 8006e36:	2308      	movs	r3, #8
 8006e38:	469a      	mov	sl, r3
 8006e3a:	44ba      	add	sl, r7
 8006e3c:	44d1      	add	r9, sl
 8006e3e:	44c8      	add	r8, r9
 8006e40:	44c4      	add	ip, r8
 8006e42:	4461      	add	r1, ip
 8006e44:	2328      	movs	r3, #40	; 0x28
 8006e46:	2008      	movs	r0, #8
 8006e48:	4684      	mov	ip, r0
 8006e4a:	2008      	movs	r0, #8
 8006e4c:	4680      	mov	r8, r0
 8006e4e:	2008      	movs	r0, #8
 8006e50:	4681      	mov	r9, r0
 8006e52:	2008      	movs	r0, #8
 8006e54:	4682      	mov	sl, r0
 8006e56:	44ba      	add	sl, r7
 8006e58:	44d1      	add	r9, sl
 8006e5a:	44c8      	add	r8, r9
 8006e5c:	44c4      	add	ip, r8
 8006e5e:	4463      	add	r3, ip
 8006e60:	0018      	movs	r0, r3
 8006e62:	f7fe fcd9 	bl	8005818 <CalculateAccelerometerInEarthFrame>
	CalculateAccelerometerInEarthFrame(&rotation_matrix_earth_1, low_pass_accel_1, accel_data_earthframe_1);
 8006e66:	23aa      	movs	r3, #170	; 0xaa
 8006e68:	005b      	lsls	r3, r3, #1
 8006e6a:	2208      	movs	r2, #8
 8006e6c:	2108      	movs	r1, #8
 8006e6e:	468c      	mov	ip, r1
 8006e70:	2108      	movs	r1, #8
 8006e72:	4688      	mov	r8, r1
 8006e74:	44b8      	add	r8, r7
 8006e76:	44c4      	add	ip, r8
 8006e78:	4462      	add	r2, ip
 8006e7a:	1952      	adds	r2, r2, r5
 8006e7c:	18d2      	adds	r2, r2, r3
 8006e7e:	2308      	movs	r3, #8
 8006e80:	2108      	movs	r1, #8
 8006e82:	468c      	mov	ip, r1
 8006e84:	2108      	movs	r1, #8
 8006e86:	4688      	mov	r8, r1
 8006e88:	44b8      	add	r8, r7
 8006e8a:	44c4      	add	ip, r8
 8006e8c:	4463      	add	r3, ip
 8006e8e:	195b      	adds	r3, r3, r5
 8006e90:	1919      	adds	r1, r3, r4
 8006e92:	230c      	movs	r3, #12
 8006e94:	2008      	movs	r0, #8
 8006e96:	4684      	mov	ip, r0
 8006e98:	2008      	movs	r0, #8
 8006e9a:	4680      	mov	r8, r0
 8006e9c:	2008      	movs	r0, #8
 8006e9e:	4681      	mov	r9, r0
 8006ea0:	44b9      	add	r9, r7
 8006ea2:	44c8      	add	r8, r9
 8006ea4:	44c4      	add	ip, r8
 8006ea6:	4463      	add	r3, ip
 8006ea8:	0018      	movs	r0, r3
 8006eaa:	f7fe fcb5 	bl	8005818 <CalculateAccelerometerInEarthFrame>
		tampering_buffer_1[4][0] = low_pass_gyro_1[1];
		tampering_buffer_1[5][0] = low_pass_gyro_1[2];
	#endif

	// Detect angular movements
	if (low_pass_gyro_0[0] > TAMPERING_UPPER_THRESHOLD || low_pass_gyro_0[0] < -TAMPERING_UPPER_THRESHOLD)
 8006eae:	4b11      	ldr	r3, [pc, #68]	; (8006ef4 <main+0x14f0>)
 8006eb0:	22aa      	movs	r2, #170	; 0xaa
 8006eb2:	0092      	lsls	r2, r2, #2
 8006eb4:	4694      	mov	ip, r2
 8006eb6:	2208      	movs	r2, #8
 8006eb8:	4690      	mov	r8, r2
 8006eba:	2208      	movs	r2, #8
 8006ebc:	4691      	mov	r9, r2
 8006ebe:	2208      	movs	r2, #8
 8006ec0:	4692      	mov	sl, r2
 8006ec2:	2208      	movs	r2, #8
 8006ec4:	4693      	mov	fp, r2
 8006ec6:	44bb      	add	fp, r7
 8006ec8:	44da      	add	sl, fp
 8006eca:	44d1      	add	r9, sl
 8006ecc:	44c8      	add	r8, r9
 8006ece:	44c4      	add	ip, r8
 8006ed0:	4463      	add	r3, ip
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	4908      	ldr	r1, [pc, #32]	; (8006ef8 <main+0x14f4>)
 8006ed6:	1c18      	adds	r0, r3, #0
 8006ed8:	e010      	b.n	8006efc <main+0x14f8>
 8006eda:	46c0      	nop			; (mov r8, r8)
 8006edc:	200004e8 	.word	0x200004e8
 8006ee0:	200003a8 	.word	0x200003a8
 8006ee4:	080123c8 	.word	0x080123c8
 8006ee8:	20000578 	.word	0x20000578
 8006eec:	00000292 	.word	0x00000292
 8006ef0:	20000484 	.word	0x20000484
 8006ef4:	fffffe78 	.word	0xfffffe78
 8006ef8:	40a00000 	.word	0x40a00000
 8006efc:	f7f9 faf6 	bl	80004ec <__aeabi_fcmpgt>
 8006f00:	1e03      	subs	r3, r0, #0
 8006f02:	d118      	bne.n	8006f36 <main+0x1532>
 8006f04:	4beb      	ldr	r3, [pc, #940]	; (80072b4 <main+0x18b0>)
 8006f06:	22aa      	movs	r2, #170	; 0xaa
 8006f08:	0092      	lsls	r2, r2, #2
 8006f0a:	4694      	mov	ip, r2
 8006f0c:	2208      	movs	r2, #8
 8006f0e:	4690      	mov	r8, r2
 8006f10:	2208      	movs	r2, #8
 8006f12:	4691      	mov	r9, r2
 8006f14:	2208      	movs	r2, #8
 8006f16:	4692      	mov	sl, r2
 8006f18:	2208      	movs	r2, #8
 8006f1a:	4693      	mov	fp, r2
 8006f1c:	44bb      	add	fp, r7
 8006f1e:	44da      	add	sl, fp
 8006f20:	44d1      	add	r9, sl
 8006f22:	44c8      	add	r8, r9
 8006f24:	44c4      	add	ip, r8
 8006f26:	4463      	add	r3, ip
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	49e3      	ldr	r1, [pc, #908]	; (80072b8 <main+0x18b4>)
 8006f2c:	1c18      	adds	r0, r3, #0
 8006f2e:	f7f9 fac9 	bl	80004c4 <__aeabi_fcmplt>
 8006f32:	1e03      	subs	r3, r0, #0
 8006f34:	d013      	beq.n	8006f5e <main+0x155a>
	{
		is_moving[0] = 1;
 8006f36:	4be1      	ldr	r3, [pc, #900]	; (80072bc <main+0x18b8>)
 8006f38:	22aa      	movs	r2, #170	; 0xaa
 8006f3a:	0092      	lsls	r2, r2, #2
 8006f3c:	4694      	mov	ip, r2
 8006f3e:	2208      	movs	r2, #8
 8006f40:	4690      	mov	r8, r2
 8006f42:	2208      	movs	r2, #8
 8006f44:	4691      	mov	r9, r2
 8006f46:	2208      	movs	r2, #8
 8006f48:	4692      	mov	sl, r2
 8006f4a:	2208      	movs	r2, #8
 8006f4c:	4693      	mov	fp, r2
 8006f4e:	44bb      	add	fp, r7
 8006f50:	44da      	add	sl, fp
 8006f52:	44d1      	add	r9, sl
 8006f54:	44c8      	add	r8, r9
 8006f56:	44c4      	add	ip, r8
 8006f58:	4463      	add	r3, ip
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	701a      	strb	r2, [r3, #0]
	}

	if (low_pass_gyro_0[1] > TAMPERING_UPPER_THRESHOLD || low_pass_gyro_0[1] < -TAMPERING_UPPER_THRESHOLD)
 8006f5e:	4bd5      	ldr	r3, [pc, #852]	; (80072b4 <main+0x18b0>)
 8006f60:	22aa      	movs	r2, #170	; 0xaa
 8006f62:	0092      	lsls	r2, r2, #2
 8006f64:	4694      	mov	ip, r2
 8006f66:	2208      	movs	r2, #8
 8006f68:	4690      	mov	r8, r2
 8006f6a:	2208      	movs	r2, #8
 8006f6c:	4691      	mov	r9, r2
 8006f6e:	2208      	movs	r2, #8
 8006f70:	4692      	mov	sl, r2
 8006f72:	2208      	movs	r2, #8
 8006f74:	4693      	mov	fp, r2
 8006f76:	44bb      	add	fp, r7
 8006f78:	44da      	add	sl, fp
 8006f7a:	44d1      	add	r9, sl
 8006f7c:	44c8      	add	r8, r9
 8006f7e:	44c4      	add	ip, r8
 8006f80:	4463      	add	r3, ip
 8006f82:	685b      	ldr	r3, [r3, #4]
 8006f84:	49ce      	ldr	r1, [pc, #824]	; (80072c0 <main+0x18bc>)
 8006f86:	1c18      	adds	r0, r3, #0
 8006f88:	f7f9 fab0 	bl	80004ec <__aeabi_fcmpgt>
 8006f8c:	1e03      	subs	r3, r0, #0
 8006f8e:	d118      	bne.n	8006fc2 <main+0x15be>
 8006f90:	4bc8      	ldr	r3, [pc, #800]	; (80072b4 <main+0x18b0>)
 8006f92:	22aa      	movs	r2, #170	; 0xaa
 8006f94:	0092      	lsls	r2, r2, #2
 8006f96:	4694      	mov	ip, r2
 8006f98:	2208      	movs	r2, #8
 8006f9a:	4690      	mov	r8, r2
 8006f9c:	2208      	movs	r2, #8
 8006f9e:	4691      	mov	r9, r2
 8006fa0:	2208      	movs	r2, #8
 8006fa2:	4692      	mov	sl, r2
 8006fa4:	2208      	movs	r2, #8
 8006fa6:	4693      	mov	fp, r2
 8006fa8:	44bb      	add	fp, r7
 8006faa:	44da      	add	sl, fp
 8006fac:	44d1      	add	r9, sl
 8006fae:	44c8      	add	r8, r9
 8006fb0:	44c4      	add	ip, r8
 8006fb2:	4463      	add	r3, ip
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	49c0      	ldr	r1, [pc, #768]	; (80072b8 <main+0x18b4>)
 8006fb8:	1c18      	adds	r0, r3, #0
 8006fba:	f7f9 fa83 	bl	80004c4 <__aeabi_fcmplt>
 8006fbe:	1e03      	subs	r3, r0, #0
 8006fc0:	d013      	beq.n	8006fea <main+0x15e6>
	{
		is_moving[1] = 1;
 8006fc2:	4bbe      	ldr	r3, [pc, #760]	; (80072bc <main+0x18b8>)
 8006fc4:	22aa      	movs	r2, #170	; 0xaa
 8006fc6:	0092      	lsls	r2, r2, #2
 8006fc8:	4694      	mov	ip, r2
 8006fca:	2208      	movs	r2, #8
 8006fcc:	4690      	mov	r8, r2
 8006fce:	2208      	movs	r2, #8
 8006fd0:	4691      	mov	r9, r2
 8006fd2:	2208      	movs	r2, #8
 8006fd4:	4692      	mov	sl, r2
 8006fd6:	2208      	movs	r2, #8
 8006fd8:	4693      	mov	fp, r2
 8006fda:	44bb      	add	fp, r7
 8006fdc:	44da      	add	sl, fp
 8006fde:	44d1      	add	r9, sl
 8006fe0:	44c8      	add	r8, r9
 8006fe2:	44c4      	add	ip, r8
 8006fe4:	4463      	add	r3, ip
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	705a      	strb	r2, [r3, #1]
	}

	if (low_pass_gyro_0[2] > TAMPERING_UPPER_THRESHOLD || low_pass_gyro_0[2] < -TAMPERING_UPPER_THRESHOLD)
 8006fea:	4bb2      	ldr	r3, [pc, #712]	; (80072b4 <main+0x18b0>)
 8006fec:	22aa      	movs	r2, #170	; 0xaa
 8006fee:	0092      	lsls	r2, r2, #2
 8006ff0:	4694      	mov	ip, r2
 8006ff2:	2208      	movs	r2, #8
 8006ff4:	4690      	mov	r8, r2
 8006ff6:	2208      	movs	r2, #8
 8006ff8:	4691      	mov	r9, r2
 8006ffa:	2208      	movs	r2, #8
 8006ffc:	4692      	mov	sl, r2
 8006ffe:	2208      	movs	r2, #8
 8007000:	4693      	mov	fp, r2
 8007002:	44bb      	add	fp, r7
 8007004:	44da      	add	sl, fp
 8007006:	44d1      	add	r9, sl
 8007008:	44c8      	add	r8, r9
 800700a:	44c4      	add	ip, r8
 800700c:	4463      	add	r3, ip
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	49ab      	ldr	r1, [pc, #684]	; (80072c0 <main+0x18bc>)
 8007012:	1c18      	adds	r0, r3, #0
 8007014:	f7f9 fa6a 	bl	80004ec <__aeabi_fcmpgt>
 8007018:	1e03      	subs	r3, r0, #0
 800701a:	d118      	bne.n	800704e <main+0x164a>
 800701c:	4ba5      	ldr	r3, [pc, #660]	; (80072b4 <main+0x18b0>)
 800701e:	22aa      	movs	r2, #170	; 0xaa
 8007020:	0092      	lsls	r2, r2, #2
 8007022:	4694      	mov	ip, r2
 8007024:	2208      	movs	r2, #8
 8007026:	4690      	mov	r8, r2
 8007028:	2208      	movs	r2, #8
 800702a:	4691      	mov	r9, r2
 800702c:	2208      	movs	r2, #8
 800702e:	4692      	mov	sl, r2
 8007030:	2208      	movs	r2, #8
 8007032:	4693      	mov	fp, r2
 8007034:	44bb      	add	fp, r7
 8007036:	44da      	add	sl, fp
 8007038:	44d1      	add	r9, sl
 800703a:	44c8      	add	r8, r9
 800703c:	44c4      	add	ip, r8
 800703e:	4463      	add	r3, ip
 8007040:	689b      	ldr	r3, [r3, #8]
 8007042:	499d      	ldr	r1, [pc, #628]	; (80072b8 <main+0x18b4>)
 8007044:	1c18      	adds	r0, r3, #0
 8007046:	f7f9 fa3d 	bl	80004c4 <__aeabi_fcmplt>
 800704a:	1e03      	subs	r3, r0, #0
 800704c:	d013      	beq.n	8007076 <main+0x1672>
	{
		is_moving[2] = 1;
 800704e:	4b9b      	ldr	r3, [pc, #620]	; (80072bc <main+0x18b8>)
 8007050:	22aa      	movs	r2, #170	; 0xaa
 8007052:	0092      	lsls	r2, r2, #2
 8007054:	4694      	mov	ip, r2
 8007056:	2208      	movs	r2, #8
 8007058:	4690      	mov	r8, r2
 800705a:	2208      	movs	r2, #8
 800705c:	4691      	mov	r9, r2
 800705e:	2208      	movs	r2, #8
 8007060:	4692      	mov	sl, r2
 8007062:	2208      	movs	r2, #8
 8007064:	4693      	mov	fp, r2
 8007066:	44bb      	add	fp, r7
 8007068:	44da      	add	sl, fp
 800706a:	44d1      	add	r9, sl
 800706c:	44c8      	add	r8, r9
 800706e:	44c4      	add	ip, r8
 8007070:	4463      	add	r3, ip
 8007072:	2201      	movs	r2, #1
 8007074:	709a      	strb	r2, [r3, #2]
	}

	if (low_pass_gyro_0[0] < TAMPERING_LOWER_THRESHOLD && low_pass_gyro_0[0] > -TAMPERING_LOWER_THRESHOLD)
 8007076:	4b8f      	ldr	r3, [pc, #572]	; (80072b4 <main+0x18b0>)
 8007078:	22aa      	movs	r2, #170	; 0xaa
 800707a:	0092      	lsls	r2, r2, #2
 800707c:	4694      	mov	ip, r2
 800707e:	2208      	movs	r2, #8
 8007080:	4690      	mov	r8, r2
 8007082:	2208      	movs	r2, #8
 8007084:	4691      	mov	r9, r2
 8007086:	2208      	movs	r2, #8
 8007088:	4692      	mov	sl, r2
 800708a:	2208      	movs	r2, #8
 800708c:	4693      	mov	fp, r2
 800708e:	44bb      	add	fp, r7
 8007090:	44da      	add	sl, fp
 8007092:	44d1      	add	r9, sl
 8007094:	44c8      	add	r8, r9
 8007096:	44c4      	add	ip, r8
 8007098:	4463      	add	r3, ip
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	1c18      	adds	r0, r3, #0
 800709e:	f7fb ff17 	bl	8002ed0 <__aeabi_f2d>
 80070a2:	4a88      	ldr	r2, [pc, #544]	; (80072c4 <main+0x18c0>)
 80070a4:	4b88      	ldr	r3, [pc, #544]	; (80072c8 <main+0x18c4>)
 80070a6:	f7f9 f9d3 	bl	8000450 <__aeabi_dcmplt>
 80070aa:	1e03      	subs	r3, r0, #0
 80070ac:	d02f      	beq.n	800710e <main+0x170a>
 80070ae:	4b81      	ldr	r3, [pc, #516]	; (80072b4 <main+0x18b0>)
 80070b0:	22aa      	movs	r2, #170	; 0xaa
 80070b2:	0092      	lsls	r2, r2, #2
 80070b4:	4694      	mov	ip, r2
 80070b6:	2208      	movs	r2, #8
 80070b8:	4690      	mov	r8, r2
 80070ba:	2208      	movs	r2, #8
 80070bc:	4691      	mov	r9, r2
 80070be:	2208      	movs	r2, #8
 80070c0:	4692      	mov	sl, r2
 80070c2:	2208      	movs	r2, #8
 80070c4:	4693      	mov	fp, r2
 80070c6:	44bb      	add	fp, r7
 80070c8:	44da      	add	sl, fp
 80070ca:	44d1      	add	r9, sl
 80070cc:	44c8      	add	r8, r9
 80070ce:	44c4      	add	ip, r8
 80070d0:	4463      	add	r3, ip
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	1c18      	adds	r0, r3, #0
 80070d6:	f7fb fefb 	bl	8002ed0 <__aeabi_f2d>
 80070da:	4a7a      	ldr	r2, [pc, #488]	; (80072c4 <main+0x18c0>)
 80070dc:	4b7b      	ldr	r3, [pc, #492]	; (80072cc <main+0x18c8>)
 80070de:	f7f9 f9cb 	bl	8000478 <__aeabi_dcmpgt>
 80070e2:	1e03      	subs	r3, r0, #0
 80070e4:	d013      	beq.n	800710e <main+0x170a>
	{
		is_moving[0] = 0;
 80070e6:	4b75      	ldr	r3, [pc, #468]	; (80072bc <main+0x18b8>)
 80070e8:	22aa      	movs	r2, #170	; 0xaa
 80070ea:	0092      	lsls	r2, r2, #2
 80070ec:	4694      	mov	ip, r2
 80070ee:	2208      	movs	r2, #8
 80070f0:	4690      	mov	r8, r2
 80070f2:	2208      	movs	r2, #8
 80070f4:	4691      	mov	r9, r2
 80070f6:	2208      	movs	r2, #8
 80070f8:	4692      	mov	sl, r2
 80070fa:	2208      	movs	r2, #8
 80070fc:	4693      	mov	fp, r2
 80070fe:	44bb      	add	fp, r7
 8007100:	44da      	add	sl, fp
 8007102:	44d1      	add	r9, sl
 8007104:	44c8      	add	r8, r9
 8007106:	44c4      	add	ip, r8
 8007108:	4463      	add	r3, ip
 800710a:	2200      	movs	r2, #0
 800710c:	701a      	strb	r2, [r3, #0]
	}

	if (low_pass_gyro_0[1] < TAMPERING_LOWER_THRESHOLD && low_pass_gyro_0[1] > -TAMPERING_LOWER_THRESHOLD)
 800710e:	4b69      	ldr	r3, [pc, #420]	; (80072b4 <main+0x18b0>)
 8007110:	22aa      	movs	r2, #170	; 0xaa
 8007112:	0092      	lsls	r2, r2, #2
 8007114:	4694      	mov	ip, r2
 8007116:	2208      	movs	r2, #8
 8007118:	4690      	mov	r8, r2
 800711a:	2208      	movs	r2, #8
 800711c:	4691      	mov	r9, r2
 800711e:	2208      	movs	r2, #8
 8007120:	4692      	mov	sl, r2
 8007122:	2208      	movs	r2, #8
 8007124:	4693      	mov	fp, r2
 8007126:	44bb      	add	fp, r7
 8007128:	44da      	add	sl, fp
 800712a:	44d1      	add	r9, sl
 800712c:	44c8      	add	r8, r9
 800712e:	44c4      	add	ip, r8
 8007130:	4463      	add	r3, ip
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	1c18      	adds	r0, r3, #0
 8007136:	f7fb fecb 	bl	8002ed0 <__aeabi_f2d>
 800713a:	4a62      	ldr	r2, [pc, #392]	; (80072c4 <main+0x18c0>)
 800713c:	4b62      	ldr	r3, [pc, #392]	; (80072c8 <main+0x18c4>)
 800713e:	f7f9 f987 	bl	8000450 <__aeabi_dcmplt>
 8007142:	1e03      	subs	r3, r0, #0
 8007144:	d02f      	beq.n	80071a6 <main+0x17a2>
 8007146:	4b5b      	ldr	r3, [pc, #364]	; (80072b4 <main+0x18b0>)
 8007148:	22aa      	movs	r2, #170	; 0xaa
 800714a:	0092      	lsls	r2, r2, #2
 800714c:	4694      	mov	ip, r2
 800714e:	2208      	movs	r2, #8
 8007150:	4690      	mov	r8, r2
 8007152:	2208      	movs	r2, #8
 8007154:	4691      	mov	r9, r2
 8007156:	2208      	movs	r2, #8
 8007158:	4692      	mov	sl, r2
 800715a:	2208      	movs	r2, #8
 800715c:	4693      	mov	fp, r2
 800715e:	44bb      	add	fp, r7
 8007160:	44da      	add	sl, fp
 8007162:	44d1      	add	r9, sl
 8007164:	44c8      	add	r8, r9
 8007166:	44c4      	add	ip, r8
 8007168:	4463      	add	r3, ip
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	1c18      	adds	r0, r3, #0
 800716e:	f7fb feaf 	bl	8002ed0 <__aeabi_f2d>
 8007172:	4a54      	ldr	r2, [pc, #336]	; (80072c4 <main+0x18c0>)
 8007174:	4b55      	ldr	r3, [pc, #340]	; (80072cc <main+0x18c8>)
 8007176:	f7f9 f97f 	bl	8000478 <__aeabi_dcmpgt>
 800717a:	1e03      	subs	r3, r0, #0
 800717c:	d013      	beq.n	80071a6 <main+0x17a2>
	{
		is_moving[1] = 0;
 800717e:	4b4f      	ldr	r3, [pc, #316]	; (80072bc <main+0x18b8>)
 8007180:	22aa      	movs	r2, #170	; 0xaa
 8007182:	0092      	lsls	r2, r2, #2
 8007184:	4694      	mov	ip, r2
 8007186:	2208      	movs	r2, #8
 8007188:	4690      	mov	r8, r2
 800718a:	2208      	movs	r2, #8
 800718c:	4691      	mov	r9, r2
 800718e:	2208      	movs	r2, #8
 8007190:	4692      	mov	sl, r2
 8007192:	2208      	movs	r2, #8
 8007194:	4693      	mov	fp, r2
 8007196:	44bb      	add	fp, r7
 8007198:	44da      	add	sl, fp
 800719a:	44d1      	add	r9, sl
 800719c:	44c8      	add	r8, r9
 800719e:	44c4      	add	ip, r8
 80071a0:	4463      	add	r3, ip
 80071a2:	2200      	movs	r2, #0
 80071a4:	705a      	strb	r2, [r3, #1]
	}
	if (low_pass_gyro_0[2] < TAMPERING_LOWER_THRESHOLD && low_pass_gyro_0[2] > -TAMPERING_LOWER_THRESHOLD)
 80071a6:	4b43      	ldr	r3, [pc, #268]	; (80072b4 <main+0x18b0>)
 80071a8:	22aa      	movs	r2, #170	; 0xaa
 80071aa:	0092      	lsls	r2, r2, #2
 80071ac:	4694      	mov	ip, r2
 80071ae:	2208      	movs	r2, #8
 80071b0:	4690      	mov	r8, r2
 80071b2:	2208      	movs	r2, #8
 80071b4:	4691      	mov	r9, r2
 80071b6:	2208      	movs	r2, #8
 80071b8:	4692      	mov	sl, r2
 80071ba:	2208      	movs	r2, #8
 80071bc:	4693      	mov	fp, r2
 80071be:	44bb      	add	fp, r7
 80071c0:	44da      	add	sl, fp
 80071c2:	44d1      	add	r9, sl
 80071c4:	44c8      	add	r8, r9
 80071c6:	44c4      	add	ip, r8
 80071c8:	4463      	add	r3, ip
 80071ca:	689b      	ldr	r3, [r3, #8]
 80071cc:	1c18      	adds	r0, r3, #0
 80071ce:	f7fb fe7f 	bl	8002ed0 <__aeabi_f2d>
 80071d2:	4a3c      	ldr	r2, [pc, #240]	; (80072c4 <main+0x18c0>)
 80071d4:	4b3c      	ldr	r3, [pc, #240]	; (80072c8 <main+0x18c4>)
 80071d6:	f7f9 f93b 	bl	8000450 <__aeabi_dcmplt>
 80071da:	1e03      	subs	r3, r0, #0
 80071dc:	d02f      	beq.n	800723e <main+0x183a>
 80071de:	4b35      	ldr	r3, [pc, #212]	; (80072b4 <main+0x18b0>)
 80071e0:	22aa      	movs	r2, #170	; 0xaa
 80071e2:	0092      	lsls	r2, r2, #2
 80071e4:	4694      	mov	ip, r2
 80071e6:	2208      	movs	r2, #8
 80071e8:	4690      	mov	r8, r2
 80071ea:	2208      	movs	r2, #8
 80071ec:	4691      	mov	r9, r2
 80071ee:	2208      	movs	r2, #8
 80071f0:	4692      	mov	sl, r2
 80071f2:	2208      	movs	r2, #8
 80071f4:	4693      	mov	fp, r2
 80071f6:	44bb      	add	fp, r7
 80071f8:	44da      	add	sl, fp
 80071fa:	44d1      	add	r9, sl
 80071fc:	44c8      	add	r8, r9
 80071fe:	44c4      	add	ip, r8
 8007200:	4463      	add	r3, ip
 8007202:	689b      	ldr	r3, [r3, #8]
 8007204:	1c18      	adds	r0, r3, #0
 8007206:	f7fb fe63 	bl	8002ed0 <__aeabi_f2d>
 800720a:	4a2e      	ldr	r2, [pc, #184]	; (80072c4 <main+0x18c0>)
 800720c:	4b2f      	ldr	r3, [pc, #188]	; (80072cc <main+0x18c8>)
 800720e:	f7f9 f933 	bl	8000478 <__aeabi_dcmpgt>
 8007212:	1e03      	subs	r3, r0, #0
 8007214:	d013      	beq.n	800723e <main+0x183a>
	{
		is_moving[2] = 0;
 8007216:	4b29      	ldr	r3, [pc, #164]	; (80072bc <main+0x18b8>)
 8007218:	22aa      	movs	r2, #170	; 0xaa
 800721a:	0092      	lsls	r2, r2, #2
 800721c:	4694      	mov	ip, r2
 800721e:	2208      	movs	r2, #8
 8007220:	4690      	mov	r8, r2
 8007222:	2208      	movs	r2, #8
 8007224:	4691      	mov	r9, r2
 8007226:	2208      	movs	r2, #8
 8007228:	4692      	mov	sl, r2
 800722a:	2208      	movs	r2, #8
 800722c:	4693      	mov	fp, r2
 800722e:	44bb      	add	fp, r7
 8007230:	44da      	add	sl, fp
 8007232:	44d1      	add	r9, sl
 8007234:	44c8      	add	r8, r9
 8007236:	44c4      	add	ip, r8
 8007238:	4463      	add	r3, ip
 800723a:	2200      	movs	r2, #0
 800723c:	709a      	strb	r2, [r3, #2]
	}

	// Camera went from not moving to moving
	if (is_moving[0] == 1 || is_moving[1] == 1 || is_moving[2] == 1)
 800723e:	4b1f      	ldr	r3, [pc, #124]	; (80072bc <main+0x18b8>)
 8007240:	22aa      	movs	r2, #170	; 0xaa
 8007242:	0092      	lsls	r2, r2, #2
 8007244:	4694      	mov	ip, r2
 8007246:	2208      	movs	r2, #8
 8007248:	4690      	mov	r8, r2
 800724a:	2208      	movs	r2, #8
 800724c:	4691      	mov	r9, r2
 800724e:	2208      	movs	r2, #8
 8007250:	4692      	mov	sl, r2
 8007252:	2208      	movs	r2, #8
 8007254:	4693      	mov	fp, r2
 8007256:	44bb      	add	fp, r7
 8007258:	44da      	add	sl, fp
 800725a:	44d1      	add	r9, sl
 800725c:	44c8      	add	r8, r9
 800725e:	44c4      	add	ip, r8
 8007260:	4463      	add	r3, ip
 8007262:	781b      	ldrb	r3, [r3, #0]
 8007264:	b25b      	sxtb	r3, r3
 8007266:	2b01      	cmp	r3, #1
 8007268:	d03c      	beq.n	80072e4 <main+0x18e0>
 800726a:	4b14      	ldr	r3, [pc, #80]	; (80072bc <main+0x18b8>)
 800726c:	22aa      	movs	r2, #170	; 0xaa
 800726e:	0092      	lsls	r2, r2, #2
 8007270:	4694      	mov	ip, r2
 8007272:	2208      	movs	r2, #8
 8007274:	4690      	mov	r8, r2
 8007276:	2208      	movs	r2, #8
 8007278:	4691      	mov	r9, r2
 800727a:	2208      	movs	r2, #8
 800727c:	4692      	mov	sl, r2
 800727e:	2208      	movs	r2, #8
 8007280:	4693      	mov	fp, r2
 8007282:	44bb      	add	fp, r7
 8007284:	44da      	add	sl, fp
 8007286:	44d1      	add	r9, sl
 8007288:	44c8      	add	r8, r9
 800728a:	44c4      	add	ip, r8
 800728c:	4463      	add	r3, ip
 800728e:	785b      	ldrb	r3, [r3, #1]
 8007290:	b25b      	sxtb	r3, r3
 8007292:	2b01      	cmp	r3, #1
 8007294:	d026      	beq.n	80072e4 <main+0x18e0>
 8007296:	4b09      	ldr	r3, [pc, #36]	; (80072bc <main+0x18b8>)
 8007298:	22aa      	movs	r2, #170	; 0xaa
 800729a:	0092      	lsls	r2, r2, #2
 800729c:	4694      	mov	ip, r2
 800729e:	2208      	movs	r2, #8
 80072a0:	4690      	mov	r8, r2
 80072a2:	2208      	movs	r2, #8
 80072a4:	4691      	mov	r9, r2
 80072a6:	2208      	movs	r2, #8
 80072a8:	4692      	mov	sl, r2
 80072aa:	2208      	movs	r2, #8
 80072ac:	4693      	mov	fp, r2
 80072ae:	44bb      	add	fp, r7
 80072b0:	44da      	add	sl, fp
 80072b2:	e00d      	b.n	80072d0 <main+0x18cc>
 80072b4:	fffffe78 	.word	0xfffffe78
 80072b8:	c0a00000 	.word	0xc0a00000
 80072bc:	fffffd58 	.word	0xfffffd58
 80072c0:	40a00000 	.word	0x40a00000
 80072c4:	33333333 	.word	0x33333333
 80072c8:	3fd33333 	.word	0x3fd33333
 80072cc:	bfd33333 	.word	0xbfd33333
 80072d0:	44d1      	add	r9, sl
 80072d2:	44c8      	add	r8, r9
 80072d4:	44c4      	add	ip, r8
 80072d6:	4463      	add	r3, ip
 80072d8:	789b      	ldrb	r3, [r3, #2]
 80072da:	b25b      	sxtb	r3, r3
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d001      	beq.n	80072e4 <main+0x18e0>
 80072e0:	f000 feb4 	bl	800804c <main+0x2648>
	{
		MadgwickFilterXIO(low_pass_gyro_0, accel_data_earthframe_0, &quat_0);
 80072e4:	23bc      	movs	r3, #188	; 0xbc
 80072e6:	2508      	movs	r5, #8
 80072e8:	2208      	movs	r2, #8
 80072ea:	2108      	movs	r1, #8
 80072ec:	468c      	mov	ip, r1
 80072ee:	2108      	movs	r1, #8
 80072f0:	4688      	mov	r8, r1
 80072f2:	44b8      	add	r8, r7
 80072f4:	44c4      	add	ip, r8
 80072f6:	4462      	add	r2, ip
 80072f8:	1952      	adds	r2, r2, r5
 80072fa:	18d2      	adds	r2, r2, r3
 80072fc:	23b0      	movs	r3, #176	; 0xb0
 80072fe:	005b      	lsls	r3, r3, #1
 8007300:	2108      	movs	r1, #8
 8007302:	2008      	movs	r0, #8
 8007304:	4684      	mov	ip, r0
 8007306:	2008      	movs	r0, #8
 8007308:	4680      	mov	r8, r0
 800730a:	44b8      	add	r8, r7
 800730c:	44c4      	add	ip, r8
 800730e:	4461      	add	r1, ip
 8007310:	1949      	adds	r1, r1, r5
 8007312:	18c9      	adds	r1, r1, r3
 8007314:	2390      	movs	r3, #144	; 0x90
 8007316:	005b      	lsls	r3, r3, #1
 8007318:	2008      	movs	r0, #8
 800731a:	4684      	mov	ip, r0
 800731c:	2008      	movs	r0, #8
 800731e:	4680      	mov	r8, r0
 8007320:	2008      	movs	r0, #8
 8007322:	4681      	mov	r9, r0
 8007324:	2008      	movs	r0, #8
 8007326:	4682      	mov	sl, r0
 8007328:	44ba      	add	sl, r7
 800732a:	44d1      	add	r9, sl
 800732c:	44c8      	add	r8, r9
 800732e:	44c4      	add	ip, r8
 8007330:	4463      	add	r3, ip
 8007332:	0018      	movs	r0, r3
 8007334:	f7fc ffae 	bl	8004294 <MadgwickFilterXIO>
		MadgwickFilterXIO(low_pass_gyro_1, accel_data_earthframe_1, &quat_1);
 8007338:	23ac      	movs	r3, #172	; 0xac
 800733a:	2208      	movs	r2, #8
 800733c:	2108      	movs	r1, #8
 800733e:	468c      	mov	ip, r1
 8007340:	2108      	movs	r1, #8
 8007342:	4688      	mov	r8, r1
 8007344:	44b8      	add	r8, r7
 8007346:	44c4      	add	ip, r8
 8007348:	4462      	add	r2, ip
 800734a:	1952      	adds	r2, r2, r5
 800734c:	18d2      	adds	r2, r2, r3
 800734e:	23aa      	movs	r3, #170	; 0xaa
 8007350:	005b      	lsls	r3, r3, #1
 8007352:	2108      	movs	r1, #8
 8007354:	2008      	movs	r0, #8
 8007356:	4684      	mov	ip, r0
 8007358:	2008      	movs	r0, #8
 800735a:	4680      	mov	r8, r0
 800735c:	44b8      	add	r8, r7
 800735e:	44c4      	add	ip, r8
 8007360:	4461      	add	r1, ip
 8007362:	1949      	adds	r1, r1, r5
 8007364:	18c9      	adds	r1, r1, r3
 8007366:	238a      	movs	r3, #138	; 0x8a
 8007368:	005b      	lsls	r3, r3, #1
 800736a:	2008      	movs	r0, #8
 800736c:	4684      	mov	ip, r0
 800736e:	2008      	movs	r0, #8
 8007370:	4680      	mov	r8, r0
 8007372:	2008      	movs	r0, #8
 8007374:	4681      	mov	r9, r0
 8007376:	2008      	movs	r0, #8
 8007378:	4682      	mov	sl, r0
 800737a:	44ba      	add	sl, r7
 800737c:	44d1      	add	r9, sl
 800737e:	44c8      	add	r8, r9
 8007380:	44c4      	add	ip, r8
 8007382:	4463      	add	r3, ip
 8007384:	0018      	movs	r0, r3
 8007386:	f7fc ff85 	bl	8004294 <MadgwickFilterXIO>
		was_moving = 1;
 800738a:	4bfe      	ldr	r3, [pc, #1016]	; (8007784 <main+0x1d80>)
 800738c:	2208      	movs	r2, #8
 800738e:	4694      	mov	ip, r2
 8007390:	2208      	movs	r2, #8
 8007392:	4690      	mov	r8, r2
 8007394:	2208      	movs	r2, #8
 8007396:	4691      	mov	r9, r2
 8007398:	2208      	movs	r2, #8
 800739a:	4692      	mov	sl, r2
 800739c:	44ba      	add	sl, r7
 800739e:	44d1      	add	r9, sl
 80073a0:	44c8      	add	r8, r9
 80073a2:	44c4      	add	ip, r8
 80073a4:	4463      	add	r3, ip
 80073a6:	2201      	movs	r2, #1
 80073a8:	701a      	strb	r2, [r3, #0]

		motion_duration += SAMPLE_TIME_ICM;
 80073aa:	49f7      	ldr	r1, [pc, #988]	; (8007788 <main+0x1d84>)
 80073ac:	24a8      	movs	r4, #168	; 0xa8
 80073ae:	00a4      	lsls	r4, r4, #2
 80073b0:	2308      	movs	r3, #8
 80073b2:	2208      	movs	r2, #8
 80073b4:	4694      	mov	ip, r2
 80073b6:	2208      	movs	r2, #8
 80073b8:	4690      	mov	r8, r2
 80073ba:	44b8      	add	r8, r7
 80073bc:	44c4      	add	ip, r8
 80073be:	4463      	add	r3, ip
 80073c0:	195b      	adds	r3, r3, r5
 80073c2:	191b      	adds	r3, r3, r4
 80073c4:	6818      	ldr	r0, [r3, #0]
 80073c6:	f7f9 f8bd 	bl	8000544 <__aeabi_fadd>
 80073ca:	1c03      	adds	r3, r0, #0
 80073cc:	2208      	movs	r2, #8
 80073ce:	2108      	movs	r1, #8
 80073d0:	468c      	mov	ip, r1
 80073d2:	2108      	movs	r1, #8
 80073d4:	4688      	mov	r8, r1
 80073d6:	44b8      	add	r8, r7
 80073d8:	44c4      	add	ip, r8
 80073da:	4462      	add	r2, ip
 80073dc:	1952      	adds	r2, r2, r5
 80073de:	1912      	adds	r2, r2, r4
 80073e0:	6013      	str	r3, [r2, #0]

		if (motion_duration > 10*1000)
 80073e2:	49ea      	ldr	r1, [pc, #936]	; (800778c <main+0x1d88>)
 80073e4:	2308      	movs	r3, #8
 80073e6:	2208      	movs	r2, #8
 80073e8:	4694      	mov	ip, r2
 80073ea:	2208      	movs	r2, #8
 80073ec:	4690      	mov	r8, r2
 80073ee:	44b8      	add	r8, r7
 80073f0:	44c4      	add	ip, r8
 80073f2:	4463      	add	r3, ip
 80073f4:	195b      	adds	r3, r3, r5
 80073f6:	191b      	adds	r3, r3, r4
 80073f8:	6818      	ldr	r0, [r3, #0]
 80073fa:	f7f9 f877 	bl	80004ec <__aeabi_fcmpgt>
 80073fe:	1e03      	subs	r3, r0, #0
 8007400:	d101      	bne.n	8007406 <main+0x1a02>
 8007402:	f000 fdbc 	bl	8007f7e <main+0x257a>
		{
			// Convert Quaternion Space to Euler Angles Regular
			CalcQuaternionToEuler(quat_0, &angles_0);
 8007406:	4be2      	ldr	r3, [pc, #904]	; (8007790 <main+0x1d8c>)
 8007408:	22aa      	movs	r2, #170	; 0xaa
 800740a:	0092      	lsls	r2, r2, #2
 800740c:	4694      	mov	ip, r2
 800740e:	2208      	movs	r2, #8
 8007410:	4690      	mov	r8, r2
 8007412:	2208      	movs	r2, #8
 8007414:	4691      	mov	r9, r2
 8007416:	2208      	movs	r2, #8
 8007418:	4692      	mov	sl, r2
 800741a:	2208      	movs	r2, #8
 800741c:	4693      	mov	fp, r2
 800741e:	44bb      	add	fp, r7
 8007420:	44da      	add	sl, fp
 8007422:	44d1      	add	r9, sl
 8007424:	44c8      	add	r8, r9
 8007426:	44c4      	add	ip, r8
 8007428:	4463      	add	r3, ip
 800742a:	22a0      	movs	r2, #160	; 0xa0
 800742c:	2108      	movs	r1, #8
 800742e:	468c      	mov	ip, r1
 8007430:	2108      	movs	r1, #8
 8007432:	4688      	mov	r8, r1
 8007434:	2108      	movs	r1, #8
 8007436:	4689      	mov	r9, r1
 8007438:	2108      	movs	r1, #8
 800743a:	468a      	mov	sl, r1
 800743c:	44ba      	add	sl, r7
 800743e:	44d1      	add	r9, sl
 8007440:	44c8      	add	r8, r9
 8007442:	44c4      	add	ip, r8
 8007444:	4462      	add	r2, ip
 8007446:	9200      	str	r2, [sp, #0]
 8007448:	6818      	ldr	r0, [r3, #0]
 800744a:	6859      	ldr	r1, [r3, #4]
 800744c:	689a      	ldr	r2, [r3, #8]
 800744e:	68db      	ldr	r3, [r3, #12]
 8007450:	f7fc fdb4 	bl	8003fbc <CalcQuaternionToEuler>
			CalcQuaternionToEuler(quat_1, &angles_1);
 8007454:	4bcf      	ldr	r3, [pc, #828]	; (8007794 <main+0x1d90>)
 8007456:	22aa      	movs	r2, #170	; 0xaa
 8007458:	0092      	lsls	r2, r2, #2
 800745a:	4694      	mov	ip, r2
 800745c:	2208      	movs	r2, #8
 800745e:	4690      	mov	r8, r2
 8007460:	2208      	movs	r2, #8
 8007462:	4691      	mov	r9, r2
 8007464:	2208      	movs	r2, #8
 8007466:	4692      	mov	sl, r2
 8007468:	2208      	movs	r2, #8
 800746a:	4693      	mov	fp, r2
 800746c:	44bb      	add	fp, r7
 800746e:	44da      	add	sl, fp
 8007470:	44d1      	add	r9, sl
 8007472:	44c8      	add	r8, r9
 8007474:	44c4      	add	ip, r8
 8007476:	4463      	add	r3, ip
 8007478:	2294      	movs	r2, #148	; 0x94
 800747a:	2108      	movs	r1, #8
 800747c:	468c      	mov	ip, r1
 800747e:	2108      	movs	r1, #8
 8007480:	4688      	mov	r8, r1
 8007482:	2108      	movs	r1, #8
 8007484:	4689      	mov	r9, r1
 8007486:	2108      	movs	r1, #8
 8007488:	468a      	mov	sl, r1
 800748a:	44ba      	add	sl, r7
 800748c:	44d1      	add	r9, sl
 800748e:	44c8      	add	r8, r9
 8007490:	44c4      	add	ip, r8
 8007492:	4462      	add	r2, ip
 8007494:	9200      	str	r2, [sp, #0]
 8007496:	6818      	ldr	r0, [r3, #0]
 8007498:	6859      	ldr	r1, [r3, #4]
 800749a:	689a      	ldr	r2, [r3, #8]
 800749c:	68db      	ldr	r3, [r3, #12]
 800749e:	f7fc fd8d 	bl	8003fbc <CalcQuaternionToEuler>

			diff_pan_0 = (prev_0.yaw - angles_0.yaw);
 80074a2:	4bbd      	ldr	r3, [pc, #756]	; (8007798 <main+0x1d94>)
 80074a4:	22aa      	movs	r2, #170	; 0xaa
 80074a6:	0092      	lsls	r2, r2, #2
 80074a8:	4694      	mov	ip, r2
 80074aa:	2208      	movs	r2, #8
 80074ac:	4690      	mov	r8, r2
 80074ae:	2208      	movs	r2, #8
 80074b0:	4691      	mov	r9, r2
 80074b2:	2208      	movs	r2, #8
 80074b4:	4692      	mov	sl, r2
 80074b6:	2208      	movs	r2, #8
 80074b8:	4693      	mov	fp, r2
 80074ba:	44bb      	add	fp, r7
 80074bc:	44da      	add	sl, fp
 80074be:	44d1      	add	r9, sl
 80074c0:	44c8      	add	r8, r9
 80074c2:	44c4      	add	ip, r8
 80074c4:	4463      	add	r3, ip
 80074c6:	689a      	ldr	r2, [r3, #8]
 80074c8:	4bb4      	ldr	r3, [pc, #720]	; (800779c <main+0x1d98>)
 80074ca:	21aa      	movs	r1, #170	; 0xaa
 80074cc:	0089      	lsls	r1, r1, #2
 80074ce:	468c      	mov	ip, r1
 80074d0:	2108      	movs	r1, #8
 80074d2:	4688      	mov	r8, r1
 80074d4:	2108      	movs	r1, #8
 80074d6:	4689      	mov	r9, r1
 80074d8:	2108      	movs	r1, #8
 80074da:	468a      	mov	sl, r1
 80074dc:	2108      	movs	r1, #8
 80074de:	468b      	mov	fp, r1
 80074e0:	44bb      	add	fp, r7
 80074e2:	44da      	add	sl, fp
 80074e4:	44d1      	add	r9, sl
 80074e6:	44c8      	add	r8, r9
 80074e8:	44c4      	add	ip, r8
 80074ea:	4463      	add	r3, ip
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	1c19      	adds	r1, r3, #0
 80074f0:	1c10      	adds	r0, r2, #0
 80074f2:	f7f9 fca7 	bl	8000e44 <__aeabi_fsub>
 80074f6:	1c03      	adds	r3, r0, #0
 80074f8:	249e      	movs	r4, #158	; 0x9e
 80074fa:	00a4      	lsls	r4, r4, #2
 80074fc:	603c      	str	r4, [r7, #0]
 80074fe:	002e      	movs	r6, r5
 8007500:	2208      	movs	r2, #8
 8007502:	2108      	movs	r1, #8
 8007504:	468c      	mov	ip, r1
 8007506:	2108      	movs	r1, #8
 8007508:	4688      	mov	r8, r1
 800750a:	44b8      	add	r8, r7
 800750c:	44c4      	add	ip, r8
 800750e:	4462      	add	r2, ip
 8007510:	1952      	adds	r2, r2, r5
 8007512:	1912      	adds	r2, r2, r4
 8007514:	6013      	str	r3, [r2, #0]
			diff_pan_1 = (prev_1.yaw - angles_1.yaw);
 8007516:	4ba2      	ldr	r3, [pc, #648]	; (80077a0 <main+0x1d9c>)
 8007518:	22aa      	movs	r2, #170	; 0xaa
 800751a:	0092      	lsls	r2, r2, #2
 800751c:	4694      	mov	ip, r2
 800751e:	2208      	movs	r2, #8
 8007520:	4690      	mov	r8, r2
 8007522:	2208      	movs	r2, #8
 8007524:	4691      	mov	r9, r2
 8007526:	2208      	movs	r2, #8
 8007528:	4692      	mov	sl, r2
 800752a:	2208      	movs	r2, #8
 800752c:	4693      	mov	fp, r2
 800752e:	44bb      	add	fp, r7
 8007530:	44da      	add	sl, fp
 8007532:	44d1      	add	r9, sl
 8007534:	44c8      	add	r8, r9
 8007536:	44c4      	add	ip, r8
 8007538:	4463      	add	r3, ip
 800753a:	689a      	ldr	r2, [r3, #8]
 800753c:	4b99      	ldr	r3, [pc, #612]	; (80077a4 <main+0x1da0>)
 800753e:	21aa      	movs	r1, #170	; 0xaa
 8007540:	0089      	lsls	r1, r1, #2
 8007542:	468c      	mov	ip, r1
 8007544:	2108      	movs	r1, #8
 8007546:	4688      	mov	r8, r1
 8007548:	2108      	movs	r1, #8
 800754a:	4689      	mov	r9, r1
 800754c:	2108      	movs	r1, #8
 800754e:	468a      	mov	sl, r1
 8007550:	2108      	movs	r1, #8
 8007552:	468b      	mov	fp, r1
 8007554:	44bb      	add	fp, r7
 8007556:	44da      	add	sl, fp
 8007558:	44d1      	add	r9, sl
 800755a:	44c8      	add	r8, r9
 800755c:	44c4      	add	ip, r8
 800755e:	4463      	add	r3, ip
 8007560:	689b      	ldr	r3, [r3, #8]
 8007562:	1c19      	adds	r1, r3, #0
 8007564:	1c10      	adds	r0, r2, #0
 8007566:	f7f9 fc6d 	bl	8000e44 <__aeabi_fsub>
 800756a:	1c03      	adds	r3, r0, #0
 800756c:	259d      	movs	r5, #157	; 0x9d
 800756e:	00ad      	lsls	r5, r5, #2
 8007570:	2208      	movs	r2, #8
 8007572:	2108      	movs	r1, #8
 8007574:	468c      	mov	ip, r1
 8007576:	2108      	movs	r1, #8
 8007578:	4688      	mov	r8, r1
 800757a:	44b8      	add	r8, r7
 800757c:	44c4      	add	ip, r8
 800757e:	4462      	add	r2, ip
 8007580:	1992      	adds	r2, r2, r6
 8007582:	1952      	adds	r2, r2, r5
 8007584:	6013      	str	r3, [r2, #0]

			diff_tilt_0 = (prev_0.roll - angles_0.roll);
 8007586:	4b84      	ldr	r3, [pc, #528]	; (8007798 <main+0x1d94>)
 8007588:	22aa      	movs	r2, #170	; 0xaa
 800758a:	0092      	lsls	r2, r2, #2
 800758c:	4694      	mov	ip, r2
 800758e:	2208      	movs	r2, #8
 8007590:	4690      	mov	r8, r2
 8007592:	2208      	movs	r2, #8
 8007594:	4691      	mov	r9, r2
 8007596:	2208      	movs	r2, #8
 8007598:	4692      	mov	sl, r2
 800759a:	2208      	movs	r2, #8
 800759c:	4693      	mov	fp, r2
 800759e:	44bb      	add	fp, r7
 80075a0:	44da      	add	sl, fp
 80075a2:	44d1      	add	r9, sl
 80075a4:	44c8      	add	r8, r9
 80075a6:	44c4      	add	ip, r8
 80075a8:	4463      	add	r3, ip
 80075aa:	681a      	ldr	r2, [r3, #0]
 80075ac:	4b7b      	ldr	r3, [pc, #492]	; (800779c <main+0x1d98>)
 80075ae:	21aa      	movs	r1, #170	; 0xaa
 80075b0:	0089      	lsls	r1, r1, #2
 80075b2:	468c      	mov	ip, r1
 80075b4:	2008      	movs	r0, #8
 80075b6:	4680      	mov	r8, r0
 80075b8:	2108      	movs	r1, #8
 80075ba:	4689      	mov	r9, r1
 80075bc:	2108      	movs	r1, #8
 80075be:	468a      	mov	sl, r1
 80075c0:	2108      	movs	r1, #8
 80075c2:	468b      	mov	fp, r1
 80075c4:	44bb      	add	fp, r7
 80075c6:	44da      	add	sl, fp
 80075c8:	44d1      	add	r9, sl
 80075ca:	44c8      	add	r8, r9
 80075cc:	44c4      	add	ip, r8
 80075ce:	4463      	add	r3, ip
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	1c19      	adds	r1, r3, #0
 80075d4:	1c10      	adds	r0, r2, #0
 80075d6:	f7f9 fc35 	bl	8000e44 <__aeabi_fsub>
 80075da:	1c03      	adds	r3, r0, #0
 80075dc:	269c      	movs	r6, #156	; 0x9c
 80075de:	00b6      	lsls	r6, r6, #2
 80075e0:	2108      	movs	r1, #8
 80075e2:	2208      	movs	r2, #8
 80075e4:	2008      	movs	r0, #8
 80075e6:	4684      	mov	ip, r0
 80075e8:	2008      	movs	r0, #8
 80075ea:	4680      	mov	r8, r0
 80075ec:	44b8      	add	r8, r7
 80075ee:	44c4      	add	ip, r8
 80075f0:	4462      	add	r2, ip
 80075f2:	1850      	adds	r0, r2, r1
 80075f4:	1982      	adds	r2, r0, r6
 80075f6:	6013      	str	r3, [r2, #0]
			diff_tilt_1 = (prev_1.roll - angles_1.roll);
 80075f8:	4b69      	ldr	r3, [pc, #420]	; (80077a0 <main+0x1d9c>)
 80075fa:	22aa      	movs	r2, #170	; 0xaa
 80075fc:	0092      	lsls	r2, r2, #2
 80075fe:	4694      	mov	ip, r2
 8007600:	2008      	movs	r0, #8
 8007602:	4680      	mov	r8, r0
 8007604:	2208      	movs	r2, #8
 8007606:	4691      	mov	r9, r2
 8007608:	2208      	movs	r2, #8
 800760a:	4692      	mov	sl, r2
 800760c:	2208      	movs	r2, #8
 800760e:	4693      	mov	fp, r2
 8007610:	44bb      	add	fp, r7
 8007612:	44da      	add	sl, fp
 8007614:	44d1      	add	r9, sl
 8007616:	44c8      	add	r8, r9
 8007618:	44c4      	add	ip, r8
 800761a:	4463      	add	r3, ip
 800761c:	681a      	ldr	r2, [r3, #0]
 800761e:	4b61      	ldr	r3, [pc, #388]	; (80077a4 <main+0x1da0>)
 8007620:	21aa      	movs	r1, #170	; 0xaa
 8007622:	0089      	lsls	r1, r1, #2
 8007624:	468c      	mov	ip, r1
 8007626:	2008      	movs	r0, #8
 8007628:	4680      	mov	r8, r0
 800762a:	2108      	movs	r1, #8
 800762c:	4689      	mov	r9, r1
 800762e:	2108      	movs	r1, #8
 8007630:	468a      	mov	sl, r1
 8007632:	2108      	movs	r1, #8
 8007634:	468b      	mov	fp, r1
 8007636:	44bb      	add	fp, r7
 8007638:	44da      	add	sl, fp
 800763a:	44d1      	add	r9, sl
 800763c:	44c8      	add	r8, r9
 800763e:	44c4      	add	ip, r8
 8007640:	4463      	add	r3, ip
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	1c19      	adds	r1, r3, #0
 8007646:	1c10      	adds	r0, r2, #0
 8007648:	f7f9 fbfc 	bl	8000e44 <__aeabi_fsub>
 800764c:	1c03      	adds	r3, r0, #0
 800764e:	229b      	movs	r2, #155	; 0x9b
 8007650:	0092      	lsls	r2, r2, #2
 8007652:	2108      	movs	r1, #8
 8007654:	2008      	movs	r0, #8
 8007656:	2408      	movs	r4, #8
 8007658:	46a4      	mov	ip, r4
 800765a:	2408      	movs	r4, #8
 800765c:	46a0      	mov	r8, r4
 800765e:	44b8      	add	r8, r7
 8007660:	44c4      	add	ip, r8
 8007662:	4460      	add	r0, ip
 8007664:	1840      	adds	r0, r0, r1
 8007666:	1881      	adds	r1, r0, r2
 8007668:	600b      	str	r3, [r1, #0]

			diff_pitch_0 = (prev_0.pitch - angles_0.pitch);
 800766a:	4b4b      	ldr	r3, [pc, #300]	; (8007798 <main+0x1d94>)
 800766c:	21aa      	movs	r1, #170	; 0xaa
 800766e:	0089      	lsls	r1, r1, #2
 8007670:	468c      	mov	ip, r1
 8007672:	2008      	movs	r0, #8
 8007674:	4680      	mov	r8, r0
 8007676:	2208      	movs	r2, #8
 8007678:	4691      	mov	r9, r2
 800767a:	2208      	movs	r2, #8
 800767c:	4692      	mov	sl, r2
 800767e:	2208      	movs	r2, #8
 8007680:	4693      	mov	fp, r2
 8007682:	44bb      	add	fp, r7
 8007684:	44da      	add	sl, fp
 8007686:	44d1      	add	r9, sl
 8007688:	44c8      	add	r8, r9
 800768a:	44c4      	add	ip, r8
 800768c:	4463      	add	r3, ip
 800768e:	685a      	ldr	r2, [r3, #4]
 8007690:	4b42      	ldr	r3, [pc, #264]	; (800779c <main+0x1d98>)
 8007692:	21aa      	movs	r1, #170	; 0xaa
 8007694:	0089      	lsls	r1, r1, #2
 8007696:	468c      	mov	ip, r1
 8007698:	2008      	movs	r0, #8
 800769a:	4680      	mov	r8, r0
 800769c:	2108      	movs	r1, #8
 800769e:	4689      	mov	r9, r1
 80076a0:	2108      	movs	r1, #8
 80076a2:	468a      	mov	sl, r1
 80076a4:	2108      	movs	r1, #8
 80076a6:	468b      	mov	fp, r1
 80076a8:	44bb      	add	fp, r7
 80076aa:	44da      	add	sl, fp
 80076ac:	44d1      	add	r9, sl
 80076ae:	44c8      	add	r8, r9
 80076b0:	44c4      	add	ip, r8
 80076b2:	4463      	add	r3, ip
 80076b4:	685b      	ldr	r3, [r3, #4]
 80076b6:	1c19      	adds	r1, r3, #0
 80076b8:	1c10      	adds	r0, r2, #0
 80076ba:	f7f9 fbc3 	bl	8000e44 <__aeabi_fsub>
 80076be:	1c03      	adds	r3, r0, #0
 80076c0:	219a      	movs	r1, #154	; 0x9a
 80076c2:	0089      	lsls	r1, r1, #2
 80076c4:	2208      	movs	r2, #8
 80076c6:	2008      	movs	r0, #8
 80076c8:	2408      	movs	r4, #8
 80076ca:	46a4      	mov	ip, r4
 80076cc:	2408      	movs	r4, #8
 80076ce:	46a0      	mov	r8, r4
 80076d0:	44b8      	add	r8, r7
 80076d2:	44c4      	add	ip, r8
 80076d4:	4460      	add	r0, ip
 80076d6:	1880      	adds	r0, r0, r2
 80076d8:	1840      	adds	r0, r0, r1
 80076da:	6003      	str	r3, [r0, #0]
			diff_pitch_1 = (prev_1.pitch - angles_1.pitch);
 80076dc:	4b30      	ldr	r3, [pc, #192]	; (80077a0 <main+0x1d9c>)
 80076de:	20aa      	movs	r0, #170	; 0xaa
 80076e0:	0080      	lsls	r0, r0, #2
 80076e2:	4684      	mov	ip, r0
 80076e4:	2108      	movs	r1, #8
 80076e6:	4688      	mov	r8, r1
 80076e8:	2208      	movs	r2, #8
 80076ea:	4691      	mov	r9, r2
 80076ec:	2208      	movs	r2, #8
 80076ee:	4692      	mov	sl, r2
 80076f0:	2208      	movs	r2, #8
 80076f2:	4693      	mov	fp, r2
 80076f4:	44bb      	add	fp, r7
 80076f6:	44da      	add	sl, fp
 80076f8:	44d1      	add	r9, sl
 80076fa:	44c8      	add	r8, r9
 80076fc:	44c4      	add	ip, r8
 80076fe:	4463      	add	r3, ip
 8007700:	685a      	ldr	r2, [r3, #4]
 8007702:	4b28      	ldr	r3, [pc, #160]	; (80077a4 <main+0x1da0>)
 8007704:	20aa      	movs	r0, #170	; 0xaa
 8007706:	0080      	lsls	r0, r0, #2
 8007708:	4684      	mov	ip, r0
 800770a:	2108      	movs	r1, #8
 800770c:	4688      	mov	r8, r1
 800770e:	2108      	movs	r1, #8
 8007710:	4689      	mov	r9, r1
 8007712:	2108      	movs	r1, #8
 8007714:	468a      	mov	sl, r1
 8007716:	2108      	movs	r1, #8
 8007718:	468b      	mov	fp, r1
 800771a:	44bb      	add	fp, r7
 800771c:	44da      	add	sl, fp
 800771e:	44d1      	add	r9, sl
 8007720:	44c8      	add	r8, r9
 8007722:	44c4      	add	ip, r8
 8007724:	4463      	add	r3, ip
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	1c19      	adds	r1, r3, #0
 800772a:	1c10      	adds	r0, r2, #0
 800772c:	f7f9 fb8a 	bl	8000e44 <__aeabi_fsub>
 8007730:	1c03      	adds	r3, r0, #0
 8007732:	2099      	movs	r0, #153	; 0x99
 8007734:	0080      	lsls	r0, r0, #2
 8007736:	2208      	movs	r2, #8
 8007738:	2108      	movs	r1, #8
 800773a:	2408      	movs	r4, #8
 800773c:	46a4      	mov	ip, r4
 800773e:	2408      	movs	r4, #8
 8007740:	46a0      	mov	r8, r4
 8007742:	44b8      	add	r8, r7
 8007744:	44c4      	add	ip, r8
 8007746:	4461      	add	r1, ip
 8007748:	1889      	adds	r1, r1, r2
 800774a:	1809      	adds	r1, r1, r0
 800774c:	600b      	str	r3, [r1, #0]

			diff_pan_0_1 = diff_pan_0 - diff_pan_1;
 800774e:	2308      	movs	r3, #8
 8007750:	469c      	mov	ip, r3
 8007752:	2308      	movs	r3, #8
 8007754:	4698      	mov	r8, r3
 8007756:	2308      	movs	r3, #8
 8007758:	4699      	mov	r9, r3
 800775a:	2308      	movs	r3, #8
 800775c:	469a      	mov	sl, r3
 800775e:	44ba      	add	sl, r7
 8007760:	44d1      	add	r9, sl
 8007762:	44c8      	add	r8, r9
 8007764:	44c4      	add	ip, r8
 8007766:	4465      	add	r5, ip
 8007768:	6829      	ldr	r1, [r5, #0]
 800776a:	683c      	ldr	r4, [r7, #0]
 800776c:	2308      	movs	r3, #8
 800776e:	469c      	mov	ip, r3
 8007770:	2308      	movs	r3, #8
 8007772:	4698      	mov	r8, r3
 8007774:	2308      	movs	r3, #8
 8007776:	4699      	mov	r9, r3
 8007778:	2308      	movs	r3, #8
 800777a:	469a      	mov	sl, r3
 800777c:	44ba      	add	sl, r7
 800777e:	44d1      	add	r9, sl
 8007780:	e012      	b.n	80077a8 <main+0x1da4>
 8007782:	46c0      	nop			; (mov r8, r8)
 8007784:	00000293 	.word	0x00000293
 8007788:	41f00000 	.word	0x41f00000
 800778c:	461c4000 	.word	0x461c4000
 8007790:	fffffe14 	.word	0xfffffe14
 8007794:	fffffe04 	.word	0xfffffe04
 8007798:	fffffdc8 	.word	0xfffffdc8
 800779c:	fffffdf8 	.word	0xfffffdf8
 80077a0:	fffffdbc 	.word	0xfffffdbc
 80077a4:	fffffdec 	.word	0xfffffdec
 80077a8:	44c8      	add	r8, r9
 80077aa:	44c4      	add	ip, r8
 80077ac:	4464      	add	r4, ip
 80077ae:	6820      	ldr	r0, [r4, #0]
 80077b0:	f7f9 fb48 	bl	8000e44 <__aeabi_fsub>
 80077b4:	1c03      	adds	r3, r0, #0
 80077b6:	24a7      	movs	r4, #167	; 0xa7
 80077b8:	00a4      	lsls	r4, r4, #2
 80077ba:	2008      	movs	r0, #8
 80077bc:	2208      	movs	r2, #8
 80077be:	2108      	movs	r1, #8
 80077c0:	468c      	mov	ip, r1
 80077c2:	2108      	movs	r1, #8
 80077c4:	4688      	mov	r8, r1
 80077c6:	44b8      	add	r8, r7
 80077c8:	44c4      	add	ip, r8
 80077ca:	4462      	add	r2, ip
 80077cc:	1812      	adds	r2, r2, r0
 80077ce:	1915      	adds	r5, r2, r4
 80077d0:	602b      	str	r3, [r5, #0]
			diff_tilt_0_1 = diff_tilt_0 - diff_tilt_1;
 80077d2:	229b      	movs	r2, #155	; 0x9b
 80077d4:	0092      	lsls	r2, r2, #2
 80077d6:	2308      	movs	r3, #8
 80077d8:	469c      	mov	ip, r3
 80077da:	2308      	movs	r3, #8
 80077dc:	4698      	mov	r8, r3
 80077de:	2308      	movs	r3, #8
 80077e0:	4699      	mov	r9, r3
 80077e2:	2308      	movs	r3, #8
 80077e4:	469a      	mov	sl, r3
 80077e6:	44ba      	add	sl, r7
 80077e8:	44d1      	add	r9, sl
 80077ea:	44c8      	add	r8, r9
 80077ec:	44c4      	add	ip, r8
 80077ee:	4462      	add	r2, ip
 80077f0:	6811      	ldr	r1, [r2, #0]
 80077f2:	0005      	movs	r5, r0
 80077f4:	2308      	movs	r3, #8
 80077f6:	2208      	movs	r2, #8
 80077f8:	4694      	mov	ip, r2
 80077fa:	2208      	movs	r2, #8
 80077fc:	4690      	mov	r8, r2
 80077fe:	44b8      	add	r8, r7
 8007800:	44c4      	add	ip, r8
 8007802:	4463      	add	r3, ip
 8007804:	195b      	adds	r3, r3, r5
 8007806:	199a      	adds	r2, r3, r6
 8007808:	6810      	ldr	r0, [r2, #0]
 800780a:	f7f9 fb1b 	bl	8000e44 <__aeabi_fsub>
 800780e:	1c03      	adds	r3, r0, #0
 8007810:	22a6      	movs	r2, #166	; 0xa6
 8007812:	0092      	lsls	r2, r2, #2
 8007814:	2108      	movs	r1, #8
 8007816:	468c      	mov	ip, r1
 8007818:	2108      	movs	r1, #8
 800781a:	4688      	mov	r8, r1
 800781c:	2108      	movs	r1, #8
 800781e:	4689      	mov	r9, r1
 8007820:	2108      	movs	r1, #8
 8007822:	468a      	mov	sl, r1
 8007824:	44ba      	add	sl, r7
 8007826:	44d1      	add	r9, sl
 8007828:	44c8      	add	r8, r9
 800782a:	44c4      	add	ip, r8
 800782c:	4462      	add	r2, ip
 800782e:	6013      	str	r3, [r2, #0]
			diff_pitch_0_1 = diff_pitch_0 - diff_pitch_1;
 8007830:	2099      	movs	r0, #153	; 0x99
 8007832:	0080      	lsls	r0, r0, #2
 8007834:	2308      	movs	r3, #8
 8007836:	2208      	movs	r2, #8
 8007838:	4694      	mov	ip, r2
 800783a:	2208      	movs	r2, #8
 800783c:	4690      	mov	r8, r2
 800783e:	44b8      	add	r8, r7
 8007840:	44c4      	add	ip, r8
 8007842:	4463      	add	r3, ip
 8007844:	195b      	adds	r3, r3, r5
 8007846:	181a      	adds	r2, r3, r0
 8007848:	6811      	ldr	r1, [r2, #0]
 800784a:	239a      	movs	r3, #154	; 0x9a
 800784c:	009b      	lsls	r3, r3, #2
 800784e:	2208      	movs	r2, #8
 8007850:	4694      	mov	ip, r2
 8007852:	2208      	movs	r2, #8
 8007854:	4690      	mov	r8, r2
 8007856:	2208      	movs	r2, #8
 8007858:	4691      	mov	r9, r2
 800785a:	2208      	movs	r2, #8
 800785c:	4692      	mov	sl, r2
 800785e:	44ba      	add	sl, r7
 8007860:	44d1      	add	r9, sl
 8007862:	44c8      	add	r8, r9
 8007864:	44c4      	add	ip, r8
 8007866:	4463      	add	r3, ip
 8007868:	6818      	ldr	r0, [r3, #0]
 800786a:	f7f9 faeb 	bl	8000e44 <__aeabi_fsub>
 800786e:	1c03      	adds	r3, r0, #0
 8007870:	22a5      	movs	r2, #165	; 0xa5
 8007872:	0092      	lsls	r2, r2, #2
 8007874:	2108      	movs	r1, #8
 8007876:	468c      	mov	ip, r1
 8007878:	2108      	movs	r1, #8
 800787a:	4688      	mov	r8, r1
 800787c:	2108      	movs	r1, #8
 800787e:	4689      	mov	r9, r1
 8007880:	2108      	movs	r1, #8
 8007882:	468a      	mov	sl, r1
 8007884:	44ba      	add	sl, r7
 8007886:	44d1      	add	r9, sl
 8007888:	44c8      	add	r8, r9
 800788a:	44c4      	add	ip, r8
 800788c:	4462      	add	r2, ip
 800788e:	6013      	str	r3, [r2, #0]

			if (diff_pan_0_1 > 180.0)
 8007890:	49ee      	ldr	r1, [pc, #952]	; (8007c4c <main+0x2248>)
 8007892:	2308      	movs	r3, #8
 8007894:	2208      	movs	r2, #8
 8007896:	4694      	mov	ip, r2
 8007898:	2208      	movs	r2, #8
 800789a:	4690      	mov	r8, r2
 800789c:	44b8      	add	r8, r7
 800789e:	44c4      	add	ip, r8
 80078a0:	4463      	add	r3, ip
 80078a2:	195b      	adds	r3, r3, r5
 80078a4:	191b      	adds	r3, r3, r4
 80078a6:	6818      	ldr	r0, [r3, #0]
 80078a8:	f7f8 fe20 	bl	80004ec <__aeabi_fcmpgt>
 80078ac:	1e03      	subs	r3, r0, #0
 80078ae:	d019      	beq.n	80078e4 <main+0x1ee0>
			{
				diff_pan_0_1 = 360.0 - diff_pan_0_1;
 80078b0:	2308      	movs	r3, #8
 80078b2:	2208      	movs	r2, #8
 80078b4:	4694      	mov	ip, r2
 80078b6:	2208      	movs	r2, #8
 80078b8:	4690      	mov	r8, r2
 80078ba:	44b8      	add	r8, r7
 80078bc:	44c4      	add	ip, r8
 80078be:	4463      	add	r3, ip
 80078c0:	195b      	adds	r3, r3, r5
 80078c2:	191b      	adds	r3, r3, r4
 80078c4:	6819      	ldr	r1, [r3, #0]
 80078c6:	48e2      	ldr	r0, [pc, #904]	; (8007c50 <main+0x224c>)
 80078c8:	f7f9 fabc 	bl	8000e44 <__aeabi_fsub>
 80078cc:	1c03      	adds	r3, r0, #0
 80078ce:	2208      	movs	r2, #8
 80078d0:	2108      	movs	r1, #8
 80078d2:	468c      	mov	ip, r1
 80078d4:	2108      	movs	r1, #8
 80078d6:	4688      	mov	r8, r1
 80078d8:	44b8      	add	r8, r7
 80078da:	44c4      	add	ip, r8
 80078dc:	4462      	add	r2, ip
 80078de:	1952      	adds	r2, r2, r5
 80078e0:	1912      	adds	r2, r2, r4
 80078e2:	6013      	str	r3, [r2, #0]
			}

			if (diff_pan_0_1 < -180.0)
 80078e4:	49db      	ldr	r1, [pc, #876]	; (8007c54 <main+0x2250>)
 80078e6:	24a7      	movs	r4, #167	; 0xa7
 80078e8:	00a4      	lsls	r4, r4, #2
 80078ea:	2508      	movs	r5, #8
 80078ec:	2308      	movs	r3, #8
 80078ee:	2208      	movs	r2, #8
 80078f0:	4694      	mov	ip, r2
 80078f2:	2208      	movs	r2, #8
 80078f4:	4690      	mov	r8, r2
 80078f6:	44b8      	add	r8, r7
 80078f8:	44c4      	add	ip, r8
 80078fa:	4463      	add	r3, ip
 80078fc:	195b      	adds	r3, r3, r5
 80078fe:	191b      	adds	r3, r3, r4
 8007900:	6818      	ldr	r0, [r3, #0]
 8007902:	f7f8 fddf 	bl	80004c4 <__aeabi_fcmplt>
 8007906:	1e03      	subs	r3, r0, #0
 8007908:	d01d      	beq.n	8007946 <main+0x1f42>
			{
				diff_pan_0_1 = -(diff_pan_0_1 + 360.0);
 800790a:	49d1      	ldr	r1, [pc, #836]	; (8007c50 <main+0x224c>)
 800790c:	2308      	movs	r3, #8
 800790e:	2208      	movs	r2, #8
 8007910:	4694      	mov	ip, r2
 8007912:	2208      	movs	r2, #8
 8007914:	4690      	mov	r8, r2
 8007916:	44b8      	add	r8, r7
 8007918:	44c4      	add	ip, r8
 800791a:	4463      	add	r3, ip
 800791c:	195b      	adds	r3, r3, r5
 800791e:	191b      	adds	r3, r3, r4
 8007920:	6818      	ldr	r0, [r3, #0]
 8007922:	f7f8 fe0f 	bl	8000544 <__aeabi_fadd>
 8007926:	1c03      	adds	r3, r0, #0
 8007928:	1c1a      	adds	r2, r3, #0
 800792a:	2380      	movs	r3, #128	; 0x80
 800792c:	061b      	lsls	r3, r3, #24
 800792e:	4053      	eors	r3, r2
 8007930:	2208      	movs	r2, #8
 8007932:	2108      	movs	r1, #8
 8007934:	468c      	mov	ip, r1
 8007936:	2108      	movs	r1, #8
 8007938:	4688      	mov	r8, r1
 800793a:	44b8      	add	r8, r7
 800793c:	44c4      	add	ip, r8
 800793e:	4462      	add	r2, ip
 8007940:	1952      	adds	r2, r2, r5
 8007942:	1912      	adds	r2, r2, r4
 8007944:	6013      	str	r3, [r2, #0]
			}

			if (diff_tilt_0_1 > 180.0)
 8007946:	49c1      	ldr	r1, [pc, #772]	; (8007c4c <main+0x2248>)
 8007948:	24a6      	movs	r4, #166	; 0xa6
 800794a:	00a4      	lsls	r4, r4, #2
 800794c:	2508      	movs	r5, #8
 800794e:	2308      	movs	r3, #8
 8007950:	2208      	movs	r2, #8
 8007952:	4694      	mov	ip, r2
 8007954:	2208      	movs	r2, #8
 8007956:	4690      	mov	r8, r2
 8007958:	44b8      	add	r8, r7
 800795a:	44c4      	add	ip, r8
 800795c:	4463      	add	r3, ip
 800795e:	195b      	adds	r3, r3, r5
 8007960:	191b      	adds	r3, r3, r4
 8007962:	6818      	ldr	r0, [r3, #0]
 8007964:	f7f8 fdc2 	bl	80004ec <__aeabi_fcmpgt>
 8007968:	1e03      	subs	r3, r0, #0
 800796a:	d019      	beq.n	80079a0 <main+0x1f9c>
			{
				diff_tilt_0_1 = 360.0 - diff_tilt_0_1;
 800796c:	2308      	movs	r3, #8
 800796e:	2208      	movs	r2, #8
 8007970:	4694      	mov	ip, r2
 8007972:	2208      	movs	r2, #8
 8007974:	4690      	mov	r8, r2
 8007976:	44b8      	add	r8, r7
 8007978:	44c4      	add	ip, r8
 800797a:	4463      	add	r3, ip
 800797c:	195b      	adds	r3, r3, r5
 800797e:	191b      	adds	r3, r3, r4
 8007980:	6819      	ldr	r1, [r3, #0]
 8007982:	48b3      	ldr	r0, [pc, #716]	; (8007c50 <main+0x224c>)
 8007984:	f7f9 fa5e 	bl	8000e44 <__aeabi_fsub>
 8007988:	1c03      	adds	r3, r0, #0
 800798a:	2208      	movs	r2, #8
 800798c:	2108      	movs	r1, #8
 800798e:	468c      	mov	ip, r1
 8007990:	2108      	movs	r1, #8
 8007992:	4688      	mov	r8, r1
 8007994:	44b8      	add	r8, r7
 8007996:	44c4      	add	ip, r8
 8007998:	4462      	add	r2, ip
 800799a:	1952      	adds	r2, r2, r5
 800799c:	1912      	adds	r2, r2, r4
 800799e:	6013      	str	r3, [r2, #0]
			}

			if (diff_tilt_0_1 < -180.0)
 80079a0:	49ac      	ldr	r1, [pc, #688]	; (8007c54 <main+0x2250>)
 80079a2:	24a6      	movs	r4, #166	; 0xa6
 80079a4:	00a4      	lsls	r4, r4, #2
 80079a6:	2508      	movs	r5, #8
 80079a8:	2308      	movs	r3, #8
 80079aa:	2208      	movs	r2, #8
 80079ac:	4694      	mov	ip, r2
 80079ae:	2208      	movs	r2, #8
 80079b0:	4690      	mov	r8, r2
 80079b2:	44b8      	add	r8, r7
 80079b4:	44c4      	add	ip, r8
 80079b6:	4463      	add	r3, ip
 80079b8:	195b      	adds	r3, r3, r5
 80079ba:	191b      	adds	r3, r3, r4
 80079bc:	6818      	ldr	r0, [r3, #0]
 80079be:	f7f8 fd81 	bl	80004c4 <__aeabi_fcmplt>
 80079c2:	1e03      	subs	r3, r0, #0
 80079c4:	d01d      	beq.n	8007a02 <main+0x1ffe>
			{
				diff_tilt_0_1 = -(diff_tilt_0_1 + 360.0);
 80079c6:	49a2      	ldr	r1, [pc, #648]	; (8007c50 <main+0x224c>)
 80079c8:	2308      	movs	r3, #8
 80079ca:	2208      	movs	r2, #8
 80079cc:	4694      	mov	ip, r2
 80079ce:	2208      	movs	r2, #8
 80079d0:	4690      	mov	r8, r2
 80079d2:	44b8      	add	r8, r7
 80079d4:	44c4      	add	ip, r8
 80079d6:	4463      	add	r3, ip
 80079d8:	195b      	adds	r3, r3, r5
 80079da:	191b      	adds	r3, r3, r4
 80079dc:	6818      	ldr	r0, [r3, #0]
 80079de:	f7f8 fdb1 	bl	8000544 <__aeabi_fadd>
 80079e2:	1c03      	adds	r3, r0, #0
 80079e4:	1c1a      	adds	r2, r3, #0
 80079e6:	2380      	movs	r3, #128	; 0x80
 80079e8:	061b      	lsls	r3, r3, #24
 80079ea:	4053      	eors	r3, r2
 80079ec:	2208      	movs	r2, #8
 80079ee:	2108      	movs	r1, #8
 80079f0:	468c      	mov	ip, r1
 80079f2:	2108      	movs	r1, #8
 80079f4:	4688      	mov	r8, r1
 80079f6:	44b8      	add	r8, r7
 80079f8:	44c4      	add	ip, r8
 80079fa:	4462      	add	r2, ip
 80079fc:	1952      	adds	r2, r2, r5
 80079fe:	1912      	adds	r2, r2, r4
 8007a00:	6013      	str	r3, [r2, #0]
			}

			if (diff_pitch_0_1 > 180.0)
 8007a02:	4992      	ldr	r1, [pc, #584]	; (8007c4c <main+0x2248>)
 8007a04:	24a5      	movs	r4, #165	; 0xa5
 8007a06:	00a4      	lsls	r4, r4, #2
 8007a08:	2508      	movs	r5, #8
 8007a0a:	2308      	movs	r3, #8
 8007a0c:	2208      	movs	r2, #8
 8007a0e:	4694      	mov	ip, r2
 8007a10:	2208      	movs	r2, #8
 8007a12:	4690      	mov	r8, r2
 8007a14:	44b8      	add	r8, r7
 8007a16:	44c4      	add	ip, r8
 8007a18:	4463      	add	r3, ip
 8007a1a:	195b      	adds	r3, r3, r5
 8007a1c:	191b      	adds	r3, r3, r4
 8007a1e:	6818      	ldr	r0, [r3, #0]
 8007a20:	f7f8 fd64 	bl	80004ec <__aeabi_fcmpgt>
 8007a24:	1e03      	subs	r3, r0, #0
 8007a26:	d019      	beq.n	8007a5c <main+0x2058>
			{
				diff_pitch_0_1 = 360.0 - diff_pitch_0_1;
 8007a28:	2308      	movs	r3, #8
 8007a2a:	2208      	movs	r2, #8
 8007a2c:	4694      	mov	ip, r2
 8007a2e:	2208      	movs	r2, #8
 8007a30:	4690      	mov	r8, r2
 8007a32:	44b8      	add	r8, r7
 8007a34:	44c4      	add	ip, r8
 8007a36:	4463      	add	r3, ip
 8007a38:	195b      	adds	r3, r3, r5
 8007a3a:	191b      	adds	r3, r3, r4
 8007a3c:	6819      	ldr	r1, [r3, #0]
 8007a3e:	4884      	ldr	r0, [pc, #528]	; (8007c50 <main+0x224c>)
 8007a40:	f7f9 fa00 	bl	8000e44 <__aeabi_fsub>
 8007a44:	1c03      	adds	r3, r0, #0
 8007a46:	2208      	movs	r2, #8
 8007a48:	2108      	movs	r1, #8
 8007a4a:	468c      	mov	ip, r1
 8007a4c:	2108      	movs	r1, #8
 8007a4e:	4688      	mov	r8, r1
 8007a50:	44b8      	add	r8, r7
 8007a52:	44c4      	add	ip, r8
 8007a54:	4462      	add	r2, ip
 8007a56:	1952      	adds	r2, r2, r5
 8007a58:	1912      	adds	r2, r2, r4
 8007a5a:	6013      	str	r3, [r2, #0]
			}

			if (diff_pitch_0_1 < -180.0)
 8007a5c:	497d      	ldr	r1, [pc, #500]	; (8007c54 <main+0x2250>)
 8007a5e:	24a5      	movs	r4, #165	; 0xa5
 8007a60:	00a4      	lsls	r4, r4, #2
 8007a62:	2508      	movs	r5, #8
 8007a64:	2308      	movs	r3, #8
 8007a66:	2208      	movs	r2, #8
 8007a68:	4694      	mov	ip, r2
 8007a6a:	2208      	movs	r2, #8
 8007a6c:	4690      	mov	r8, r2
 8007a6e:	44b8      	add	r8, r7
 8007a70:	44c4      	add	ip, r8
 8007a72:	4463      	add	r3, ip
 8007a74:	195b      	adds	r3, r3, r5
 8007a76:	191b      	adds	r3, r3, r4
 8007a78:	6818      	ldr	r0, [r3, #0]
 8007a7a:	f7f8 fd23 	bl	80004c4 <__aeabi_fcmplt>
 8007a7e:	1e03      	subs	r3, r0, #0
 8007a80:	d01d      	beq.n	8007abe <main+0x20ba>
			{
				diff_pitch_0_1 = -(diff_pitch_0_1 + 360.0);
 8007a82:	4973      	ldr	r1, [pc, #460]	; (8007c50 <main+0x224c>)
 8007a84:	2308      	movs	r3, #8
 8007a86:	2208      	movs	r2, #8
 8007a88:	4694      	mov	ip, r2
 8007a8a:	2208      	movs	r2, #8
 8007a8c:	4690      	mov	r8, r2
 8007a8e:	44b8      	add	r8, r7
 8007a90:	44c4      	add	ip, r8
 8007a92:	4463      	add	r3, ip
 8007a94:	195b      	adds	r3, r3, r5
 8007a96:	191b      	adds	r3, r3, r4
 8007a98:	6818      	ldr	r0, [r3, #0]
 8007a9a:	f7f8 fd53 	bl	8000544 <__aeabi_fadd>
 8007a9e:	1c03      	adds	r3, r0, #0
 8007aa0:	1c1a      	adds	r2, r3, #0
 8007aa2:	2380      	movs	r3, #128	; 0x80
 8007aa4:	061b      	lsls	r3, r3, #24
 8007aa6:	4053      	eors	r3, r2
 8007aa8:	2208      	movs	r2, #8
 8007aaa:	2108      	movs	r1, #8
 8007aac:	468c      	mov	ip, r1
 8007aae:	2108      	movs	r1, #8
 8007ab0:	4688      	mov	r8, r1
 8007ab2:	44b8      	add	r8, r7
 8007ab4:	44c4      	add	ip, r8
 8007ab6:	4462      	add	r2, ip
 8007ab8:	1952      	adds	r2, r2, r5
 8007aba:	1912      	adds	r2, r2, r4
 8007abc:	6013      	str	r3, [r2, #0]
			}

			if ((fabs(diff_pan_0_1) > 3.0) | (fabs(diff_tilt_0_1) > 3.0) | (fabs(diff_pitch_0_1) > 3.0))
 8007abe:	23a7      	movs	r3, #167	; 0xa7
 8007ac0:	009b      	lsls	r3, r3, #2
 8007ac2:	2208      	movs	r2, #8
 8007ac4:	4694      	mov	ip, r2
 8007ac6:	2208      	movs	r2, #8
 8007ac8:	4690      	mov	r8, r2
 8007aca:	2208      	movs	r2, #8
 8007acc:	4691      	mov	r9, r2
 8007ace:	2208      	movs	r2, #8
 8007ad0:	4692      	mov	sl, r2
 8007ad2:	44ba      	add	sl, r7
 8007ad4:	44d1      	add	r9, sl
 8007ad6:	44c8      	add	r8, r9
 8007ad8:	44c4      	add	ip, r8
 8007ada:	4463      	add	r3, ip
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	005b      	lsls	r3, r3, #1
 8007ae0:	085b      	lsrs	r3, r3, #1
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	1c14      	adds	r4, r2, #0
 8007ae6:	495c      	ldr	r1, [pc, #368]	; (8007c58 <main+0x2254>)
 8007ae8:	1c18      	adds	r0, r3, #0
 8007aea:	f7f8 fcff 	bl	80004ec <__aeabi_fcmpgt>
 8007aee:	1e03      	subs	r3, r0, #0
 8007af0:	d101      	bne.n	8007af6 <main+0x20f2>
 8007af2:	2300      	movs	r3, #0
 8007af4:	1c1c      	adds	r4, r3, #0
 8007af6:	b2e4      	uxtb	r4, r4
 8007af8:	23a6      	movs	r3, #166	; 0xa6
 8007afa:	009b      	lsls	r3, r3, #2
 8007afc:	2208      	movs	r2, #8
 8007afe:	4694      	mov	ip, r2
 8007b00:	2208      	movs	r2, #8
 8007b02:	4690      	mov	r8, r2
 8007b04:	2208      	movs	r2, #8
 8007b06:	4691      	mov	r9, r2
 8007b08:	2208      	movs	r2, #8
 8007b0a:	4692      	mov	sl, r2
 8007b0c:	44ba      	add	sl, r7
 8007b0e:	44d1      	add	r9, sl
 8007b10:	44c8      	add	r8, r9
 8007b12:	44c4      	add	ip, r8
 8007b14:	4463      	add	r3, ip
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	005b      	lsls	r3, r3, #1
 8007b1a:	085b      	lsrs	r3, r3, #1
 8007b1c:	2201      	movs	r2, #1
 8007b1e:	1c15      	adds	r5, r2, #0
 8007b20:	494d      	ldr	r1, [pc, #308]	; (8007c58 <main+0x2254>)
 8007b22:	1c18      	adds	r0, r3, #0
 8007b24:	f7f8 fce2 	bl	80004ec <__aeabi_fcmpgt>
 8007b28:	1e03      	subs	r3, r0, #0
 8007b2a:	d101      	bne.n	8007b30 <main+0x212c>
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	1c1d      	adds	r5, r3, #0
 8007b30:	b2eb      	uxtb	r3, r5
 8007b32:	4323      	orrs	r3, r4
 8007b34:	b2db      	uxtb	r3, r3
 8007b36:	001c      	movs	r4, r3
 8007b38:	23a5      	movs	r3, #165	; 0xa5
 8007b3a:	009b      	lsls	r3, r3, #2
 8007b3c:	2208      	movs	r2, #8
 8007b3e:	4694      	mov	ip, r2
 8007b40:	2208      	movs	r2, #8
 8007b42:	4690      	mov	r8, r2
 8007b44:	2208      	movs	r2, #8
 8007b46:	4691      	mov	r9, r2
 8007b48:	2208      	movs	r2, #8
 8007b4a:	4692      	mov	sl, r2
 8007b4c:	44ba      	add	sl, r7
 8007b4e:	44d1      	add	r9, sl
 8007b50:	44c8      	add	r8, r9
 8007b52:	44c4      	add	ip, r8
 8007b54:	4463      	add	r3, ip
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	005b      	lsls	r3, r3, #1
 8007b5a:	085b      	lsrs	r3, r3, #1
 8007b5c:	2201      	movs	r2, #1
 8007b5e:	1c15      	adds	r5, r2, #0
 8007b60:	493d      	ldr	r1, [pc, #244]	; (8007c58 <main+0x2254>)
 8007b62:	1c18      	adds	r0, r3, #0
 8007b64:	f7f8 fcc2 	bl	80004ec <__aeabi_fcmpgt>
 8007b68:	1e03      	subs	r3, r0, #0
 8007b6a:	d101      	bne.n	8007b70 <main+0x216c>
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	1c1d      	adds	r5, r3, #0
 8007b70:	b2eb      	uxtb	r3, r5
 8007b72:	4323      	orrs	r3, r4
 8007b74:	d100      	bne.n	8007b78 <main+0x2174>
 8007b76:	e10b      	b.n	8007d90 <main+0x238c>
			{
				// Movement Expected - measured == expected?
				if (moving_expected)
 8007b78:	4b38      	ldr	r3, [pc, #224]	; (8007c5c <main+0x2258>)
 8007b7a:	2208      	movs	r2, #8
 8007b7c:	4694      	mov	ip, r2
 8007b7e:	2208      	movs	r2, #8
 8007b80:	4690      	mov	r8, r2
 8007b82:	2208      	movs	r2, #8
 8007b84:	4691      	mov	r9, r2
 8007b86:	2208      	movs	r2, #8
 8007b88:	4692      	mov	sl, r2
 8007b8a:	44ba      	add	sl, r7
 8007b8c:	44d1      	add	r9, sl
 8007b8e:	44c8      	add	r8, r9
 8007b90:	44c4      	add	ip, r8
 8007b92:	4463      	add	r3, ip
 8007b94:	781b      	ldrb	r3, [r3, #0]
 8007b96:	b25b      	sxtb	r3, r3
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d100      	bne.n	8007b9e <main+0x219a>
 8007b9c:	e083      	b.n	8007ca6 <main+0x22a2>
				{
					sprintf(uart_buffer, "Movement Expected! measured: %.2f : %.2f : %.2f \r\n", diff_pan_0_1, diff_tilt_0_1, diff_pitch_0_1);
 8007b9e:	23a7      	movs	r3, #167	; 0xa7
 8007ba0:	009b      	lsls	r3, r3, #2
 8007ba2:	2208      	movs	r2, #8
 8007ba4:	4694      	mov	ip, r2
 8007ba6:	2208      	movs	r2, #8
 8007ba8:	4690      	mov	r8, r2
 8007baa:	2208      	movs	r2, #8
 8007bac:	4691      	mov	r9, r2
 8007bae:	2208      	movs	r2, #8
 8007bb0:	4692      	mov	sl, r2
 8007bb2:	44ba      	add	sl, r7
 8007bb4:	44d1      	add	r9, sl
 8007bb6:	44c8      	add	r8, r9
 8007bb8:	44c4      	add	ip, r8
 8007bba:	4463      	add	r3, ip
 8007bbc:	6818      	ldr	r0, [r3, #0]
 8007bbe:	f7fb f987 	bl	8002ed0 <__aeabi_f2d>
 8007bc2:	61b8      	str	r0, [r7, #24]
 8007bc4:	61f9      	str	r1, [r7, #28]
 8007bc6:	23a6      	movs	r3, #166	; 0xa6
 8007bc8:	009b      	lsls	r3, r3, #2
 8007bca:	2208      	movs	r2, #8
 8007bcc:	4694      	mov	ip, r2
 8007bce:	2208      	movs	r2, #8
 8007bd0:	4690      	mov	r8, r2
 8007bd2:	2208      	movs	r2, #8
 8007bd4:	4691      	mov	r9, r2
 8007bd6:	2208      	movs	r2, #8
 8007bd8:	4692      	mov	sl, r2
 8007bda:	44ba      	add	sl, r7
 8007bdc:	44d1      	add	r9, sl
 8007bde:	44c8      	add	r8, r9
 8007be0:	44c4      	add	ip, r8
 8007be2:	4463      	add	r3, ip
 8007be4:	6818      	ldr	r0, [r3, #0]
 8007be6:	f7fb f973 	bl	8002ed0 <__aeabi_f2d>
 8007bea:	0004      	movs	r4, r0
 8007bec:	000d      	movs	r5, r1
 8007bee:	23a5      	movs	r3, #165	; 0xa5
 8007bf0:	009b      	lsls	r3, r3, #2
 8007bf2:	2208      	movs	r2, #8
 8007bf4:	4694      	mov	ip, r2
 8007bf6:	2208      	movs	r2, #8
 8007bf8:	4690      	mov	r8, r2
 8007bfa:	2208      	movs	r2, #8
 8007bfc:	4691      	mov	r9, r2
 8007bfe:	2208      	movs	r2, #8
 8007c00:	4692      	mov	sl, r2
 8007c02:	44ba      	add	sl, r7
 8007c04:	44d1      	add	r9, sl
 8007c06:	44c8      	add	r8, r9
 8007c08:	44c4      	add	ip, r8
 8007c0a:	4463      	add	r3, ip
 8007c0c:	6818      	ldr	r0, [r3, #0]
 8007c0e:	f7fb f95f 	bl	8002ed0 <__aeabi_f2d>
 8007c12:	60b8      	str	r0, [r7, #8]
 8007c14:	60f9      	str	r1, [r7, #12]
 8007c16:	4912      	ldr	r1, [pc, #72]	; (8007c60 <main+0x225c>)
 8007c18:	26ce      	movs	r6, #206	; 0xce
 8007c1a:	0076      	lsls	r6, r6, #1
 8007c1c:	2008      	movs	r0, #8
 8007c1e:	2308      	movs	r3, #8
 8007c20:	469c      	mov	ip, r3
 8007c22:	2308      	movs	r3, #8
 8007c24:	4698      	mov	r8, r3
 8007c26:	2308      	movs	r3, #8
 8007c28:	4699      	mov	r9, r3
 8007c2a:	44b9      	add	r9, r7
 8007c2c:	44c8      	add	r8, r9
 8007c2e:	44c4      	add	ip, r8
 8007c30:	4460      	add	r0, ip
 8007c32:	1980      	adds	r0, r0, r6
 8007c34:	68ba      	ldr	r2, [r7, #8]
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	9202      	str	r2, [sp, #8]
 8007c3a:	9303      	str	r3, [sp, #12]
 8007c3c:	9400      	str	r4, [sp, #0]
 8007c3e:	9501      	str	r5, [sp, #4]
 8007c40:	69ba      	ldr	r2, [r7, #24]
 8007c42:	69fb      	ldr	r3, [r7, #28]
 8007c44:	f005 fc0a 	bl	800d45c <siprintf>
 8007c48:	e00c      	b.n	8007c64 <main+0x2260>
 8007c4a:	46c0      	nop			; (mov r8, r8)
 8007c4c:	43340000 	.word	0x43340000
 8007c50:	43b40000 	.word	0x43b40000
 8007c54:	c3340000 	.word	0xc3340000
 8007c58:	40400000 	.word	0x40400000
 8007c5c:	0000027f 	.word	0x0000027f
 8007c60:	080123d8 	.word	0x080123d8
					HAL_UART_Transmit(&huart2,(uint8_t*) uart_buffer, strlen(uart_buffer), 1000);
 8007c64:	0034      	movs	r4, r6
 8007c66:	2508      	movs	r5, #8
 8007c68:	2308      	movs	r3, #8
 8007c6a:	2208      	movs	r2, #8
 8007c6c:	4694      	mov	ip, r2
 8007c6e:	2208      	movs	r2, #8
 8007c70:	4690      	mov	r8, r2
 8007c72:	44b8      	add	r8, r7
 8007c74:	44c4      	add	ip, r8
 8007c76:	4463      	add	r3, ip
 8007c78:	195b      	adds	r3, r3, r5
 8007c7a:	191b      	adds	r3, r3, r4
 8007c7c:	0018      	movs	r0, r3
 8007c7e:	f7f8 fa3f 	bl	8000100 <strlen>
 8007c82:	0003      	movs	r3, r0
 8007c84:	b29a      	uxth	r2, r3
 8007c86:	23fa      	movs	r3, #250	; 0xfa
 8007c88:	009b      	lsls	r3, r3, #2
 8007c8a:	2108      	movs	r1, #8
 8007c8c:	2008      	movs	r0, #8
 8007c8e:	4684      	mov	ip, r0
 8007c90:	2008      	movs	r0, #8
 8007c92:	4680      	mov	r8, r0
 8007c94:	44b8      	add	r8, r7
 8007c96:	44c4      	add	ip, r8
 8007c98:	4461      	add	r1, ip
 8007c9a:	1949      	adds	r1, r1, r5
 8007c9c:	1909      	adds	r1, r1, r4
 8007c9e:	48e3      	ldr	r0, [pc, #908]	; (800802c <main+0x2628>)
 8007ca0:	f004 f9fe 	bl	800c0a0 <HAL_UART_Transmit>
 8007ca4:	e074      	b.n	8007d90 <main+0x238c>
				} else {
					// Movement NOT Expected - Tampering detected
					sprintf(uart_buffer, "Movement not Expected! tampering: %.2f : %.2f : %.2f \r\n", diff_pan_0_1, diff_tilt_0_1, diff_pitch_0_1);
 8007ca6:	23a7      	movs	r3, #167	; 0xa7
 8007ca8:	009b      	lsls	r3, r3, #2
 8007caa:	2208      	movs	r2, #8
 8007cac:	4694      	mov	ip, r2
 8007cae:	2208      	movs	r2, #8
 8007cb0:	4690      	mov	r8, r2
 8007cb2:	2208      	movs	r2, #8
 8007cb4:	4691      	mov	r9, r2
 8007cb6:	2208      	movs	r2, #8
 8007cb8:	4692      	mov	sl, r2
 8007cba:	44ba      	add	sl, r7
 8007cbc:	44d1      	add	r9, sl
 8007cbe:	44c8      	add	r8, r9
 8007cc0:	44c4      	add	ip, r8
 8007cc2:	4463      	add	r3, ip
 8007cc4:	6818      	ldr	r0, [r3, #0]
 8007cc6:	f7fb f903 	bl	8002ed0 <__aeabi_f2d>
 8007cca:	61b8      	str	r0, [r7, #24]
 8007ccc:	61f9      	str	r1, [r7, #28]
 8007cce:	23a6      	movs	r3, #166	; 0xa6
 8007cd0:	009b      	lsls	r3, r3, #2
 8007cd2:	2208      	movs	r2, #8
 8007cd4:	4694      	mov	ip, r2
 8007cd6:	2208      	movs	r2, #8
 8007cd8:	4690      	mov	r8, r2
 8007cda:	2208      	movs	r2, #8
 8007cdc:	4691      	mov	r9, r2
 8007cde:	2208      	movs	r2, #8
 8007ce0:	4692      	mov	sl, r2
 8007ce2:	44ba      	add	sl, r7
 8007ce4:	44d1      	add	r9, sl
 8007ce6:	44c8      	add	r8, r9
 8007ce8:	44c4      	add	ip, r8
 8007cea:	4463      	add	r3, ip
 8007cec:	6818      	ldr	r0, [r3, #0]
 8007cee:	f7fb f8ef 	bl	8002ed0 <__aeabi_f2d>
 8007cf2:	0004      	movs	r4, r0
 8007cf4:	000d      	movs	r5, r1
 8007cf6:	23a5      	movs	r3, #165	; 0xa5
 8007cf8:	009b      	lsls	r3, r3, #2
 8007cfa:	2208      	movs	r2, #8
 8007cfc:	4694      	mov	ip, r2
 8007cfe:	2208      	movs	r2, #8
 8007d00:	4690      	mov	r8, r2
 8007d02:	2208      	movs	r2, #8
 8007d04:	4691      	mov	r9, r2
 8007d06:	2208      	movs	r2, #8
 8007d08:	4692      	mov	sl, r2
 8007d0a:	44ba      	add	sl, r7
 8007d0c:	44d1      	add	r9, sl
 8007d0e:	44c8      	add	r8, r9
 8007d10:	44c4      	add	ip, r8
 8007d12:	4463      	add	r3, ip
 8007d14:	6818      	ldr	r0, [r3, #0]
 8007d16:	f7fb f8db 	bl	8002ed0 <__aeabi_f2d>
 8007d1a:	60b8      	str	r0, [r7, #8]
 8007d1c:	60f9      	str	r1, [r7, #12]
 8007d1e:	49c4      	ldr	r1, [pc, #784]	; (8008030 <main+0x262c>)
 8007d20:	26ce      	movs	r6, #206	; 0xce
 8007d22:	0076      	lsls	r6, r6, #1
 8007d24:	2008      	movs	r0, #8
 8007d26:	2308      	movs	r3, #8
 8007d28:	469c      	mov	ip, r3
 8007d2a:	2308      	movs	r3, #8
 8007d2c:	4698      	mov	r8, r3
 8007d2e:	2308      	movs	r3, #8
 8007d30:	4699      	mov	r9, r3
 8007d32:	44b9      	add	r9, r7
 8007d34:	44c8      	add	r8, r9
 8007d36:	44c4      	add	ip, r8
 8007d38:	4460      	add	r0, ip
 8007d3a:	1980      	adds	r0, r0, r6
 8007d3c:	68ba      	ldr	r2, [r7, #8]
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	9202      	str	r2, [sp, #8]
 8007d42:	9303      	str	r3, [sp, #12]
 8007d44:	9400      	str	r4, [sp, #0]
 8007d46:	9501      	str	r5, [sp, #4]
 8007d48:	69ba      	ldr	r2, [r7, #24]
 8007d4a:	69fb      	ldr	r3, [r7, #28]
 8007d4c:	f005 fb86 	bl	800d45c <siprintf>
					HAL_UART_Transmit(&huart2,(uint8_t*) uart_buffer, strlen(uart_buffer), 1000);
 8007d50:	0034      	movs	r4, r6
 8007d52:	2508      	movs	r5, #8
 8007d54:	2308      	movs	r3, #8
 8007d56:	2208      	movs	r2, #8
 8007d58:	4694      	mov	ip, r2
 8007d5a:	2208      	movs	r2, #8
 8007d5c:	4690      	mov	r8, r2
 8007d5e:	44b8      	add	r8, r7
 8007d60:	44c4      	add	ip, r8
 8007d62:	4463      	add	r3, ip
 8007d64:	195b      	adds	r3, r3, r5
 8007d66:	191b      	adds	r3, r3, r4
 8007d68:	0018      	movs	r0, r3
 8007d6a:	f7f8 f9c9 	bl	8000100 <strlen>
 8007d6e:	0003      	movs	r3, r0
 8007d70:	b29a      	uxth	r2, r3
 8007d72:	23fa      	movs	r3, #250	; 0xfa
 8007d74:	009b      	lsls	r3, r3, #2
 8007d76:	2108      	movs	r1, #8
 8007d78:	2008      	movs	r0, #8
 8007d7a:	4684      	mov	ip, r0
 8007d7c:	2008      	movs	r0, #8
 8007d7e:	4680      	mov	r8, r0
 8007d80:	44b8      	add	r8, r7
 8007d82:	44c4      	add	ip, r8
 8007d84:	4461      	add	r1, ip
 8007d86:	1949      	adds	r1, r1, r5
 8007d88:	1909      	adds	r1, r1, r4
 8007d8a:	48a8      	ldr	r0, [pc, #672]	; (800802c <main+0x2628>)
 8007d8c:	f004 f988 	bl	800c0a0 <HAL_UART_Transmit>
				}
			}

			// Update previous quaternion state
			prev_0.roll = angles_0.roll;
 8007d90:	4ba8      	ldr	r3, [pc, #672]	; (8008034 <main+0x2630>)
 8007d92:	22aa      	movs	r2, #170	; 0xaa
 8007d94:	0092      	lsls	r2, r2, #2
 8007d96:	4694      	mov	ip, r2
 8007d98:	2208      	movs	r2, #8
 8007d9a:	4690      	mov	r8, r2
 8007d9c:	2208      	movs	r2, #8
 8007d9e:	4691      	mov	r9, r2
 8007da0:	2208      	movs	r2, #8
 8007da2:	4692      	mov	sl, r2
 8007da4:	2208      	movs	r2, #8
 8007da6:	4693      	mov	fp, r2
 8007da8:	44bb      	add	fp, r7
 8007daa:	44da      	add	sl, fp
 8007dac:	44d1      	add	r9, sl
 8007dae:	44c8      	add	r8, r9
 8007db0:	44c4      	add	ip, r8
 8007db2:	4463      	add	r3, ip
 8007db4:	681a      	ldr	r2, [r3, #0]
 8007db6:	4ba0      	ldr	r3, [pc, #640]	; (8008038 <main+0x2634>)
 8007db8:	21aa      	movs	r1, #170	; 0xaa
 8007dba:	0089      	lsls	r1, r1, #2
 8007dbc:	468c      	mov	ip, r1
 8007dbe:	2108      	movs	r1, #8
 8007dc0:	4688      	mov	r8, r1
 8007dc2:	2108      	movs	r1, #8
 8007dc4:	4689      	mov	r9, r1
 8007dc6:	2108      	movs	r1, #8
 8007dc8:	468a      	mov	sl, r1
 8007dca:	2108      	movs	r1, #8
 8007dcc:	468b      	mov	fp, r1
 8007dce:	44bb      	add	fp, r7
 8007dd0:	44da      	add	sl, fp
 8007dd2:	44d1      	add	r9, sl
 8007dd4:	44c8      	add	r8, r9
 8007dd6:	44c4      	add	ip, r8
 8007dd8:	4463      	add	r3, ip
 8007dda:	601a      	str	r2, [r3, #0]
			prev_0.yaw = angles_0.yaw;
 8007ddc:	4b95      	ldr	r3, [pc, #596]	; (8008034 <main+0x2630>)
 8007dde:	22aa      	movs	r2, #170	; 0xaa
 8007de0:	0092      	lsls	r2, r2, #2
 8007de2:	4694      	mov	ip, r2
 8007de4:	2208      	movs	r2, #8
 8007de6:	4690      	mov	r8, r2
 8007de8:	2208      	movs	r2, #8
 8007dea:	4691      	mov	r9, r2
 8007dec:	2208      	movs	r2, #8
 8007dee:	4692      	mov	sl, r2
 8007df0:	2208      	movs	r2, #8
 8007df2:	4693      	mov	fp, r2
 8007df4:	44bb      	add	fp, r7
 8007df6:	44da      	add	sl, fp
 8007df8:	44d1      	add	r9, sl
 8007dfa:	44c8      	add	r8, r9
 8007dfc:	44c4      	add	ip, r8
 8007dfe:	4463      	add	r3, ip
 8007e00:	689a      	ldr	r2, [r3, #8]
 8007e02:	4b8d      	ldr	r3, [pc, #564]	; (8008038 <main+0x2634>)
 8007e04:	21aa      	movs	r1, #170	; 0xaa
 8007e06:	0089      	lsls	r1, r1, #2
 8007e08:	468c      	mov	ip, r1
 8007e0a:	2108      	movs	r1, #8
 8007e0c:	4688      	mov	r8, r1
 8007e0e:	2108      	movs	r1, #8
 8007e10:	4689      	mov	r9, r1
 8007e12:	2108      	movs	r1, #8
 8007e14:	468a      	mov	sl, r1
 8007e16:	2108      	movs	r1, #8
 8007e18:	468b      	mov	fp, r1
 8007e1a:	44bb      	add	fp, r7
 8007e1c:	44da      	add	sl, fp
 8007e1e:	44d1      	add	r9, sl
 8007e20:	44c8      	add	r8, r9
 8007e22:	44c4      	add	ip, r8
 8007e24:	4463      	add	r3, ip
 8007e26:	609a      	str	r2, [r3, #8]
			prev_0.pitch = angles_0.pitch;
 8007e28:	4b82      	ldr	r3, [pc, #520]	; (8008034 <main+0x2630>)
 8007e2a:	22aa      	movs	r2, #170	; 0xaa
 8007e2c:	0092      	lsls	r2, r2, #2
 8007e2e:	4694      	mov	ip, r2
 8007e30:	2208      	movs	r2, #8
 8007e32:	4690      	mov	r8, r2
 8007e34:	2208      	movs	r2, #8
 8007e36:	4691      	mov	r9, r2
 8007e38:	2208      	movs	r2, #8
 8007e3a:	4692      	mov	sl, r2
 8007e3c:	2208      	movs	r2, #8
 8007e3e:	4693      	mov	fp, r2
 8007e40:	44bb      	add	fp, r7
 8007e42:	44da      	add	sl, fp
 8007e44:	44d1      	add	r9, sl
 8007e46:	44c8      	add	r8, r9
 8007e48:	44c4      	add	ip, r8
 8007e4a:	4463      	add	r3, ip
 8007e4c:	685a      	ldr	r2, [r3, #4]
 8007e4e:	4b7a      	ldr	r3, [pc, #488]	; (8008038 <main+0x2634>)
 8007e50:	21aa      	movs	r1, #170	; 0xaa
 8007e52:	0089      	lsls	r1, r1, #2
 8007e54:	468c      	mov	ip, r1
 8007e56:	2108      	movs	r1, #8
 8007e58:	4688      	mov	r8, r1
 8007e5a:	2108      	movs	r1, #8
 8007e5c:	4689      	mov	r9, r1
 8007e5e:	2108      	movs	r1, #8
 8007e60:	468a      	mov	sl, r1
 8007e62:	2108      	movs	r1, #8
 8007e64:	468b      	mov	fp, r1
 8007e66:	44bb      	add	fp, r7
 8007e68:	44da      	add	sl, fp
 8007e6a:	44d1      	add	r9, sl
 8007e6c:	44c8      	add	r8, r9
 8007e6e:	44c4      	add	ip, r8
 8007e70:	4463      	add	r3, ip
 8007e72:	605a      	str	r2, [r3, #4]
			prev_1.roll = angles_1.roll;
 8007e74:	4b71      	ldr	r3, [pc, #452]	; (800803c <main+0x2638>)
 8007e76:	22aa      	movs	r2, #170	; 0xaa
 8007e78:	0092      	lsls	r2, r2, #2
 8007e7a:	4694      	mov	ip, r2
 8007e7c:	2208      	movs	r2, #8
 8007e7e:	4690      	mov	r8, r2
 8007e80:	2208      	movs	r2, #8
 8007e82:	4691      	mov	r9, r2
 8007e84:	2208      	movs	r2, #8
 8007e86:	4692      	mov	sl, r2
 8007e88:	2208      	movs	r2, #8
 8007e8a:	4693      	mov	fp, r2
 8007e8c:	44bb      	add	fp, r7
 8007e8e:	44da      	add	sl, fp
 8007e90:	44d1      	add	r9, sl
 8007e92:	44c8      	add	r8, r9
 8007e94:	44c4      	add	ip, r8
 8007e96:	4463      	add	r3, ip
 8007e98:	681a      	ldr	r2, [r3, #0]
 8007e9a:	4b69      	ldr	r3, [pc, #420]	; (8008040 <main+0x263c>)
 8007e9c:	21aa      	movs	r1, #170	; 0xaa
 8007e9e:	0089      	lsls	r1, r1, #2
 8007ea0:	468c      	mov	ip, r1
 8007ea2:	2108      	movs	r1, #8
 8007ea4:	4688      	mov	r8, r1
 8007ea6:	2108      	movs	r1, #8
 8007ea8:	4689      	mov	r9, r1
 8007eaa:	2108      	movs	r1, #8
 8007eac:	468a      	mov	sl, r1
 8007eae:	2108      	movs	r1, #8
 8007eb0:	468b      	mov	fp, r1
 8007eb2:	44bb      	add	fp, r7
 8007eb4:	44da      	add	sl, fp
 8007eb6:	44d1      	add	r9, sl
 8007eb8:	44c8      	add	r8, r9
 8007eba:	44c4      	add	ip, r8
 8007ebc:	4463      	add	r3, ip
 8007ebe:	601a      	str	r2, [r3, #0]
			prev_1.yaw = angles_1.yaw;
 8007ec0:	4b5e      	ldr	r3, [pc, #376]	; (800803c <main+0x2638>)
 8007ec2:	22aa      	movs	r2, #170	; 0xaa
 8007ec4:	0092      	lsls	r2, r2, #2
 8007ec6:	4694      	mov	ip, r2
 8007ec8:	2208      	movs	r2, #8
 8007eca:	4690      	mov	r8, r2
 8007ecc:	2208      	movs	r2, #8
 8007ece:	4691      	mov	r9, r2
 8007ed0:	2208      	movs	r2, #8
 8007ed2:	4692      	mov	sl, r2
 8007ed4:	2208      	movs	r2, #8
 8007ed6:	4693      	mov	fp, r2
 8007ed8:	44bb      	add	fp, r7
 8007eda:	44da      	add	sl, fp
 8007edc:	44d1      	add	r9, sl
 8007ede:	44c8      	add	r8, r9
 8007ee0:	44c4      	add	ip, r8
 8007ee2:	4463      	add	r3, ip
 8007ee4:	689a      	ldr	r2, [r3, #8]
 8007ee6:	4b56      	ldr	r3, [pc, #344]	; (8008040 <main+0x263c>)
 8007ee8:	21aa      	movs	r1, #170	; 0xaa
 8007eea:	0089      	lsls	r1, r1, #2
 8007eec:	468c      	mov	ip, r1
 8007eee:	2108      	movs	r1, #8
 8007ef0:	4688      	mov	r8, r1
 8007ef2:	2108      	movs	r1, #8
 8007ef4:	4689      	mov	r9, r1
 8007ef6:	2108      	movs	r1, #8
 8007ef8:	468a      	mov	sl, r1
 8007efa:	2108      	movs	r1, #8
 8007efc:	468b      	mov	fp, r1
 8007efe:	44bb      	add	fp, r7
 8007f00:	44da      	add	sl, fp
 8007f02:	44d1      	add	r9, sl
 8007f04:	44c8      	add	r8, r9
 8007f06:	44c4      	add	ip, r8
 8007f08:	4463      	add	r3, ip
 8007f0a:	609a      	str	r2, [r3, #8]
			prev_1.pitch = angles_1.pitch;
 8007f0c:	4b4b      	ldr	r3, [pc, #300]	; (800803c <main+0x2638>)
 8007f0e:	22aa      	movs	r2, #170	; 0xaa
 8007f10:	0092      	lsls	r2, r2, #2
 8007f12:	4694      	mov	ip, r2
 8007f14:	2208      	movs	r2, #8
 8007f16:	4690      	mov	r8, r2
 8007f18:	2208      	movs	r2, #8
 8007f1a:	4691      	mov	r9, r2
 8007f1c:	2208      	movs	r2, #8
 8007f1e:	4692      	mov	sl, r2
 8007f20:	2208      	movs	r2, #8
 8007f22:	4693      	mov	fp, r2
 8007f24:	44bb      	add	fp, r7
 8007f26:	44da      	add	sl, fp
 8007f28:	44d1      	add	r9, sl
 8007f2a:	44c8      	add	r8, r9
 8007f2c:	44c4      	add	ip, r8
 8007f2e:	4463      	add	r3, ip
 8007f30:	685a      	ldr	r2, [r3, #4]
 8007f32:	4b43      	ldr	r3, [pc, #268]	; (8008040 <main+0x263c>)
 8007f34:	21aa      	movs	r1, #170	; 0xaa
 8007f36:	0089      	lsls	r1, r1, #2
 8007f38:	468c      	mov	ip, r1
 8007f3a:	2108      	movs	r1, #8
 8007f3c:	4688      	mov	r8, r1
 8007f3e:	2108      	movs	r1, #8
 8007f40:	4689      	mov	r9, r1
 8007f42:	2108      	movs	r1, #8
 8007f44:	468a      	mov	sl, r1
 8007f46:	2108      	movs	r1, #8
 8007f48:	468b      	mov	fp, r1
 8007f4a:	44bb      	add	fp, r7
 8007f4c:	44da      	add	sl, fp
 8007f4e:	44d1      	add	r9, sl
 8007f50:	44c8      	add	r8, r9
 8007f52:	44c4      	add	ip, r8
 8007f54:	4463      	add	r3, ip
 8007f56:	605a      	str	r2, [r3, #4]
			motion_duration = 0;
 8007f58:	2300      	movs	r3, #0
 8007f5a:	22a8      	movs	r2, #168	; 0xa8
 8007f5c:	0092      	lsls	r2, r2, #2
 8007f5e:	2108      	movs	r1, #8
 8007f60:	468c      	mov	ip, r1
 8007f62:	2108      	movs	r1, #8
 8007f64:	4688      	mov	r8, r1
 8007f66:	2108      	movs	r1, #8
 8007f68:	4689      	mov	r9, r1
 8007f6a:	2108      	movs	r1, #8
 8007f6c:	468a      	mov	sl, r1
 8007f6e:	44ba      	add	sl, r7
 8007f70:	44d1      	add	r9, sl
 8007f72:	44c8      	add	r8, r9
 8007f74:	44c4      	add	ip, r8
 8007f76:	4462      	add	r2, ip
 8007f78:	6013      	str	r3, [r2, #0]
		if (motion_duration > 10*1000)
 8007f7a:	f000 fec1 	bl	8008d00 <main+0x32fc>
		} else if (uart_prescaler == 0)
 8007f7e:	4b31      	ldr	r3, [pc, #196]	; (8008044 <main+0x2640>)
 8007f80:	2208      	movs	r2, #8
 8007f82:	4694      	mov	ip, r2
 8007f84:	2208      	movs	r2, #8
 8007f86:	4690      	mov	r8, r2
 8007f88:	2208      	movs	r2, #8
 8007f8a:	4691      	mov	r9, r2
 8007f8c:	2208      	movs	r2, #8
 8007f8e:	4692      	mov	sl, r2
 8007f90:	44ba      	add	sl, r7
 8007f92:	44d1      	add	r9, sl
 8007f94:	44c8      	add	r8, r9
 8007f96:	44c4      	add	ip, r8
 8007f98:	4463      	add	r3, ip
 8007f9a:	781b      	ldrb	r3, [r3, #0]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d001      	beq.n	8007fa4 <main+0x25a0>
 8007fa0:	f000 feae 	bl	8008d00 <main+0x32fc>
		{
			sprintf(uart_buffer, "MOVEMENT DURATION: %.3f \r\n", motion_duration);
 8007fa4:	23a8      	movs	r3, #168	; 0xa8
 8007fa6:	009b      	lsls	r3, r3, #2
 8007fa8:	2208      	movs	r2, #8
 8007faa:	4694      	mov	ip, r2
 8007fac:	2208      	movs	r2, #8
 8007fae:	4690      	mov	r8, r2
 8007fb0:	2208      	movs	r2, #8
 8007fb2:	4691      	mov	r9, r2
 8007fb4:	2208      	movs	r2, #8
 8007fb6:	4692      	mov	sl, r2
 8007fb8:	44ba      	add	sl, r7
 8007fba:	44d1      	add	r9, sl
 8007fbc:	44c8      	add	r8, r9
 8007fbe:	44c4      	add	ip, r8
 8007fc0:	4463      	add	r3, ip
 8007fc2:	6818      	ldr	r0, [r3, #0]
 8007fc4:	f7fa ff84 	bl	8002ed0 <__aeabi_f2d>
 8007fc8:	0002      	movs	r2, r0
 8007fca:	000b      	movs	r3, r1
 8007fcc:	491e      	ldr	r1, [pc, #120]	; (8008048 <main+0x2644>)
 8007fce:	24ce      	movs	r4, #206	; 0xce
 8007fd0:	0064      	lsls	r4, r4, #1
 8007fd2:	2508      	movs	r5, #8
 8007fd4:	2008      	movs	r0, #8
 8007fd6:	2608      	movs	r6, #8
 8007fd8:	46b4      	mov	ip, r6
 8007fda:	2608      	movs	r6, #8
 8007fdc:	46b0      	mov	r8, r6
 8007fde:	44b8      	add	r8, r7
 8007fe0:	44c4      	add	ip, r8
 8007fe2:	4460      	add	r0, ip
 8007fe4:	1940      	adds	r0, r0, r5
 8007fe6:	1900      	adds	r0, r0, r4
 8007fe8:	f005 fa38 	bl	800d45c <siprintf>
			HAL_UART_Transmit(&huart2,(uint8_t*) uart_buffer, strlen(uart_buffer), 1000);
 8007fec:	2308      	movs	r3, #8
 8007fee:	2208      	movs	r2, #8
 8007ff0:	4694      	mov	ip, r2
 8007ff2:	2208      	movs	r2, #8
 8007ff4:	4690      	mov	r8, r2
 8007ff6:	44b8      	add	r8, r7
 8007ff8:	44c4      	add	ip, r8
 8007ffa:	4463      	add	r3, ip
 8007ffc:	195b      	adds	r3, r3, r5
 8007ffe:	191b      	adds	r3, r3, r4
 8008000:	0018      	movs	r0, r3
 8008002:	f7f8 f87d 	bl	8000100 <strlen>
 8008006:	0003      	movs	r3, r0
 8008008:	b29a      	uxth	r2, r3
 800800a:	23fa      	movs	r3, #250	; 0xfa
 800800c:	009b      	lsls	r3, r3, #2
 800800e:	2108      	movs	r1, #8
 8008010:	2008      	movs	r0, #8
 8008012:	4684      	mov	ip, r0
 8008014:	2008      	movs	r0, #8
 8008016:	4680      	mov	r8, r0
 8008018:	44b8      	add	r8, r7
 800801a:	44c4      	add	ip, r8
 800801c:	4461      	add	r1, ip
 800801e:	1949      	adds	r1, r1, r5
 8008020:	1909      	adds	r1, r1, r4
 8008022:	4802      	ldr	r0, [pc, #8]	; (800802c <main+0x2628>)
 8008024:	f004 f83c 	bl	800c0a0 <HAL_UART_Transmit>
		if (motion_duration > 10*1000)
 8008028:	f000 fe6a 	bl	8008d00 <main+0x32fc>
 800802c:	200004e8 	.word	0x200004e8
 8008030:	0801240c 	.word	0x0801240c
 8008034:	fffffdf8 	.word	0xfffffdf8
 8008038:	fffffdc8 	.word	0xfffffdc8
 800803c:	fffffdec 	.word	0xfffffdec
 8008040:	fffffdbc 	.word	0xfffffdbc
 8008044:	00000292 	.word	0x00000292
 8008048:	08012444 	.word	0x08012444
		}
	} else {
		if (was_moving)
 800804c:	4bfe      	ldr	r3, [pc, #1016]	; (8008448 <main+0x2a44>)
 800804e:	2208      	movs	r2, #8
 8008050:	4694      	mov	ip, r2
 8008052:	2208      	movs	r2, #8
 8008054:	4690      	mov	r8, r2
 8008056:	2208      	movs	r2, #8
 8008058:	4691      	mov	r9, r2
 800805a:	2208      	movs	r2, #8
 800805c:	4692      	mov	sl, r2
 800805e:	44ba      	add	sl, r7
 8008060:	44d1      	add	r9, sl
 8008062:	44c8      	add	r8, r9
 8008064:	44c4      	add	ip, r8
 8008066:	4463      	add	r3, ip
 8008068:	781b      	ldrb	r3, [r3, #0]
 800806a:	b25b      	sxtb	r3, r3
 800806c:	2b00      	cmp	r3, #0
 800806e:	d101      	bne.n	8008074 <main+0x2670>
 8008070:	f000 fdb6 	bl	8008be0 <main+0x31dc>
				CalcQuaternionToEuler(quat_buffer_0, &angles_buffer_0);
				CalcQuaternionToEuler(quat_buffer_1, &angles_buffer_1);
			#endif

			// Convert Quaternion Space to Euler Angles Regular
			CalcQuaternionToEuler(quat_0, &angles_0);
 8008074:	4bf5      	ldr	r3, [pc, #980]	; (800844c <main+0x2a48>)
 8008076:	22aa      	movs	r2, #170	; 0xaa
 8008078:	0092      	lsls	r2, r2, #2
 800807a:	4694      	mov	ip, r2
 800807c:	2208      	movs	r2, #8
 800807e:	4690      	mov	r8, r2
 8008080:	2208      	movs	r2, #8
 8008082:	4691      	mov	r9, r2
 8008084:	2208      	movs	r2, #8
 8008086:	4692      	mov	sl, r2
 8008088:	2208      	movs	r2, #8
 800808a:	4693      	mov	fp, r2
 800808c:	44bb      	add	fp, r7
 800808e:	44da      	add	sl, fp
 8008090:	44d1      	add	r9, sl
 8008092:	44c8      	add	r8, r9
 8008094:	44c4      	add	ip, r8
 8008096:	4463      	add	r3, ip
 8008098:	22a0      	movs	r2, #160	; 0xa0
 800809a:	2108      	movs	r1, #8
 800809c:	468c      	mov	ip, r1
 800809e:	2108      	movs	r1, #8
 80080a0:	4688      	mov	r8, r1
 80080a2:	2108      	movs	r1, #8
 80080a4:	4689      	mov	r9, r1
 80080a6:	2108      	movs	r1, #8
 80080a8:	468a      	mov	sl, r1
 80080aa:	44ba      	add	sl, r7
 80080ac:	44d1      	add	r9, sl
 80080ae:	44c8      	add	r8, r9
 80080b0:	44c4      	add	ip, r8
 80080b2:	4462      	add	r2, ip
 80080b4:	9200      	str	r2, [sp, #0]
 80080b6:	6818      	ldr	r0, [r3, #0]
 80080b8:	6859      	ldr	r1, [r3, #4]
 80080ba:	689a      	ldr	r2, [r3, #8]
 80080bc:	68db      	ldr	r3, [r3, #12]
 80080be:	f7fb ff7d 	bl	8003fbc <CalcQuaternionToEuler>
			CalcQuaternionToEuler(quat_1, &angles_1);
 80080c2:	4be3      	ldr	r3, [pc, #908]	; (8008450 <main+0x2a4c>)
 80080c4:	22aa      	movs	r2, #170	; 0xaa
 80080c6:	0092      	lsls	r2, r2, #2
 80080c8:	4694      	mov	ip, r2
 80080ca:	2208      	movs	r2, #8
 80080cc:	4690      	mov	r8, r2
 80080ce:	2208      	movs	r2, #8
 80080d0:	4691      	mov	r9, r2
 80080d2:	2208      	movs	r2, #8
 80080d4:	4692      	mov	sl, r2
 80080d6:	2208      	movs	r2, #8
 80080d8:	4693      	mov	fp, r2
 80080da:	44bb      	add	fp, r7
 80080dc:	44da      	add	sl, fp
 80080de:	44d1      	add	r9, sl
 80080e0:	44c8      	add	r8, r9
 80080e2:	44c4      	add	ip, r8
 80080e4:	4463      	add	r3, ip
 80080e6:	2294      	movs	r2, #148	; 0x94
 80080e8:	2108      	movs	r1, #8
 80080ea:	468c      	mov	ip, r1
 80080ec:	2108      	movs	r1, #8
 80080ee:	4688      	mov	r8, r1
 80080f0:	2108      	movs	r1, #8
 80080f2:	4689      	mov	r9, r1
 80080f4:	2108      	movs	r1, #8
 80080f6:	468a      	mov	sl, r1
 80080f8:	44ba      	add	sl, r7
 80080fa:	44d1      	add	r9, sl
 80080fc:	44c8      	add	r8, r9
 80080fe:	44c4      	add	ip, r8
 8008100:	4462      	add	r2, ip
 8008102:	9200      	str	r2, [sp, #0]
 8008104:	6818      	ldr	r0, [r3, #0]
 8008106:	6859      	ldr	r1, [r3, #4]
 8008108:	689a      	ldr	r2, [r3, #8]
 800810a:	68db      	ldr	r3, [r3, #12]
 800810c:	f7fb ff56 	bl	8003fbc <CalcQuaternionToEuler>
				HAL_UART_Transmit(&huart2,(uint8_t*) uart_buffer, strlen(uart_buffer), 1000);

				sprintf(uart_buffer, "diff_roll_1 buffer: %.3f  other: %.3f \r\n", temp7 ,temp8);
				HAL_UART_Transmit(&huart2,(uint8_t*) uart_buffer, strlen(uart_buffer), 1000);
			#else
				diff_pan_0 = (prev_0.yaw - angles_0.yaw);
 8008110:	4bd0      	ldr	r3, [pc, #832]	; (8008454 <main+0x2a50>)
 8008112:	22aa      	movs	r2, #170	; 0xaa
 8008114:	0092      	lsls	r2, r2, #2
 8008116:	4694      	mov	ip, r2
 8008118:	2208      	movs	r2, #8
 800811a:	4690      	mov	r8, r2
 800811c:	2208      	movs	r2, #8
 800811e:	4691      	mov	r9, r2
 8008120:	2208      	movs	r2, #8
 8008122:	4692      	mov	sl, r2
 8008124:	2208      	movs	r2, #8
 8008126:	4693      	mov	fp, r2
 8008128:	44bb      	add	fp, r7
 800812a:	44da      	add	sl, fp
 800812c:	44d1      	add	r9, sl
 800812e:	44c8      	add	r8, r9
 8008130:	44c4      	add	ip, r8
 8008132:	4463      	add	r3, ip
 8008134:	689a      	ldr	r2, [r3, #8]
 8008136:	4bc8      	ldr	r3, [pc, #800]	; (8008458 <main+0x2a54>)
 8008138:	21aa      	movs	r1, #170	; 0xaa
 800813a:	0089      	lsls	r1, r1, #2
 800813c:	468c      	mov	ip, r1
 800813e:	2108      	movs	r1, #8
 8008140:	4688      	mov	r8, r1
 8008142:	2108      	movs	r1, #8
 8008144:	4689      	mov	r9, r1
 8008146:	2108      	movs	r1, #8
 8008148:	468a      	mov	sl, r1
 800814a:	2108      	movs	r1, #8
 800814c:	468b      	mov	fp, r1
 800814e:	44bb      	add	fp, r7
 8008150:	44da      	add	sl, fp
 8008152:	44d1      	add	r9, sl
 8008154:	44c8      	add	r8, r9
 8008156:	44c4      	add	ip, r8
 8008158:	4463      	add	r3, ip
 800815a:	689b      	ldr	r3, [r3, #8]
 800815c:	1c19      	adds	r1, r3, #0
 800815e:	1c10      	adds	r0, r2, #0
 8008160:	f7f8 fe70 	bl	8000e44 <__aeabi_fsub>
 8008164:	1c03      	adds	r3, r0, #0
 8008166:	249e      	movs	r4, #158	; 0x9e
 8008168:	00a4      	lsls	r4, r4, #2
 800816a:	603c      	str	r4, [r7, #0]
 800816c:	2608      	movs	r6, #8
 800816e:	2208      	movs	r2, #8
 8008170:	2108      	movs	r1, #8
 8008172:	468c      	mov	ip, r1
 8008174:	2108      	movs	r1, #8
 8008176:	4688      	mov	r8, r1
 8008178:	44b8      	add	r8, r7
 800817a:	44c4      	add	ip, r8
 800817c:	4462      	add	r2, ip
 800817e:	1992      	adds	r2, r2, r6
 8008180:	1912      	adds	r2, r2, r4
 8008182:	6013      	str	r3, [r2, #0]
				diff_pan_1 = (prev_1.yaw - angles_1.yaw);
 8008184:	4bb5      	ldr	r3, [pc, #724]	; (800845c <main+0x2a58>)
 8008186:	22aa      	movs	r2, #170	; 0xaa
 8008188:	0092      	lsls	r2, r2, #2
 800818a:	4694      	mov	ip, r2
 800818c:	2208      	movs	r2, #8
 800818e:	4690      	mov	r8, r2
 8008190:	2208      	movs	r2, #8
 8008192:	4691      	mov	r9, r2
 8008194:	2208      	movs	r2, #8
 8008196:	4692      	mov	sl, r2
 8008198:	2208      	movs	r2, #8
 800819a:	4693      	mov	fp, r2
 800819c:	44bb      	add	fp, r7
 800819e:	44da      	add	sl, fp
 80081a0:	44d1      	add	r9, sl
 80081a2:	44c8      	add	r8, r9
 80081a4:	44c4      	add	ip, r8
 80081a6:	4463      	add	r3, ip
 80081a8:	689a      	ldr	r2, [r3, #8]
 80081aa:	4bad      	ldr	r3, [pc, #692]	; (8008460 <main+0x2a5c>)
 80081ac:	21aa      	movs	r1, #170	; 0xaa
 80081ae:	0089      	lsls	r1, r1, #2
 80081b0:	468c      	mov	ip, r1
 80081b2:	2108      	movs	r1, #8
 80081b4:	4688      	mov	r8, r1
 80081b6:	2108      	movs	r1, #8
 80081b8:	4689      	mov	r9, r1
 80081ba:	2108      	movs	r1, #8
 80081bc:	468a      	mov	sl, r1
 80081be:	2108      	movs	r1, #8
 80081c0:	468b      	mov	fp, r1
 80081c2:	44bb      	add	fp, r7
 80081c4:	44da      	add	sl, fp
 80081c6:	44d1      	add	r9, sl
 80081c8:	44c8      	add	r8, r9
 80081ca:	44c4      	add	ip, r8
 80081cc:	4463      	add	r3, ip
 80081ce:	689b      	ldr	r3, [r3, #8]
 80081d0:	1c19      	adds	r1, r3, #0
 80081d2:	1c10      	adds	r0, r2, #0
 80081d4:	f7f8 fe36 	bl	8000e44 <__aeabi_fsub>
 80081d8:	1c03      	adds	r3, r0, #0
 80081da:	259d      	movs	r5, #157	; 0x9d
 80081dc:	00ad      	lsls	r5, r5, #2
 80081de:	2208      	movs	r2, #8
 80081e0:	2108      	movs	r1, #8
 80081e2:	468c      	mov	ip, r1
 80081e4:	2108      	movs	r1, #8
 80081e6:	4688      	mov	r8, r1
 80081e8:	44b8      	add	r8, r7
 80081ea:	44c4      	add	ip, r8
 80081ec:	4462      	add	r2, ip
 80081ee:	1992      	adds	r2, r2, r6
 80081f0:	1952      	adds	r2, r2, r5
 80081f2:	6013      	str	r3, [r2, #0]

				diff_tilt_0 = (prev_0.roll - angles_0.roll);
 80081f4:	4b97      	ldr	r3, [pc, #604]	; (8008454 <main+0x2a50>)
 80081f6:	22aa      	movs	r2, #170	; 0xaa
 80081f8:	0092      	lsls	r2, r2, #2
 80081fa:	4694      	mov	ip, r2
 80081fc:	2208      	movs	r2, #8
 80081fe:	4690      	mov	r8, r2
 8008200:	2208      	movs	r2, #8
 8008202:	4691      	mov	r9, r2
 8008204:	2208      	movs	r2, #8
 8008206:	4692      	mov	sl, r2
 8008208:	2208      	movs	r2, #8
 800820a:	4693      	mov	fp, r2
 800820c:	44bb      	add	fp, r7
 800820e:	44da      	add	sl, fp
 8008210:	44d1      	add	r9, sl
 8008212:	44c8      	add	r8, r9
 8008214:	44c4      	add	ip, r8
 8008216:	4463      	add	r3, ip
 8008218:	681a      	ldr	r2, [r3, #0]
 800821a:	4b8f      	ldr	r3, [pc, #572]	; (8008458 <main+0x2a54>)
 800821c:	21aa      	movs	r1, #170	; 0xaa
 800821e:	0089      	lsls	r1, r1, #2
 8008220:	468c      	mov	ip, r1
 8008222:	2008      	movs	r0, #8
 8008224:	4680      	mov	r8, r0
 8008226:	2108      	movs	r1, #8
 8008228:	4689      	mov	r9, r1
 800822a:	2108      	movs	r1, #8
 800822c:	468a      	mov	sl, r1
 800822e:	2108      	movs	r1, #8
 8008230:	468b      	mov	fp, r1
 8008232:	44bb      	add	fp, r7
 8008234:	44da      	add	sl, fp
 8008236:	44d1      	add	r9, sl
 8008238:	44c8      	add	r8, r9
 800823a:	44c4      	add	ip, r8
 800823c:	4463      	add	r3, ip
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	1c19      	adds	r1, r3, #0
 8008242:	1c10      	adds	r0, r2, #0
 8008244:	f7f8 fdfe 	bl	8000e44 <__aeabi_fsub>
 8008248:	1c03      	adds	r3, r0, #0
 800824a:	269c      	movs	r6, #156	; 0x9c
 800824c:	00b6      	lsls	r6, r6, #2
 800824e:	2108      	movs	r1, #8
 8008250:	2208      	movs	r2, #8
 8008252:	2008      	movs	r0, #8
 8008254:	4684      	mov	ip, r0
 8008256:	2008      	movs	r0, #8
 8008258:	4680      	mov	r8, r0
 800825a:	44b8      	add	r8, r7
 800825c:	44c4      	add	ip, r8
 800825e:	4462      	add	r2, ip
 8008260:	1850      	adds	r0, r2, r1
 8008262:	1982      	adds	r2, r0, r6
 8008264:	6013      	str	r3, [r2, #0]
				diff_tilt_1 = (prev_1.roll - angles_1.roll);
 8008266:	4b7d      	ldr	r3, [pc, #500]	; (800845c <main+0x2a58>)
 8008268:	22aa      	movs	r2, #170	; 0xaa
 800826a:	0092      	lsls	r2, r2, #2
 800826c:	4694      	mov	ip, r2
 800826e:	2008      	movs	r0, #8
 8008270:	4680      	mov	r8, r0
 8008272:	2208      	movs	r2, #8
 8008274:	4691      	mov	r9, r2
 8008276:	2208      	movs	r2, #8
 8008278:	4692      	mov	sl, r2
 800827a:	2208      	movs	r2, #8
 800827c:	4693      	mov	fp, r2
 800827e:	44bb      	add	fp, r7
 8008280:	44da      	add	sl, fp
 8008282:	44d1      	add	r9, sl
 8008284:	44c8      	add	r8, r9
 8008286:	44c4      	add	ip, r8
 8008288:	4463      	add	r3, ip
 800828a:	681a      	ldr	r2, [r3, #0]
 800828c:	4b74      	ldr	r3, [pc, #464]	; (8008460 <main+0x2a5c>)
 800828e:	21aa      	movs	r1, #170	; 0xaa
 8008290:	0089      	lsls	r1, r1, #2
 8008292:	468c      	mov	ip, r1
 8008294:	2008      	movs	r0, #8
 8008296:	4680      	mov	r8, r0
 8008298:	2108      	movs	r1, #8
 800829a:	4689      	mov	r9, r1
 800829c:	2108      	movs	r1, #8
 800829e:	468a      	mov	sl, r1
 80082a0:	2108      	movs	r1, #8
 80082a2:	468b      	mov	fp, r1
 80082a4:	44bb      	add	fp, r7
 80082a6:	44da      	add	sl, fp
 80082a8:	44d1      	add	r9, sl
 80082aa:	44c8      	add	r8, r9
 80082ac:	44c4      	add	ip, r8
 80082ae:	4463      	add	r3, ip
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	1c19      	adds	r1, r3, #0
 80082b4:	1c10      	adds	r0, r2, #0
 80082b6:	f7f8 fdc5 	bl	8000e44 <__aeabi_fsub>
 80082ba:	1c03      	adds	r3, r0, #0
 80082bc:	229b      	movs	r2, #155	; 0x9b
 80082be:	0092      	lsls	r2, r2, #2
 80082c0:	2108      	movs	r1, #8
 80082c2:	2008      	movs	r0, #8
 80082c4:	2408      	movs	r4, #8
 80082c6:	46a4      	mov	ip, r4
 80082c8:	2408      	movs	r4, #8
 80082ca:	46a0      	mov	r8, r4
 80082cc:	44b8      	add	r8, r7
 80082ce:	44c4      	add	ip, r8
 80082d0:	4460      	add	r0, ip
 80082d2:	1840      	adds	r0, r0, r1
 80082d4:	1881      	adds	r1, r0, r2
 80082d6:	600b      	str	r3, [r1, #0]

				diff_pitch_0 = (prev_0.pitch - angles_0.pitch);
 80082d8:	4b5e      	ldr	r3, [pc, #376]	; (8008454 <main+0x2a50>)
 80082da:	21aa      	movs	r1, #170	; 0xaa
 80082dc:	0089      	lsls	r1, r1, #2
 80082de:	468c      	mov	ip, r1
 80082e0:	2008      	movs	r0, #8
 80082e2:	4680      	mov	r8, r0
 80082e4:	2208      	movs	r2, #8
 80082e6:	4691      	mov	r9, r2
 80082e8:	2208      	movs	r2, #8
 80082ea:	4692      	mov	sl, r2
 80082ec:	2208      	movs	r2, #8
 80082ee:	4693      	mov	fp, r2
 80082f0:	44bb      	add	fp, r7
 80082f2:	44da      	add	sl, fp
 80082f4:	44d1      	add	r9, sl
 80082f6:	44c8      	add	r8, r9
 80082f8:	44c4      	add	ip, r8
 80082fa:	4463      	add	r3, ip
 80082fc:	685a      	ldr	r2, [r3, #4]
 80082fe:	4b56      	ldr	r3, [pc, #344]	; (8008458 <main+0x2a54>)
 8008300:	21aa      	movs	r1, #170	; 0xaa
 8008302:	0089      	lsls	r1, r1, #2
 8008304:	468c      	mov	ip, r1
 8008306:	2008      	movs	r0, #8
 8008308:	4680      	mov	r8, r0
 800830a:	2108      	movs	r1, #8
 800830c:	4689      	mov	r9, r1
 800830e:	2108      	movs	r1, #8
 8008310:	468a      	mov	sl, r1
 8008312:	2108      	movs	r1, #8
 8008314:	468b      	mov	fp, r1
 8008316:	44bb      	add	fp, r7
 8008318:	44da      	add	sl, fp
 800831a:	44d1      	add	r9, sl
 800831c:	44c8      	add	r8, r9
 800831e:	44c4      	add	ip, r8
 8008320:	4463      	add	r3, ip
 8008322:	685b      	ldr	r3, [r3, #4]
 8008324:	1c19      	adds	r1, r3, #0
 8008326:	1c10      	adds	r0, r2, #0
 8008328:	f7f8 fd8c 	bl	8000e44 <__aeabi_fsub>
 800832c:	1c03      	adds	r3, r0, #0
 800832e:	219a      	movs	r1, #154	; 0x9a
 8008330:	0089      	lsls	r1, r1, #2
 8008332:	2208      	movs	r2, #8
 8008334:	2008      	movs	r0, #8
 8008336:	2408      	movs	r4, #8
 8008338:	46a4      	mov	ip, r4
 800833a:	2408      	movs	r4, #8
 800833c:	46a0      	mov	r8, r4
 800833e:	44b8      	add	r8, r7
 8008340:	44c4      	add	ip, r8
 8008342:	4460      	add	r0, ip
 8008344:	1880      	adds	r0, r0, r2
 8008346:	1840      	adds	r0, r0, r1
 8008348:	6003      	str	r3, [r0, #0]
				diff_pitch_1 = (prev_1.pitch - angles_1.pitch);
 800834a:	4b44      	ldr	r3, [pc, #272]	; (800845c <main+0x2a58>)
 800834c:	20aa      	movs	r0, #170	; 0xaa
 800834e:	0080      	lsls	r0, r0, #2
 8008350:	4684      	mov	ip, r0
 8008352:	2108      	movs	r1, #8
 8008354:	4688      	mov	r8, r1
 8008356:	2208      	movs	r2, #8
 8008358:	4691      	mov	r9, r2
 800835a:	2208      	movs	r2, #8
 800835c:	4692      	mov	sl, r2
 800835e:	2208      	movs	r2, #8
 8008360:	4693      	mov	fp, r2
 8008362:	44bb      	add	fp, r7
 8008364:	44da      	add	sl, fp
 8008366:	44d1      	add	r9, sl
 8008368:	44c8      	add	r8, r9
 800836a:	44c4      	add	ip, r8
 800836c:	4463      	add	r3, ip
 800836e:	685a      	ldr	r2, [r3, #4]
 8008370:	4b3b      	ldr	r3, [pc, #236]	; (8008460 <main+0x2a5c>)
 8008372:	20aa      	movs	r0, #170	; 0xaa
 8008374:	0080      	lsls	r0, r0, #2
 8008376:	4684      	mov	ip, r0
 8008378:	2108      	movs	r1, #8
 800837a:	4688      	mov	r8, r1
 800837c:	2108      	movs	r1, #8
 800837e:	4689      	mov	r9, r1
 8008380:	2108      	movs	r1, #8
 8008382:	468a      	mov	sl, r1
 8008384:	2108      	movs	r1, #8
 8008386:	468b      	mov	fp, r1
 8008388:	44bb      	add	fp, r7
 800838a:	44da      	add	sl, fp
 800838c:	44d1      	add	r9, sl
 800838e:	44c8      	add	r8, r9
 8008390:	44c4      	add	ip, r8
 8008392:	4463      	add	r3, ip
 8008394:	685b      	ldr	r3, [r3, #4]
 8008396:	1c19      	adds	r1, r3, #0
 8008398:	1c10      	adds	r0, r2, #0
 800839a:	f7f8 fd53 	bl	8000e44 <__aeabi_fsub>
 800839e:	1c03      	adds	r3, r0, #0
 80083a0:	2099      	movs	r0, #153	; 0x99
 80083a2:	0080      	lsls	r0, r0, #2
 80083a4:	2208      	movs	r2, #8
 80083a6:	2108      	movs	r1, #8
 80083a8:	2408      	movs	r4, #8
 80083aa:	46a4      	mov	ip, r4
 80083ac:	2408      	movs	r4, #8
 80083ae:	46a0      	mov	r8, r4
 80083b0:	44b8      	add	r8, r7
 80083b2:	44c4      	add	ip, r8
 80083b4:	4461      	add	r1, ip
 80083b6:	1889      	adds	r1, r1, r2
 80083b8:	1809      	adds	r1, r1, r0
 80083ba:	600b      	str	r3, [r1, #0]
			#endif

			diff_pan_0_1 = diff_pan_0 - diff_pan_1;
 80083bc:	2308      	movs	r3, #8
 80083be:	469c      	mov	ip, r3
 80083c0:	2308      	movs	r3, #8
 80083c2:	4698      	mov	r8, r3
 80083c4:	2308      	movs	r3, #8
 80083c6:	4699      	mov	r9, r3
 80083c8:	2308      	movs	r3, #8
 80083ca:	469a      	mov	sl, r3
 80083cc:	44ba      	add	sl, r7
 80083ce:	44d1      	add	r9, sl
 80083d0:	44c8      	add	r8, r9
 80083d2:	44c4      	add	ip, r8
 80083d4:	4465      	add	r5, ip
 80083d6:	6829      	ldr	r1, [r5, #0]
 80083d8:	683c      	ldr	r4, [r7, #0]
 80083da:	2308      	movs	r3, #8
 80083dc:	469c      	mov	ip, r3
 80083de:	2308      	movs	r3, #8
 80083e0:	4698      	mov	r8, r3
 80083e2:	2308      	movs	r3, #8
 80083e4:	4699      	mov	r9, r3
 80083e6:	2308      	movs	r3, #8
 80083e8:	469a      	mov	sl, r3
 80083ea:	44ba      	add	sl, r7
 80083ec:	44d1      	add	r9, sl
 80083ee:	44c8      	add	r8, r9
 80083f0:	44c4      	add	ip, r8
 80083f2:	4464      	add	r4, ip
 80083f4:	6820      	ldr	r0, [r4, #0]
 80083f6:	f7f8 fd25 	bl	8000e44 <__aeabi_fsub>
 80083fa:	1c03      	adds	r3, r0, #0
 80083fc:	24a7      	movs	r4, #167	; 0xa7
 80083fe:	00a4      	lsls	r4, r4, #2
 8008400:	2008      	movs	r0, #8
 8008402:	2208      	movs	r2, #8
 8008404:	2108      	movs	r1, #8
 8008406:	468c      	mov	ip, r1
 8008408:	2108      	movs	r1, #8
 800840a:	4688      	mov	r8, r1
 800840c:	44b8      	add	r8, r7
 800840e:	44c4      	add	ip, r8
 8008410:	4462      	add	r2, ip
 8008412:	1812      	adds	r2, r2, r0
 8008414:	1915      	adds	r5, r2, r4
 8008416:	602b      	str	r3, [r5, #0]
			diff_tilt_0_1 = diff_tilt_0 - diff_tilt_1;
 8008418:	229b      	movs	r2, #155	; 0x9b
 800841a:	0092      	lsls	r2, r2, #2
 800841c:	2308      	movs	r3, #8
 800841e:	469c      	mov	ip, r3
 8008420:	2308      	movs	r3, #8
 8008422:	4698      	mov	r8, r3
 8008424:	2308      	movs	r3, #8
 8008426:	4699      	mov	r9, r3
 8008428:	2308      	movs	r3, #8
 800842a:	469a      	mov	sl, r3
 800842c:	44ba      	add	sl, r7
 800842e:	44d1      	add	r9, sl
 8008430:	44c8      	add	r8, r9
 8008432:	44c4      	add	ip, r8
 8008434:	4462      	add	r2, ip
 8008436:	6811      	ldr	r1, [r2, #0]
 8008438:	0005      	movs	r5, r0
 800843a:	2308      	movs	r3, #8
 800843c:	2208      	movs	r2, #8
 800843e:	4694      	mov	ip, r2
 8008440:	2208      	movs	r2, #8
 8008442:	4690      	mov	r8, r2
 8008444:	e00e      	b.n	8008464 <main+0x2a60>
 8008446:	46c0      	nop			; (mov r8, r8)
 8008448:	00000293 	.word	0x00000293
 800844c:	fffffe14 	.word	0xfffffe14
 8008450:	fffffe04 	.word	0xfffffe04
 8008454:	fffffdc8 	.word	0xfffffdc8
 8008458:	fffffdf8 	.word	0xfffffdf8
 800845c:	fffffdbc 	.word	0xfffffdbc
 8008460:	fffffdec 	.word	0xfffffdec
 8008464:	44b8      	add	r8, r7
 8008466:	44c4      	add	ip, r8
 8008468:	4463      	add	r3, ip
 800846a:	195b      	adds	r3, r3, r5
 800846c:	199a      	adds	r2, r3, r6
 800846e:	6810      	ldr	r0, [r2, #0]
 8008470:	f7f8 fce8 	bl	8000e44 <__aeabi_fsub>
 8008474:	1c03      	adds	r3, r0, #0
 8008476:	22a6      	movs	r2, #166	; 0xa6
 8008478:	0092      	lsls	r2, r2, #2
 800847a:	2108      	movs	r1, #8
 800847c:	468c      	mov	ip, r1
 800847e:	2108      	movs	r1, #8
 8008480:	4688      	mov	r8, r1
 8008482:	2108      	movs	r1, #8
 8008484:	4689      	mov	r9, r1
 8008486:	2108      	movs	r1, #8
 8008488:	468a      	mov	sl, r1
 800848a:	44ba      	add	sl, r7
 800848c:	44d1      	add	r9, sl
 800848e:	44c8      	add	r8, r9
 8008490:	44c4      	add	ip, r8
 8008492:	4462      	add	r2, ip
 8008494:	6013      	str	r3, [r2, #0]
			diff_pitch_0_1 = diff_pitch_0 - diff_pitch_1;
 8008496:	2099      	movs	r0, #153	; 0x99
 8008498:	0080      	lsls	r0, r0, #2
 800849a:	2308      	movs	r3, #8
 800849c:	2208      	movs	r2, #8
 800849e:	4694      	mov	ip, r2
 80084a0:	2208      	movs	r2, #8
 80084a2:	4690      	mov	r8, r2
 80084a4:	44b8      	add	r8, r7
 80084a6:	44c4      	add	ip, r8
 80084a8:	4463      	add	r3, ip
 80084aa:	195b      	adds	r3, r3, r5
 80084ac:	181a      	adds	r2, r3, r0
 80084ae:	6811      	ldr	r1, [r2, #0]
 80084b0:	239a      	movs	r3, #154	; 0x9a
 80084b2:	009b      	lsls	r3, r3, #2
 80084b4:	2208      	movs	r2, #8
 80084b6:	4694      	mov	ip, r2
 80084b8:	2208      	movs	r2, #8
 80084ba:	4690      	mov	r8, r2
 80084bc:	2208      	movs	r2, #8
 80084be:	4691      	mov	r9, r2
 80084c0:	2208      	movs	r2, #8
 80084c2:	4692      	mov	sl, r2
 80084c4:	44ba      	add	sl, r7
 80084c6:	44d1      	add	r9, sl
 80084c8:	44c8      	add	r8, r9
 80084ca:	44c4      	add	ip, r8
 80084cc:	4463      	add	r3, ip
 80084ce:	6818      	ldr	r0, [r3, #0]
 80084d0:	f7f8 fcb8 	bl	8000e44 <__aeabi_fsub>
 80084d4:	1c03      	adds	r3, r0, #0
 80084d6:	22a5      	movs	r2, #165	; 0xa5
 80084d8:	0092      	lsls	r2, r2, #2
 80084da:	2108      	movs	r1, #8
 80084dc:	468c      	mov	ip, r1
 80084de:	2108      	movs	r1, #8
 80084e0:	4688      	mov	r8, r1
 80084e2:	2108      	movs	r1, #8
 80084e4:	4689      	mov	r9, r1
 80084e6:	2108      	movs	r1, #8
 80084e8:	468a      	mov	sl, r1
 80084ea:	44ba      	add	sl, r7
 80084ec:	44d1      	add	r9, sl
 80084ee:	44c8      	add	r8, r9
 80084f0:	44c4      	add	ip, r8
 80084f2:	4462      	add	r2, ip
 80084f4:	6013      	str	r3, [r2, #0]

			if (diff_pan_0_1 > 180.0)
 80084f6:	49ee      	ldr	r1, [pc, #952]	; (80088b0 <main+0x2eac>)
 80084f8:	2308      	movs	r3, #8
 80084fa:	2208      	movs	r2, #8
 80084fc:	4694      	mov	ip, r2
 80084fe:	2208      	movs	r2, #8
 8008500:	4690      	mov	r8, r2
 8008502:	44b8      	add	r8, r7
 8008504:	44c4      	add	ip, r8
 8008506:	4463      	add	r3, ip
 8008508:	195b      	adds	r3, r3, r5
 800850a:	191b      	adds	r3, r3, r4
 800850c:	6818      	ldr	r0, [r3, #0]
 800850e:	f7f7 ffed 	bl	80004ec <__aeabi_fcmpgt>
 8008512:	1e03      	subs	r3, r0, #0
 8008514:	d019      	beq.n	800854a <main+0x2b46>
			{
				diff_pan_0_1 = 360.0 - diff_pan_0_1;
 8008516:	2308      	movs	r3, #8
 8008518:	2208      	movs	r2, #8
 800851a:	4694      	mov	ip, r2
 800851c:	2208      	movs	r2, #8
 800851e:	4690      	mov	r8, r2
 8008520:	44b8      	add	r8, r7
 8008522:	44c4      	add	ip, r8
 8008524:	4463      	add	r3, ip
 8008526:	195b      	adds	r3, r3, r5
 8008528:	191b      	adds	r3, r3, r4
 800852a:	6819      	ldr	r1, [r3, #0]
 800852c:	48e1      	ldr	r0, [pc, #900]	; (80088b4 <main+0x2eb0>)
 800852e:	f7f8 fc89 	bl	8000e44 <__aeabi_fsub>
 8008532:	1c03      	adds	r3, r0, #0
 8008534:	2208      	movs	r2, #8
 8008536:	2108      	movs	r1, #8
 8008538:	468c      	mov	ip, r1
 800853a:	2108      	movs	r1, #8
 800853c:	4688      	mov	r8, r1
 800853e:	44b8      	add	r8, r7
 8008540:	44c4      	add	ip, r8
 8008542:	4462      	add	r2, ip
 8008544:	1952      	adds	r2, r2, r5
 8008546:	1912      	adds	r2, r2, r4
 8008548:	6013      	str	r3, [r2, #0]
			}

			if (diff_pan_0_1 < -180.0)
 800854a:	49db      	ldr	r1, [pc, #876]	; (80088b8 <main+0x2eb4>)
 800854c:	24a7      	movs	r4, #167	; 0xa7
 800854e:	00a4      	lsls	r4, r4, #2
 8008550:	2508      	movs	r5, #8
 8008552:	2308      	movs	r3, #8
 8008554:	2208      	movs	r2, #8
 8008556:	4694      	mov	ip, r2
 8008558:	2208      	movs	r2, #8
 800855a:	4690      	mov	r8, r2
 800855c:	44b8      	add	r8, r7
 800855e:	44c4      	add	ip, r8
 8008560:	4463      	add	r3, ip
 8008562:	195b      	adds	r3, r3, r5
 8008564:	191b      	adds	r3, r3, r4
 8008566:	6818      	ldr	r0, [r3, #0]
 8008568:	f7f7 ffac 	bl	80004c4 <__aeabi_fcmplt>
 800856c:	1e03      	subs	r3, r0, #0
 800856e:	d01d      	beq.n	80085ac <main+0x2ba8>
			{
				diff_pan_0_1 = -(diff_pan_0_1 + 360.0);
 8008570:	49d0      	ldr	r1, [pc, #832]	; (80088b4 <main+0x2eb0>)
 8008572:	2308      	movs	r3, #8
 8008574:	2208      	movs	r2, #8
 8008576:	4694      	mov	ip, r2
 8008578:	2208      	movs	r2, #8
 800857a:	4690      	mov	r8, r2
 800857c:	44b8      	add	r8, r7
 800857e:	44c4      	add	ip, r8
 8008580:	4463      	add	r3, ip
 8008582:	195b      	adds	r3, r3, r5
 8008584:	191b      	adds	r3, r3, r4
 8008586:	6818      	ldr	r0, [r3, #0]
 8008588:	f7f7 ffdc 	bl	8000544 <__aeabi_fadd>
 800858c:	1c03      	adds	r3, r0, #0
 800858e:	1c1a      	adds	r2, r3, #0
 8008590:	2380      	movs	r3, #128	; 0x80
 8008592:	061b      	lsls	r3, r3, #24
 8008594:	4053      	eors	r3, r2
 8008596:	2208      	movs	r2, #8
 8008598:	2108      	movs	r1, #8
 800859a:	468c      	mov	ip, r1
 800859c:	2108      	movs	r1, #8
 800859e:	4688      	mov	r8, r1
 80085a0:	44b8      	add	r8, r7
 80085a2:	44c4      	add	ip, r8
 80085a4:	4462      	add	r2, ip
 80085a6:	1952      	adds	r2, r2, r5
 80085a8:	1912      	adds	r2, r2, r4
 80085aa:	6013      	str	r3, [r2, #0]
			}

			if (diff_tilt_0_1 > 180.0)
 80085ac:	49c0      	ldr	r1, [pc, #768]	; (80088b0 <main+0x2eac>)
 80085ae:	24a6      	movs	r4, #166	; 0xa6
 80085b0:	00a4      	lsls	r4, r4, #2
 80085b2:	2508      	movs	r5, #8
 80085b4:	2308      	movs	r3, #8
 80085b6:	2208      	movs	r2, #8
 80085b8:	4694      	mov	ip, r2
 80085ba:	2208      	movs	r2, #8
 80085bc:	4690      	mov	r8, r2
 80085be:	44b8      	add	r8, r7
 80085c0:	44c4      	add	ip, r8
 80085c2:	4463      	add	r3, ip
 80085c4:	195b      	adds	r3, r3, r5
 80085c6:	191b      	adds	r3, r3, r4
 80085c8:	6818      	ldr	r0, [r3, #0]
 80085ca:	f7f7 ff8f 	bl	80004ec <__aeabi_fcmpgt>
 80085ce:	1e03      	subs	r3, r0, #0
 80085d0:	d019      	beq.n	8008606 <main+0x2c02>
			{
				diff_tilt_0_1 = 360.0 - diff_tilt_0_1;
 80085d2:	2308      	movs	r3, #8
 80085d4:	2208      	movs	r2, #8
 80085d6:	4694      	mov	ip, r2
 80085d8:	2208      	movs	r2, #8
 80085da:	4690      	mov	r8, r2
 80085dc:	44b8      	add	r8, r7
 80085de:	44c4      	add	ip, r8
 80085e0:	4463      	add	r3, ip
 80085e2:	195b      	adds	r3, r3, r5
 80085e4:	191b      	adds	r3, r3, r4
 80085e6:	6819      	ldr	r1, [r3, #0]
 80085e8:	48b2      	ldr	r0, [pc, #712]	; (80088b4 <main+0x2eb0>)
 80085ea:	f7f8 fc2b 	bl	8000e44 <__aeabi_fsub>
 80085ee:	1c03      	adds	r3, r0, #0
 80085f0:	2208      	movs	r2, #8
 80085f2:	2108      	movs	r1, #8
 80085f4:	468c      	mov	ip, r1
 80085f6:	2108      	movs	r1, #8
 80085f8:	4688      	mov	r8, r1
 80085fa:	44b8      	add	r8, r7
 80085fc:	44c4      	add	ip, r8
 80085fe:	4462      	add	r2, ip
 8008600:	1952      	adds	r2, r2, r5
 8008602:	1912      	adds	r2, r2, r4
 8008604:	6013      	str	r3, [r2, #0]
			}

			if (diff_tilt_0_1 < -180.0)
 8008606:	49ac      	ldr	r1, [pc, #688]	; (80088b8 <main+0x2eb4>)
 8008608:	24a6      	movs	r4, #166	; 0xa6
 800860a:	00a4      	lsls	r4, r4, #2
 800860c:	2508      	movs	r5, #8
 800860e:	2308      	movs	r3, #8
 8008610:	2208      	movs	r2, #8
 8008612:	4694      	mov	ip, r2
 8008614:	2208      	movs	r2, #8
 8008616:	4690      	mov	r8, r2
 8008618:	44b8      	add	r8, r7
 800861a:	44c4      	add	ip, r8
 800861c:	4463      	add	r3, ip
 800861e:	195b      	adds	r3, r3, r5
 8008620:	191b      	adds	r3, r3, r4
 8008622:	6818      	ldr	r0, [r3, #0]
 8008624:	f7f7 ff4e 	bl	80004c4 <__aeabi_fcmplt>
 8008628:	1e03      	subs	r3, r0, #0
 800862a:	d01d      	beq.n	8008668 <main+0x2c64>
			{
				diff_tilt_0_1 = -(diff_tilt_0_1 + 360.0);
 800862c:	49a1      	ldr	r1, [pc, #644]	; (80088b4 <main+0x2eb0>)
 800862e:	2308      	movs	r3, #8
 8008630:	2208      	movs	r2, #8
 8008632:	4694      	mov	ip, r2
 8008634:	2208      	movs	r2, #8
 8008636:	4690      	mov	r8, r2
 8008638:	44b8      	add	r8, r7
 800863a:	44c4      	add	ip, r8
 800863c:	4463      	add	r3, ip
 800863e:	195b      	adds	r3, r3, r5
 8008640:	191b      	adds	r3, r3, r4
 8008642:	6818      	ldr	r0, [r3, #0]
 8008644:	f7f7 ff7e 	bl	8000544 <__aeabi_fadd>
 8008648:	1c03      	adds	r3, r0, #0
 800864a:	1c1a      	adds	r2, r3, #0
 800864c:	2380      	movs	r3, #128	; 0x80
 800864e:	061b      	lsls	r3, r3, #24
 8008650:	4053      	eors	r3, r2
 8008652:	2208      	movs	r2, #8
 8008654:	2108      	movs	r1, #8
 8008656:	468c      	mov	ip, r1
 8008658:	2108      	movs	r1, #8
 800865a:	4688      	mov	r8, r1
 800865c:	44b8      	add	r8, r7
 800865e:	44c4      	add	ip, r8
 8008660:	4462      	add	r2, ip
 8008662:	1952      	adds	r2, r2, r5
 8008664:	1912      	adds	r2, r2, r4
 8008666:	6013      	str	r3, [r2, #0]
			}

			if (diff_pitch_0_1 > 180.0)
 8008668:	4991      	ldr	r1, [pc, #580]	; (80088b0 <main+0x2eac>)
 800866a:	24a5      	movs	r4, #165	; 0xa5
 800866c:	00a4      	lsls	r4, r4, #2
 800866e:	2508      	movs	r5, #8
 8008670:	2308      	movs	r3, #8
 8008672:	2208      	movs	r2, #8
 8008674:	4694      	mov	ip, r2
 8008676:	2208      	movs	r2, #8
 8008678:	4690      	mov	r8, r2
 800867a:	44b8      	add	r8, r7
 800867c:	44c4      	add	ip, r8
 800867e:	4463      	add	r3, ip
 8008680:	195b      	adds	r3, r3, r5
 8008682:	191b      	adds	r3, r3, r4
 8008684:	6818      	ldr	r0, [r3, #0]
 8008686:	f7f7 ff31 	bl	80004ec <__aeabi_fcmpgt>
 800868a:	1e03      	subs	r3, r0, #0
 800868c:	d019      	beq.n	80086c2 <main+0x2cbe>
			{
				diff_pitch_0_1 = 360.0 - diff_pitch_0_1;
 800868e:	2308      	movs	r3, #8
 8008690:	2208      	movs	r2, #8
 8008692:	4694      	mov	ip, r2
 8008694:	2208      	movs	r2, #8
 8008696:	4690      	mov	r8, r2
 8008698:	44b8      	add	r8, r7
 800869a:	44c4      	add	ip, r8
 800869c:	4463      	add	r3, ip
 800869e:	195b      	adds	r3, r3, r5
 80086a0:	191b      	adds	r3, r3, r4
 80086a2:	6819      	ldr	r1, [r3, #0]
 80086a4:	4883      	ldr	r0, [pc, #524]	; (80088b4 <main+0x2eb0>)
 80086a6:	f7f8 fbcd 	bl	8000e44 <__aeabi_fsub>
 80086aa:	1c03      	adds	r3, r0, #0
 80086ac:	2208      	movs	r2, #8
 80086ae:	2108      	movs	r1, #8
 80086b0:	468c      	mov	ip, r1
 80086b2:	2108      	movs	r1, #8
 80086b4:	4688      	mov	r8, r1
 80086b6:	44b8      	add	r8, r7
 80086b8:	44c4      	add	ip, r8
 80086ba:	4462      	add	r2, ip
 80086bc:	1952      	adds	r2, r2, r5
 80086be:	1912      	adds	r2, r2, r4
 80086c0:	6013      	str	r3, [r2, #0]
			}

			if (diff_pitch_0_1 < -180.0)
 80086c2:	497d      	ldr	r1, [pc, #500]	; (80088b8 <main+0x2eb4>)
 80086c4:	24a5      	movs	r4, #165	; 0xa5
 80086c6:	00a4      	lsls	r4, r4, #2
 80086c8:	2508      	movs	r5, #8
 80086ca:	2308      	movs	r3, #8
 80086cc:	2208      	movs	r2, #8
 80086ce:	4694      	mov	ip, r2
 80086d0:	2208      	movs	r2, #8
 80086d2:	4690      	mov	r8, r2
 80086d4:	44b8      	add	r8, r7
 80086d6:	44c4      	add	ip, r8
 80086d8:	4463      	add	r3, ip
 80086da:	195b      	adds	r3, r3, r5
 80086dc:	191b      	adds	r3, r3, r4
 80086de:	6818      	ldr	r0, [r3, #0]
 80086e0:	f7f7 fef0 	bl	80004c4 <__aeabi_fcmplt>
 80086e4:	1e03      	subs	r3, r0, #0
 80086e6:	d01d      	beq.n	8008724 <main+0x2d20>
			{
				diff_pitch_0_1 = -(diff_pitch_0_1 + 360.0);
 80086e8:	4972      	ldr	r1, [pc, #456]	; (80088b4 <main+0x2eb0>)
 80086ea:	2308      	movs	r3, #8
 80086ec:	2208      	movs	r2, #8
 80086ee:	4694      	mov	ip, r2
 80086f0:	2208      	movs	r2, #8
 80086f2:	4690      	mov	r8, r2
 80086f4:	44b8      	add	r8, r7
 80086f6:	44c4      	add	ip, r8
 80086f8:	4463      	add	r3, ip
 80086fa:	195b      	adds	r3, r3, r5
 80086fc:	191b      	adds	r3, r3, r4
 80086fe:	6818      	ldr	r0, [r3, #0]
 8008700:	f7f7 ff20 	bl	8000544 <__aeabi_fadd>
 8008704:	1c03      	adds	r3, r0, #0
 8008706:	1c1a      	adds	r2, r3, #0
 8008708:	2380      	movs	r3, #128	; 0x80
 800870a:	061b      	lsls	r3, r3, #24
 800870c:	4053      	eors	r3, r2
 800870e:	2208      	movs	r2, #8
 8008710:	2108      	movs	r1, #8
 8008712:	468c      	mov	ip, r1
 8008714:	2108      	movs	r1, #8
 8008716:	4688      	mov	r8, r1
 8008718:	44b8      	add	r8, r7
 800871a:	44c4      	add	ip, r8
 800871c:	4462      	add	r2, ip
 800871e:	1952      	adds	r2, r2, r5
 8008720:	1912      	adds	r2, r2, r4
 8008722:	6013      	str	r3, [r2, #0]
			}

			if ((fabs(diff_pan_0_1) > 3.0) | (fabs(diff_tilt_0_1) > 3.0) | (fabs(diff_pitch_0_1) > 3.0))
 8008724:	23a7      	movs	r3, #167	; 0xa7
 8008726:	009b      	lsls	r3, r3, #2
 8008728:	2208      	movs	r2, #8
 800872a:	4694      	mov	ip, r2
 800872c:	2208      	movs	r2, #8
 800872e:	4690      	mov	r8, r2
 8008730:	2208      	movs	r2, #8
 8008732:	4691      	mov	r9, r2
 8008734:	2208      	movs	r2, #8
 8008736:	4692      	mov	sl, r2
 8008738:	44ba      	add	sl, r7
 800873a:	44d1      	add	r9, sl
 800873c:	44c8      	add	r8, r9
 800873e:	44c4      	add	ip, r8
 8008740:	4463      	add	r3, ip
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	005b      	lsls	r3, r3, #1
 8008746:	085b      	lsrs	r3, r3, #1
 8008748:	2201      	movs	r2, #1
 800874a:	1c14      	adds	r4, r2, #0
 800874c:	495b      	ldr	r1, [pc, #364]	; (80088bc <main+0x2eb8>)
 800874e:	1c18      	adds	r0, r3, #0
 8008750:	f7f7 fecc 	bl	80004ec <__aeabi_fcmpgt>
 8008754:	1e03      	subs	r3, r0, #0
 8008756:	d101      	bne.n	800875c <main+0x2d58>
 8008758:	2300      	movs	r3, #0
 800875a:	1c1c      	adds	r4, r3, #0
 800875c:	b2e4      	uxtb	r4, r4
 800875e:	23a6      	movs	r3, #166	; 0xa6
 8008760:	009b      	lsls	r3, r3, #2
 8008762:	2208      	movs	r2, #8
 8008764:	4694      	mov	ip, r2
 8008766:	2208      	movs	r2, #8
 8008768:	4690      	mov	r8, r2
 800876a:	2208      	movs	r2, #8
 800876c:	4691      	mov	r9, r2
 800876e:	2208      	movs	r2, #8
 8008770:	4692      	mov	sl, r2
 8008772:	44ba      	add	sl, r7
 8008774:	44d1      	add	r9, sl
 8008776:	44c8      	add	r8, r9
 8008778:	44c4      	add	ip, r8
 800877a:	4463      	add	r3, ip
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	005b      	lsls	r3, r3, #1
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	2201      	movs	r2, #1
 8008784:	1c15      	adds	r5, r2, #0
 8008786:	494d      	ldr	r1, [pc, #308]	; (80088bc <main+0x2eb8>)
 8008788:	1c18      	adds	r0, r3, #0
 800878a:	f7f7 feaf 	bl	80004ec <__aeabi_fcmpgt>
 800878e:	1e03      	subs	r3, r0, #0
 8008790:	d101      	bne.n	8008796 <main+0x2d92>
 8008792:	2300      	movs	r3, #0
 8008794:	1c1d      	adds	r5, r3, #0
 8008796:	b2eb      	uxtb	r3, r5
 8008798:	4323      	orrs	r3, r4
 800879a:	b2db      	uxtb	r3, r3
 800879c:	001c      	movs	r4, r3
 800879e:	23a5      	movs	r3, #165	; 0xa5
 80087a0:	009b      	lsls	r3, r3, #2
 80087a2:	2208      	movs	r2, #8
 80087a4:	4694      	mov	ip, r2
 80087a6:	2208      	movs	r2, #8
 80087a8:	4690      	mov	r8, r2
 80087aa:	2208      	movs	r2, #8
 80087ac:	4691      	mov	r9, r2
 80087ae:	2208      	movs	r2, #8
 80087b0:	4692      	mov	sl, r2
 80087b2:	44ba      	add	sl, r7
 80087b4:	44d1      	add	r9, sl
 80087b6:	44c8      	add	r8, r9
 80087b8:	44c4      	add	ip, r8
 80087ba:	4463      	add	r3, ip
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	005b      	lsls	r3, r3, #1
 80087c0:	085b      	lsrs	r3, r3, #1
 80087c2:	2201      	movs	r2, #1
 80087c4:	1c15      	adds	r5, r2, #0
 80087c6:	493d      	ldr	r1, [pc, #244]	; (80088bc <main+0x2eb8>)
 80087c8:	1c18      	adds	r0, r3, #0
 80087ca:	f7f7 fe8f 	bl	80004ec <__aeabi_fcmpgt>
 80087ce:	1e03      	subs	r3, r0, #0
 80087d0:	d101      	bne.n	80087d6 <main+0x2dd2>
 80087d2:	2300      	movs	r3, #0
 80087d4:	1c1d      	adds	r5, r3, #0
 80087d6:	b2eb      	uxtb	r3, r5
 80087d8:	4323      	orrs	r3, r4
 80087da:	d100      	bne.n	80087de <main+0x2dda>
 80087dc:	e10a      	b.n	80089f4 <main+0x2ff0>
			{
				// Movement Expected - measured == expected?
				if (moving_expected)
 80087de:	4b38      	ldr	r3, [pc, #224]	; (80088c0 <main+0x2ebc>)
 80087e0:	2208      	movs	r2, #8
 80087e2:	4694      	mov	ip, r2
 80087e4:	2208      	movs	r2, #8
 80087e6:	4690      	mov	r8, r2
 80087e8:	2208      	movs	r2, #8
 80087ea:	4691      	mov	r9, r2
 80087ec:	2208      	movs	r2, #8
 80087ee:	4692      	mov	sl, r2
 80087f0:	44ba      	add	sl, r7
 80087f2:	44d1      	add	r9, sl
 80087f4:	44c8      	add	r8, r9
 80087f6:	44c4      	add	ip, r8
 80087f8:	4463      	add	r3, ip
 80087fa:	781b      	ldrb	r3, [r3, #0]
 80087fc:	b25b      	sxtb	r3, r3
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d100      	bne.n	8008804 <main+0x2e00>
 8008802:	e082      	b.n	800890a <main+0x2f06>
				{
					sprintf(uart_buffer, "Movement Expected! measured: %.2f : %.2f : %.2f \r\n", diff_pan_0_1, diff_tilt_0_1, diff_pitch_0_1);
 8008804:	23a7      	movs	r3, #167	; 0xa7
 8008806:	009b      	lsls	r3, r3, #2
 8008808:	2208      	movs	r2, #8
 800880a:	4694      	mov	ip, r2
 800880c:	2208      	movs	r2, #8
 800880e:	4690      	mov	r8, r2
 8008810:	2208      	movs	r2, #8
 8008812:	4691      	mov	r9, r2
 8008814:	2208      	movs	r2, #8
 8008816:	4692      	mov	sl, r2
 8008818:	44ba      	add	sl, r7
 800881a:	44d1      	add	r9, sl
 800881c:	44c8      	add	r8, r9
 800881e:	44c4      	add	ip, r8
 8008820:	4463      	add	r3, ip
 8008822:	6818      	ldr	r0, [r3, #0]
 8008824:	f7fa fb54 	bl	8002ed0 <__aeabi_f2d>
 8008828:	61b8      	str	r0, [r7, #24]
 800882a:	61f9      	str	r1, [r7, #28]
 800882c:	23a6      	movs	r3, #166	; 0xa6
 800882e:	009b      	lsls	r3, r3, #2
 8008830:	2208      	movs	r2, #8
 8008832:	4694      	mov	ip, r2
 8008834:	2208      	movs	r2, #8
 8008836:	4690      	mov	r8, r2
 8008838:	2208      	movs	r2, #8
 800883a:	4691      	mov	r9, r2
 800883c:	2208      	movs	r2, #8
 800883e:	4692      	mov	sl, r2
 8008840:	44ba      	add	sl, r7
 8008842:	44d1      	add	r9, sl
 8008844:	44c8      	add	r8, r9
 8008846:	44c4      	add	ip, r8
 8008848:	4463      	add	r3, ip
 800884a:	6818      	ldr	r0, [r3, #0]
 800884c:	f7fa fb40 	bl	8002ed0 <__aeabi_f2d>
 8008850:	0004      	movs	r4, r0
 8008852:	000d      	movs	r5, r1
 8008854:	23a5      	movs	r3, #165	; 0xa5
 8008856:	009b      	lsls	r3, r3, #2
 8008858:	2208      	movs	r2, #8
 800885a:	4694      	mov	ip, r2
 800885c:	2208      	movs	r2, #8
 800885e:	4690      	mov	r8, r2
 8008860:	2208      	movs	r2, #8
 8008862:	4691      	mov	r9, r2
 8008864:	2208      	movs	r2, #8
 8008866:	4692      	mov	sl, r2
 8008868:	44ba      	add	sl, r7
 800886a:	44d1      	add	r9, sl
 800886c:	44c8      	add	r8, r9
 800886e:	44c4      	add	ip, r8
 8008870:	4463      	add	r3, ip
 8008872:	6818      	ldr	r0, [r3, #0]
 8008874:	f7fa fb2c 	bl	8002ed0 <__aeabi_f2d>
 8008878:	60b8      	str	r0, [r7, #8]
 800887a:	60f9      	str	r1, [r7, #12]
 800887c:	4911      	ldr	r1, [pc, #68]	; (80088c4 <main+0x2ec0>)
 800887e:	26ce      	movs	r6, #206	; 0xce
 8008880:	0076      	lsls	r6, r6, #1
 8008882:	2008      	movs	r0, #8
 8008884:	2308      	movs	r3, #8
 8008886:	469c      	mov	ip, r3
 8008888:	2308      	movs	r3, #8
 800888a:	4698      	mov	r8, r3
 800888c:	2308      	movs	r3, #8
 800888e:	4699      	mov	r9, r3
 8008890:	44b9      	add	r9, r7
 8008892:	44c8      	add	r8, r9
 8008894:	44c4      	add	ip, r8
 8008896:	4460      	add	r0, ip
 8008898:	1980      	adds	r0, r0, r6
 800889a:	68ba      	ldr	r2, [r7, #8]
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	9202      	str	r2, [sp, #8]
 80088a0:	9303      	str	r3, [sp, #12]
 80088a2:	9400      	str	r4, [sp, #0]
 80088a4:	9501      	str	r5, [sp, #4]
 80088a6:	69ba      	ldr	r2, [r7, #24]
 80088a8:	69fb      	ldr	r3, [r7, #28]
 80088aa:	f004 fdd7 	bl	800d45c <siprintf>
 80088ae:	e00b      	b.n	80088c8 <main+0x2ec4>
 80088b0:	43340000 	.word	0x43340000
 80088b4:	43b40000 	.word	0x43b40000
 80088b8:	c3340000 	.word	0xc3340000
 80088bc:	40400000 	.word	0x40400000
 80088c0:	0000027f 	.word	0x0000027f
 80088c4:	080123d8 	.word	0x080123d8
					HAL_UART_Transmit(&huart2,(uint8_t*) uart_buffer, strlen(uart_buffer), 1000);
 80088c8:	0034      	movs	r4, r6
 80088ca:	2508      	movs	r5, #8
 80088cc:	2308      	movs	r3, #8
 80088ce:	2208      	movs	r2, #8
 80088d0:	4694      	mov	ip, r2
 80088d2:	2208      	movs	r2, #8
 80088d4:	4690      	mov	r8, r2
 80088d6:	44b8      	add	r8, r7
 80088d8:	44c4      	add	ip, r8
 80088da:	4463      	add	r3, ip
 80088dc:	195b      	adds	r3, r3, r5
 80088de:	191b      	adds	r3, r3, r4
 80088e0:	0018      	movs	r0, r3
 80088e2:	f7f7 fc0d 	bl	8000100 <strlen>
 80088e6:	0003      	movs	r3, r0
 80088e8:	b29a      	uxth	r2, r3
 80088ea:	23fa      	movs	r3, #250	; 0xfa
 80088ec:	009b      	lsls	r3, r3, #2
 80088ee:	2108      	movs	r1, #8
 80088f0:	2008      	movs	r0, #8
 80088f2:	4684      	mov	ip, r0
 80088f4:	2008      	movs	r0, #8
 80088f6:	4680      	mov	r8, r0
 80088f8:	44b8      	add	r8, r7
 80088fa:	44c4      	add	ip, r8
 80088fc:	4461      	add	r1, ip
 80088fe:	1949      	adds	r1, r1, r5
 8008900:	1909      	adds	r1, r1, r4
 8008902:	48f5      	ldr	r0, [pc, #980]	; (8008cd8 <main+0x32d4>)
 8008904:	f003 fbcc 	bl	800c0a0 <HAL_UART_Transmit>
 8008908:	e074      	b.n	80089f4 <main+0x2ff0>
				} else {
					// Movement NOT Expected - Tampering detected
					sprintf(uart_buffer, "Movement not Expected! tampering: %.2f : %.2f : %.2f \r\n", diff_pan_0_1, diff_tilt_0_1, diff_pitch_0_1);
 800890a:	23a7      	movs	r3, #167	; 0xa7
 800890c:	009b      	lsls	r3, r3, #2
 800890e:	2208      	movs	r2, #8
 8008910:	4694      	mov	ip, r2
 8008912:	2208      	movs	r2, #8
 8008914:	4690      	mov	r8, r2
 8008916:	2208      	movs	r2, #8
 8008918:	4691      	mov	r9, r2
 800891a:	2208      	movs	r2, #8
 800891c:	4692      	mov	sl, r2
 800891e:	44ba      	add	sl, r7
 8008920:	44d1      	add	r9, sl
 8008922:	44c8      	add	r8, r9
 8008924:	44c4      	add	ip, r8
 8008926:	4463      	add	r3, ip
 8008928:	6818      	ldr	r0, [r3, #0]
 800892a:	f7fa fad1 	bl	8002ed0 <__aeabi_f2d>
 800892e:	61b8      	str	r0, [r7, #24]
 8008930:	61f9      	str	r1, [r7, #28]
 8008932:	23a6      	movs	r3, #166	; 0xa6
 8008934:	009b      	lsls	r3, r3, #2
 8008936:	2208      	movs	r2, #8
 8008938:	4694      	mov	ip, r2
 800893a:	2208      	movs	r2, #8
 800893c:	4690      	mov	r8, r2
 800893e:	2208      	movs	r2, #8
 8008940:	4691      	mov	r9, r2
 8008942:	2208      	movs	r2, #8
 8008944:	4692      	mov	sl, r2
 8008946:	44ba      	add	sl, r7
 8008948:	44d1      	add	r9, sl
 800894a:	44c8      	add	r8, r9
 800894c:	44c4      	add	ip, r8
 800894e:	4463      	add	r3, ip
 8008950:	6818      	ldr	r0, [r3, #0]
 8008952:	f7fa fabd 	bl	8002ed0 <__aeabi_f2d>
 8008956:	0004      	movs	r4, r0
 8008958:	000d      	movs	r5, r1
 800895a:	23a5      	movs	r3, #165	; 0xa5
 800895c:	009b      	lsls	r3, r3, #2
 800895e:	2208      	movs	r2, #8
 8008960:	4694      	mov	ip, r2
 8008962:	2208      	movs	r2, #8
 8008964:	4690      	mov	r8, r2
 8008966:	2208      	movs	r2, #8
 8008968:	4691      	mov	r9, r2
 800896a:	2208      	movs	r2, #8
 800896c:	4692      	mov	sl, r2
 800896e:	44ba      	add	sl, r7
 8008970:	44d1      	add	r9, sl
 8008972:	44c8      	add	r8, r9
 8008974:	44c4      	add	ip, r8
 8008976:	4463      	add	r3, ip
 8008978:	6818      	ldr	r0, [r3, #0]
 800897a:	f7fa faa9 	bl	8002ed0 <__aeabi_f2d>
 800897e:	60b8      	str	r0, [r7, #8]
 8008980:	60f9      	str	r1, [r7, #12]
 8008982:	49d6      	ldr	r1, [pc, #856]	; (8008cdc <main+0x32d8>)
 8008984:	26ce      	movs	r6, #206	; 0xce
 8008986:	0076      	lsls	r6, r6, #1
 8008988:	2008      	movs	r0, #8
 800898a:	2308      	movs	r3, #8
 800898c:	469c      	mov	ip, r3
 800898e:	2308      	movs	r3, #8
 8008990:	4698      	mov	r8, r3
 8008992:	2308      	movs	r3, #8
 8008994:	4699      	mov	r9, r3
 8008996:	44b9      	add	r9, r7
 8008998:	44c8      	add	r8, r9
 800899a:	44c4      	add	ip, r8
 800899c:	4460      	add	r0, ip
 800899e:	1980      	adds	r0, r0, r6
 80089a0:	68ba      	ldr	r2, [r7, #8]
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	9202      	str	r2, [sp, #8]
 80089a6:	9303      	str	r3, [sp, #12]
 80089a8:	9400      	str	r4, [sp, #0]
 80089aa:	9501      	str	r5, [sp, #4]
 80089ac:	69ba      	ldr	r2, [r7, #24]
 80089ae:	69fb      	ldr	r3, [r7, #28]
 80089b0:	f004 fd54 	bl	800d45c <siprintf>
					HAL_UART_Transmit(&huart2,(uint8_t*) uart_buffer, strlen(uart_buffer), 1000);
 80089b4:	0034      	movs	r4, r6
 80089b6:	2508      	movs	r5, #8
 80089b8:	2308      	movs	r3, #8
 80089ba:	2208      	movs	r2, #8
 80089bc:	4694      	mov	ip, r2
 80089be:	2208      	movs	r2, #8
 80089c0:	4690      	mov	r8, r2
 80089c2:	44b8      	add	r8, r7
 80089c4:	44c4      	add	ip, r8
 80089c6:	4463      	add	r3, ip
 80089c8:	195b      	adds	r3, r3, r5
 80089ca:	191b      	adds	r3, r3, r4
 80089cc:	0018      	movs	r0, r3
 80089ce:	f7f7 fb97 	bl	8000100 <strlen>
 80089d2:	0003      	movs	r3, r0
 80089d4:	b29a      	uxth	r2, r3
 80089d6:	23fa      	movs	r3, #250	; 0xfa
 80089d8:	009b      	lsls	r3, r3, #2
 80089da:	2108      	movs	r1, #8
 80089dc:	2008      	movs	r0, #8
 80089de:	4684      	mov	ip, r0
 80089e0:	2008      	movs	r0, #8
 80089e2:	4680      	mov	r8, r0
 80089e4:	44b8      	add	r8, r7
 80089e6:	44c4      	add	ip, r8
 80089e8:	4461      	add	r1, ip
 80089ea:	1949      	adds	r1, r1, r5
 80089ec:	1909      	adds	r1, r1, r4
 80089ee:	48ba      	ldr	r0, [pc, #744]	; (8008cd8 <main+0x32d4>)
 80089f0:	f003 fb56 	bl	800c0a0 <HAL_UART_Transmit>
				}
			}

			// Update previous quaternion state
			prev_0.roll = angles_0.roll;
 80089f4:	4bba      	ldr	r3, [pc, #744]	; (8008ce0 <main+0x32dc>)
 80089f6:	22aa      	movs	r2, #170	; 0xaa
 80089f8:	0092      	lsls	r2, r2, #2
 80089fa:	4694      	mov	ip, r2
 80089fc:	2208      	movs	r2, #8
 80089fe:	4690      	mov	r8, r2
 8008a00:	2208      	movs	r2, #8
 8008a02:	4691      	mov	r9, r2
 8008a04:	2208      	movs	r2, #8
 8008a06:	4692      	mov	sl, r2
 8008a08:	2208      	movs	r2, #8
 8008a0a:	4693      	mov	fp, r2
 8008a0c:	44bb      	add	fp, r7
 8008a0e:	44da      	add	sl, fp
 8008a10:	44d1      	add	r9, sl
 8008a12:	44c8      	add	r8, r9
 8008a14:	44c4      	add	ip, r8
 8008a16:	4463      	add	r3, ip
 8008a18:	681a      	ldr	r2, [r3, #0]
 8008a1a:	4bb2      	ldr	r3, [pc, #712]	; (8008ce4 <main+0x32e0>)
 8008a1c:	21aa      	movs	r1, #170	; 0xaa
 8008a1e:	0089      	lsls	r1, r1, #2
 8008a20:	468c      	mov	ip, r1
 8008a22:	2108      	movs	r1, #8
 8008a24:	4688      	mov	r8, r1
 8008a26:	2108      	movs	r1, #8
 8008a28:	4689      	mov	r9, r1
 8008a2a:	2108      	movs	r1, #8
 8008a2c:	468a      	mov	sl, r1
 8008a2e:	2108      	movs	r1, #8
 8008a30:	468b      	mov	fp, r1
 8008a32:	44bb      	add	fp, r7
 8008a34:	44da      	add	sl, fp
 8008a36:	44d1      	add	r9, sl
 8008a38:	44c8      	add	r8, r9
 8008a3a:	44c4      	add	ip, r8
 8008a3c:	4463      	add	r3, ip
 8008a3e:	601a      	str	r2, [r3, #0]
			prev_0.yaw = angles_0.yaw;
 8008a40:	4ba7      	ldr	r3, [pc, #668]	; (8008ce0 <main+0x32dc>)
 8008a42:	22aa      	movs	r2, #170	; 0xaa
 8008a44:	0092      	lsls	r2, r2, #2
 8008a46:	4694      	mov	ip, r2
 8008a48:	2208      	movs	r2, #8
 8008a4a:	4690      	mov	r8, r2
 8008a4c:	2208      	movs	r2, #8
 8008a4e:	4691      	mov	r9, r2
 8008a50:	2208      	movs	r2, #8
 8008a52:	4692      	mov	sl, r2
 8008a54:	2208      	movs	r2, #8
 8008a56:	4693      	mov	fp, r2
 8008a58:	44bb      	add	fp, r7
 8008a5a:	44da      	add	sl, fp
 8008a5c:	44d1      	add	r9, sl
 8008a5e:	44c8      	add	r8, r9
 8008a60:	44c4      	add	ip, r8
 8008a62:	4463      	add	r3, ip
 8008a64:	689a      	ldr	r2, [r3, #8]
 8008a66:	4b9f      	ldr	r3, [pc, #636]	; (8008ce4 <main+0x32e0>)
 8008a68:	21aa      	movs	r1, #170	; 0xaa
 8008a6a:	0089      	lsls	r1, r1, #2
 8008a6c:	468c      	mov	ip, r1
 8008a6e:	2108      	movs	r1, #8
 8008a70:	4688      	mov	r8, r1
 8008a72:	2108      	movs	r1, #8
 8008a74:	4689      	mov	r9, r1
 8008a76:	2108      	movs	r1, #8
 8008a78:	468a      	mov	sl, r1
 8008a7a:	2108      	movs	r1, #8
 8008a7c:	468b      	mov	fp, r1
 8008a7e:	44bb      	add	fp, r7
 8008a80:	44da      	add	sl, fp
 8008a82:	44d1      	add	r9, sl
 8008a84:	44c8      	add	r8, r9
 8008a86:	44c4      	add	ip, r8
 8008a88:	4463      	add	r3, ip
 8008a8a:	609a      	str	r2, [r3, #8]
			prev_0.pitch = angles_0.pitch;
 8008a8c:	4b94      	ldr	r3, [pc, #592]	; (8008ce0 <main+0x32dc>)
 8008a8e:	22aa      	movs	r2, #170	; 0xaa
 8008a90:	0092      	lsls	r2, r2, #2
 8008a92:	4694      	mov	ip, r2
 8008a94:	2208      	movs	r2, #8
 8008a96:	4690      	mov	r8, r2
 8008a98:	2208      	movs	r2, #8
 8008a9a:	4691      	mov	r9, r2
 8008a9c:	2208      	movs	r2, #8
 8008a9e:	4692      	mov	sl, r2
 8008aa0:	2208      	movs	r2, #8
 8008aa2:	4693      	mov	fp, r2
 8008aa4:	44bb      	add	fp, r7
 8008aa6:	44da      	add	sl, fp
 8008aa8:	44d1      	add	r9, sl
 8008aaa:	44c8      	add	r8, r9
 8008aac:	44c4      	add	ip, r8
 8008aae:	4463      	add	r3, ip
 8008ab0:	685a      	ldr	r2, [r3, #4]
 8008ab2:	4b8c      	ldr	r3, [pc, #560]	; (8008ce4 <main+0x32e0>)
 8008ab4:	21aa      	movs	r1, #170	; 0xaa
 8008ab6:	0089      	lsls	r1, r1, #2
 8008ab8:	468c      	mov	ip, r1
 8008aba:	2108      	movs	r1, #8
 8008abc:	4688      	mov	r8, r1
 8008abe:	2108      	movs	r1, #8
 8008ac0:	4689      	mov	r9, r1
 8008ac2:	2108      	movs	r1, #8
 8008ac4:	468a      	mov	sl, r1
 8008ac6:	2108      	movs	r1, #8
 8008ac8:	468b      	mov	fp, r1
 8008aca:	44bb      	add	fp, r7
 8008acc:	44da      	add	sl, fp
 8008ace:	44d1      	add	r9, sl
 8008ad0:	44c8      	add	r8, r9
 8008ad2:	44c4      	add	ip, r8
 8008ad4:	4463      	add	r3, ip
 8008ad6:	605a      	str	r2, [r3, #4]
			prev_1.roll = angles_1.roll;
 8008ad8:	4b83      	ldr	r3, [pc, #524]	; (8008ce8 <main+0x32e4>)
 8008ada:	22aa      	movs	r2, #170	; 0xaa
 8008adc:	0092      	lsls	r2, r2, #2
 8008ade:	4694      	mov	ip, r2
 8008ae0:	2208      	movs	r2, #8
 8008ae2:	4690      	mov	r8, r2
 8008ae4:	2208      	movs	r2, #8
 8008ae6:	4691      	mov	r9, r2
 8008ae8:	2208      	movs	r2, #8
 8008aea:	4692      	mov	sl, r2
 8008aec:	2208      	movs	r2, #8
 8008aee:	4693      	mov	fp, r2
 8008af0:	44bb      	add	fp, r7
 8008af2:	44da      	add	sl, fp
 8008af4:	44d1      	add	r9, sl
 8008af6:	44c8      	add	r8, r9
 8008af8:	44c4      	add	ip, r8
 8008afa:	4463      	add	r3, ip
 8008afc:	681a      	ldr	r2, [r3, #0]
 8008afe:	4b7b      	ldr	r3, [pc, #492]	; (8008cec <main+0x32e8>)
 8008b00:	21aa      	movs	r1, #170	; 0xaa
 8008b02:	0089      	lsls	r1, r1, #2
 8008b04:	468c      	mov	ip, r1
 8008b06:	2108      	movs	r1, #8
 8008b08:	4688      	mov	r8, r1
 8008b0a:	2108      	movs	r1, #8
 8008b0c:	4689      	mov	r9, r1
 8008b0e:	2108      	movs	r1, #8
 8008b10:	468a      	mov	sl, r1
 8008b12:	2108      	movs	r1, #8
 8008b14:	468b      	mov	fp, r1
 8008b16:	44bb      	add	fp, r7
 8008b18:	44da      	add	sl, fp
 8008b1a:	44d1      	add	r9, sl
 8008b1c:	44c8      	add	r8, r9
 8008b1e:	44c4      	add	ip, r8
 8008b20:	4463      	add	r3, ip
 8008b22:	601a      	str	r2, [r3, #0]
			prev_1.yaw = angles_1.yaw;
 8008b24:	4b70      	ldr	r3, [pc, #448]	; (8008ce8 <main+0x32e4>)
 8008b26:	22aa      	movs	r2, #170	; 0xaa
 8008b28:	0092      	lsls	r2, r2, #2
 8008b2a:	4694      	mov	ip, r2
 8008b2c:	2208      	movs	r2, #8
 8008b2e:	4690      	mov	r8, r2
 8008b30:	2208      	movs	r2, #8
 8008b32:	4691      	mov	r9, r2
 8008b34:	2208      	movs	r2, #8
 8008b36:	4692      	mov	sl, r2
 8008b38:	2208      	movs	r2, #8
 8008b3a:	4693      	mov	fp, r2
 8008b3c:	44bb      	add	fp, r7
 8008b3e:	44da      	add	sl, fp
 8008b40:	44d1      	add	r9, sl
 8008b42:	44c8      	add	r8, r9
 8008b44:	44c4      	add	ip, r8
 8008b46:	4463      	add	r3, ip
 8008b48:	689a      	ldr	r2, [r3, #8]
 8008b4a:	4b68      	ldr	r3, [pc, #416]	; (8008cec <main+0x32e8>)
 8008b4c:	21aa      	movs	r1, #170	; 0xaa
 8008b4e:	0089      	lsls	r1, r1, #2
 8008b50:	468c      	mov	ip, r1
 8008b52:	2108      	movs	r1, #8
 8008b54:	4688      	mov	r8, r1
 8008b56:	2108      	movs	r1, #8
 8008b58:	4689      	mov	r9, r1
 8008b5a:	2108      	movs	r1, #8
 8008b5c:	468a      	mov	sl, r1
 8008b5e:	2108      	movs	r1, #8
 8008b60:	468b      	mov	fp, r1
 8008b62:	44bb      	add	fp, r7
 8008b64:	44da      	add	sl, fp
 8008b66:	44d1      	add	r9, sl
 8008b68:	44c8      	add	r8, r9
 8008b6a:	44c4      	add	ip, r8
 8008b6c:	4463      	add	r3, ip
 8008b6e:	609a      	str	r2, [r3, #8]
			prev_1.pitch = angles_1.pitch;
 8008b70:	4b5d      	ldr	r3, [pc, #372]	; (8008ce8 <main+0x32e4>)
 8008b72:	22aa      	movs	r2, #170	; 0xaa
 8008b74:	0092      	lsls	r2, r2, #2
 8008b76:	4694      	mov	ip, r2
 8008b78:	2208      	movs	r2, #8
 8008b7a:	4690      	mov	r8, r2
 8008b7c:	2208      	movs	r2, #8
 8008b7e:	4691      	mov	r9, r2
 8008b80:	2208      	movs	r2, #8
 8008b82:	4692      	mov	sl, r2
 8008b84:	2208      	movs	r2, #8
 8008b86:	4693      	mov	fp, r2
 8008b88:	44bb      	add	fp, r7
 8008b8a:	44da      	add	sl, fp
 8008b8c:	44d1      	add	r9, sl
 8008b8e:	44c8      	add	r8, r9
 8008b90:	44c4      	add	ip, r8
 8008b92:	4463      	add	r3, ip
 8008b94:	685a      	ldr	r2, [r3, #4]
 8008b96:	4b55      	ldr	r3, [pc, #340]	; (8008cec <main+0x32e8>)
 8008b98:	21aa      	movs	r1, #170	; 0xaa
 8008b9a:	0089      	lsls	r1, r1, #2
 8008b9c:	468c      	mov	ip, r1
 8008b9e:	2108      	movs	r1, #8
 8008ba0:	4688      	mov	r8, r1
 8008ba2:	2108      	movs	r1, #8
 8008ba4:	4689      	mov	r9, r1
 8008ba6:	2108      	movs	r1, #8
 8008ba8:	468a      	mov	sl, r1
 8008baa:	2108      	movs	r1, #8
 8008bac:	468b      	mov	fp, r1
 8008bae:	44bb      	add	fp, r7
 8008bb0:	44da      	add	sl, fp
 8008bb2:	44d1      	add	r9, sl
 8008bb4:	44c8      	add	r8, r9
 8008bb6:	44c4      	add	ip, r8
 8008bb8:	4463      	add	r3, ip
 8008bba:	605a      	str	r2, [r3, #4]
			motion_duration = 0;
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	22a8      	movs	r2, #168	; 0xa8
 8008bc0:	0092      	lsls	r2, r2, #2
 8008bc2:	2108      	movs	r1, #8
 8008bc4:	468c      	mov	ip, r1
 8008bc6:	2108      	movs	r1, #8
 8008bc8:	4688      	mov	r8, r1
 8008bca:	2108      	movs	r1, #8
 8008bcc:	4689      	mov	r9, r1
 8008bce:	2108      	movs	r1, #8
 8008bd0:	468a      	mov	sl, r1
 8008bd2:	44ba      	add	sl, r7
 8008bd4:	44d1      	add	r9, sl
 8008bd6:	44c8      	add	r8, r9
 8008bd8:	44c4      	add	ip, r8
 8008bda:	4462      	add	r2, ip
 8008bdc:	6013      	str	r3, [r2, #0]
 8008bde:	e069      	b.n	8008cb4 <main+0x32b0>
			#ifdef TAMPERING_BUFFER
				quat_buffer_0 = quat_0;
				quat_buffer_1 = quat_1;
			#endif
		}
		else if (uart_prescaler == 0)
 8008be0:	4b43      	ldr	r3, [pc, #268]	; (8008cf0 <main+0x32ec>)
 8008be2:	2208      	movs	r2, #8
 8008be4:	4694      	mov	ip, r2
 8008be6:	2208      	movs	r2, #8
 8008be8:	4690      	mov	r8, r2
 8008bea:	2208      	movs	r2, #8
 8008bec:	4691      	mov	r9, r2
 8008bee:	2208      	movs	r2, #8
 8008bf0:	4692      	mov	sl, r2
 8008bf2:	44ba      	add	sl, r7
 8008bf4:	44d1      	add	r9, sl
 8008bf6:	44c8      	add	r8, r9
 8008bf8:	44c4      	add	ip, r8
 8008bfa:	4463      	add	r3, ip
 8008bfc:	781b      	ldrb	r3, [r3, #0]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d158      	bne.n	8008cb4 <main+0x32b0>
		{
			sprintf(uart_buffer, "NO TAMPERING DETECTED -> MOVE EXPECTED: %i -> LOOP DURATION: %.3f \r\n", moving_expected, duration);
 8008c02:	4b3c      	ldr	r3, [pc, #240]	; (8008cf4 <main+0x32f0>)
 8008c04:	2208      	movs	r2, #8
 8008c06:	4694      	mov	ip, r2
 8008c08:	2208      	movs	r2, #8
 8008c0a:	4690      	mov	r8, r2
 8008c0c:	2208      	movs	r2, #8
 8008c0e:	4691      	mov	r9, r2
 8008c10:	2208      	movs	r2, #8
 8008c12:	4692      	mov	sl, r2
 8008c14:	44ba      	add	sl, r7
 8008c16:	44d1      	add	r9, sl
 8008c18:	44c8      	add	r8, r9
 8008c1a:	44c4      	add	ip, r8
 8008c1c:	4463      	add	r3, ip
 8008c1e:	2400      	movs	r4, #0
 8008c20:	571c      	ldrsb	r4, [r3, r4]
 8008c22:	23a9      	movs	r3, #169	; 0xa9
 8008c24:	009b      	lsls	r3, r3, #2
 8008c26:	2208      	movs	r2, #8
 8008c28:	4694      	mov	ip, r2
 8008c2a:	2208      	movs	r2, #8
 8008c2c:	4690      	mov	r8, r2
 8008c2e:	2208      	movs	r2, #8
 8008c30:	4691      	mov	r9, r2
 8008c32:	2208      	movs	r2, #8
 8008c34:	4692      	mov	sl, r2
 8008c36:	44ba      	add	sl, r7
 8008c38:	44d1      	add	r9, sl
 8008c3a:	44c8      	add	r8, r9
 8008c3c:	44c4      	add	ip, r8
 8008c3e:	4463      	add	r3, ip
 8008c40:	6818      	ldr	r0, [r3, #0]
 8008c42:	f7fa f945 	bl	8002ed0 <__aeabi_f2d>
 8008c46:	6038      	str	r0, [r7, #0]
 8008c48:	6079      	str	r1, [r7, #4]
 8008c4a:	492b      	ldr	r1, [pc, #172]	; (8008cf8 <main+0x32f4>)
 8008c4c:	25ce      	movs	r5, #206	; 0xce
 8008c4e:	006d      	lsls	r5, r5, #1
 8008c50:	2608      	movs	r6, #8
 8008c52:	2008      	movs	r0, #8
 8008c54:	2308      	movs	r3, #8
 8008c56:	469c      	mov	ip, r3
 8008c58:	2308      	movs	r3, #8
 8008c5a:	4698      	mov	r8, r3
 8008c5c:	44b8      	add	r8, r7
 8008c5e:	44c4      	add	ip, r8
 8008c60:	4460      	add	r0, ip
 8008c62:	1980      	adds	r0, r0, r6
 8008c64:	1940      	adds	r0, r0, r5
 8008c66:	683a      	ldr	r2, [r7, #0]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	9200      	str	r2, [sp, #0]
 8008c6c:	9301      	str	r3, [sp, #4]
 8008c6e:	0022      	movs	r2, r4
 8008c70:	f004 fbf4 	bl	800d45c <siprintf>
			HAL_UART_Transmit(&huart2,(uint8_t*) uart_buffer, strlen(uart_buffer), 1000);
 8008c74:	002c      	movs	r4, r5
 8008c76:	0035      	movs	r5, r6
 8008c78:	2308      	movs	r3, #8
 8008c7a:	2208      	movs	r2, #8
 8008c7c:	4694      	mov	ip, r2
 8008c7e:	2208      	movs	r2, #8
 8008c80:	4690      	mov	r8, r2
 8008c82:	44b8      	add	r8, r7
 8008c84:	44c4      	add	ip, r8
 8008c86:	4463      	add	r3, ip
 8008c88:	195b      	adds	r3, r3, r5
 8008c8a:	191b      	adds	r3, r3, r4
 8008c8c:	0018      	movs	r0, r3
 8008c8e:	f7f7 fa37 	bl	8000100 <strlen>
 8008c92:	0003      	movs	r3, r0
 8008c94:	b29a      	uxth	r2, r3
 8008c96:	23fa      	movs	r3, #250	; 0xfa
 8008c98:	009b      	lsls	r3, r3, #2
 8008c9a:	2108      	movs	r1, #8
 8008c9c:	2008      	movs	r0, #8
 8008c9e:	4684      	mov	ip, r0
 8008ca0:	2008      	movs	r0, #8
 8008ca2:	4680      	mov	r8, r0
 8008ca4:	44b8      	add	r8, r7
 8008ca6:	44c4      	add	ip, r8
 8008ca8:	4461      	add	r1, ip
 8008caa:	1949      	adds	r1, r1, r5
 8008cac:	1909      	adds	r1, r1, r4
 8008cae:	480a      	ldr	r0, [pc, #40]	; (8008cd8 <main+0x32d4>)
 8008cb0:	f003 f9f6 	bl	800c0a0 <HAL_UART_Transmit>
		}
		was_moving = 0;
 8008cb4:	4b11      	ldr	r3, [pc, #68]	; (8008cfc <main+0x32f8>)
 8008cb6:	2208      	movs	r2, #8
 8008cb8:	4694      	mov	ip, r2
 8008cba:	2208      	movs	r2, #8
 8008cbc:	4690      	mov	r8, r2
 8008cbe:	2208      	movs	r2, #8
 8008cc0:	4691      	mov	r9, r2
 8008cc2:	2208      	movs	r2, #8
 8008cc4:	4692      	mov	sl, r2
 8008cc6:	44ba      	add	sl, r7
 8008cc8:	44d1      	add	r9, sl
 8008cca:	44c8      	add	r8, r9
 8008ccc:	44c4      	add	ip, r8
 8008cce:	4463      	add	r3, ip
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	701a      	strb	r2, [r3, #0]
 8008cd4:	e015      	b.n	8008d02 <main+0x32fe>
 8008cd6:	46c0      	nop			; (mov r8, r8)
 8008cd8:	200004e8 	.word	0x200004e8
 8008cdc:	0801240c 	.word	0x0801240c
 8008ce0:	fffffdf8 	.word	0xfffffdf8
 8008ce4:	fffffdc8 	.word	0xfffffdc8
 8008ce8:	fffffdec 	.word	0xfffffdec
 8008cec:	fffffdbc 	.word	0xfffffdbc
 8008cf0:	00000292 	.word	0x00000292
 8008cf4:	0000027f 	.word	0x0000027f
 8008cf8:	08012460 	.word	0x08012460
 8008cfc:	00000293 	.word	0x00000293
		if (motion_duration > 10*1000)
 8008d00:	46c0      	nop			; (mov r8, r8)
	}

	// Calculate loop execution duration and wait if not finished
	duration = (__HAL_TIM_GET_COUNTER(&htim16))*1000.0/clock;
 8008d02:	4b3d      	ldr	r3, [pc, #244]	; (8008df8 <main+0x33f4>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d08:	0018      	movs	r0, r3
 8008d0a:	f7fa f8bb 	bl	8002e84 <__aeabi_ui2d>
 8008d0e:	2200      	movs	r2, #0
 8008d10:	4b3a      	ldr	r3, [pc, #232]	; (8008dfc <main+0x33f8>)
 8008d12:	f7f9 fa35 	bl	8002180 <__aeabi_dmul>
 8008d16:	0002      	movs	r2, r0
 8008d18:	000b      	movs	r3, r1
 8008d1a:	0014      	movs	r4, r2
 8008d1c:	001d      	movs	r5, r3
 8008d1e:	23a0      	movs	r3, #160	; 0xa0
 8008d20:	009b      	lsls	r3, r3, #2
 8008d22:	2208      	movs	r2, #8
 8008d24:	4694      	mov	ip, r2
 8008d26:	2208      	movs	r2, #8
 8008d28:	4690      	mov	r8, r2
 8008d2a:	2208      	movs	r2, #8
 8008d2c:	4691      	mov	r9, r2
 8008d2e:	2208      	movs	r2, #8
 8008d30:	4692      	mov	sl, r2
 8008d32:	44ba      	add	sl, r7
 8008d34:	44d1      	add	r9, sl
 8008d36:	44c8      	add	r8, r9
 8008d38:	44c4      	add	ip, r8
 8008d3a:	4463      	add	r3, ip
 8008d3c:	6818      	ldr	r0, [r3, #0]
 8008d3e:	f7fa f8c7 	bl	8002ed0 <__aeabi_f2d>
 8008d42:	0002      	movs	r2, r0
 8008d44:	000b      	movs	r3, r1
 8008d46:	0020      	movs	r0, r4
 8008d48:	0029      	movs	r1, r5
 8008d4a:	f7f8 fe13 	bl	8001974 <__aeabi_ddiv>
 8008d4e:	0002      	movs	r2, r0
 8008d50:	000b      	movs	r3, r1
 8008d52:	0010      	movs	r0, r2
 8008d54:	0019      	movs	r1, r3
 8008d56:	f7fa f903 	bl	8002f60 <__aeabi_d2f>
 8008d5a:	1c03      	adds	r3, r0, #0
 8008d5c:	22a9      	movs	r2, #169	; 0xa9
 8008d5e:	0092      	lsls	r2, r2, #2
 8008d60:	2508      	movs	r5, #8
 8008d62:	2108      	movs	r1, #8
 8008d64:	2008      	movs	r0, #8
 8008d66:	4684      	mov	ip, r0
 8008d68:	2008      	movs	r0, #8
 8008d6a:	4680      	mov	r8, r0
 8008d6c:	44b8      	add	r8, r7
 8008d6e:	44c4      	add	ip, r8
 8008d70:	4461      	add	r1, ip
 8008d72:	1949      	adds	r1, r1, r5
 8008d74:	1889      	adds	r1, r1, r2
 8008d76:	600b      	str	r3, [r1, #0]
	duration_diff = SAMPLE_TIME_ICM - duration;
 8008d78:	2308      	movs	r3, #8
 8008d7a:	2108      	movs	r1, #8
 8008d7c:	468c      	mov	ip, r1
 8008d7e:	2108      	movs	r1, #8
 8008d80:	4688      	mov	r8, r1
 8008d82:	44b8      	add	r8, r7
 8008d84:	44c4      	add	ip, r8
 8008d86:	4463      	add	r3, ip
 8008d88:	195b      	adds	r3, r3, r5
 8008d8a:	189b      	adds	r3, r3, r2
 8008d8c:	6819      	ldr	r1, [r3, #0]
 8008d8e:	481c      	ldr	r0, [pc, #112]	; (8008e00 <main+0x33fc>)
 8008d90:	f7f8 f858 	bl	8000e44 <__aeabi_fsub>
 8008d94:	1c03      	adds	r3, r0, #0
 8008d96:	24a1      	movs	r4, #161	; 0xa1
 8008d98:	00a4      	lsls	r4, r4, #2
 8008d9a:	2208      	movs	r2, #8
 8008d9c:	2108      	movs	r1, #8
 8008d9e:	468c      	mov	ip, r1
 8008da0:	2108      	movs	r1, #8
 8008da2:	4688      	mov	r8, r1
 8008da4:	44b8      	add	r8, r7
 8008da6:	44c4      	add	ip, r8
 8008da8:	4462      	add	r2, ip
 8008daa:	1952      	adds	r2, r2, r5
 8008dac:	1912      	adds	r2, r2, r4
 8008dae:	6013      	str	r3, [r2, #0]

	if(duration_diff > 0)
 8008db0:	2100      	movs	r1, #0
 8008db2:	2308      	movs	r3, #8
 8008db4:	2208      	movs	r2, #8
 8008db6:	4694      	mov	ip, r2
 8008db8:	2208      	movs	r2, #8
 8008dba:	4690      	mov	r8, r2
 8008dbc:	44b8      	add	r8, r7
 8008dbe:	44c4      	add	ip, r8
 8008dc0:	4463      	add	r3, ip
 8008dc2:	195b      	adds	r3, r3, r5
 8008dc4:	191b      	adds	r3, r3, r4
 8008dc6:	6818      	ldr	r0, [r3, #0]
 8008dc8:	f7f7 fb90 	bl	80004ec <__aeabi_fcmpgt>
 8008dcc:	1e03      	subs	r3, r0, #0
 8008dce:	d010      	beq.n	8008df2 <main+0x33ee>
	{
	  HAL_Delay(duration_diff);
 8008dd0:	2308      	movs	r3, #8
 8008dd2:	2208      	movs	r2, #8
 8008dd4:	4694      	mov	ip, r2
 8008dd6:	2208      	movs	r2, #8
 8008dd8:	4690      	mov	r8, r2
 8008dda:	44b8      	add	r8, r7
 8008ddc:	44c4      	add	ip, r8
 8008dde:	4463      	add	r3, ip
 8008de0:	195b      	adds	r3, r3, r5
 8008de2:	191b      	adds	r3, r3, r4
 8008de4:	6818      	ldr	r0, [r3, #0]
 8008de6:	f7f7 fb95 	bl	8000514 <__aeabi_f2uiz>
 8008dea:	0003      	movs	r3, r0
 8008dec:	0018      	movs	r0, r3
 8008dee:	f000 fdb5 	bl	800995c <HAL_Delay>
	__HAL_TIM_SET_COUNTER(&htim16,0);
 8008df2:	f7fd feab 	bl	8006b4c <main+0x1148>
 8008df6:	46c0      	nop			; (mov r8, r8)
 8008df8:	20000578 	.word	0x20000578
 8008dfc:	408f4000 	.word	0x408f4000
 8008e00:	41f00000 	.word	0x41f00000

08008e04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008e04:	b590      	push	{r4, r7, lr}
 8008e06:	b093      	sub	sp, #76	; 0x4c
 8008e08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008e0a:	2414      	movs	r4, #20
 8008e0c:	193b      	adds	r3, r7, r4
 8008e0e:	0018      	movs	r0, r3
 8008e10:	2334      	movs	r3, #52	; 0x34
 8008e12:	001a      	movs	r2, r3
 8008e14:	2100      	movs	r1, #0
 8008e16:	f003 fe9f 	bl	800cb58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008e1a:	1d3b      	adds	r3, r7, #4
 8008e1c:	0018      	movs	r0, r3
 8008e1e:	2310      	movs	r3, #16
 8008e20:	001a      	movs	r2, r3
 8008e22:	2100      	movs	r1, #0
 8008e24:	f003 fe98 	bl	800cb58 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8008e28:	2380      	movs	r3, #128	; 0x80
 8008e2a:	009b      	lsls	r3, r3, #2
 8008e2c:	0018      	movs	r0, r3
 8008e2e:	f001 f933 	bl	800a098 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8008e32:	193b      	adds	r3, r7, r4
 8008e34:	220a      	movs	r2, #10
 8008e36:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8008e38:	193b      	adds	r3, r7, r4
 8008e3a:	2280      	movs	r2, #128	; 0x80
 8008e3c:	0052      	lsls	r2, r2, #1
 8008e3e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8008e40:	0021      	movs	r1, r4
 8008e42:	187b      	adds	r3, r7, r1
 8008e44:	2200      	movs	r2, #0
 8008e46:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8008e48:	187b      	adds	r3, r7, r1
 8008e4a:	2240      	movs	r2, #64	; 0x40
 8008e4c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8008e4e:	187b      	adds	r3, r7, r1
 8008e50:	2201      	movs	r2, #1
 8008e52:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8008e54:	187b      	adds	r3, r7, r1
 8008e56:	2200      	movs	r2, #0
 8008e58:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008e5a:	187b      	adds	r3, r7, r1
 8008e5c:	0018      	movs	r0, r3
 8008e5e:	f001 f967 	bl	800a130 <HAL_RCC_OscConfig>
 8008e62:	1e03      	subs	r3, r0, #0
 8008e64:	d001      	beq.n	8008e6a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8008e66:	f000 f9f9 	bl	800925c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008e6a:	1d3b      	adds	r3, r7, #4
 8008e6c:	2207      	movs	r2, #7
 8008e6e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8008e70:	1d3b      	adds	r3, r7, #4
 8008e72:	2200      	movs	r2, #0
 8008e74:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008e76:	1d3b      	adds	r3, r7, #4
 8008e78:	2200      	movs	r2, #0
 8008e7a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8008e7c:	1d3b      	adds	r3, r7, #4
 8008e7e:	2200      	movs	r2, #0
 8008e80:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8008e82:	1d3b      	adds	r3, r7, #4
 8008e84:	2100      	movs	r1, #0
 8008e86:	0018      	movs	r0, r3
 8008e88:	f001 fc68 	bl	800a75c <HAL_RCC_ClockConfig>
 8008e8c:	1e03      	subs	r3, r0, #0
 8008e8e:	d001      	beq.n	8008e94 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8008e90:	f000 f9e4 	bl	800925c <Error_Handler>
  }
}
 8008e94:	46c0      	nop			; (mov r8, r8)
 8008e96:	46bd      	mov	sp, r7
 8008e98:	b013      	add	sp, #76	; 0x4c
 8008e9a:	bd90      	pop	{r4, r7, pc}

08008e9c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8008ea0:	4b1b      	ldr	r3, [pc, #108]	; (8008f10 <MX_I2C1_Init+0x74>)
 8008ea2:	4a1c      	ldr	r2, [pc, #112]	; (8008f14 <MX_I2C1_Init+0x78>)
 8008ea4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 8008ea6:	4b1a      	ldr	r3, [pc, #104]	; (8008f10 <MX_I2C1_Init+0x74>)
 8008ea8:	4a1b      	ldr	r2, [pc, #108]	; (8008f18 <MX_I2C1_Init+0x7c>)
 8008eaa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8008eac:	4b18      	ldr	r3, [pc, #96]	; (8008f10 <MX_I2C1_Init+0x74>)
 8008eae:	2200      	movs	r2, #0
 8008eb0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8008eb2:	4b17      	ldr	r3, [pc, #92]	; (8008f10 <MX_I2C1_Init+0x74>)
 8008eb4:	2201      	movs	r2, #1
 8008eb6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8008eb8:	4b15      	ldr	r3, [pc, #84]	; (8008f10 <MX_I2C1_Init+0x74>)
 8008eba:	2200      	movs	r2, #0
 8008ebc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8008ebe:	4b14      	ldr	r3, [pc, #80]	; (8008f10 <MX_I2C1_Init+0x74>)
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8008ec4:	4b12      	ldr	r3, [pc, #72]	; (8008f10 <MX_I2C1_Init+0x74>)
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8008eca:	4b11      	ldr	r3, [pc, #68]	; (8008f10 <MX_I2C1_Init+0x74>)
 8008ecc:	2200      	movs	r2, #0
 8008ece:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8008ed0:	4b0f      	ldr	r3, [pc, #60]	; (8008f10 <MX_I2C1_Init+0x74>)
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8008ed6:	4b0e      	ldr	r3, [pc, #56]	; (8008f10 <MX_I2C1_Init+0x74>)
 8008ed8:	0018      	movs	r0, r3
 8008eda:	f000 ffaf 	bl	8009e3c <HAL_I2C_Init>
 8008ede:	1e03      	subs	r3, r0, #0
 8008ee0:	d001      	beq.n	8008ee6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8008ee2:	f000 f9bb 	bl	800925c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8008ee6:	4b0a      	ldr	r3, [pc, #40]	; (8008f10 <MX_I2C1_Init+0x74>)
 8008ee8:	2100      	movs	r1, #0
 8008eea:	0018      	movs	r0, r3
 8008eec:	f001 f83c 	bl	8009f68 <HAL_I2CEx_ConfigAnalogFilter>
 8008ef0:	1e03      	subs	r3, r0, #0
 8008ef2:	d001      	beq.n	8008ef8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8008ef4:	f000 f9b2 	bl	800925c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8008ef8:	4b05      	ldr	r3, [pc, #20]	; (8008f10 <MX_I2C1_Init+0x74>)
 8008efa:	2100      	movs	r1, #0
 8008efc:	0018      	movs	r0, r3
 8008efe:	f001 f87f 	bl	800a000 <HAL_I2CEx_ConfigDigitalFilter>
 8008f02:	1e03      	subs	r3, r0, #0
 8008f04:	d001      	beq.n	8008f0a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8008f06:	f000 f9a9 	bl	800925c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8008f0a:	46c0      	nop			; (mov r8, r8)
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	bd80      	pop	{r7, pc}
 8008f10:	2000040c 	.word	0x2000040c
 8008f14:	40005400 	.word	0x40005400
 8008f18:	00303d5b 	.word	0x00303d5b

08008f1c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8008f20:	4b13      	ldr	r3, [pc, #76]	; (8008f70 <MX_RTC_Init+0x54>)
 8008f22:	4a14      	ldr	r2, [pc, #80]	; (8008f74 <MX_RTC_Init+0x58>)
 8008f24:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8008f26:	4b12      	ldr	r3, [pc, #72]	; (8008f70 <MX_RTC_Init+0x54>)
 8008f28:	2200      	movs	r2, #0
 8008f2a:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8008f2c:	4b10      	ldr	r3, [pc, #64]	; (8008f70 <MX_RTC_Init+0x54>)
 8008f2e:	227f      	movs	r2, #127	; 0x7f
 8008f30:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8008f32:	4b0f      	ldr	r3, [pc, #60]	; (8008f70 <MX_RTC_Init+0x54>)
 8008f34:	22ff      	movs	r2, #255	; 0xff
 8008f36:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8008f38:	4b0d      	ldr	r3, [pc, #52]	; (8008f70 <MX_RTC_Init+0x54>)
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8008f3e:	4b0c      	ldr	r3, [pc, #48]	; (8008f70 <MX_RTC_Init+0x54>)
 8008f40:	2200      	movs	r2, #0
 8008f42:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8008f44:	4b0a      	ldr	r3, [pc, #40]	; (8008f70 <MX_RTC_Init+0x54>)
 8008f46:	2200      	movs	r2, #0
 8008f48:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8008f4a:	4b09      	ldr	r3, [pc, #36]	; (8008f70 <MX_RTC_Init+0x54>)
 8008f4c:	2280      	movs	r2, #128	; 0x80
 8008f4e:	05d2      	lsls	r2, r2, #23
 8008f50:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8008f52:	4b07      	ldr	r3, [pc, #28]	; (8008f70 <MX_RTC_Init+0x54>)
 8008f54:	2200      	movs	r2, #0
 8008f56:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8008f58:	4b05      	ldr	r3, [pc, #20]	; (8008f70 <MX_RTC_Init+0x54>)
 8008f5a:	0018      	movs	r0, r3
 8008f5c:	f001 fedc 	bl	800ad18 <HAL_RTC_Init>
 8008f60:	1e03      	subs	r3, r0, #0
 8008f62:	d001      	beq.n	8008f68 <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 8008f64:	f000 f97a 	bl	800925c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8008f68:	46c0      	nop			; (mov r8, r8)
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	bd80      	pop	{r7, pc}
 8008f6e:	46c0      	nop			; (mov r8, r8)
 8008f70:	20000458 	.word	0x20000458
 8008f74:	40002800 	.word	0x40002800

08008f78 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8008f7c:	4b1b      	ldr	r3, [pc, #108]	; (8008fec <MX_SPI1_Init+0x74>)
 8008f7e:	4a1c      	ldr	r2, [pc, #112]	; (8008ff0 <MX_SPI1_Init+0x78>)
 8008f80:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8008f82:	4b1a      	ldr	r3, [pc, #104]	; (8008fec <MX_SPI1_Init+0x74>)
 8008f84:	2282      	movs	r2, #130	; 0x82
 8008f86:	0052      	lsls	r2, r2, #1
 8008f88:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8008f8a:	4b18      	ldr	r3, [pc, #96]	; (8008fec <MX_SPI1_Init+0x74>)
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8008f90:	4b16      	ldr	r3, [pc, #88]	; (8008fec <MX_SPI1_Init+0x74>)
 8008f92:	22e0      	movs	r2, #224	; 0xe0
 8008f94:	00d2      	lsls	r2, r2, #3
 8008f96:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8008f98:	4b14      	ldr	r3, [pc, #80]	; (8008fec <MX_SPI1_Init+0x74>)
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8008f9e:	4b13      	ldr	r3, [pc, #76]	; (8008fec <MX_SPI1_Init+0x74>)
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8008fa4:	4b11      	ldr	r3, [pc, #68]	; (8008fec <MX_SPI1_Init+0x74>)
 8008fa6:	2280      	movs	r2, #128	; 0x80
 8008fa8:	0092      	lsls	r2, r2, #2
 8008faa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008fac:	4b0f      	ldr	r3, [pc, #60]	; (8008fec <MX_SPI1_Init+0x74>)
 8008fae:	2200      	movs	r2, #0
 8008fb0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008fb2:	4b0e      	ldr	r3, [pc, #56]	; (8008fec <MX_SPI1_Init+0x74>)
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8008fb8:	4b0c      	ldr	r3, [pc, #48]	; (8008fec <MX_SPI1_Init+0x74>)
 8008fba:	2200      	movs	r2, #0
 8008fbc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008fbe:	4b0b      	ldr	r3, [pc, #44]	; (8008fec <MX_SPI1_Init+0x74>)
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8008fc4:	4b09      	ldr	r3, [pc, #36]	; (8008fec <MX_SPI1_Init+0x74>)
 8008fc6:	2207      	movs	r2, #7
 8008fc8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8008fca:	4b08      	ldr	r3, [pc, #32]	; (8008fec <MX_SPI1_Init+0x74>)
 8008fcc:	2200      	movs	r2, #0
 8008fce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8008fd0:	4b06      	ldr	r3, [pc, #24]	; (8008fec <MX_SPI1_Init+0x74>)
 8008fd2:	2208      	movs	r2, #8
 8008fd4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8008fd6:	4b05      	ldr	r3, [pc, #20]	; (8008fec <MX_SPI1_Init+0x74>)
 8008fd8:	0018      	movs	r0, r3
 8008fda:	f001 ffe1 	bl	800afa0 <HAL_SPI_Init>
 8008fde:	1e03      	subs	r3, r0, #0
 8008fe0:	d001      	beq.n	8008fe6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8008fe2:	f000 f93b 	bl	800925c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8008fe6:	46c0      	nop			; (mov r8, r8)
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	bd80      	pop	{r7, pc}
 8008fec:	20000484 	.word	0x20000484
 8008ff0:	40013000 	.word	0x40013000

08008ff4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8008ff8:	4b1b      	ldr	r3, [pc, #108]	; (8009068 <MX_SPI2_Init+0x74>)
 8008ffa:	4a1c      	ldr	r2, [pc, #112]	; (800906c <MX_SPI2_Init+0x78>)
 8008ffc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8008ffe:	4b1a      	ldr	r3, [pc, #104]	; (8009068 <MX_SPI2_Init+0x74>)
 8009000:	2282      	movs	r2, #130	; 0x82
 8009002:	0052      	lsls	r2, r2, #1
 8009004:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8009006:	4b18      	ldr	r3, [pc, #96]	; (8009068 <MX_SPI2_Init+0x74>)
 8009008:	2200      	movs	r2, #0
 800900a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800900c:	4b16      	ldr	r3, [pc, #88]	; (8009068 <MX_SPI2_Init+0x74>)
 800900e:	22e0      	movs	r2, #224	; 0xe0
 8009010:	00d2      	lsls	r2, r2, #3
 8009012:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009014:	4b14      	ldr	r3, [pc, #80]	; (8009068 <MX_SPI2_Init+0x74>)
 8009016:	2200      	movs	r2, #0
 8009018:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800901a:	4b13      	ldr	r3, [pc, #76]	; (8009068 <MX_SPI2_Init+0x74>)
 800901c:	2200      	movs	r2, #0
 800901e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8009020:	4b11      	ldr	r3, [pc, #68]	; (8009068 <MX_SPI2_Init+0x74>)
 8009022:	2280      	movs	r2, #128	; 0x80
 8009024:	0092      	lsls	r2, r2, #2
 8009026:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009028:	4b0f      	ldr	r3, [pc, #60]	; (8009068 <MX_SPI2_Init+0x74>)
 800902a:	2200      	movs	r2, #0
 800902c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800902e:	4b0e      	ldr	r3, [pc, #56]	; (8009068 <MX_SPI2_Init+0x74>)
 8009030:	2200      	movs	r2, #0
 8009032:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8009034:	4b0c      	ldr	r3, [pc, #48]	; (8009068 <MX_SPI2_Init+0x74>)
 8009036:	2200      	movs	r2, #0
 8009038:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800903a:	4b0b      	ldr	r3, [pc, #44]	; (8009068 <MX_SPI2_Init+0x74>)
 800903c:	2200      	movs	r2, #0
 800903e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8009040:	4b09      	ldr	r3, [pc, #36]	; (8009068 <MX_SPI2_Init+0x74>)
 8009042:	2207      	movs	r2, #7
 8009044:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8009046:	4b08      	ldr	r3, [pc, #32]	; (8009068 <MX_SPI2_Init+0x74>)
 8009048:	2200      	movs	r2, #0
 800904a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800904c:	4b06      	ldr	r3, [pc, #24]	; (8009068 <MX_SPI2_Init+0x74>)
 800904e:	2208      	movs	r2, #8
 8009050:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8009052:	4b05      	ldr	r3, [pc, #20]	; (8009068 <MX_SPI2_Init+0x74>)
 8009054:	0018      	movs	r0, r3
 8009056:	f001 ffa3 	bl	800afa0 <HAL_SPI_Init>
 800905a:	1e03      	subs	r3, r0, #0
 800905c:	d001      	beq.n	8009062 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800905e:	f000 f8fd 	bl	800925c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8009062:	46c0      	nop			; (mov r8, r8)
 8009064:	46bd      	mov	sp, r7
 8009066:	bd80      	pop	{r7, pc}
 8009068:	200003a8 	.word	0x200003a8
 800906c:	40003800 	.word	0x40003800

08009070 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8009070:	b580      	push	{r7, lr}
 8009072:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8009074:	4b0f      	ldr	r3, [pc, #60]	; (80090b4 <MX_TIM16_Init+0x44>)
 8009076:	4a10      	ldr	r2, [pc, #64]	; (80090b8 <MX_TIM16_Init+0x48>)
 8009078:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 16;
 800907a:	4b0e      	ldr	r3, [pc, #56]	; (80090b4 <MX_TIM16_Init+0x44>)
 800907c:	2210      	movs	r2, #16
 800907e:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009080:	4b0c      	ldr	r3, [pc, #48]	; (80090b4 <MX_TIM16_Init+0x44>)
 8009082:	2200      	movs	r2, #0
 8009084:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8009086:	4b0b      	ldr	r3, [pc, #44]	; (80090b4 <MX_TIM16_Init+0x44>)
 8009088:	4a0c      	ldr	r2, [pc, #48]	; (80090bc <MX_TIM16_Init+0x4c>)
 800908a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800908c:	4b09      	ldr	r3, [pc, #36]	; (80090b4 <MX_TIM16_Init+0x44>)
 800908e:	2200      	movs	r2, #0
 8009090:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8009092:	4b08      	ldr	r3, [pc, #32]	; (80090b4 <MX_TIM16_Init+0x44>)
 8009094:	2200      	movs	r2, #0
 8009096:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009098:	4b06      	ldr	r3, [pc, #24]	; (80090b4 <MX_TIM16_Init+0x44>)
 800909a:	2200      	movs	r2, #0
 800909c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800909e:	4b05      	ldr	r3, [pc, #20]	; (80090b4 <MX_TIM16_Init+0x44>)
 80090a0:	0018      	movs	r0, r3
 80090a2:	f002 fe8b 	bl	800bdbc <HAL_TIM_Base_Init>
 80090a6:	1e03      	subs	r3, r0, #0
 80090a8:	d001      	beq.n	80090ae <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 80090aa:	f000 f8d7 	bl	800925c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80090ae:	46c0      	nop			; (mov r8, r8)
 80090b0:	46bd      	mov	sp, r7
 80090b2:	bd80      	pop	{r7, pc}
 80090b4:	20000578 	.word	0x20000578
 80090b8:	40014400 	.word	0x40014400
 80090bc:	0000ffff 	.word	0x0000ffff

080090c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80090c4:	4b23      	ldr	r3, [pc, #140]	; (8009154 <MX_USART2_UART_Init+0x94>)
 80090c6:	4a24      	ldr	r2, [pc, #144]	; (8009158 <MX_USART2_UART_Init+0x98>)
 80090c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80090ca:	4b22      	ldr	r3, [pc, #136]	; (8009154 <MX_USART2_UART_Init+0x94>)
 80090cc:	22e1      	movs	r2, #225	; 0xe1
 80090ce:	0252      	lsls	r2, r2, #9
 80090d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80090d2:	4b20      	ldr	r3, [pc, #128]	; (8009154 <MX_USART2_UART_Init+0x94>)
 80090d4:	2200      	movs	r2, #0
 80090d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80090d8:	4b1e      	ldr	r3, [pc, #120]	; (8009154 <MX_USART2_UART_Init+0x94>)
 80090da:	2200      	movs	r2, #0
 80090dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80090de:	4b1d      	ldr	r3, [pc, #116]	; (8009154 <MX_USART2_UART_Init+0x94>)
 80090e0:	2200      	movs	r2, #0
 80090e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80090e4:	4b1b      	ldr	r3, [pc, #108]	; (8009154 <MX_USART2_UART_Init+0x94>)
 80090e6:	220c      	movs	r2, #12
 80090e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80090ea:	4b1a      	ldr	r3, [pc, #104]	; (8009154 <MX_USART2_UART_Init+0x94>)
 80090ec:	2200      	movs	r2, #0
 80090ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80090f0:	4b18      	ldr	r3, [pc, #96]	; (8009154 <MX_USART2_UART_Init+0x94>)
 80090f2:	2200      	movs	r2, #0
 80090f4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80090f6:	4b17      	ldr	r3, [pc, #92]	; (8009154 <MX_USART2_UART_Init+0x94>)
 80090f8:	2200      	movs	r2, #0
 80090fa:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80090fc:	4b15      	ldr	r3, [pc, #84]	; (8009154 <MX_USART2_UART_Init+0x94>)
 80090fe:	2200      	movs	r2, #0
 8009100:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8009102:	4b14      	ldr	r3, [pc, #80]	; (8009154 <MX_USART2_UART_Init+0x94>)
 8009104:	2200      	movs	r2, #0
 8009106:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8009108:	4b12      	ldr	r3, [pc, #72]	; (8009154 <MX_USART2_UART_Init+0x94>)
 800910a:	0018      	movs	r0, r3
 800910c:	f002 ff72 	bl	800bff4 <HAL_UART_Init>
 8009110:	1e03      	subs	r3, r0, #0
 8009112:	d001      	beq.n	8009118 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8009114:	f000 f8a2 	bl	800925c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8009118:	4b0e      	ldr	r3, [pc, #56]	; (8009154 <MX_USART2_UART_Init+0x94>)
 800911a:	2100      	movs	r1, #0
 800911c:	0018      	movs	r0, r3
 800911e:	f003 fc11 	bl	800c944 <HAL_UARTEx_SetTxFifoThreshold>
 8009122:	1e03      	subs	r3, r0, #0
 8009124:	d001      	beq.n	800912a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8009126:	f000 f899 	bl	800925c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800912a:	4b0a      	ldr	r3, [pc, #40]	; (8009154 <MX_USART2_UART_Init+0x94>)
 800912c:	2100      	movs	r1, #0
 800912e:	0018      	movs	r0, r3
 8009130:	f003 fc48 	bl	800c9c4 <HAL_UARTEx_SetRxFifoThreshold>
 8009134:	1e03      	subs	r3, r0, #0
 8009136:	d001      	beq.n	800913c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8009138:	f000 f890 	bl	800925c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800913c:	4b05      	ldr	r3, [pc, #20]	; (8009154 <MX_USART2_UART_Init+0x94>)
 800913e:	0018      	movs	r0, r3
 8009140:	f003 fbc6 	bl	800c8d0 <HAL_UARTEx_DisableFifoMode>
 8009144:	1e03      	subs	r3, r0, #0
 8009146:	d001      	beq.n	800914c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8009148:	f000 f888 	bl	800925c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800914c:	46c0      	nop			; (mov r8, r8)
 800914e:	46bd      	mov	sp, r7
 8009150:	bd80      	pop	{r7, pc}
 8009152:	46c0      	nop			; (mov r8, r8)
 8009154:	200004e8 	.word	0x200004e8
 8009158:	40004400 	.word	0x40004400

0800915c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800915c:	b590      	push	{r4, r7, lr}
 800915e:	b089      	sub	sp, #36	; 0x24
 8009160:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009162:	240c      	movs	r4, #12
 8009164:	193b      	adds	r3, r7, r4
 8009166:	0018      	movs	r0, r3
 8009168:	2314      	movs	r3, #20
 800916a:	001a      	movs	r2, r3
 800916c:	2100      	movs	r1, #0
 800916e:	f003 fcf3 	bl	800cb58 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009172:	4b37      	ldr	r3, [pc, #220]	; (8009250 <MX_GPIO_Init+0xf4>)
 8009174:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009176:	4b36      	ldr	r3, [pc, #216]	; (8009250 <MX_GPIO_Init+0xf4>)
 8009178:	2104      	movs	r1, #4
 800917a:	430a      	orrs	r2, r1
 800917c:	635a      	str	r2, [r3, #52]	; 0x34
 800917e:	4b34      	ldr	r3, [pc, #208]	; (8009250 <MX_GPIO_Init+0xf4>)
 8009180:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009182:	2204      	movs	r2, #4
 8009184:	4013      	ands	r3, r2
 8009186:	60bb      	str	r3, [r7, #8]
 8009188:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800918a:	4b31      	ldr	r3, [pc, #196]	; (8009250 <MX_GPIO_Init+0xf4>)
 800918c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800918e:	4b30      	ldr	r3, [pc, #192]	; (8009250 <MX_GPIO_Init+0xf4>)
 8009190:	2101      	movs	r1, #1
 8009192:	430a      	orrs	r2, r1
 8009194:	635a      	str	r2, [r3, #52]	; 0x34
 8009196:	4b2e      	ldr	r3, [pc, #184]	; (8009250 <MX_GPIO_Init+0xf4>)
 8009198:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800919a:	2201      	movs	r2, #1
 800919c:	4013      	ands	r3, r2
 800919e:	607b      	str	r3, [r7, #4]
 80091a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80091a2:	4b2b      	ldr	r3, [pc, #172]	; (8009250 <MX_GPIO_Init+0xf4>)
 80091a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80091a6:	4b2a      	ldr	r3, [pc, #168]	; (8009250 <MX_GPIO_Init+0xf4>)
 80091a8:	2102      	movs	r1, #2
 80091aa:	430a      	orrs	r2, r1
 80091ac:	635a      	str	r2, [r3, #52]	; 0x34
 80091ae:	4b28      	ldr	r3, [pc, #160]	; (8009250 <MX_GPIO_Init+0xf4>)
 80091b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091b2:	2202      	movs	r2, #2
 80091b4:	4013      	ands	r3, r2
 80091b6:	603b      	str	r3, [r7, #0]
 80091b8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80091ba:	2380      	movs	r3, #128	; 0x80
 80091bc:	015b      	lsls	r3, r3, #5
 80091be:	4825      	ldr	r0, [pc, #148]	; (8009254 <MX_GPIO_Init+0xf8>)
 80091c0:	2200      	movs	r2, #0
 80091c2:	0019      	movs	r1, r3
 80091c4:	f000 fe1c 	bl	8009e00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 80091c8:	2380      	movs	r3, #128	; 0x80
 80091ca:	009b      	lsls	r3, r3, #2
 80091cc:	4822      	ldr	r0, [pc, #136]	; (8009258 <MX_GPIO_Init+0xfc>)
 80091ce:	2200      	movs	r2, #0
 80091d0:	0019      	movs	r1, r3
 80091d2:	f000 fe15 	bl	8009e00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80091d6:	193b      	adds	r3, r7, r4
 80091d8:	2280      	movs	r2, #128	; 0x80
 80091da:	0192      	lsls	r2, r2, #6
 80091dc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80091de:	193b      	adds	r3, r7, r4
 80091e0:	2200      	movs	r2, #0
 80091e2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80091e4:	193b      	adds	r3, r7, r4
 80091e6:	2200      	movs	r2, #0
 80091e8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80091ea:	193b      	adds	r3, r7, r4
 80091ec:	4a1a      	ldr	r2, [pc, #104]	; (8009258 <MX_GPIO_Init+0xfc>)
 80091ee:	0019      	movs	r1, r3
 80091f0:	0010      	movs	r0, r2
 80091f2:	f000 fca1 	bl	8009b38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80091f6:	0021      	movs	r1, r4
 80091f8:	187b      	adds	r3, r7, r1
 80091fa:	2280      	movs	r2, #128	; 0x80
 80091fc:	0152      	lsls	r2, r2, #5
 80091fe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009200:	000c      	movs	r4, r1
 8009202:	193b      	adds	r3, r7, r4
 8009204:	2201      	movs	r2, #1
 8009206:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009208:	193b      	adds	r3, r7, r4
 800920a:	2200      	movs	r2, #0
 800920c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800920e:	193b      	adds	r3, r7, r4
 8009210:	2200      	movs	r2, #0
 8009212:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009214:	193b      	adds	r3, r7, r4
 8009216:	4a0f      	ldr	r2, [pc, #60]	; (8009254 <MX_GPIO_Init+0xf8>)
 8009218:	0019      	movs	r1, r3
 800921a:	0010      	movs	r0, r2
 800921c:	f000 fc8c 	bl	8009b38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8009220:	0021      	movs	r1, r4
 8009222:	187b      	adds	r3, r7, r1
 8009224:	2280      	movs	r2, #128	; 0x80
 8009226:	0092      	lsls	r2, r2, #2
 8009228:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800922a:	187b      	adds	r3, r7, r1
 800922c:	2201      	movs	r2, #1
 800922e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009230:	187b      	adds	r3, r7, r1
 8009232:	2200      	movs	r2, #0
 8009234:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009236:	187b      	adds	r3, r7, r1
 8009238:	2200      	movs	r2, #0
 800923a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800923c:	187b      	adds	r3, r7, r1
 800923e:	4a06      	ldr	r2, [pc, #24]	; (8009258 <MX_GPIO_Init+0xfc>)
 8009240:	0019      	movs	r1, r3
 8009242:	0010      	movs	r0, r2
 8009244:	f000 fc78 	bl	8009b38 <HAL_GPIO_Init>

}
 8009248:	46c0      	nop			; (mov r8, r8)
 800924a:	46bd      	mov	sp, r7
 800924c:	b009      	add	sp, #36	; 0x24
 800924e:	bd90      	pop	{r4, r7, pc}
 8009250:	40021000 	.word	0x40021000
 8009254:	50000400 	.word	0x50000400
 8009258:	50000800 	.word	0x50000800

0800925c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800925c:	b580      	push	{r7, lr}
 800925e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8009260:	b672      	cpsid	i
}
 8009262:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
/* User can add his own implementation to report the HAL error return state */
__disable_irq();
while (1)
 8009264:	e7fe      	b.n	8009264 <Error_Handler+0x8>
	...

08009268 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b082      	sub	sp, #8
 800926c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800926e:	4b11      	ldr	r3, [pc, #68]	; (80092b4 <HAL_MspInit+0x4c>)
 8009270:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009272:	4b10      	ldr	r3, [pc, #64]	; (80092b4 <HAL_MspInit+0x4c>)
 8009274:	2101      	movs	r1, #1
 8009276:	430a      	orrs	r2, r1
 8009278:	641a      	str	r2, [r3, #64]	; 0x40
 800927a:	4b0e      	ldr	r3, [pc, #56]	; (80092b4 <HAL_MspInit+0x4c>)
 800927c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800927e:	2201      	movs	r2, #1
 8009280:	4013      	ands	r3, r2
 8009282:	607b      	str	r3, [r7, #4]
 8009284:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8009286:	4b0b      	ldr	r3, [pc, #44]	; (80092b4 <HAL_MspInit+0x4c>)
 8009288:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800928a:	4b0a      	ldr	r3, [pc, #40]	; (80092b4 <HAL_MspInit+0x4c>)
 800928c:	2180      	movs	r1, #128	; 0x80
 800928e:	0549      	lsls	r1, r1, #21
 8009290:	430a      	orrs	r2, r1
 8009292:	63da      	str	r2, [r3, #60]	; 0x3c
 8009294:	4b07      	ldr	r3, [pc, #28]	; (80092b4 <HAL_MspInit+0x4c>)
 8009296:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009298:	2380      	movs	r3, #128	; 0x80
 800929a:	055b      	lsls	r3, r3, #21
 800929c:	4013      	ands	r3, r2
 800929e:	603b      	str	r3, [r7, #0]
 80092a0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80092a2:	23c0      	movs	r3, #192	; 0xc0
 80092a4:	00db      	lsls	r3, r3, #3
 80092a6:	0018      	movs	r0, r3
 80092a8:	f000 fb7c 	bl	80099a4 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80092ac:	46c0      	nop			; (mov r8, r8)
 80092ae:	46bd      	mov	sp, r7
 80092b0:	b002      	add	sp, #8
 80092b2:	bd80      	pop	{r7, pc}
 80092b4:	40021000 	.word	0x40021000

080092b8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80092b8:	b590      	push	{r4, r7, lr}
 80092ba:	b091      	sub	sp, #68	; 0x44
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80092c0:	232c      	movs	r3, #44	; 0x2c
 80092c2:	18fb      	adds	r3, r7, r3
 80092c4:	0018      	movs	r0, r3
 80092c6:	2314      	movs	r3, #20
 80092c8:	001a      	movs	r2, r3
 80092ca:	2100      	movs	r1, #0
 80092cc:	f003 fc44 	bl	800cb58 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80092d0:	2410      	movs	r4, #16
 80092d2:	193b      	adds	r3, r7, r4
 80092d4:	0018      	movs	r0, r3
 80092d6:	231c      	movs	r3, #28
 80092d8:	001a      	movs	r2, r3
 80092da:	2100      	movs	r1, #0
 80092dc:	f003 fc3c 	bl	800cb58 <memset>
  if(hi2c->Instance==I2C1)
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	4a23      	ldr	r2, [pc, #140]	; (8009374 <HAL_I2C_MspInit+0xbc>)
 80092e6:	4293      	cmp	r3, r2
 80092e8:	d13f      	bne.n	800936a <HAL_I2C_MspInit+0xb2>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80092ea:	193b      	adds	r3, r7, r4
 80092ec:	2220      	movs	r2, #32
 80092ee:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80092f0:	193b      	adds	r3, r7, r4
 80092f2:	2200      	movs	r2, #0
 80092f4:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80092f6:	193b      	adds	r3, r7, r4
 80092f8:	0018      	movs	r0, r3
 80092fa:	f001 fbd9 	bl	800aab0 <HAL_RCCEx_PeriphCLKConfig>
 80092fe:	1e03      	subs	r3, r0, #0
 8009300:	d001      	beq.n	8009306 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8009302:	f7ff ffab 	bl	800925c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009306:	4b1c      	ldr	r3, [pc, #112]	; (8009378 <HAL_I2C_MspInit+0xc0>)
 8009308:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800930a:	4b1b      	ldr	r3, [pc, #108]	; (8009378 <HAL_I2C_MspInit+0xc0>)
 800930c:	2101      	movs	r1, #1
 800930e:	430a      	orrs	r2, r1
 8009310:	635a      	str	r2, [r3, #52]	; 0x34
 8009312:	4b19      	ldr	r3, [pc, #100]	; (8009378 <HAL_I2C_MspInit+0xc0>)
 8009314:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009316:	2201      	movs	r2, #1
 8009318:	4013      	ands	r3, r2
 800931a:	60fb      	str	r3, [r7, #12]
 800931c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800931e:	212c      	movs	r1, #44	; 0x2c
 8009320:	187b      	adds	r3, r7, r1
 8009322:	22c0      	movs	r2, #192	; 0xc0
 8009324:	00d2      	lsls	r2, r2, #3
 8009326:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009328:	187b      	adds	r3, r7, r1
 800932a:	2212      	movs	r2, #18
 800932c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800932e:	187b      	adds	r3, r7, r1
 8009330:	2200      	movs	r2, #0
 8009332:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009334:	187b      	adds	r3, r7, r1
 8009336:	2200      	movs	r2, #0
 8009338:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800933a:	187b      	adds	r3, r7, r1
 800933c:	2206      	movs	r2, #6
 800933e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009340:	187a      	adds	r2, r7, r1
 8009342:	23a0      	movs	r3, #160	; 0xa0
 8009344:	05db      	lsls	r3, r3, #23
 8009346:	0011      	movs	r1, r2
 8009348:	0018      	movs	r0, r3
 800934a:	f000 fbf5 	bl	8009b38 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800934e:	4b0a      	ldr	r3, [pc, #40]	; (8009378 <HAL_I2C_MspInit+0xc0>)
 8009350:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009352:	4b09      	ldr	r3, [pc, #36]	; (8009378 <HAL_I2C_MspInit+0xc0>)
 8009354:	2180      	movs	r1, #128	; 0x80
 8009356:	0389      	lsls	r1, r1, #14
 8009358:	430a      	orrs	r2, r1
 800935a:	63da      	str	r2, [r3, #60]	; 0x3c
 800935c:	4b06      	ldr	r3, [pc, #24]	; (8009378 <HAL_I2C_MspInit+0xc0>)
 800935e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009360:	2380      	movs	r3, #128	; 0x80
 8009362:	039b      	lsls	r3, r3, #14
 8009364:	4013      	ands	r3, r2
 8009366:	60bb      	str	r3, [r7, #8]
 8009368:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800936a:	46c0      	nop			; (mov r8, r8)
 800936c:	46bd      	mov	sp, r7
 800936e:	b011      	add	sp, #68	; 0x44
 8009370:	bd90      	pop	{r4, r7, pc}
 8009372:	46c0      	nop			; (mov r8, r8)
 8009374:	40005400 	.word	0x40005400
 8009378:	40021000 	.word	0x40021000

0800937c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800937c:	b590      	push	{r4, r7, lr}
 800937e:	b08b      	sub	sp, #44	; 0x2c
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009384:	240c      	movs	r4, #12
 8009386:	193b      	adds	r3, r7, r4
 8009388:	0018      	movs	r0, r3
 800938a:	231c      	movs	r3, #28
 800938c:	001a      	movs	r2, r3
 800938e:	2100      	movs	r1, #0
 8009390:	f003 fbe2 	bl	800cb58 <memset>
  if(hrtc->Instance==RTC)
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	4a15      	ldr	r2, [pc, #84]	; (80093f0 <HAL_RTC_MspInit+0x74>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d124      	bne.n	80093e8 <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800939e:	193b      	adds	r3, r7, r4
 80093a0:	2280      	movs	r2, #128	; 0x80
 80093a2:	0292      	lsls	r2, r2, #10
 80093a4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80093a6:	193b      	adds	r3, r7, r4
 80093a8:	2280      	movs	r2, #128	; 0x80
 80093aa:	0092      	lsls	r2, r2, #2
 80093ac:	619a      	str	r2, [r3, #24]

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80093ae:	193b      	adds	r3, r7, r4
 80093b0:	0018      	movs	r0, r3
 80093b2:	f001 fb7d 	bl	800aab0 <HAL_RCCEx_PeriphCLKConfig>
 80093b6:	1e03      	subs	r3, r0, #0
 80093b8:	d001      	beq.n	80093be <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80093ba:	f7ff ff4f 	bl	800925c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80093be:	4b0d      	ldr	r3, [pc, #52]	; (80093f4 <HAL_RTC_MspInit+0x78>)
 80093c0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80093c2:	4b0c      	ldr	r3, [pc, #48]	; (80093f4 <HAL_RTC_MspInit+0x78>)
 80093c4:	2180      	movs	r1, #128	; 0x80
 80093c6:	0209      	lsls	r1, r1, #8
 80093c8:	430a      	orrs	r2, r1
 80093ca:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80093cc:	4b09      	ldr	r3, [pc, #36]	; (80093f4 <HAL_RTC_MspInit+0x78>)
 80093ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80093d0:	4b08      	ldr	r3, [pc, #32]	; (80093f4 <HAL_RTC_MspInit+0x78>)
 80093d2:	2180      	movs	r1, #128	; 0x80
 80093d4:	00c9      	lsls	r1, r1, #3
 80093d6:	430a      	orrs	r2, r1
 80093d8:	63da      	str	r2, [r3, #60]	; 0x3c
 80093da:	4b06      	ldr	r3, [pc, #24]	; (80093f4 <HAL_RTC_MspInit+0x78>)
 80093dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80093de:	2380      	movs	r3, #128	; 0x80
 80093e0:	00db      	lsls	r3, r3, #3
 80093e2:	4013      	ands	r3, r2
 80093e4:	60bb      	str	r3, [r7, #8]
 80093e6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80093e8:	46c0      	nop			; (mov r8, r8)
 80093ea:	46bd      	mov	sp, r7
 80093ec:	b00b      	add	sp, #44	; 0x2c
 80093ee:	bd90      	pop	{r4, r7, pc}
 80093f0:	40002800 	.word	0x40002800
 80093f4:	40021000 	.word	0x40021000

080093f8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80093f8:	b590      	push	{r4, r7, lr}
 80093fa:	b08d      	sub	sp, #52	; 0x34
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009400:	241c      	movs	r4, #28
 8009402:	193b      	adds	r3, r7, r4
 8009404:	0018      	movs	r0, r3
 8009406:	2314      	movs	r3, #20
 8009408:	001a      	movs	r2, r3
 800940a:	2100      	movs	r1, #0
 800940c:	f003 fba4 	bl	800cb58 <memset>
  if(hspi->Instance==SPI1)
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	4a48      	ldr	r2, [pc, #288]	; (8009538 <HAL_SPI_MspInit+0x140>)
 8009416:	4293      	cmp	r3, r2
 8009418:	d131      	bne.n	800947e <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800941a:	4b48      	ldr	r3, [pc, #288]	; (800953c <HAL_SPI_MspInit+0x144>)
 800941c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800941e:	4b47      	ldr	r3, [pc, #284]	; (800953c <HAL_SPI_MspInit+0x144>)
 8009420:	2180      	movs	r1, #128	; 0x80
 8009422:	0149      	lsls	r1, r1, #5
 8009424:	430a      	orrs	r2, r1
 8009426:	641a      	str	r2, [r3, #64]	; 0x40
 8009428:	4b44      	ldr	r3, [pc, #272]	; (800953c <HAL_SPI_MspInit+0x144>)
 800942a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800942c:	2380      	movs	r3, #128	; 0x80
 800942e:	015b      	lsls	r3, r3, #5
 8009430:	4013      	ands	r3, r2
 8009432:	61bb      	str	r3, [r7, #24]
 8009434:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009436:	4b41      	ldr	r3, [pc, #260]	; (800953c <HAL_SPI_MspInit+0x144>)
 8009438:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800943a:	4b40      	ldr	r3, [pc, #256]	; (800953c <HAL_SPI_MspInit+0x144>)
 800943c:	2101      	movs	r1, #1
 800943e:	430a      	orrs	r2, r1
 8009440:	635a      	str	r2, [r3, #52]	; 0x34
 8009442:	4b3e      	ldr	r3, [pc, #248]	; (800953c <HAL_SPI_MspInit+0x144>)
 8009444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009446:	2201      	movs	r2, #1
 8009448:	4013      	ands	r3, r2
 800944a:	617b      	str	r3, [r7, #20]
 800944c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800944e:	0021      	movs	r1, r4
 8009450:	187b      	adds	r3, r7, r1
 8009452:	22e0      	movs	r2, #224	; 0xe0
 8009454:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009456:	187b      	adds	r3, r7, r1
 8009458:	2202      	movs	r2, #2
 800945a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800945c:	187b      	adds	r3, r7, r1
 800945e:	2200      	movs	r2, #0
 8009460:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009462:	187b      	adds	r3, r7, r1
 8009464:	2200      	movs	r2, #0
 8009466:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8009468:	187b      	adds	r3, r7, r1
 800946a:	2200      	movs	r2, #0
 800946c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800946e:	187a      	adds	r2, r7, r1
 8009470:	23a0      	movs	r3, #160	; 0xa0
 8009472:	05db      	lsls	r3, r3, #23
 8009474:	0011      	movs	r1, r2
 8009476:	0018      	movs	r0, r3
 8009478:	f000 fb5e 	bl	8009b38 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800947c:	e057      	b.n	800952e <HAL_SPI_MspInit+0x136>
  else if(hspi->Instance==SPI2)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	4a2f      	ldr	r2, [pc, #188]	; (8009540 <HAL_SPI_MspInit+0x148>)
 8009484:	4293      	cmp	r3, r2
 8009486:	d152      	bne.n	800952e <HAL_SPI_MspInit+0x136>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8009488:	4b2c      	ldr	r3, [pc, #176]	; (800953c <HAL_SPI_MspInit+0x144>)
 800948a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800948c:	4b2b      	ldr	r3, [pc, #172]	; (800953c <HAL_SPI_MspInit+0x144>)
 800948e:	2180      	movs	r1, #128	; 0x80
 8009490:	01c9      	lsls	r1, r1, #7
 8009492:	430a      	orrs	r2, r1
 8009494:	63da      	str	r2, [r3, #60]	; 0x3c
 8009496:	4b29      	ldr	r3, [pc, #164]	; (800953c <HAL_SPI_MspInit+0x144>)
 8009498:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800949a:	2380      	movs	r3, #128	; 0x80
 800949c:	01db      	lsls	r3, r3, #7
 800949e:	4013      	ands	r3, r2
 80094a0:	613b      	str	r3, [r7, #16]
 80094a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80094a4:	4b25      	ldr	r3, [pc, #148]	; (800953c <HAL_SPI_MspInit+0x144>)
 80094a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80094a8:	4b24      	ldr	r3, [pc, #144]	; (800953c <HAL_SPI_MspInit+0x144>)
 80094aa:	2104      	movs	r1, #4
 80094ac:	430a      	orrs	r2, r1
 80094ae:	635a      	str	r2, [r3, #52]	; 0x34
 80094b0:	4b22      	ldr	r3, [pc, #136]	; (800953c <HAL_SPI_MspInit+0x144>)
 80094b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094b4:	2204      	movs	r2, #4
 80094b6:	4013      	ands	r3, r2
 80094b8:	60fb      	str	r3, [r7, #12]
 80094ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80094bc:	4b1f      	ldr	r3, [pc, #124]	; (800953c <HAL_SPI_MspInit+0x144>)
 80094be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80094c0:	4b1e      	ldr	r3, [pc, #120]	; (800953c <HAL_SPI_MspInit+0x144>)
 80094c2:	2101      	movs	r1, #1
 80094c4:	430a      	orrs	r2, r1
 80094c6:	635a      	str	r2, [r3, #52]	; 0x34
 80094c8:	4b1c      	ldr	r3, [pc, #112]	; (800953c <HAL_SPI_MspInit+0x144>)
 80094ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094cc:	2201      	movs	r2, #1
 80094ce:	4013      	ands	r3, r2
 80094d0:	60bb      	str	r3, [r7, #8]
 80094d2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80094d4:	241c      	movs	r4, #28
 80094d6:	193b      	adds	r3, r7, r4
 80094d8:	220c      	movs	r2, #12
 80094da:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094dc:	193b      	adds	r3, r7, r4
 80094de:	2202      	movs	r2, #2
 80094e0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094e2:	193b      	adds	r3, r7, r4
 80094e4:	2200      	movs	r2, #0
 80094e6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80094e8:	193b      	adds	r3, r7, r4
 80094ea:	2200      	movs	r2, #0
 80094ec:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 80094ee:	193b      	adds	r3, r7, r4
 80094f0:	2201      	movs	r2, #1
 80094f2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80094f4:	193b      	adds	r3, r7, r4
 80094f6:	4a13      	ldr	r2, [pc, #76]	; (8009544 <HAL_SPI_MspInit+0x14c>)
 80094f8:	0019      	movs	r1, r3
 80094fa:	0010      	movs	r0, r2
 80094fc:	f000 fb1c 	bl	8009b38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8009500:	0021      	movs	r1, r4
 8009502:	187b      	adds	r3, r7, r1
 8009504:	2201      	movs	r2, #1
 8009506:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009508:	187b      	adds	r3, r7, r1
 800950a:	2202      	movs	r2, #2
 800950c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800950e:	187b      	adds	r3, r7, r1
 8009510:	2200      	movs	r2, #0
 8009512:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009514:	187b      	adds	r3, r7, r1
 8009516:	2200      	movs	r2, #0
 8009518:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800951a:	187b      	adds	r3, r7, r1
 800951c:	2200      	movs	r2, #0
 800951e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009520:	187a      	adds	r2, r7, r1
 8009522:	23a0      	movs	r3, #160	; 0xa0
 8009524:	05db      	lsls	r3, r3, #23
 8009526:	0011      	movs	r1, r2
 8009528:	0018      	movs	r0, r3
 800952a:	f000 fb05 	bl	8009b38 <HAL_GPIO_Init>
}
 800952e:	46c0      	nop			; (mov r8, r8)
 8009530:	46bd      	mov	sp, r7
 8009532:	b00d      	add	sp, #52	; 0x34
 8009534:	bd90      	pop	{r4, r7, pc}
 8009536:	46c0      	nop			; (mov r8, r8)
 8009538:	40013000 	.word	0x40013000
 800953c:	40021000 	.word	0x40021000
 8009540:	40003800 	.word	0x40003800
 8009544:	50000800 	.word	0x50000800

08009548 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8009548:	b580      	push	{r7, lr}
 800954a:	b084      	sub	sp, #16
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	4a0a      	ldr	r2, [pc, #40]	; (8009580 <HAL_TIM_Base_MspInit+0x38>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d10d      	bne.n	8009576 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 800955a:	4b0a      	ldr	r3, [pc, #40]	; (8009584 <HAL_TIM_Base_MspInit+0x3c>)
 800955c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800955e:	4b09      	ldr	r3, [pc, #36]	; (8009584 <HAL_TIM_Base_MspInit+0x3c>)
 8009560:	2180      	movs	r1, #128	; 0x80
 8009562:	0289      	lsls	r1, r1, #10
 8009564:	430a      	orrs	r2, r1
 8009566:	641a      	str	r2, [r3, #64]	; 0x40
 8009568:	4b06      	ldr	r3, [pc, #24]	; (8009584 <HAL_TIM_Base_MspInit+0x3c>)
 800956a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800956c:	2380      	movs	r3, #128	; 0x80
 800956e:	029b      	lsls	r3, r3, #10
 8009570:	4013      	ands	r3, r2
 8009572:	60fb      	str	r3, [r7, #12]
 8009574:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8009576:	46c0      	nop			; (mov r8, r8)
 8009578:	46bd      	mov	sp, r7
 800957a:	b004      	add	sp, #16
 800957c:	bd80      	pop	{r7, pc}
 800957e:	46c0      	nop			; (mov r8, r8)
 8009580:	40014400 	.word	0x40014400
 8009584:	40021000 	.word	0x40021000

08009588 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8009588:	b590      	push	{r4, r7, lr}
 800958a:	b091      	sub	sp, #68	; 0x44
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009590:	232c      	movs	r3, #44	; 0x2c
 8009592:	18fb      	adds	r3, r7, r3
 8009594:	0018      	movs	r0, r3
 8009596:	2314      	movs	r3, #20
 8009598:	001a      	movs	r2, r3
 800959a:	2100      	movs	r1, #0
 800959c:	f003 fadc 	bl	800cb58 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80095a0:	2410      	movs	r4, #16
 80095a2:	193b      	adds	r3, r7, r4
 80095a4:	0018      	movs	r0, r3
 80095a6:	231c      	movs	r3, #28
 80095a8:	001a      	movs	r2, r3
 80095aa:	2100      	movs	r1, #0
 80095ac:	f003 fad4 	bl	800cb58 <memset>
  if(huart->Instance==USART2)
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	4a22      	ldr	r2, [pc, #136]	; (8009640 <HAL_UART_MspInit+0xb8>)
 80095b6:	4293      	cmp	r3, r2
 80095b8:	d13e      	bne.n	8009638 <HAL_UART_MspInit+0xb0>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80095ba:	193b      	adds	r3, r7, r4
 80095bc:	2202      	movs	r2, #2
 80095be:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80095c0:	193b      	adds	r3, r7, r4
 80095c2:	2200      	movs	r2, #0
 80095c4:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80095c6:	193b      	adds	r3, r7, r4
 80095c8:	0018      	movs	r0, r3
 80095ca:	f001 fa71 	bl	800aab0 <HAL_RCCEx_PeriphCLKConfig>
 80095ce:	1e03      	subs	r3, r0, #0
 80095d0:	d001      	beq.n	80095d6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80095d2:	f7ff fe43 	bl	800925c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80095d6:	4b1b      	ldr	r3, [pc, #108]	; (8009644 <HAL_UART_MspInit+0xbc>)
 80095d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80095da:	4b1a      	ldr	r3, [pc, #104]	; (8009644 <HAL_UART_MspInit+0xbc>)
 80095dc:	2180      	movs	r1, #128	; 0x80
 80095de:	0289      	lsls	r1, r1, #10
 80095e0:	430a      	orrs	r2, r1
 80095e2:	63da      	str	r2, [r3, #60]	; 0x3c
 80095e4:	4b17      	ldr	r3, [pc, #92]	; (8009644 <HAL_UART_MspInit+0xbc>)
 80095e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80095e8:	2380      	movs	r3, #128	; 0x80
 80095ea:	029b      	lsls	r3, r3, #10
 80095ec:	4013      	ands	r3, r2
 80095ee:	60fb      	str	r3, [r7, #12]
 80095f0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80095f2:	4b14      	ldr	r3, [pc, #80]	; (8009644 <HAL_UART_MspInit+0xbc>)
 80095f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80095f6:	4b13      	ldr	r3, [pc, #76]	; (8009644 <HAL_UART_MspInit+0xbc>)
 80095f8:	2101      	movs	r1, #1
 80095fa:	430a      	orrs	r2, r1
 80095fc:	635a      	str	r2, [r3, #52]	; 0x34
 80095fe:	4b11      	ldr	r3, [pc, #68]	; (8009644 <HAL_UART_MspInit+0xbc>)
 8009600:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009602:	2201      	movs	r2, #1
 8009604:	4013      	ands	r3, r2
 8009606:	60bb      	str	r3, [r7, #8]
 8009608:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800960a:	212c      	movs	r1, #44	; 0x2c
 800960c:	187b      	adds	r3, r7, r1
 800960e:	220c      	movs	r2, #12
 8009610:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009612:	187b      	adds	r3, r7, r1
 8009614:	2202      	movs	r2, #2
 8009616:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009618:	187b      	adds	r3, r7, r1
 800961a:	2200      	movs	r2, #0
 800961c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800961e:	187b      	adds	r3, r7, r1
 8009620:	2200      	movs	r2, #0
 8009622:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8009624:	187b      	adds	r3, r7, r1
 8009626:	2201      	movs	r2, #1
 8009628:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800962a:	187a      	adds	r2, r7, r1
 800962c:	23a0      	movs	r3, #160	; 0xa0
 800962e:	05db      	lsls	r3, r3, #23
 8009630:	0011      	movs	r1, r2
 8009632:	0018      	movs	r0, r3
 8009634:	f000 fa80 	bl	8009b38 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8009638:	46c0      	nop			; (mov r8, r8)
 800963a:	46bd      	mov	sp, r7
 800963c:	b011      	add	sp, #68	; 0x44
 800963e:	bd90      	pop	{r4, r7, pc}
 8009640:	40004400 	.word	0x40004400
 8009644:	40021000 	.word	0x40021000

08009648 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009648:	b580      	push	{r7, lr}
 800964a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800964c:	e7fe      	b.n	800964c <NMI_Handler+0x4>

0800964e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800964e:	b580      	push	{r7, lr}
 8009650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009652:	e7fe      	b.n	8009652 <HardFault_Handler+0x4>

08009654 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8009654:	b580      	push	{r7, lr}
 8009656:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8009658:	46c0      	nop			; (mov r8, r8)
 800965a:	46bd      	mov	sp, r7
 800965c:	bd80      	pop	{r7, pc}

0800965e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800965e:	b580      	push	{r7, lr}
 8009660:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8009662:	46c0      	nop			; (mov r8, r8)
 8009664:	46bd      	mov	sp, r7
 8009666:	bd80      	pop	{r7, pc}

08009668 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8009668:	b580      	push	{r7, lr}
 800966a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800966c:	f000 f95a 	bl	8009924 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8009670:	46c0      	nop			; (mov r8, r8)
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}

08009676 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8009676:	b580      	push	{r7, lr}
 8009678:	af00      	add	r7, sp, #0
	return 1;
 800967a:	2301      	movs	r3, #1
}
 800967c:	0018      	movs	r0, r3
 800967e:	46bd      	mov	sp, r7
 8009680:	bd80      	pop	{r7, pc}

08009682 <_kill>:

int _kill(int pid, int sig)
{
 8009682:	b580      	push	{r7, lr}
 8009684:	b082      	sub	sp, #8
 8009686:	af00      	add	r7, sp, #0
 8009688:	6078      	str	r0, [r7, #4]
 800968a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800968c:	f003 fa3a 	bl	800cb04 <__errno>
 8009690:	0003      	movs	r3, r0
 8009692:	2216      	movs	r2, #22
 8009694:	601a      	str	r2, [r3, #0]
	return -1;
 8009696:	2301      	movs	r3, #1
 8009698:	425b      	negs	r3, r3
}
 800969a:	0018      	movs	r0, r3
 800969c:	46bd      	mov	sp, r7
 800969e:	b002      	add	sp, #8
 80096a0:	bd80      	pop	{r7, pc}

080096a2 <_exit>:

void _exit (int status)
{
 80096a2:	b580      	push	{r7, lr}
 80096a4:	b082      	sub	sp, #8
 80096a6:	af00      	add	r7, sp, #0
 80096a8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80096aa:	2301      	movs	r3, #1
 80096ac:	425a      	negs	r2, r3
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	0011      	movs	r1, r2
 80096b2:	0018      	movs	r0, r3
 80096b4:	f7ff ffe5 	bl	8009682 <_kill>
	while (1) {}		/* Make sure we hang here */
 80096b8:	e7fe      	b.n	80096b8 <_exit+0x16>

080096ba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80096ba:	b580      	push	{r7, lr}
 80096bc:	b086      	sub	sp, #24
 80096be:	af00      	add	r7, sp, #0
 80096c0:	60f8      	str	r0, [r7, #12]
 80096c2:	60b9      	str	r1, [r7, #8]
 80096c4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80096c6:	2300      	movs	r3, #0
 80096c8:	617b      	str	r3, [r7, #20]
 80096ca:	e00a      	b.n	80096e2 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80096cc:	e000      	b.n	80096d0 <_read+0x16>
 80096ce:	bf00      	nop
 80096d0:	0001      	movs	r1, r0
 80096d2:	68bb      	ldr	r3, [r7, #8]
 80096d4:	1c5a      	adds	r2, r3, #1
 80096d6:	60ba      	str	r2, [r7, #8]
 80096d8:	b2ca      	uxtb	r2, r1
 80096da:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80096dc:	697b      	ldr	r3, [r7, #20]
 80096de:	3301      	adds	r3, #1
 80096e0:	617b      	str	r3, [r7, #20]
 80096e2:	697a      	ldr	r2, [r7, #20]
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	429a      	cmp	r2, r3
 80096e8:	dbf0      	blt.n	80096cc <_read+0x12>
	}

return len;
 80096ea:	687b      	ldr	r3, [r7, #4]
}
 80096ec:	0018      	movs	r0, r3
 80096ee:	46bd      	mov	sp, r7
 80096f0:	b006      	add	sp, #24
 80096f2:	bd80      	pop	{r7, pc}

080096f4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b086      	sub	sp, #24
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	60f8      	str	r0, [r7, #12]
 80096fc:	60b9      	str	r1, [r7, #8]
 80096fe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009700:	2300      	movs	r3, #0
 8009702:	617b      	str	r3, [r7, #20]
 8009704:	e009      	b.n	800971a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8009706:	68bb      	ldr	r3, [r7, #8]
 8009708:	1c5a      	adds	r2, r3, #1
 800970a:	60ba      	str	r2, [r7, #8]
 800970c:	781b      	ldrb	r3, [r3, #0]
 800970e:	0018      	movs	r0, r3
 8009710:	e000      	b.n	8009714 <_write+0x20>
 8009712:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009714:	697b      	ldr	r3, [r7, #20]
 8009716:	3301      	adds	r3, #1
 8009718:	617b      	str	r3, [r7, #20]
 800971a:	697a      	ldr	r2, [r7, #20]
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	429a      	cmp	r2, r3
 8009720:	dbf1      	blt.n	8009706 <_write+0x12>
	}
	return len;
 8009722:	687b      	ldr	r3, [r7, #4]
}
 8009724:	0018      	movs	r0, r3
 8009726:	46bd      	mov	sp, r7
 8009728:	b006      	add	sp, #24
 800972a:	bd80      	pop	{r7, pc}

0800972c <_close>:

int _close(int file)
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b082      	sub	sp, #8
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
	return -1;
 8009734:	2301      	movs	r3, #1
 8009736:	425b      	negs	r3, r3
}
 8009738:	0018      	movs	r0, r3
 800973a:	46bd      	mov	sp, r7
 800973c:	b002      	add	sp, #8
 800973e:	bd80      	pop	{r7, pc}

08009740 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b082      	sub	sp, #8
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
 8009748:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	2280      	movs	r2, #128	; 0x80
 800974e:	0192      	lsls	r2, r2, #6
 8009750:	605a      	str	r2, [r3, #4]
	return 0;
 8009752:	2300      	movs	r3, #0
}
 8009754:	0018      	movs	r0, r3
 8009756:	46bd      	mov	sp, r7
 8009758:	b002      	add	sp, #8
 800975a:	bd80      	pop	{r7, pc}

0800975c <_isatty>:

int _isatty(int file)
{
 800975c:	b580      	push	{r7, lr}
 800975e:	b082      	sub	sp, #8
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
	return 1;
 8009764:	2301      	movs	r3, #1
}
 8009766:	0018      	movs	r0, r3
 8009768:	46bd      	mov	sp, r7
 800976a:	b002      	add	sp, #8
 800976c:	bd80      	pop	{r7, pc}

0800976e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800976e:	b580      	push	{r7, lr}
 8009770:	b084      	sub	sp, #16
 8009772:	af00      	add	r7, sp, #0
 8009774:	60f8      	str	r0, [r7, #12]
 8009776:	60b9      	str	r1, [r7, #8]
 8009778:	607a      	str	r2, [r7, #4]
	return 0;
 800977a:	2300      	movs	r3, #0
}
 800977c:	0018      	movs	r0, r3
 800977e:	46bd      	mov	sp, r7
 8009780:	b004      	add	sp, #16
 8009782:	bd80      	pop	{r7, pc}

08009784 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b086      	sub	sp, #24
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800978c:	4a14      	ldr	r2, [pc, #80]	; (80097e0 <_sbrk+0x5c>)
 800978e:	4b15      	ldr	r3, [pc, #84]	; (80097e4 <_sbrk+0x60>)
 8009790:	1ad3      	subs	r3, r2, r3
 8009792:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8009794:	697b      	ldr	r3, [r7, #20]
 8009796:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8009798:	4b13      	ldr	r3, [pc, #76]	; (80097e8 <_sbrk+0x64>)
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d102      	bne.n	80097a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80097a0:	4b11      	ldr	r3, [pc, #68]	; (80097e8 <_sbrk+0x64>)
 80097a2:	4a12      	ldr	r2, [pc, #72]	; (80097ec <_sbrk+0x68>)
 80097a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80097a6:	4b10      	ldr	r3, [pc, #64]	; (80097e8 <_sbrk+0x64>)
 80097a8:	681a      	ldr	r2, [r3, #0]
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	18d3      	adds	r3, r2, r3
 80097ae:	693a      	ldr	r2, [r7, #16]
 80097b0:	429a      	cmp	r2, r3
 80097b2:	d207      	bcs.n	80097c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80097b4:	f003 f9a6 	bl	800cb04 <__errno>
 80097b8:	0003      	movs	r3, r0
 80097ba:	220c      	movs	r2, #12
 80097bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80097be:	2301      	movs	r3, #1
 80097c0:	425b      	negs	r3, r3
 80097c2:	e009      	b.n	80097d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80097c4:	4b08      	ldr	r3, [pc, #32]	; (80097e8 <_sbrk+0x64>)
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80097ca:	4b07      	ldr	r3, [pc, #28]	; (80097e8 <_sbrk+0x64>)
 80097cc:	681a      	ldr	r2, [r3, #0]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	18d2      	adds	r2, r2, r3
 80097d2:	4b05      	ldr	r3, [pc, #20]	; (80097e8 <_sbrk+0x64>)
 80097d4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80097d6:	68fb      	ldr	r3, [r7, #12]
}
 80097d8:	0018      	movs	r0, r3
 80097da:	46bd      	mov	sp, r7
 80097dc:	b006      	add	sp, #24
 80097de:	bd80      	pop	{r7, pc}
 80097e0:	20009000 	.word	0x20009000
 80097e4:	00000400 	.word	0x00000400
 80097e8:	20000200 	.word	0x20000200
 80097ec:	200005d8 	.word	0x200005d8

080097f0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80097f4:	46c0      	nop			; (mov r8, r8)
 80097f6:	46bd      	mov	sp, r7
 80097f8:	bd80      	pop	{r7, pc}
	...

080097fc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80097fc:	480d      	ldr	r0, [pc, #52]	; (8009834 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80097fe:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8009800:	f7ff fff6 	bl	80097f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8009804:	480c      	ldr	r0, [pc, #48]	; (8009838 <LoopForever+0x6>)
  ldr r1, =_edata
 8009806:	490d      	ldr	r1, [pc, #52]	; (800983c <LoopForever+0xa>)
  ldr r2, =_sidata
 8009808:	4a0d      	ldr	r2, [pc, #52]	; (8009840 <LoopForever+0xe>)
  movs r3, #0
 800980a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800980c:	e002      	b.n	8009814 <LoopCopyDataInit>

0800980e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800980e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009810:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8009812:	3304      	adds	r3, #4

08009814 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009814:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8009816:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009818:	d3f9      	bcc.n	800980e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800981a:	4a0a      	ldr	r2, [pc, #40]	; (8009844 <LoopForever+0x12>)
  ldr r4, =_ebss
 800981c:	4c0a      	ldr	r4, [pc, #40]	; (8009848 <LoopForever+0x16>)
  movs r3, #0
 800981e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009820:	e001      	b.n	8009826 <LoopFillZerobss>

08009822 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8009822:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009824:	3204      	adds	r2, #4

08009826 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8009826:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009828:	d3fb      	bcc.n	8009822 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800982a:	f003 f971 	bl	800cb10 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800982e:	f7fc f8e9 	bl	8005a04 <main>

08009832 <LoopForever>:

LoopForever:
  b LoopForever
 8009832:	e7fe      	b.n	8009832 <LoopForever>
  ldr   r0, =_estack
 8009834:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8009838:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800983c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8009840:	08012ce8 	.word	0x08012ce8
  ldr r2, =_sbss
 8009844:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8009848:	200005d8 	.word	0x200005d8

0800984c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800984c:	e7fe      	b.n	800984c <ADC1_IRQHandler>
	...

08009850 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b082      	sub	sp, #8
 8009854:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8009856:	1dfb      	adds	r3, r7, #7
 8009858:	2200      	movs	r2, #0
 800985a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800985c:	4b0b      	ldr	r3, [pc, #44]	; (800988c <HAL_Init+0x3c>)
 800985e:	681a      	ldr	r2, [r3, #0]
 8009860:	4b0a      	ldr	r3, [pc, #40]	; (800988c <HAL_Init+0x3c>)
 8009862:	2180      	movs	r1, #128	; 0x80
 8009864:	0049      	lsls	r1, r1, #1
 8009866:	430a      	orrs	r2, r1
 8009868:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800986a:	2003      	movs	r0, #3
 800986c:	f000 f810 	bl	8009890 <HAL_InitTick>
 8009870:	1e03      	subs	r3, r0, #0
 8009872:	d003      	beq.n	800987c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8009874:	1dfb      	adds	r3, r7, #7
 8009876:	2201      	movs	r2, #1
 8009878:	701a      	strb	r2, [r3, #0]
 800987a:	e001      	b.n	8009880 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800987c:	f7ff fcf4 	bl	8009268 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8009880:	1dfb      	adds	r3, r7, #7
 8009882:	781b      	ldrb	r3, [r3, #0]
}
 8009884:	0018      	movs	r0, r3
 8009886:	46bd      	mov	sp, r7
 8009888:	b002      	add	sp, #8
 800988a:	bd80      	pop	{r7, pc}
 800988c:	40022000 	.word	0x40022000

08009890 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009890:	b590      	push	{r4, r7, lr}
 8009892:	b085      	sub	sp, #20
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8009898:	230f      	movs	r3, #15
 800989a:	18fb      	adds	r3, r7, r3
 800989c:	2200      	movs	r2, #0
 800989e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80098a0:	4b1d      	ldr	r3, [pc, #116]	; (8009918 <HAL_InitTick+0x88>)
 80098a2:	781b      	ldrb	r3, [r3, #0]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d02b      	beq.n	8009900 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80098a8:	4b1c      	ldr	r3, [pc, #112]	; (800991c <HAL_InitTick+0x8c>)
 80098aa:	681c      	ldr	r4, [r3, #0]
 80098ac:	4b1a      	ldr	r3, [pc, #104]	; (8009918 <HAL_InitTick+0x88>)
 80098ae:	781b      	ldrb	r3, [r3, #0]
 80098b0:	0019      	movs	r1, r3
 80098b2:	23fa      	movs	r3, #250	; 0xfa
 80098b4:	0098      	lsls	r0, r3, #2
 80098b6:	f7f6 fc3f 	bl	8000138 <__udivsi3>
 80098ba:	0003      	movs	r3, r0
 80098bc:	0019      	movs	r1, r3
 80098be:	0020      	movs	r0, r4
 80098c0:	f7f6 fc3a 	bl	8000138 <__udivsi3>
 80098c4:	0003      	movs	r3, r0
 80098c6:	0018      	movs	r0, r3
 80098c8:	f000 f929 	bl	8009b1e <HAL_SYSTICK_Config>
 80098cc:	1e03      	subs	r3, r0, #0
 80098ce:	d112      	bne.n	80098f6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2b03      	cmp	r3, #3
 80098d4:	d80a      	bhi.n	80098ec <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80098d6:	6879      	ldr	r1, [r7, #4]
 80098d8:	2301      	movs	r3, #1
 80098da:	425b      	negs	r3, r3
 80098dc:	2200      	movs	r2, #0
 80098de:	0018      	movs	r0, r3
 80098e0:	f000 f908 	bl	8009af4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80098e4:	4b0e      	ldr	r3, [pc, #56]	; (8009920 <HAL_InitTick+0x90>)
 80098e6:	687a      	ldr	r2, [r7, #4]
 80098e8:	601a      	str	r2, [r3, #0]
 80098ea:	e00d      	b.n	8009908 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80098ec:	230f      	movs	r3, #15
 80098ee:	18fb      	adds	r3, r7, r3
 80098f0:	2201      	movs	r2, #1
 80098f2:	701a      	strb	r2, [r3, #0]
 80098f4:	e008      	b.n	8009908 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80098f6:	230f      	movs	r3, #15
 80098f8:	18fb      	adds	r3, r7, r3
 80098fa:	2201      	movs	r2, #1
 80098fc:	701a      	strb	r2, [r3, #0]
 80098fe:	e003      	b.n	8009908 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8009900:	230f      	movs	r3, #15
 8009902:	18fb      	adds	r3, r7, r3
 8009904:	2201      	movs	r2, #1
 8009906:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8009908:	230f      	movs	r3, #15
 800990a:	18fb      	adds	r3, r7, r3
 800990c:	781b      	ldrb	r3, [r3, #0]
}
 800990e:	0018      	movs	r0, r3
 8009910:	46bd      	mov	sp, r7
 8009912:	b005      	add	sp, #20
 8009914:	bd90      	pop	{r4, r7, pc}
 8009916:	46c0      	nop			; (mov r8, r8)
 8009918:	2000000c 	.word	0x2000000c
 800991c:	20000004 	.word	0x20000004
 8009920:	20000008 	.word	0x20000008

08009924 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009924:	b580      	push	{r7, lr}
 8009926:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8009928:	4b05      	ldr	r3, [pc, #20]	; (8009940 <HAL_IncTick+0x1c>)
 800992a:	781b      	ldrb	r3, [r3, #0]
 800992c:	001a      	movs	r2, r3
 800992e:	4b05      	ldr	r3, [pc, #20]	; (8009944 <HAL_IncTick+0x20>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	18d2      	adds	r2, r2, r3
 8009934:	4b03      	ldr	r3, [pc, #12]	; (8009944 <HAL_IncTick+0x20>)
 8009936:	601a      	str	r2, [r3, #0]
}
 8009938:	46c0      	nop			; (mov r8, r8)
 800993a:	46bd      	mov	sp, r7
 800993c:	bd80      	pop	{r7, pc}
 800993e:	46c0      	nop			; (mov r8, r8)
 8009940:	2000000c 	.word	0x2000000c
 8009944:	200005c4 	.word	0x200005c4

08009948 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009948:	b580      	push	{r7, lr}
 800994a:	af00      	add	r7, sp, #0
  return uwTick;
 800994c:	4b02      	ldr	r3, [pc, #8]	; (8009958 <HAL_GetTick+0x10>)
 800994e:	681b      	ldr	r3, [r3, #0]
}
 8009950:	0018      	movs	r0, r3
 8009952:	46bd      	mov	sp, r7
 8009954:	bd80      	pop	{r7, pc}
 8009956:	46c0      	nop			; (mov r8, r8)
 8009958:	200005c4 	.word	0x200005c4

0800995c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800995c:	b580      	push	{r7, lr}
 800995e:	b084      	sub	sp, #16
 8009960:	af00      	add	r7, sp, #0
 8009962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009964:	f7ff fff0 	bl	8009948 <HAL_GetTick>
 8009968:	0003      	movs	r3, r0
 800996a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	3301      	adds	r3, #1
 8009974:	d005      	beq.n	8009982 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8009976:	4b0a      	ldr	r3, [pc, #40]	; (80099a0 <HAL_Delay+0x44>)
 8009978:	781b      	ldrb	r3, [r3, #0]
 800997a:	001a      	movs	r2, r3
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	189b      	adds	r3, r3, r2
 8009980:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8009982:	46c0      	nop			; (mov r8, r8)
 8009984:	f7ff ffe0 	bl	8009948 <HAL_GetTick>
 8009988:	0002      	movs	r2, r0
 800998a:	68bb      	ldr	r3, [r7, #8]
 800998c:	1ad3      	subs	r3, r2, r3
 800998e:	68fa      	ldr	r2, [r7, #12]
 8009990:	429a      	cmp	r2, r3
 8009992:	d8f7      	bhi.n	8009984 <HAL_Delay+0x28>
  {
  }
}
 8009994:	46c0      	nop			; (mov r8, r8)
 8009996:	46c0      	nop			; (mov r8, r8)
 8009998:	46bd      	mov	sp, r7
 800999a:	b004      	add	sp, #16
 800999c:	bd80      	pop	{r7, pc}
 800999e:	46c0      	nop			; (mov r8, r8)
 80099a0:	2000000c 	.word	0x2000000c

080099a4 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b082      	sub	sp, #8
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80099ac:	4b06      	ldr	r3, [pc, #24]	; (80099c8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	4a06      	ldr	r2, [pc, #24]	; (80099cc <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80099b2:	4013      	ands	r3, r2
 80099b4:	0019      	movs	r1, r3
 80099b6:	4b04      	ldr	r3, [pc, #16]	; (80099c8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80099b8:	687a      	ldr	r2, [r7, #4]
 80099ba:	430a      	orrs	r2, r1
 80099bc:	601a      	str	r2, [r3, #0]
}
 80099be:	46c0      	nop			; (mov r8, r8)
 80099c0:	46bd      	mov	sp, r7
 80099c2:	b002      	add	sp, #8
 80099c4:	bd80      	pop	{r7, pc}
 80099c6:	46c0      	nop			; (mov r8, r8)
 80099c8:	40010000 	.word	0x40010000
 80099cc:	fffff9ff 	.word	0xfffff9ff

080099d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80099d0:	b590      	push	{r4, r7, lr}
 80099d2:	b083      	sub	sp, #12
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	0002      	movs	r2, r0
 80099d8:	6039      	str	r1, [r7, #0]
 80099da:	1dfb      	adds	r3, r7, #7
 80099dc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80099de:	1dfb      	adds	r3, r7, #7
 80099e0:	781b      	ldrb	r3, [r3, #0]
 80099e2:	2b7f      	cmp	r3, #127	; 0x7f
 80099e4:	d828      	bhi.n	8009a38 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80099e6:	4a2f      	ldr	r2, [pc, #188]	; (8009aa4 <__NVIC_SetPriority+0xd4>)
 80099e8:	1dfb      	adds	r3, r7, #7
 80099ea:	781b      	ldrb	r3, [r3, #0]
 80099ec:	b25b      	sxtb	r3, r3
 80099ee:	089b      	lsrs	r3, r3, #2
 80099f0:	33c0      	adds	r3, #192	; 0xc0
 80099f2:	009b      	lsls	r3, r3, #2
 80099f4:	589b      	ldr	r3, [r3, r2]
 80099f6:	1dfa      	adds	r2, r7, #7
 80099f8:	7812      	ldrb	r2, [r2, #0]
 80099fa:	0011      	movs	r1, r2
 80099fc:	2203      	movs	r2, #3
 80099fe:	400a      	ands	r2, r1
 8009a00:	00d2      	lsls	r2, r2, #3
 8009a02:	21ff      	movs	r1, #255	; 0xff
 8009a04:	4091      	lsls	r1, r2
 8009a06:	000a      	movs	r2, r1
 8009a08:	43d2      	mvns	r2, r2
 8009a0a:	401a      	ands	r2, r3
 8009a0c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	019b      	lsls	r3, r3, #6
 8009a12:	22ff      	movs	r2, #255	; 0xff
 8009a14:	401a      	ands	r2, r3
 8009a16:	1dfb      	adds	r3, r7, #7
 8009a18:	781b      	ldrb	r3, [r3, #0]
 8009a1a:	0018      	movs	r0, r3
 8009a1c:	2303      	movs	r3, #3
 8009a1e:	4003      	ands	r3, r0
 8009a20:	00db      	lsls	r3, r3, #3
 8009a22:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009a24:	481f      	ldr	r0, [pc, #124]	; (8009aa4 <__NVIC_SetPriority+0xd4>)
 8009a26:	1dfb      	adds	r3, r7, #7
 8009a28:	781b      	ldrb	r3, [r3, #0]
 8009a2a:	b25b      	sxtb	r3, r3
 8009a2c:	089b      	lsrs	r3, r3, #2
 8009a2e:	430a      	orrs	r2, r1
 8009a30:	33c0      	adds	r3, #192	; 0xc0
 8009a32:	009b      	lsls	r3, r3, #2
 8009a34:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8009a36:	e031      	b.n	8009a9c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009a38:	4a1b      	ldr	r2, [pc, #108]	; (8009aa8 <__NVIC_SetPriority+0xd8>)
 8009a3a:	1dfb      	adds	r3, r7, #7
 8009a3c:	781b      	ldrb	r3, [r3, #0]
 8009a3e:	0019      	movs	r1, r3
 8009a40:	230f      	movs	r3, #15
 8009a42:	400b      	ands	r3, r1
 8009a44:	3b08      	subs	r3, #8
 8009a46:	089b      	lsrs	r3, r3, #2
 8009a48:	3306      	adds	r3, #6
 8009a4a:	009b      	lsls	r3, r3, #2
 8009a4c:	18d3      	adds	r3, r2, r3
 8009a4e:	3304      	adds	r3, #4
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	1dfa      	adds	r2, r7, #7
 8009a54:	7812      	ldrb	r2, [r2, #0]
 8009a56:	0011      	movs	r1, r2
 8009a58:	2203      	movs	r2, #3
 8009a5a:	400a      	ands	r2, r1
 8009a5c:	00d2      	lsls	r2, r2, #3
 8009a5e:	21ff      	movs	r1, #255	; 0xff
 8009a60:	4091      	lsls	r1, r2
 8009a62:	000a      	movs	r2, r1
 8009a64:	43d2      	mvns	r2, r2
 8009a66:	401a      	ands	r2, r3
 8009a68:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8009a6a:	683b      	ldr	r3, [r7, #0]
 8009a6c:	019b      	lsls	r3, r3, #6
 8009a6e:	22ff      	movs	r2, #255	; 0xff
 8009a70:	401a      	ands	r2, r3
 8009a72:	1dfb      	adds	r3, r7, #7
 8009a74:	781b      	ldrb	r3, [r3, #0]
 8009a76:	0018      	movs	r0, r3
 8009a78:	2303      	movs	r3, #3
 8009a7a:	4003      	ands	r3, r0
 8009a7c:	00db      	lsls	r3, r3, #3
 8009a7e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009a80:	4809      	ldr	r0, [pc, #36]	; (8009aa8 <__NVIC_SetPriority+0xd8>)
 8009a82:	1dfb      	adds	r3, r7, #7
 8009a84:	781b      	ldrb	r3, [r3, #0]
 8009a86:	001c      	movs	r4, r3
 8009a88:	230f      	movs	r3, #15
 8009a8a:	4023      	ands	r3, r4
 8009a8c:	3b08      	subs	r3, #8
 8009a8e:	089b      	lsrs	r3, r3, #2
 8009a90:	430a      	orrs	r2, r1
 8009a92:	3306      	adds	r3, #6
 8009a94:	009b      	lsls	r3, r3, #2
 8009a96:	18c3      	adds	r3, r0, r3
 8009a98:	3304      	adds	r3, #4
 8009a9a:	601a      	str	r2, [r3, #0]
}
 8009a9c:	46c0      	nop			; (mov r8, r8)
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	b003      	add	sp, #12
 8009aa2:	bd90      	pop	{r4, r7, pc}
 8009aa4:	e000e100 	.word	0xe000e100
 8009aa8:	e000ed00 	.word	0xe000ed00

08009aac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b082      	sub	sp, #8
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	1e5a      	subs	r2, r3, #1
 8009ab8:	2380      	movs	r3, #128	; 0x80
 8009aba:	045b      	lsls	r3, r3, #17
 8009abc:	429a      	cmp	r2, r3
 8009abe:	d301      	bcc.n	8009ac4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8009ac0:	2301      	movs	r3, #1
 8009ac2:	e010      	b.n	8009ae6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009ac4:	4b0a      	ldr	r3, [pc, #40]	; (8009af0 <SysTick_Config+0x44>)
 8009ac6:	687a      	ldr	r2, [r7, #4]
 8009ac8:	3a01      	subs	r2, #1
 8009aca:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8009acc:	2301      	movs	r3, #1
 8009ace:	425b      	negs	r3, r3
 8009ad0:	2103      	movs	r1, #3
 8009ad2:	0018      	movs	r0, r3
 8009ad4:	f7ff ff7c 	bl	80099d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009ad8:	4b05      	ldr	r3, [pc, #20]	; (8009af0 <SysTick_Config+0x44>)
 8009ada:	2200      	movs	r2, #0
 8009adc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009ade:	4b04      	ldr	r3, [pc, #16]	; (8009af0 <SysTick_Config+0x44>)
 8009ae0:	2207      	movs	r2, #7
 8009ae2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009ae4:	2300      	movs	r3, #0
}
 8009ae6:	0018      	movs	r0, r3
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	b002      	add	sp, #8
 8009aec:	bd80      	pop	{r7, pc}
 8009aee:	46c0      	nop			; (mov r8, r8)
 8009af0:	e000e010 	.word	0xe000e010

08009af4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b084      	sub	sp, #16
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	60b9      	str	r1, [r7, #8]
 8009afc:	607a      	str	r2, [r7, #4]
 8009afe:	210f      	movs	r1, #15
 8009b00:	187b      	adds	r3, r7, r1
 8009b02:	1c02      	adds	r2, r0, #0
 8009b04:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8009b06:	68ba      	ldr	r2, [r7, #8]
 8009b08:	187b      	adds	r3, r7, r1
 8009b0a:	781b      	ldrb	r3, [r3, #0]
 8009b0c:	b25b      	sxtb	r3, r3
 8009b0e:	0011      	movs	r1, r2
 8009b10:	0018      	movs	r0, r3
 8009b12:	f7ff ff5d 	bl	80099d0 <__NVIC_SetPriority>
}
 8009b16:	46c0      	nop			; (mov r8, r8)
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	b004      	add	sp, #16
 8009b1c:	bd80      	pop	{r7, pc}

08009b1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8009b1e:	b580      	push	{r7, lr}
 8009b20:	b082      	sub	sp, #8
 8009b22:	af00      	add	r7, sp, #0
 8009b24:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	0018      	movs	r0, r3
 8009b2a:	f7ff ffbf 	bl	8009aac <SysTick_Config>
 8009b2e:	0003      	movs	r3, r0
}
 8009b30:	0018      	movs	r0, r3
 8009b32:	46bd      	mov	sp, r7
 8009b34:	b002      	add	sp, #8
 8009b36:	bd80      	pop	{r7, pc}

08009b38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b086      	sub	sp, #24
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
 8009b40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8009b42:	2300      	movs	r3, #0
 8009b44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8009b46:	e147      	b.n	8009dd8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	2101      	movs	r1, #1
 8009b4e:	697a      	ldr	r2, [r7, #20]
 8009b50:	4091      	lsls	r1, r2
 8009b52:	000a      	movs	r2, r1
 8009b54:	4013      	ands	r3, r2
 8009b56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d100      	bne.n	8009b60 <HAL_GPIO_Init+0x28>
 8009b5e:	e138      	b.n	8009dd2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	685b      	ldr	r3, [r3, #4]
 8009b64:	2203      	movs	r2, #3
 8009b66:	4013      	ands	r3, r2
 8009b68:	2b01      	cmp	r3, #1
 8009b6a:	d005      	beq.n	8009b78 <HAL_GPIO_Init+0x40>
 8009b6c:	683b      	ldr	r3, [r7, #0]
 8009b6e:	685b      	ldr	r3, [r3, #4]
 8009b70:	2203      	movs	r2, #3
 8009b72:	4013      	ands	r3, r2
 8009b74:	2b02      	cmp	r3, #2
 8009b76:	d130      	bne.n	8009bda <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	689b      	ldr	r3, [r3, #8]
 8009b7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8009b7e:	697b      	ldr	r3, [r7, #20]
 8009b80:	005b      	lsls	r3, r3, #1
 8009b82:	2203      	movs	r2, #3
 8009b84:	409a      	lsls	r2, r3
 8009b86:	0013      	movs	r3, r2
 8009b88:	43da      	mvns	r2, r3
 8009b8a:	693b      	ldr	r3, [r7, #16]
 8009b8c:	4013      	ands	r3, r2
 8009b8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	68da      	ldr	r2, [r3, #12]
 8009b94:	697b      	ldr	r3, [r7, #20]
 8009b96:	005b      	lsls	r3, r3, #1
 8009b98:	409a      	lsls	r2, r3
 8009b9a:	0013      	movs	r3, r2
 8009b9c:	693a      	ldr	r2, [r7, #16]
 8009b9e:	4313      	orrs	r3, r2
 8009ba0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	693a      	ldr	r2, [r7, #16]
 8009ba6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	685b      	ldr	r3, [r3, #4]
 8009bac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8009bae:	2201      	movs	r2, #1
 8009bb0:	697b      	ldr	r3, [r7, #20]
 8009bb2:	409a      	lsls	r2, r3
 8009bb4:	0013      	movs	r3, r2
 8009bb6:	43da      	mvns	r2, r3
 8009bb8:	693b      	ldr	r3, [r7, #16]
 8009bba:	4013      	ands	r3, r2
 8009bbc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	685b      	ldr	r3, [r3, #4]
 8009bc2:	091b      	lsrs	r3, r3, #4
 8009bc4:	2201      	movs	r2, #1
 8009bc6:	401a      	ands	r2, r3
 8009bc8:	697b      	ldr	r3, [r7, #20]
 8009bca:	409a      	lsls	r2, r3
 8009bcc:	0013      	movs	r3, r2
 8009bce:	693a      	ldr	r2, [r7, #16]
 8009bd0:	4313      	orrs	r3, r2
 8009bd2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	693a      	ldr	r2, [r7, #16]
 8009bd8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	685b      	ldr	r3, [r3, #4]
 8009bde:	2203      	movs	r2, #3
 8009be0:	4013      	ands	r3, r2
 8009be2:	2b03      	cmp	r3, #3
 8009be4:	d017      	beq.n	8009c16 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	68db      	ldr	r3, [r3, #12]
 8009bea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8009bec:	697b      	ldr	r3, [r7, #20]
 8009bee:	005b      	lsls	r3, r3, #1
 8009bf0:	2203      	movs	r2, #3
 8009bf2:	409a      	lsls	r2, r3
 8009bf4:	0013      	movs	r3, r2
 8009bf6:	43da      	mvns	r2, r3
 8009bf8:	693b      	ldr	r3, [r7, #16]
 8009bfa:	4013      	ands	r3, r2
 8009bfc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8009bfe:	683b      	ldr	r3, [r7, #0]
 8009c00:	689a      	ldr	r2, [r3, #8]
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	005b      	lsls	r3, r3, #1
 8009c06:	409a      	lsls	r2, r3
 8009c08:	0013      	movs	r3, r2
 8009c0a:	693a      	ldr	r2, [r7, #16]
 8009c0c:	4313      	orrs	r3, r2
 8009c0e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	693a      	ldr	r2, [r7, #16]
 8009c14:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	685b      	ldr	r3, [r3, #4]
 8009c1a:	2203      	movs	r2, #3
 8009c1c:	4013      	ands	r3, r2
 8009c1e:	2b02      	cmp	r3, #2
 8009c20:	d123      	bne.n	8009c6a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8009c22:	697b      	ldr	r3, [r7, #20]
 8009c24:	08da      	lsrs	r2, r3, #3
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	3208      	adds	r2, #8
 8009c2a:	0092      	lsls	r2, r2, #2
 8009c2c:	58d3      	ldr	r3, [r2, r3]
 8009c2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8009c30:	697b      	ldr	r3, [r7, #20]
 8009c32:	2207      	movs	r2, #7
 8009c34:	4013      	ands	r3, r2
 8009c36:	009b      	lsls	r3, r3, #2
 8009c38:	220f      	movs	r2, #15
 8009c3a:	409a      	lsls	r2, r3
 8009c3c:	0013      	movs	r3, r2
 8009c3e:	43da      	mvns	r2, r3
 8009c40:	693b      	ldr	r3, [r7, #16]
 8009c42:	4013      	ands	r3, r2
 8009c44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	691a      	ldr	r2, [r3, #16]
 8009c4a:	697b      	ldr	r3, [r7, #20]
 8009c4c:	2107      	movs	r1, #7
 8009c4e:	400b      	ands	r3, r1
 8009c50:	009b      	lsls	r3, r3, #2
 8009c52:	409a      	lsls	r2, r3
 8009c54:	0013      	movs	r3, r2
 8009c56:	693a      	ldr	r2, [r7, #16]
 8009c58:	4313      	orrs	r3, r2
 8009c5a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8009c5c:	697b      	ldr	r3, [r7, #20]
 8009c5e:	08da      	lsrs	r2, r3, #3
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	3208      	adds	r2, #8
 8009c64:	0092      	lsls	r2, r2, #2
 8009c66:	6939      	ldr	r1, [r7, #16]
 8009c68:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8009c70:	697b      	ldr	r3, [r7, #20]
 8009c72:	005b      	lsls	r3, r3, #1
 8009c74:	2203      	movs	r2, #3
 8009c76:	409a      	lsls	r2, r3
 8009c78:	0013      	movs	r3, r2
 8009c7a:	43da      	mvns	r2, r3
 8009c7c:	693b      	ldr	r3, [r7, #16]
 8009c7e:	4013      	ands	r3, r2
 8009c80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8009c82:	683b      	ldr	r3, [r7, #0]
 8009c84:	685b      	ldr	r3, [r3, #4]
 8009c86:	2203      	movs	r2, #3
 8009c88:	401a      	ands	r2, r3
 8009c8a:	697b      	ldr	r3, [r7, #20]
 8009c8c:	005b      	lsls	r3, r3, #1
 8009c8e:	409a      	lsls	r2, r3
 8009c90:	0013      	movs	r3, r2
 8009c92:	693a      	ldr	r2, [r7, #16]
 8009c94:	4313      	orrs	r3, r2
 8009c96:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	693a      	ldr	r2, [r7, #16]
 8009c9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8009c9e:	683b      	ldr	r3, [r7, #0]
 8009ca0:	685a      	ldr	r2, [r3, #4]
 8009ca2:	23c0      	movs	r3, #192	; 0xc0
 8009ca4:	029b      	lsls	r3, r3, #10
 8009ca6:	4013      	ands	r3, r2
 8009ca8:	d100      	bne.n	8009cac <HAL_GPIO_Init+0x174>
 8009caa:	e092      	b.n	8009dd2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8009cac:	4a50      	ldr	r2, [pc, #320]	; (8009df0 <HAL_GPIO_Init+0x2b8>)
 8009cae:	697b      	ldr	r3, [r7, #20]
 8009cb0:	089b      	lsrs	r3, r3, #2
 8009cb2:	3318      	adds	r3, #24
 8009cb4:	009b      	lsls	r3, r3, #2
 8009cb6:	589b      	ldr	r3, [r3, r2]
 8009cb8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8009cba:	697b      	ldr	r3, [r7, #20]
 8009cbc:	2203      	movs	r2, #3
 8009cbe:	4013      	ands	r3, r2
 8009cc0:	00db      	lsls	r3, r3, #3
 8009cc2:	220f      	movs	r2, #15
 8009cc4:	409a      	lsls	r2, r3
 8009cc6:	0013      	movs	r3, r2
 8009cc8:	43da      	mvns	r2, r3
 8009cca:	693b      	ldr	r3, [r7, #16]
 8009ccc:	4013      	ands	r3, r2
 8009cce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8009cd0:	687a      	ldr	r2, [r7, #4]
 8009cd2:	23a0      	movs	r3, #160	; 0xa0
 8009cd4:	05db      	lsls	r3, r3, #23
 8009cd6:	429a      	cmp	r2, r3
 8009cd8:	d013      	beq.n	8009d02 <HAL_GPIO_Init+0x1ca>
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	4a45      	ldr	r2, [pc, #276]	; (8009df4 <HAL_GPIO_Init+0x2bc>)
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	d00d      	beq.n	8009cfe <HAL_GPIO_Init+0x1c6>
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	4a44      	ldr	r2, [pc, #272]	; (8009df8 <HAL_GPIO_Init+0x2c0>)
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d007      	beq.n	8009cfa <HAL_GPIO_Init+0x1c2>
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	4a43      	ldr	r2, [pc, #268]	; (8009dfc <HAL_GPIO_Init+0x2c4>)
 8009cee:	4293      	cmp	r3, r2
 8009cf0:	d101      	bne.n	8009cf6 <HAL_GPIO_Init+0x1be>
 8009cf2:	2303      	movs	r3, #3
 8009cf4:	e006      	b.n	8009d04 <HAL_GPIO_Init+0x1cc>
 8009cf6:	2305      	movs	r3, #5
 8009cf8:	e004      	b.n	8009d04 <HAL_GPIO_Init+0x1cc>
 8009cfa:	2302      	movs	r3, #2
 8009cfc:	e002      	b.n	8009d04 <HAL_GPIO_Init+0x1cc>
 8009cfe:	2301      	movs	r3, #1
 8009d00:	e000      	b.n	8009d04 <HAL_GPIO_Init+0x1cc>
 8009d02:	2300      	movs	r3, #0
 8009d04:	697a      	ldr	r2, [r7, #20]
 8009d06:	2103      	movs	r1, #3
 8009d08:	400a      	ands	r2, r1
 8009d0a:	00d2      	lsls	r2, r2, #3
 8009d0c:	4093      	lsls	r3, r2
 8009d0e:	693a      	ldr	r2, [r7, #16]
 8009d10:	4313      	orrs	r3, r2
 8009d12:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8009d14:	4936      	ldr	r1, [pc, #216]	; (8009df0 <HAL_GPIO_Init+0x2b8>)
 8009d16:	697b      	ldr	r3, [r7, #20]
 8009d18:	089b      	lsrs	r3, r3, #2
 8009d1a:	3318      	adds	r3, #24
 8009d1c:	009b      	lsls	r3, r3, #2
 8009d1e:	693a      	ldr	r2, [r7, #16]
 8009d20:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8009d22:	4a33      	ldr	r2, [pc, #204]	; (8009df0 <HAL_GPIO_Init+0x2b8>)
 8009d24:	2380      	movs	r3, #128	; 0x80
 8009d26:	58d3      	ldr	r3, [r2, r3]
 8009d28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	43da      	mvns	r2, r3
 8009d2e:	693b      	ldr	r3, [r7, #16]
 8009d30:	4013      	ands	r3, r2
 8009d32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8009d34:	683b      	ldr	r3, [r7, #0]
 8009d36:	685a      	ldr	r2, [r3, #4]
 8009d38:	2380      	movs	r3, #128	; 0x80
 8009d3a:	025b      	lsls	r3, r3, #9
 8009d3c:	4013      	ands	r3, r2
 8009d3e:	d003      	beq.n	8009d48 <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 8009d40:	693a      	ldr	r2, [r7, #16]
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	4313      	orrs	r3, r2
 8009d46:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8009d48:	4929      	ldr	r1, [pc, #164]	; (8009df0 <HAL_GPIO_Init+0x2b8>)
 8009d4a:	2280      	movs	r2, #128	; 0x80
 8009d4c:	693b      	ldr	r3, [r7, #16]
 8009d4e:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 8009d50:	4a27      	ldr	r2, [pc, #156]	; (8009df0 <HAL_GPIO_Init+0x2b8>)
 8009d52:	2384      	movs	r3, #132	; 0x84
 8009d54:	58d3      	ldr	r3, [r2, r3]
 8009d56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	43da      	mvns	r2, r3
 8009d5c:	693b      	ldr	r3, [r7, #16]
 8009d5e:	4013      	ands	r3, r2
 8009d60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8009d62:	683b      	ldr	r3, [r7, #0]
 8009d64:	685a      	ldr	r2, [r3, #4]
 8009d66:	2380      	movs	r3, #128	; 0x80
 8009d68:	029b      	lsls	r3, r3, #10
 8009d6a:	4013      	ands	r3, r2
 8009d6c:	d003      	beq.n	8009d76 <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 8009d6e:	693a      	ldr	r2, [r7, #16]
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	4313      	orrs	r3, r2
 8009d74:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8009d76:	491e      	ldr	r1, [pc, #120]	; (8009df0 <HAL_GPIO_Init+0x2b8>)
 8009d78:	2284      	movs	r2, #132	; 0x84
 8009d7a:	693b      	ldr	r3, [r7, #16]
 8009d7c:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009d7e:	4b1c      	ldr	r3, [pc, #112]	; (8009df0 <HAL_GPIO_Init+0x2b8>)
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	43da      	mvns	r2, r3
 8009d88:	693b      	ldr	r3, [r7, #16]
 8009d8a:	4013      	ands	r3, r2
 8009d8c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	685a      	ldr	r2, [r3, #4]
 8009d92:	2380      	movs	r3, #128	; 0x80
 8009d94:	035b      	lsls	r3, r3, #13
 8009d96:	4013      	ands	r3, r2
 8009d98:	d003      	beq.n	8009da2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8009d9a:	693a      	ldr	r2, [r7, #16]
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	4313      	orrs	r3, r2
 8009da0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8009da2:	4b13      	ldr	r3, [pc, #76]	; (8009df0 <HAL_GPIO_Init+0x2b8>)
 8009da4:	693a      	ldr	r2, [r7, #16]
 8009da6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8009da8:	4b11      	ldr	r3, [pc, #68]	; (8009df0 <HAL_GPIO_Init+0x2b8>)
 8009daa:	685b      	ldr	r3, [r3, #4]
 8009dac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	43da      	mvns	r2, r3
 8009db2:	693b      	ldr	r3, [r7, #16]
 8009db4:	4013      	ands	r3, r2
 8009db6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8009db8:	683b      	ldr	r3, [r7, #0]
 8009dba:	685a      	ldr	r2, [r3, #4]
 8009dbc:	2380      	movs	r3, #128	; 0x80
 8009dbe:	039b      	lsls	r3, r3, #14
 8009dc0:	4013      	ands	r3, r2
 8009dc2:	d003      	beq.n	8009dcc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8009dc4:	693a      	ldr	r2, [r7, #16]
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	4313      	orrs	r3, r2
 8009dca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8009dcc:	4b08      	ldr	r3, [pc, #32]	; (8009df0 <HAL_GPIO_Init+0x2b8>)
 8009dce:	693a      	ldr	r2, [r7, #16]
 8009dd0:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8009dd2:	697b      	ldr	r3, [r7, #20]
 8009dd4:	3301      	adds	r3, #1
 8009dd6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	681a      	ldr	r2, [r3, #0]
 8009ddc:	697b      	ldr	r3, [r7, #20]
 8009dde:	40da      	lsrs	r2, r3
 8009de0:	1e13      	subs	r3, r2, #0
 8009de2:	d000      	beq.n	8009de6 <HAL_GPIO_Init+0x2ae>
 8009de4:	e6b0      	b.n	8009b48 <HAL_GPIO_Init+0x10>
  }
}
 8009de6:	46c0      	nop			; (mov r8, r8)
 8009de8:	46c0      	nop			; (mov r8, r8)
 8009dea:	46bd      	mov	sp, r7
 8009dec:	b006      	add	sp, #24
 8009dee:	bd80      	pop	{r7, pc}
 8009df0:	40021800 	.word	0x40021800
 8009df4:	50000400 	.word	0x50000400
 8009df8:	50000800 	.word	0x50000800
 8009dfc:	50000c00 	.word	0x50000c00

08009e00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b082      	sub	sp, #8
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
 8009e08:	0008      	movs	r0, r1
 8009e0a:	0011      	movs	r1, r2
 8009e0c:	1cbb      	adds	r3, r7, #2
 8009e0e:	1c02      	adds	r2, r0, #0
 8009e10:	801a      	strh	r2, [r3, #0]
 8009e12:	1c7b      	adds	r3, r7, #1
 8009e14:	1c0a      	adds	r2, r1, #0
 8009e16:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009e18:	1c7b      	adds	r3, r7, #1
 8009e1a:	781b      	ldrb	r3, [r3, #0]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d004      	beq.n	8009e2a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8009e20:	1cbb      	adds	r3, r7, #2
 8009e22:	881a      	ldrh	r2, [r3, #0]
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009e28:	e003      	b.n	8009e32 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8009e2a:	1cbb      	adds	r3, r7, #2
 8009e2c:	881a      	ldrh	r2, [r3, #0]
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	629a      	str	r2, [r3, #40]	; 0x28
}
 8009e32:	46c0      	nop			; (mov r8, r8)
 8009e34:	46bd      	mov	sp, r7
 8009e36:	b002      	add	sp, #8
 8009e38:	bd80      	pop	{r7, pc}
	...

08009e3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b082      	sub	sp, #8
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d101      	bne.n	8009e4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	e082      	b.n	8009f54 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	2241      	movs	r2, #65	; 0x41
 8009e52:	5c9b      	ldrb	r3, [r3, r2]
 8009e54:	b2db      	uxtb	r3, r3
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d107      	bne.n	8009e6a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	2240      	movs	r2, #64	; 0x40
 8009e5e:	2100      	movs	r1, #0
 8009e60:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	0018      	movs	r0, r3
 8009e66:	f7ff fa27 	bl	80092b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	2241      	movs	r2, #65	; 0x41
 8009e6e:	2124      	movs	r1, #36	; 0x24
 8009e70:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	681a      	ldr	r2, [r3, #0]
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	2101      	movs	r1, #1
 8009e7e:	438a      	bics	r2, r1
 8009e80:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	685a      	ldr	r2, [r3, #4]
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	4934      	ldr	r1, [pc, #208]	; (8009f5c <HAL_I2C_Init+0x120>)
 8009e8c:	400a      	ands	r2, r1
 8009e8e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	689a      	ldr	r2, [r3, #8]
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	4931      	ldr	r1, [pc, #196]	; (8009f60 <HAL_I2C_Init+0x124>)
 8009e9c:	400a      	ands	r2, r1
 8009e9e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	68db      	ldr	r3, [r3, #12]
 8009ea4:	2b01      	cmp	r3, #1
 8009ea6:	d108      	bne.n	8009eba <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	689a      	ldr	r2, [r3, #8]
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	2180      	movs	r1, #128	; 0x80
 8009eb2:	0209      	lsls	r1, r1, #8
 8009eb4:	430a      	orrs	r2, r1
 8009eb6:	609a      	str	r2, [r3, #8]
 8009eb8:	e007      	b.n	8009eca <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	689a      	ldr	r2, [r3, #8]
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	2184      	movs	r1, #132	; 0x84
 8009ec4:	0209      	lsls	r1, r1, #8
 8009ec6:	430a      	orrs	r2, r1
 8009ec8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	68db      	ldr	r3, [r3, #12]
 8009ece:	2b02      	cmp	r3, #2
 8009ed0:	d104      	bne.n	8009edc <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	2280      	movs	r2, #128	; 0x80
 8009ed8:	0112      	lsls	r2, r2, #4
 8009eda:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	685a      	ldr	r2, [r3, #4]
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	491f      	ldr	r1, [pc, #124]	; (8009f64 <HAL_I2C_Init+0x128>)
 8009ee8:	430a      	orrs	r2, r1
 8009eea:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	68da      	ldr	r2, [r3, #12]
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	491a      	ldr	r1, [pc, #104]	; (8009f60 <HAL_I2C_Init+0x124>)
 8009ef8:	400a      	ands	r2, r1
 8009efa:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	691a      	ldr	r2, [r3, #16]
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	695b      	ldr	r3, [r3, #20]
 8009f04:	431a      	orrs	r2, r3
 8009f06:	0011      	movs	r1, r2
                             (hi2c->Init.OwnAddress2Masks << 8));
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	699b      	ldr	r3, [r3, #24]
 8009f0c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	430a      	orrs	r2, r1
 8009f14:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	69d9      	ldr	r1, [r3, #28]
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	6a1a      	ldr	r2, [r3, #32]
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	430a      	orrs	r2, r1
 8009f24:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	681a      	ldr	r2, [r3, #0]
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	2101      	movs	r1, #1
 8009f32:	430a      	orrs	r2, r1
 8009f34:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2241      	movs	r2, #65	; 0x41
 8009f40:	2120      	movs	r1, #32
 8009f42:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2200      	movs	r2, #0
 8009f48:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2242      	movs	r2, #66	; 0x42
 8009f4e:	2100      	movs	r1, #0
 8009f50:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009f52:	2300      	movs	r3, #0
}
 8009f54:	0018      	movs	r0, r3
 8009f56:	46bd      	mov	sp, r7
 8009f58:	b002      	add	sp, #8
 8009f5a:	bd80      	pop	{r7, pc}
 8009f5c:	f0ffffff 	.word	0xf0ffffff
 8009f60:	ffff7fff 	.word	0xffff7fff
 8009f64:	02008000 	.word	0x02008000

08009f68 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b082      	sub	sp, #8
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
 8009f70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	2241      	movs	r2, #65	; 0x41
 8009f76:	5c9b      	ldrb	r3, [r3, r2]
 8009f78:	b2db      	uxtb	r3, r3
 8009f7a:	2b20      	cmp	r3, #32
 8009f7c:	d138      	bne.n	8009ff0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2240      	movs	r2, #64	; 0x40
 8009f82:	5c9b      	ldrb	r3, [r3, r2]
 8009f84:	2b01      	cmp	r3, #1
 8009f86:	d101      	bne.n	8009f8c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009f88:	2302      	movs	r3, #2
 8009f8a:	e032      	b.n	8009ff2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2240      	movs	r2, #64	; 0x40
 8009f90:	2101      	movs	r1, #1
 8009f92:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	2241      	movs	r2, #65	; 0x41
 8009f98:	2124      	movs	r1, #36	; 0x24
 8009f9a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	681a      	ldr	r2, [r3, #0]
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	2101      	movs	r1, #1
 8009fa8:	438a      	bics	r2, r1
 8009faa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	681a      	ldr	r2, [r3, #0]
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	4911      	ldr	r1, [pc, #68]	; (8009ffc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8009fb8:	400a      	ands	r2, r1
 8009fba:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	6819      	ldr	r1, [r3, #0]
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	683a      	ldr	r2, [r7, #0]
 8009fc8:	430a      	orrs	r2, r1
 8009fca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	681a      	ldr	r2, [r3, #0]
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	2101      	movs	r1, #1
 8009fd8:	430a      	orrs	r2, r1
 8009fda:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2241      	movs	r2, #65	; 0x41
 8009fe0:	2120      	movs	r1, #32
 8009fe2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2240      	movs	r2, #64	; 0x40
 8009fe8:	2100      	movs	r1, #0
 8009fea:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8009fec:	2300      	movs	r3, #0
 8009fee:	e000      	b.n	8009ff2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009ff0:	2302      	movs	r3, #2
  }
}
 8009ff2:	0018      	movs	r0, r3
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	b002      	add	sp, #8
 8009ff8:	bd80      	pop	{r7, pc}
 8009ffa:	46c0      	nop			; (mov r8, r8)
 8009ffc:	ffffefff 	.word	0xffffefff

0800a000 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a000:	b580      	push	{r7, lr}
 800a002:	b084      	sub	sp, #16
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
 800a008:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	2241      	movs	r2, #65	; 0x41
 800a00e:	5c9b      	ldrb	r3, [r3, r2]
 800a010:	b2db      	uxtb	r3, r3
 800a012:	2b20      	cmp	r3, #32
 800a014:	d139      	bne.n	800a08a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2240      	movs	r2, #64	; 0x40
 800a01a:	5c9b      	ldrb	r3, [r3, r2]
 800a01c:	2b01      	cmp	r3, #1
 800a01e:	d101      	bne.n	800a024 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a020:	2302      	movs	r3, #2
 800a022:	e033      	b.n	800a08c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2240      	movs	r2, #64	; 0x40
 800a028:	2101      	movs	r1, #1
 800a02a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	2241      	movs	r2, #65	; 0x41
 800a030:	2124      	movs	r1, #36	; 0x24
 800a032:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	681a      	ldr	r2, [r3, #0]
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	2101      	movs	r1, #1
 800a040:	438a      	bics	r2, r1
 800a042:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	4a11      	ldr	r2, [pc, #68]	; (800a094 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800a050:	4013      	ands	r3, r2
 800a052:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a054:	683b      	ldr	r3, [r7, #0]
 800a056:	021b      	lsls	r3, r3, #8
 800a058:	68fa      	ldr	r2, [r7, #12]
 800a05a:	4313      	orrs	r3, r2
 800a05c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	68fa      	ldr	r2, [r7, #12]
 800a064:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	681a      	ldr	r2, [r3, #0]
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	2101      	movs	r1, #1
 800a072:	430a      	orrs	r2, r1
 800a074:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2241      	movs	r2, #65	; 0x41
 800a07a:	2120      	movs	r1, #32
 800a07c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2240      	movs	r2, #64	; 0x40
 800a082:	2100      	movs	r1, #0
 800a084:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800a086:	2300      	movs	r3, #0
 800a088:	e000      	b.n	800a08c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a08a:	2302      	movs	r3, #2
  }
}
 800a08c:	0018      	movs	r0, r3
 800a08e:	46bd      	mov	sp, r7
 800a090:	b004      	add	sp, #16
 800a092:	bd80      	pop	{r7, pc}
 800a094:	fffff0ff 	.word	0xfffff0ff

0800a098 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b084      	sub	sp, #16
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800a0a0:	4b19      	ldr	r3, [pc, #100]	; (800a108 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	4a19      	ldr	r2, [pc, #100]	; (800a10c <HAL_PWREx_ControlVoltageScaling+0x74>)
 800a0a6:	4013      	ands	r3, r2
 800a0a8:	0019      	movs	r1, r3
 800a0aa:	4b17      	ldr	r3, [pc, #92]	; (800a108 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800a0ac:	687a      	ldr	r2, [r7, #4]
 800a0ae:	430a      	orrs	r2, r1
 800a0b0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a0b2:	687a      	ldr	r2, [r7, #4]
 800a0b4:	2380      	movs	r3, #128	; 0x80
 800a0b6:	009b      	lsls	r3, r3, #2
 800a0b8:	429a      	cmp	r2, r3
 800a0ba:	d11f      	bne.n	800a0fc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800a0bc:	4b14      	ldr	r3, [pc, #80]	; (800a110 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800a0be:	681a      	ldr	r2, [r3, #0]
 800a0c0:	0013      	movs	r3, r2
 800a0c2:	005b      	lsls	r3, r3, #1
 800a0c4:	189b      	adds	r3, r3, r2
 800a0c6:	005b      	lsls	r3, r3, #1
 800a0c8:	4912      	ldr	r1, [pc, #72]	; (800a114 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800a0ca:	0018      	movs	r0, r3
 800a0cc:	f7f6 f834 	bl	8000138 <__udivsi3>
 800a0d0:	0003      	movs	r3, r0
 800a0d2:	3301      	adds	r3, #1
 800a0d4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a0d6:	e008      	b.n	800a0ea <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d003      	beq.n	800a0e6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	3b01      	subs	r3, #1
 800a0e2:	60fb      	str	r3, [r7, #12]
 800a0e4:	e001      	b.n	800a0ea <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800a0e6:	2303      	movs	r3, #3
 800a0e8:	e009      	b.n	800a0fe <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a0ea:	4b07      	ldr	r3, [pc, #28]	; (800a108 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800a0ec:	695a      	ldr	r2, [r3, #20]
 800a0ee:	2380      	movs	r3, #128	; 0x80
 800a0f0:	00db      	lsls	r3, r3, #3
 800a0f2:	401a      	ands	r2, r3
 800a0f4:	2380      	movs	r3, #128	; 0x80
 800a0f6:	00db      	lsls	r3, r3, #3
 800a0f8:	429a      	cmp	r2, r3
 800a0fa:	d0ed      	beq.n	800a0d8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800a0fc:	2300      	movs	r3, #0
}
 800a0fe:	0018      	movs	r0, r3
 800a100:	46bd      	mov	sp, r7
 800a102:	b004      	add	sp, #16
 800a104:	bd80      	pop	{r7, pc}
 800a106:	46c0      	nop			; (mov r8, r8)
 800a108:	40007000 	.word	0x40007000
 800a10c:	fffff9ff 	.word	0xfffff9ff
 800a110:	20000004 	.word	0x20000004
 800a114:	000f4240 	.word	0x000f4240

0800a118 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800a11c:	4b03      	ldr	r3, [pc, #12]	; (800a12c <LL_RCC_GetAPB1Prescaler+0x14>)
 800a11e:	689a      	ldr	r2, [r3, #8]
 800a120:	23e0      	movs	r3, #224	; 0xe0
 800a122:	01db      	lsls	r3, r3, #7
 800a124:	4013      	ands	r3, r2
}
 800a126:	0018      	movs	r0, r3
 800a128:	46bd      	mov	sp, r7
 800a12a:	bd80      	pop	{r7, pc}
 800a12c:	40021000 	.word	0x40021000

0800a130 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b088      	sub	sp, #32
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d101      	bne.n	800a142 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a13e:	2301      	movs	r3, #1
 800a140:	e2f9      	b.n	800a736 <HAL_RCC_OscConfig+0x606>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	2201      	movs	r2, #1
 800a148:	4013      	ands	r3, r2
 800a14a:	d100      	bne.n	800a14e <HAL_RCC_OscConfig+0x1e>
 800a14c:	e07c      	b.n	800a248 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a14e:	4bc3      	ldr	r3, [pc, #780]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a150:	689b      	ldr	r3, [r3, #8]
 800a152:	2238      	movs	r2, #56	; 0x38
 800a154:	4013      	ands	r3, r2
 800a156:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a158:	4bc0      	ldr	r3, [pc, #768]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a15a:	68db      	ldr	r3, [r3, #12]
 800a15c:	2203      	movs	r2, #3
 800a15e:	4013      	ands	r3, r2
 800a160:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800a162:	69bb      	ldr	r3, [r7, #24]
 800a164:	2b10      	cmp	r3, #16
 800a166:	d102      	bne.n	800a16e <HAL_RCC_OscConfig+0x3e>
 800a168:	697b      	ldr	r3, [r7, #20]
 800a16a:	2b03      	cmp	r3, #3
 800a16c:	d002      	beq.n	800a174 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800a16e:	69bb      	ldr	r3, [r7, #24]
 800a170:	2b08      	cmp	r3, #8
 800a172:	d10b      	bne.n	800a18c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a174:	4bb9      	ldr	r3, [pc, #740]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a176:	681a      	ldr	r2, [r3, #0]
 800a178:	2380      	movs	r3, #128	; 0x80
 800a17a:	029b      	lsls	r3, r3, #10
 800a17c:	4013      	ands	r3, r2
 800a17e:	d062      	beq.n	800a246 <HAL_RCC_OscConfig+0x116>
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	685b      	ldr	r3, [r3, #4]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d15e      	bne.n	800a246 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800a188:	2301      	movs	r3, #1
 800a18a:	e2d4      	b.n	800a736 <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	685a      	ldr	r2, [r3, #4]
 800a190:	2380      	movs	r3, #128	; 0x80
 800a192:	025b      	lsls	r3, r3, #9
 800a194:	429a      	cmp	r2, r3
 800a196:	d107      	bne.n	800a1a8 <HAL_RCC_OscConfig+0x78>
 800a198:	4bb0      	ldr	r3, [pc, #704]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a19a:	681a      	ldr	r2, [r3, #0]
 800a19c:	4baf      	ldr	r3, [pc, #700]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a19e:	2180      	movs	r1, #128	; 0x80
 800a1a0:	0249      	lsls	r1, r1, #9
 800a1a2:	430a      	orrs	r2, r1
 800a1a4:	601a      	str	r2, [r3, #0]
 800a1a6:	e020      	b.n	800a1ea <HAL_RCC_OscConfig+0xba>
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	685a      	ldr	r2, [r3, #4]
 800a1ac:	23a0      	movs	r3, #160	; 0xa0
 800a1ae:	02db      	lsls	r3, r3, #11
 800a1b0:	429a      	cmp	r2, r3
 800a1b2:	d10e      	bne.n	800a1d2 <HAL_RCC_OscConfig+0xa2>
 800a1b4:	4ba9      	ldr	r3, [pc, #676]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a1b6:	681a      	ldr	r2, [r3, #0]
 800a1b8:	4ba8      	ldr	r3, [pc, #672]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a1ba:	2180      	movs	r1, #128	; 0x80
 800a1bc:	02c9      	lsls	r1, r1, #11
 800a1be:	430a      	orrs	r2, r1
 800a1c0:	601a      	str	r2, [r3, #0]
 800a1c2:	4ba6      	ldr	r3, [pc, #664]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a1c4:	681a      	ldr	r2, [r3, #0]
 800a1c6:	4ba5      	ldr	r3, [pc, #660]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a1c8:	2180      	movs	r1, #128	; 0x80
 800a1ca:	0249      	lsls	r1, r1, #9
 800a1cc:	430a      	orrs	r2, r1
 800a1ce:	601a      	str	r2, [r3, #0]
 800a1d0:	e00b      	b.n	800a1ea <HAL_RCC_OscConfig+0xba>
 800a1d2:	4ba2      	ldr	r3, [pc, #648]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a1d4:	681a      	ldr	r2, [r3, #0]
 800a1d6:	4ba1      	ldr	r3, [pc, #644]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a1d8:	49a1      	ldr	r1, [pc, #644]	; (800a460 <HAL_RCC_OscConfig+0x330>)
 800a1da:	400a      	ands	r2, r1
 800a1dc:	601a      	str	r2, [r3, #0]
 800a1de:	4b9f      	ldr	r3, [pc, #636]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a1e0:	681a      	ldr	r2, [r3, #0]
 800a1e2:	4b9e      	ldr	r3, [pc, #632]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a1e4:	499f      	ldr	r1, [pc, #636]	; (800a464 <HAL_RCC_OscConfig+0x334>)
 800a1e6:	400a      	ands	r2, r1
 800a1e8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	685b      	ldr	r3, [r3, #4]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d014      	beq.n	800a21c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a1f2:	f7ff fba9 	bl	8009948 <HAL_GetTick>
 800a1f6:	0003      	movs	r3, r0
 800a1f8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a1fa:	e008      	b.n	800a20e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a1fc:	f7ff fba4 	bl	8009948 <HAL_GetTick>
 800a200:	0002      	movs	r2, r0
 800a202:	693b      	ldr	r3, [r7, #16]
 800a204:	1ad3      	subs	r3, r2, r3
 800a206:	2b64      	cmp	r3, #100	; 0x64
 800a208:	d901      	bls.n	800a20e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800a20a:	2303      	movs	r3, #3
 800a20c:	e293      	b.n	800a736 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a20e:	4b93      	ldr	r3, [pc, #588]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a210:	681a      	ldr	r2, [r3, #0]
 800a212:	2380      	movs	r3, #128	; 0x80
 800a214:	029b      	lsls	r3, r3, #10
 800a216:	4013      	ands	r3, r2
 800a218:	d0f0      	beq.n	800a1fc <HAL_RCC_OscConfig+0xcc>
 800a21a:	e015      	b.n	800a248 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a21c:	f7ff fb94 	bl	8009948 <HAL_GetTick>
 800a220:	0003      	movs	r3, r0
 800a222:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a224:	e008      	b.n	800a238 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a226:	f7ff fb8f 	bl	8009948 <HAL_GetTick>
 800a22a:	0002      	movs	r2, r0
 800a22c:	693b      	ldr	r3, [r7, #16]
 800a22e:	1ad3      	subs	r3, r2, r3
 800a230:	2b64      	cmp	r3, #100	; 0x64
 800a232:	d901      	bls.n	800a238 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800a234:	2303      	movs	r3, #3
 800a236:	e27e      	b.n	800a736 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a238:	4b88      	ldr	r3, [pc, #544]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a23a:	681a      	ldr	r2, [r3, #0]
 800a23c:	2380      	movs	r3, #128	; 0x80
 800a23e:	029b      	lsls	r3, r3, #10
 800a240:	4013      	ands	r3, r2
 800a242:	d1f0      	bne.n	800a226 <HAL_RCC_OscConfig+0xf6>
 800a244:	e000      	b.n	800a248 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a246:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	2202      	movs	r2, #2
 800a24e:	4013      	ands	r3, r2
 800a250:	d100      	bne.n	800a254 <HAL_RCC_OscConfig+0x124>
 800a252:	e099      	b.n	800a388 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a254:	4b81      	ldr	r3, [pc, #516]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a256:	689b      	ldr	r3, [r3, #8]
 800a258:	2238      	movs	r2, #56	; 0x38
 800a25a:	4013      	ands	r3, r2
 800a25c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a25e:	4b7f      	ldr	r3, [pc, #508]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a260:	68db      	ldr	r3, [r3, #12]
 800a262:	2203      	movs	r2, #3
 800a264:	4013      	ands	r3, r2
 800a266:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800a268:	69bb      	ldr	r3, [r7, #24]
 800a26a:	2b10      	cmp	r3, #16
 800a26c:	d102      	bne.n	800a274 <HAL_RCC_OscConfig+0x144>
 800a26e:	697b      	ldr	r3, [r7, #20]
 800a270:	2b02      	cmp	r3, #2
 800a272:	d002      	beq.n	800a27a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800a274:	69bb      	ldr	r3, [r7, #24]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d135      	bne.n	800a2e6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a27a:	4b78      	ldr	r3, [pc, #480]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a27c:	681a      	ldr	r2, [r3, #0]
 800a27e:	2380      	movs	r3, #128	; 0x80
 800a280:	00db      	lsls	r3, r3, #3
 800a282:	4013      	ands	r3, r2
 800a284:	d005      	beq.n	800a292 <HAL_RCC_OscConfig+0x162>
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	68db      	ldr	r3, [r3, #12]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d101      	bne.n	800a292 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800a28e:	2301      	movs	r3, #1
 800a290:	e251      	b.n	800a736 <HAL_RCC_OscConfig+0x606>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a292:	4b72      	ldr	r3, [pc, #456]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a294:	685b      	ldr	r3, [r3, #4]
 800a296:	4a74      	ldr	r2, [pc, #464]	; (800a468 <HAL_RCC_OscConfig+0x338>)
 800a298:	4013      	ands	r3, r2
 800a29a:	0019      	movs	r1, r3
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	695b      	ldr	r3, [r3, #20]
 800a2a0:	021a      	lsls	r2, r3, #8
 800a2a2:	4b6e      	ldr	r3, [pc, #440]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a2a4:	430a      	orrs	r2, r1
 800a2a6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a2a8:	69bb      	ldr	r3, [r7, #24]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d112      	bne.n	800a2d4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800a2ae:	4b6b      	ldr	r3, [pc, #428]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	4a6e      	ldr	r2, [pc, #440]	; (800a46c <HAL_RCC_OscConfig+0x33c>)
 800a2b4:	4013      	ands	r3, r2
 800a2b6:	0019      	movs	r1, r3
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	691a      	ldr	r2, [r3, #16]
 800a2bc:	4b67      	ldr	r3, [pc, #412]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a2be:	430a      	orrs	r2, r1
 800a2c0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800a2c2:	4b66      	ldr	r3, [pc, #408]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	0adb      	lsrs	r3, r3, #11
 800a2c8:	2207      	movs	r2, #7
 800a2ca:	4013      	ands	r3, r2
 800a2cc:	4a68      	ldr	r2, [pc, #416]	; (800a470 <HAL_RCC_OscConfig+0x340>)
 800a2ce:	40da      	lsrs	r2, r3
 800a2d0:	4b68      	ldr	r3, [pc, #416]	; (800a474 <HAL_RCC_OscConfig+0x344>)
 800a2d2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a2d4:	4b68      	ldr	r3, [pc, #416]	; (800a478 <HAL_RCC_OscConfig+0x348>)
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	0018      	movs	r0, r3
 800a2da:	f7ff fad9 	bl	8009890 <HAL_InitTick>
 800a2de:	1e03      	subs	r3, r0, #0
 800a2e0:	d051      	beq.n	800a386 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800a2e2:	2301      	movs	r3, #1
 800a2e4:	e227      	b.n	800a736 <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	68db      	ldr	r3, [r3, #12]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d030      	beq.n	800a350 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800a2ee:	4b5b      	ldr	r3, [pc, #364]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	4a5e      	ldr	r2, [pc, #376]	; (800a46c <HAL_RCC_OscConfig+0x33c>)
 800a2f4:	4013      	ands	r3, r2
 800a2f6:	0019      	movs	r1, r3
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	691a      	ldr	r2, [r3, #16]
 800a2fc:	4b57      	ldr	r3, [pc, #348]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a2fe:	430a      	orrs	r2, r1
 800a300:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800a302:	4b56      	ldr	r3, [pc, #344]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a304:	681a      	ldr	r2, [r3, #0]
 800a306:	4b55      	ldr	r3, [pc, #340]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a308:	2180      	movs	r1, #128	; 0x80
 800a30a:	0049      	lsls	r1, r1, #1
 800a30c:	430a      	orrs	r2, r1
 800a30e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a310:	f7ff fb1a 	bl	8009948 <HAL_GetTick>
 800a314:	0003      	movs	r3, r0
 800a316:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a318:	e008      	b.n	800a32c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a31a:	f7ff fb15 	bl	8009948 <HAL_GetTick>
 800a31e:	0002      	movs	r2, r0
 800a320:	693b      	ldr	r3, [r7, #16]
 800a322:	1ad3      	subs	r3, r2, r3
 800a324:	2b02      	cmp	r3, #2
 800a326:	d901      	bls.n	800a32c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800a328:	2303      	movs	r3, #3
 800a32a:	e204      	b.n	800a736 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a32c:	4b4b      	ldr	r3, [pc, #300]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a32e:	681a      	ldr	r2, [r3, #0]
 800a330:	2380      	movs	r3, #128	; 0x80
 800a332:	00db      	lsls	r3, r3, #3
 800a334:	4013      	ands	r3, r2
 800a336:	d0f0      	beq.n	800a31a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a338:	4b48      	ldr	r3, [pc, #288]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a33a:	685b      	ldr	r3, [r3, #4]
 800a33c:	4a4a      	ldr	r2, [pc, #296]	; (800a468 <HAL_RCC_OscConfig+0x338>)
 800a33e:	4013      	ands	r3, r2
 800a340:	0019      	movs	r1, r3
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	695b      	ldr	r3, [r3, #20]
 800a346:	021a      	lsls	r2, r3, #8
 800a348:	4b44      	ldr	r3, [pc, #272]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a34a:	430a      	orrs	r2, r1
 800a34c:	605a      	str	r2, [r3, #4]
 800a34e:	e01b      	b.n	800a388 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800a350:	4b42      	ldr	r3, [pc, #264]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a352:	681a      	ldr	r2, [r3, #0]
 800a354:	4b41      	ldr	r3, [pc, #260]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a356:	4949      	ldr	r1, [pc, #292]	; (800a47c <HAL_RCC_OscConfig+0x34c>)
 800a358:	400a      	ands	r2, r1
 800a35a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a35c:	f7ff faf4 	bl	8009948 <HAL_GetTick>
 800a360:	0003      	movs	r3, r0
 800a362:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a364:	e008      	b.n	800a378 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a366:	f7ff faef 	bl	8009948 <HAL_GetTick>
 800a36a:	0002      	movs	r2, r0
 800a36c:	693b      	ldr	r3, [r7, #16]
 800a36e:	1ad3      	subs	r3, r2, r3
 800a370:	2b02      	cmp	r3, #2
 800a372:	d901      	bls.n	800a378 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800a374:	2303      	movs	r3, #3
 800a376:	e1de      	b.n	800a736 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a378:	4b38      	ldr	r3, [pc, #224]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a37a:	681a      	ldr	r2, [r3, #0]
 800a37c:	2380      	movs	r3, #128	; 0x80
 800a37e:	00db      	lsls	r3, r3, #3
 800a380:	4013      	ands	r3, r2
 800a382:	d1f0      	bne.n	800a366 <HAL_RCC_OscConfig+0x236>
 800a384:	e000      	b.n	800a388 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a386:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	2208      	movs	r2, #8
 800a38e:	4013      	ands	r3, r2
 800a390:	d047      	beq.n	800a422 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800a392:	4b32      	ldr	r3, [pc, #200]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a394:	689b      	ldr	r3, [r3, #8]
 800a396:	2238      	movs	r2, #56	; 0x38
 800a398:	4013      	ands	r3, r2
 800a39a:	2b18      	cmp	r3, #24
 800a39c:	d10a      	bne.n	800a3b4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800a39e:	4b2f      	ldr	r3, [pc, #188]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a3a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a3a2:	2202      	movs	r2, #2
 800a3a4:	4013      	ands	r3, r2
 800a3a6:	d03c      	beq.n	800a422 <HAL_RCC_OscConfig+0x2f2>
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	699b      	ldr	r3, [r3, #24]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d138      	bne.n	800a422 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800a3b0:	2301      	movs	r3, #1
 800a3b2:	e1c0      	b.n	800a736 <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	699b      	ldr	r3, [r3, #24]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d019      	beq.n	800a3f0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800a3bc:	4b27      	ldr	r3, [pc, #156]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a3be:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800a3c0:	4b26      	ldr	r3, [pc, #152]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a3c2:	2101      	movs	r1, #1
 800a3c4:	430a      	orrs	r2, r1
 800a3c6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3c8:	f7ff fabe 	bl	8009948 <HAL_GetTick>
 800a3cc:	0003      	movs	r3, r0
 800a3ce:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a3d0:	e008      	b.n	800a3e4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a3d2:	f7ff fab9 	bl	8009948 <HAL_GetTick>
 800a3d6:	0002      	movs	r2, r0
 800a3d8:	693b      	ldr	r3, [r7, #16]
 800a3da:	1ad3      	subs	r3, r2, r3
 800a3dc:	2b02      	cmp	r3, #2
 800a3de:	d901      	bls.n	800a3e4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800a3e0:	2303      	movs	r3, #3
 800a3e2:	e1a8      	b.n	800a736 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a3e4:	4b1d      	ldr	r3, [pc, #116]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a3e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a3e8:	2202      	movs	r2, #2
 800a3ea:	4013      	ands	r3, r2
 800a3ec:	d0f1      	beq.n	800a3d2 <HAL_RCC_OscConfig+0x2a2>
 800a3ee:	e018      	b.n	800a422 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800a3f0:	4b1a      	ldr	r3, [pc, #104]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a3f2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800a3f4:	4b19      	ldr	r3, [pc, #100]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a3f6:	2101      	movs	r1, #1
 800a3f8:	438a      	bics	r2, r1
 800a3fa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3fc:	f7ff faa4 	bl	8009948 <HAL_GetTick>
 800a400:	0003      	movs	r3, r0
 800a402:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a404:	e008      	b.n	800a418 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a406:	f7ff fa9f 	bl	8009948 <HAL_GetTick>
 800a40a:	0002      	movs	r2, r0
 800a40c:	693b      	ldr	r3, [r7, #16]
 800a40e:	1ad3      	subs	r3, r2, r3
 800a410:	2b02      	cmp	r3, #2
 800a412:	d901      	bls.n	800a418 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800a414:	2303      	movs	r3, #3
 800a416:	e18e      	b.n	800a736 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a418:	4b10      	ldr	r3, [pc, #64]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a41a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a41c:	2202      	movs	r2, #2
 800a41e:	4013      	ands	r3, r2
 800a420:	d1f1      	bne.n	800a406 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	2204      	movs	r2, #4
 800a428:	4013      	ands	r3, r2
 800a42a:	d100      	bne.n	800a42e <HAL_RCC_OscConfig+0x2fe>
 800a42c:	e0c6      	b.n	800a5bc <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a42e:	231f      	movs	r3, #31
 800a430:	18fb      	adds	r3, r7, r3
 800a432:	2200      	movs	r2, #0
 800a434:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800a436:	4b09      	ldr	r3, [pc, #36]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a438:	689b      	ldr	r3, [r3, #8]
 800a43a:	2238      	movs	r2, #56	; 0x38
 800a43c:	4013      	ands	r3, r2
 800a43e:	2b20      	cmp	r3, #32
 800a440:	d11e      	bne.n	800a480 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800a442:	4b06      	ldr	r3, [pc, #24]	; (800a45c <HAL_RCC_OscConfig+0x32c>)
 800a444:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a446:	2202      	movs	r2, #2
 800a448:	4013      	ands	r3, r2
 800a44a:	d100      	bne.n	800a44e <HAL_RCC_OscConfig+0x31e>
 800a44c:	e0b6      	b.n	800a5bc <HAL_RCC_OscConfig+0x48c>
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	689b      	ldr	r3, [r3, #8]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d000      	beq.n	800a458 <HAL_RCC_OscConfig+0x328>
 800a456:	e0b1      	b.n	800a5bc <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800a458:	2301      	movs	r3, #1
 800a45a:	e16c      	b.n	800a736 <HAL_RCC_OscConfig+0x606>
 800a45c:	40021000 	.word	0x40021000
 800a460:	fffeffff 	.word	0xfffeffff
 800a464:	fffbffff 	.word	0xfffbffff
 800a468:	ffff80ff 	.word	0xffff80ff
 800a46c:	ffffc7ff 	.word	0xffffc7ff
 800a470:	00f42400 	.word	0x00f42400
 800a474:	20000004 	.word	0x20000004
 800a478:	20000008 	.word	0x20000008
 800a47c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a480:	4baf      	ldr	r3, [pc, #700]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a482:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a484:	2380      	movs	r3, #128	; 0x80
 800a486:	055b      	lsls	r3, r3, #21
 800a488:	4013      	ands	r3, r2
 800a48a:	d101      	bne.n	800a490 <HAL_RCC_OscConfig+0x360>
 800a48c:	2301      	movs	r3, #1
 800a48e:	e000      	b.n	800a492 <HAL_RCC_OscConfig+0x362>
 800a490:	2300      	movs	r3, #0
 800a492:	2b00      	cmp	r3, #0
 800a494:	d011      	beq.n	800a4ba <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800a496:	4baa      	ldr	r3, [pc, #680]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a498:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a49a:	4ba9      	ldr	r3, [pc, #676]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a49c:	2180      	movs	r1, #128	; 0x80
 800a49e:	0549      	lsls	r1, r1, #21
 800a4a0:	430a      	orrs	r2, r1
 800a4a2:	63da      	str	r2, [r3, #60]	; 0x3c
 800a4a4:	4ba6      	ldr	r3, [pc, #664]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a4a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a4a8:	2380      	movs	r3, #128	; 0x80
 800a4aa:	055b      	lsls	r3, r3, #21
 800a4ac:	4013      	ands	r3, r2
 800a4ae:	60fb      	str	r3, [r7, #12]
 800a4b0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800a4b2:	231f      	movs	r3, #31
 800a4b4:	18fb      	adds	r3, r7, r3
 800a4b6:	2201      	movs	r2, #1
 800a4b8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a4ba:	4ba2      	ldr	r3, [pc, #648]	; (800a744 <HAL_RCC_OscConfig+0x614>)
 800a4bc:	681a      	ldr	r2, [r3, #0]
 800a4be:	2380      	movs	r3, #128	; 0x80
 800a4c0:	005b      	lsls	r3, r3, #1
 800a4c2:	4013      	ands	r3, r2
 800a4c4:	d11a      	bne.n	800a4fc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a4c6:	4b9f      	ldr	r3, [pc, #636]	; (800a744 <HAL_RCC_OscConfig+0x614>)
 800a4c8:	681a      	ldr	r2, [r3, #0]
 800a4ca:	4b9e      	ldr	r3, [pc, #632]	; (800a744 <HAL_RCC_OscConfig+0x614>)
 800a4cc:	2180      	movs	r1, #128	; 0x80
 800a4ce:	0049      	lsls	r1, r1, #1
 800a4d0:	430a      	orrs	r2, r1
 800a4d2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800a4d4:	f7ff fa38 	bl	8009948 <HAL_GetTick>
 800a4d8:	0003      	movs	r3, r0
 800a4da:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a4dc:	e008      	b.n	800a4f0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a4de:	f7ff fa33 	bl	8009948 <HAL_GetTick>
 800a4e2:	0002      	movs	r2, r0
 800a4e4:	693b      	ldr	r3, [r7, #16]
 800a4e6:	1ad3      	subs	r3, r2, r3
 800a4e8:	2b02      	cmp	r3, #2
 800a4ea:	d901      	bls.n	800a4f0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800a4ec:	2303      	movs	r3, #3
 800a4ee:	e122      	b.n	800a736 <HAL_RCC_OscConfig+0x606>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a4f0:	4b94      	ldr	r3, [pc, #592]	; (800a744 <HAL_RCC_OscConfig+0x614>)
 800a4f2:	681a      	ldr	r2, [r3, #0]
 800a4f4:	2380      	movs	r3, #128	; 0x80
 800a4f6:	005b      	lsls	r3, r3, #1
 800a4f8:	4013      	ands	r3, r2
 800a4fa:	d0f0      	beq.n	800a4de <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	689b      	ldr	r3, [r3, #8]
 800a500:	2b01      	cmp	r3, #1
 800a502:	d106      	bne.n	800a512 <HAL_RCC_OscConfig+0x3e2>
 800a504:	4b8e      	ldr	r3, [pc, #568]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a506:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a508:	4b8d      	ldr	r3, [pc, #564]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a50a:	2101      	movs	r1, #1
 800a50c:	430a      	orrs	r2, r1
 800a50e:	65da      	str	r2, [r3, #92]	; 0x5c
 800a510:	e01c      	b.n	800a54c <HAL_RCC_OscConfig+0x41c>
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	689b      	ldr	r3, [r3, #8]
 800a516:	2b05      	cmp	r3, #5
 800a518:	d10c      	bne.n	800a534 <HAL_RCC_OscConfig+0x404>
 800a51a:	4b89      	ldr	r3, [pc, #548]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a51c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a51e:	4b88      	ldr	r3, [pc, #544]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a520:	2104      	movs	r1, #4
 800a522:	430a      	orrs	r2, r1
 800a524:	65da      	str	r2, [r3, #92]	; 0x5c
 800a526:	4b86      	ldr	r3, [pc, #536]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a528:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a52a:	4b85      	ldr	r3, [pc, #532]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a52c:	2101      	movs	r1, #1
 800a52e:	430a      	orrs	r2, r1
 800a530:	65da      	str	r2, [r3, #92]	; 0x5c
 800a532:	e00b      	b.n	800a54c <HAL_RCC_OscConfig+0x41c>
 800a534:	4b82      	ldr	r3, [pc, #520]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a536:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a538:	4b81      	ldr	r3, [pc, #516]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a53a:	2101      	movs	r1, #1
 800a53c:	438a      	bics	r2, r1
 800a53e:	65da      	str	r2, [r3, #92]	; 0x5c
 800a540:	4b7f      	ldr	r3, [pc, #508]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a542:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a544:	4b7e      	ldr	r3, [pc, #504]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a546:	2104      	movs	r1, #4
 800a548:	438a      	bics	r2, r1
 800a54a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	689b      	ldr	r3, [r3, #8]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d014      	beq.n	800a57e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a554:	f7ff f9f8 	bl	8009948 <HAL_GetTick>
 800a558:	0003      	movs	r3, r0
 800a55a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a55c:	e009      	b.n	800a572 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a55e:	f7ff f9f3 	bl	8009948 <HAL_GetTick>
 800a562:	0002      	movs	r2, r0
 800a564:	693b      	ldr	r3, [r7, #16]
 800a566:	1ad3      	subs	r3, r2, r3
 800a568:	4a77      	ldr	r2, [pc, #476]	; (800a748 <HAL_RCC_OscConfig+0x618>)
 800a56a:	4293      	cmp	r3, r2
 800a56c:	d901      	bls.n	800a572 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800a56e:	2303      	movs	r3, #3
 800a570:	e0e1      	b.n	800a736 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a572:	4b73      	ldr	r3, [pc, #460]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a574:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a576:	2202      	movs	r2, #2
 800a578:	4013      	ands	r3, r2
 800a57a:	d0f0      	beq.n	800a55e <HAL_RCC_OscConfig+0x42e>
 800a57c:	e013      	b.n	800a5a6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a57e:	f7ff f9e3 	bl	8009948 <HAL_GetTick>
 800a582:	0003      	movs	r3, r0
 800a584:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a586:	e009      	b.n	800a59c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a588:	f7ff f9de 	bl	8009948 <HAL_GetTick>
 800a58c:	0002      	movs	r2, r0
 800a58e:	693b      	ldr	r3, [r7, #16]
 800a590:	1ad3      	subs	r3, r2, r3
 800a592:	4a6d      	ldr	r2, [pc, #436]	; (800a748 <HAL_RCC_OscConfig+0x618>)
 800a594:	4293      	cmp	r3, r2
 800a596:	d901      	bls.n	800a59c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800a598:	2303      	movs	r3, #3
 800a59a:	e0cc      	b.n	800a736 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a59c:	4b68      	ldr	r3, [pc, #416]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a59e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a5a0:	2202      	movs	r2, #2
 800a5a2:	4013      	ands	r3, r2
 800a5a4:	d1f0      	bne.n	800a588 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800a5a6:	231f      	movs	r3, #31
 800a5a8:	18fb      	adds	r3, r7, r3
 800a5aa:	781b      	ldrb	r3, [r3, #0]
 800a5ac:	2b01      	cmp	r3, #1
 800a5ae:	d105      	bne.n	800a5bc <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800a5b0:	4b63      	ldr	r3, [pc, #396]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a5b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a5b4:	4b62      	ldr	r3, [pc, #392]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a5b6:	4965      	ldr	r1, [pc, #404]	; (800a74c <HAL_RCC_OscConfig+0x61c>)
 800a5b8:	400a      	ands	r2, r1
 800a5ba:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	69db      	ldr	r3, [r3, #28]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d100      	bne.n	800a5c6 <HAL_RCC_OscConfig+0x496>
 800a5c4:	e0b6      	b.n	800a734 <HAL_RCC_OscConfig+0x604>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a5c6:	4b5e      	ldr	r3, [pc, #376]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a5c8:	689b      	ldr	r3, [r3, #8]
 800a5ca:	2238      	movs	r2, #56	; 0x38
 800a5cc:	4013      	ands	r3, r2
 800a5ce:	2b10      	cmp	r3, #16
 800a5d0:	d100      	bne.n	800a5d4 <HAL_RCC_OscConfig+0x4a4>
 800a5d2:	e07e      	b.n	800a6d2 <HAL_RCC_OscConfig+0x5a2>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	69db      	ldr	r3, [r3, #28]
 800a5d8:	2b02      	cmp	r3, #2
 800a5da:	d153      	bne.n	800a684 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a5dc:	4b58      	ldr	r3, [pc, #352]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a5de:	681a      	ldr	r2, [r3, #0]
 800a5e0:	4b57      	ldr	r3, [pc, #348]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a5e2:	495b      	ldr	r1, [pc, #364]	; (800a750 <HAL_RCC_OscConfig+0x620>)
 800a5e4:	400a      	ands	r2, r1
 800a5e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a5e8:	f7ff f9ae 	bl	8009948 <HAL_GetTick>
 800a5ec:	0003      	movs	r3, r0
 800a5ee:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a5f0:	e008      	b.n	800a604 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a5f2:	f7ff f9a9 	bl	8009948 <HAL_GetTick>
 800a5f6:	0002      	movs	r2, r0
 800a5f8:	693b      	ldr	r3, [r7, #16]
 800a5fa:	1ad3      	subs	r3, r2, r3
 800a5fc:	2b02      	cmp	r3, #2
 800a5fe:	d901      	bls.n	800a604 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800a600:	2303      	movs	r3, #3
 800a602:	e098      	b.n	800a736 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a604:	4b4e      	ldr	r3, [pc, #312]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a606:	681a      	ldr	r2, [r3, #0]
 800a608:	2380      	movs	r3, #128	; 0x80
 800a60a:	049b      	lsls	r3, r3, #18
 800a60c:	4013      	ands	r3, r2
 800a60e:	d1f0      	bne.n	800a5f2 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a610:	4b4b      	ldr	r3, [pc, #300]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a612:	68db      	ldr	r3, [r3, #12]
 800a614:	4a4f      	ldr	r2, [pc, #316]	; (800a754 <HAL_RCC_OscConfig+0x624>)
 800a616:	4013      	ands	r3, r2
 800a618:	0019      	movs	r1, r3
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	6a1a      	ldr	r2, [r3, #32]
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a622:	431a      	orrs	r2, r3
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a628:	021b      	lsls	r3, r3, #8
 800a62a:	431a      	orrs	r2, r3
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a630:	431a      	orrs	r2, r3
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a636:	431a      	orrs	r2, r3
 800a638:	4b41      	ldr	r3, [pc, #260]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a63a:	430a      	orrs	r2, r1
 800a63c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a63e:	4b40      	ldr	r3, [pc, #256]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a640:	681a      	ldr	r2, [r3, #0]
 800a642:	4b3f      	ldr	r3, [pc, #252]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a644:	2180      	movs	r1, #128	; 0x80
 800a646:	0449      	lsls	r1, r1, #17
 800a648:	430a      	orrs	r2, r1
 800a64a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800a64c:	4b3c      	ldr	r3, [pc, #240]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a64e:	68da      	ldr	r2, [r3, #12]
 800a650:	4b3b      	ldr	r3, [pc, #236]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a652:	2180      	movs	r1, #128	; 0x80
 800a654:	0549      	lsls	r1, r1, #21
 800a656:	430a      	orrs	r2, r1
 800a658:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a65a:	f7ff f975 	bl	8009948 <HAL_GetTick>
 800a65e:	0003      	movs	r3, r0
 800a660:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a662:	e008      	b.n	800a676 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a664:	f7ff f970 	bl	8009948 <HAL_GetTick>
 800a668:	0002      	movs	r2, r0
 800a66a:	693b      	ldr	r3, [r7, #16]
 800a66c:	1ad3      	subs	r3, r2, r3
 800a66e:	2b02      	cmp	r3, #2
 800a670:	d901      	bls.n	800a676 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800a672:	2303      	movs	r3, #3
 800a674:	e05f      	b.n	800a736 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a676:	4b32      	ldr	r3, [pc, #200]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a678:	681a      	ldr	r2, [r3, #0]
 800a67a:	2380      	movs	r3, #128	; 0x80
 800a67c:	049b      	lsls	r3, r3, #18
 800a67e:	4013      	ands	r3, r2
 800a680:	d0f0      	beq.n	800a664 <HAL_RCC_OscConfig+0x534>
 800a682:	e057      	b.n	800a734 <HAL_RCC_OscConfig+0x604>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a684:	4b2e      	ldr	r3, [pc, #184]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a686:	681a      	ldr	r2, [r3, #0]
 800a688:	4b2d      	ldr	r3, [pc, #180]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a68a:	4931      	ldr	r1, [pc, #196]	; (800a750 <HAL_RCC_OscConfig+0x620>)
 800a68c:	400a      	ands	r2, r1
 800a68e:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800a690:	4b2b      	ldr	r3, [pc, #172]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a692:	68da      	ldr	r2, [r3, #12]
 800a694:	4b2a      	ldr	r3, [pc, #168]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a696:	2103      	movs	r1, #3
 800a698:	438a      	bics	r2, r1
 800a69a:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 800a69c:	4b28      	ldr	r3, [pc, #160]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a69e:	68da      	ldr	r2, [r3, #12]
 800a6a0:	4b27      	ldr	r3, [pc, #156]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a6a2:	492d      	ldr	r1, [pc, #180]	; (800a758 <HAL_RCC_OscConfig+0x628>)
 800a6a4:	400a      	ands	r2, r1
 800a6a6:	60da      	str	r2, [r3, #12]
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6a8:	f7ff f94e 	bl	8009948 <HAL_GetTick>
 800a6ac:	0003      	movs	r3, r0
 800a6ae:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a6b0:	e008      	b.n	800a6c4 <HAL_RCC_OscConfig+0x594>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a6b2:	f7ff f949 	bl	8009948 <HAL_GetTick>
 800a6b6:	0002      	movs	r2, r0
 800a6b8:	693b      	ldr	r3, [r7, #16]
 800a6ba:	1ad3      	subs	r3, r2, r3
 800a6bc:	2b02      	cmp	r3, #2
 800a6be:	d901      	bls.n	800a6c4 <HAL_RCC_OscConfig+0x594>
          {
            return HAL_TIMEOUT;
 800a6c0:	2303      	movs	r3, #3
 800a6c2:	e038      	b.n	800a736 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a6c4:	4b1e      	ldr	r3, [pc, #120]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a6c6:	681a      	ldr	r2, [r3, #0]
 800a6c8:	2380      	movs	r3, #128	; 0x80
 800a6ca:	049b      	lsls	r3, r3, #18
 800a6cc:	4013      	ands	r3, r2
 800a6ce:	d1f0      	bne.n	800a6b2 <HAL_RCC_OscConfig+0x582>
 800a6d0:	e030      	b.n	800a734 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	69db      	ldr	r3, [r3, #28]
 800a6d6:	2b01      	cmp	r3, #1
 800a6d8:	d101      	bne.n	800a6de <HAL_RCC_OscConfig+0x5ae>
      {
        return HAL_ERROR;
 800a6da:	2301      	movs	r3, #1
 800a6dc:	e02b      	b.n	800a736 <HAL_RCC_OscConfig+0x606>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800a6de:	4b18      	ldr	r3, [pc, #96]	; (800a740 <HAL_RCC_OscConfig+0x610>)
 800a6e0:	68db      	ldr	r3, [r3, #12]
 800a6e2:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a6e4:	697b      	ldr	r3, [r7, #20]
 800a6e6:	2203      	movs	r2, #3
 800a6e8:	401a      	ands	r2, r3
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	6a1b      	ldr	r3, [r3, #32]
 800a6ee:	429a      	cmp	r2, r3
 800a6f0:	d11e      	bne.n	800a730 <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a6f2:	697b      	ldr	r3, [r7, #20]
 800a6f4:	2270      	movs	r2, #112	; 0x70
 800a6f6:	401a      	ands	r2, r3
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a6fc:	429a      	cmp	r2, r3
 800a6fe:	d117      	bne.n	800a730 <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a700:	697a      	ldr	r2, [r7, #20]
 800a702:	23fe      	movs	r3, #254	; 0xfe
 800a704:	01db      	lsls	r3, r3, #7
 800a706:	401a      	ands	r2, r3
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a70c:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a70e:	429a      	cmp	r2, r3
 800a710:	d10e      	bne.n	800a730 <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a712:	697a      	ldr	r2, [r7, #20]
 800a714:	23f8      	movs	r3, #248	; 0xf8
 800a716:	039b      	lsls	r3, r3, #14
 800a718:	401a      	ands	r2, r3
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a71e:	429a      	cmp	r2, r3
 800a720:	d106      	bne.n	800a730 <HAL_RCC_OscConfig+0x600>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800a722:	697b      	ldr	r3, [r7, #20]
 800a724:	0f5b      	lsrs	r3, r3, #29
 800a726:	075a      	lsls	r2, r3, #29
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a72c:	429a      	cmp	r2, r3
 800a72e:	d001      	beq.n	800a734 <HAL_RCC_OscConfig+0x604>
        {
          return HAL_ERROR;
 800a730:	2301      	movs	r3, #1
 800a732:	e000      	b.n	800a736 <HAL_RCC_OscConfig+0x606>
        }
      }
    }
  }
  return HAL_OK;
 800a734:	2300      	movs	r3, #0
}
 800a736:	0018      	movs	r0, r3
 800a738:	46bd      	mov	sp, r7
 800a73a:	b008      	add	sp, #32
 800a73c:	bd80      	pop	{r7, pc}
 800a73e:	46c0      	nop			; (mov r8, r8)
 800a740:	40021000 	.word	0x40021000
 800a744:	40007000 	.word	0x40007000
 800a748:	00001388 	.word	0x00001388
 800a74c:	efffffff 	.word	0xefffffff
 800a750:	feffffff 	.word	0xfeffffff
 800a754:	1fc1808c 	.word	0x1fc1808c
 800a758:	effeffff 	.word	0xeffeffff

0800a75c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b084      	sub	sp, #16
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
 800a764:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d101      	bne.n	800a770 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a76c:	2301      	movs	r3, #1
 800a76e:	e0e9      	b.n	800a944 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a770:	4b76      	ldr	r3, [pc, #472]	; (800a94c <HAL_RCC_ClockConfig+0x1f0>)
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	2207      	movs	r2, #7
 800a776:	4013      	ands	r3, r2
 800a778:	683a      	ldr	r2, [r7, #0]
 800a77a:	429a      	cmp	r2, r3
 800a77c:	d91e      	bls.n	800a7bc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a77e:	4b73      	ldr	r3, [pc, #460]	; (800a94c <HAL_RCC_ClockConfig+0x1f0>)
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	2207      	movs	r2, #7
 800a784:	4393      	bics	r3, r2
 800a786:	0019      	movs	r1, r3
 800a788:	4b70      	ldr	r3, [pc, #448]	; (800a94c <HAL_RCC_ClockConfig+0x1f0>)
 800a78a:	683a      	ldr	r2, [r7, #0]
 800a78c:	430a      	orrs	r2, r1
 800a78e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a790:	f7ff f8da 	bl	8009948 <HAL_GetTick>
 800a794:	0003      	movs	r3, r0
 800a796:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a798:	e009      	b.n	800a7ae <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a79a:	f7ff f8d5 	bl	8009948 <HAL_GetTick>
 800a79e:	0002      	movs	r2, r0
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	1ad3      	subs	r3, r2, r3
 800a7a4:	4a6a      	ldr	r2, [pc, #424]	; (800a950 <HAL_RCC_ClockConfig+0x1f4>)
 800a7a6:	4293      	cmp	r3, r2
 800a7a8:	d901      	bls.n	800a7ae <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800a7aa:	2303      	movs	r3, #3
 800a7ac:	e0ca      	b.n	800a944 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a7ae:	4b67      	ldr	r3, [pc, #412]	; (800a94c <HAL_RCC_ClockConfig+0x1f0>)
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	2207      	movs	r2, #7
 800a7b4:	4013      	ands	r3, r2
 800a7b6:	683a      	ldr	r2, [r7, #0]
 800a7b8:	429a      	cmp	r2, r3
 800a7ba:	d1ee      	bne.n	800a79a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	2202      	movs	r2, #2
 800a7c2:	4013      	ands	r3, r2
 800a7c4:	d015      	beq.n	800a7f2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	2204      	movs	r2, #4
 800a7cc:	4013      	ands	r3, r2
 800a7ce:	d006      	beq.n	800a7de <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800a7d0:	4b60      	ldr	r3, [pc, #384]	; (800a954 <HAL_RCC_ClockConfig+0x1f8>)
 800a7d2:	689a      	ldr	r2, [r3, #8]
 800a7d4:	4b5f      	ldr	r3, [pc, #380]	; (800a954 <HAL_RCC_ClockConfig+0x1f8>)
 800a7d6:	21e0      	movs	r1, #224	; 0xe0
 800a7d8:	01c9      	lsls	r1, r1, #7
 800a7da:	430a      	orrs	r2, r1
 800a7dc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a7de:	4b5d      	ldr	r3, [pc, #372]	; (800a954 <HAL_RCC_ClockConfig+0x1f8>)
 800a7e0:	689b      	ldr	r3, [r3, #8]
 800a7e2:	4a5d      	ldr	r2, [pc, #372]	; (800a958 <HAL_RCC_ClockConfig+0x1fc>)
 800a7e4:	4013      	ands	r3, r2
 800a7e6:	0019      	movs	r1, r3
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	689a      	ldr	r2, [r3, #8]
 800a7ec:	4b59      	ldr	r3, [pc, #356]	; (800a954 <HAL_RCC_ClockConfig+0x1f8>)
 800a7ee:	430a      	orrs	r2, r1
 800a7f0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	2201      	movs	r2, #1
 800a7f8:	4013      	ands	r3, r2
 800a7fa:	d057      	beq.n	800a8ac <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	685b      	ldr	r3, [r3, #4]
 800a800:	2b01      	cmp	r3, #1
 800a802:	d107      	bne.n	800a814 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a804:	4b53      	ldr	r3, [pc, #332]	; (800a954 <HAL_RCC_ClockConfig+0x1f8>)
 800a806:	681a      	ldr	r2, [r3, #0]
 800a808:	2380      	movs	r3, #128	; 0x80
 800a80a:	029b      	lsls	r3, r3, #10
 800a80c:	4013      	ands	r3, r2
 800a80e:	d12b      	bne.n	800a868 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a810:	2301      	movs	r3, #1
 800a812:	e097      	b.n	800a944 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	685b      	ldr	r3, [r3, #4]
 800a818:	2b02      	cmp	r3, #2
 800a81a:	d107      	bne.n	800a82c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a81c:	4b4d      	ldr	r3, [pc, #308]	; (800a954 <HAL_RCC_ClockConfig+0x1f8>)
 800a81e:	681a      	ldr	r2, [r3, #0]
 800a820:	2380      	movs	r3, #128	; 0x80
 800a822:	049b      	lsls	r3, r3, #18
 800a824:	4013      	ands	r3, r2
 800a826:	d11f      	bne.n	800a868 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a828:	2301      	movs	r3, #1
 800a82a:	e08b      	b.n	800a944 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	685b      	ldr	r3, [r3, #4]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d107      	bne.n	800a844 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a834:	4b47      	ldr	r3, [pc, #284]	; (800a954 <HAL_RCC_ClockConfig+0x1f8>)
 800a836:	681a      	ldr	r2, [r3, #0]
 800a838:	2380      	movs	r3, #128	; 0x80
 800a83a:	00db      	lsls	r3, r3, #3
 800a83c:	4013      	ands	r3, r2
 800a83e:	d113      	bne.n	800a868 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a840:	2301      	movs	r3, #1
 800a842:	e07f      	b.n	800a944 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	685b      	ldr	r3, [r3, #4]
 800a848:	2b03      	cmp	r3, #3
 800a84a:	d106      	bne.n	800a85a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a84c:	4b41      	ldr	r3, [pc, #260]	; (800a954 <HAL_RCC_ClockConfig+0x1f8>)
 800a84e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a850:	2202      	movs	r2, #2
 800a852:	4013      	ands	r3, r2
 800a854:	d108      	bne.n	800a868 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a856:	2301      	movs	r3, #1
 800a858:	e074      	b.n	800a944 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a85a:	4b3e      	ldr	r3, [pc, #248]	; (800a954 <HAL_RCC_ClockConfig+0x1f8>)
 800a85c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a85e:	2202      	movs	r2, #2
 800a860:	4013      	ands	r3, r2
 800a862:	d101      	bne.n	800a868 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a864:	2301      	movs	r3, #1
 800a866:	e06d      	b.n	800a944 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a868:	4b3a      	ldr	r3, [pc, #232]	; (800a954 <HAL_RCC_ClockConfig+0x1f8>)
 800a86a:	689b      	ldr	r3, [r3, #8]
 800a86c:	2207      	movs	r2, #7
 800a86e:	4393      	bics	r3, r2
 800a870:	0019      	movs	r1, r3
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	685a      	ldr	r2, [r3, #4]
 800a876:	4b37      	ldr	r3, [pc, #220]	; (800a954 <HAL_RCC_ClockConfig+0x1f8>)
 800a878:	430a      	orrs	r2, r1
 800a87a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a87c:	f7ff f864 	bl	8009948 <HAL_GetTick>
 800a880:	0003      	movs	r3, r0
 800a882:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a884:	e009      	b.n	800a89a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a886:	f7ff f85f 	bl	8009948 <HAL_GetTick>
 800a88a:	0002      	movs	r2, r0
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	1ad3      	subs	r3, r2, r3
 800a890:	4a2f      	ldr	r2, [pc, #188]	; (800a950 <HAL_RCC_ClockConfig+0x1f4>)
 800a892:	4293      	cmp	r3, r2
 800a894:	d901      	bls.n	800a89a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800a896:	2303      	movs	r3, #3
 800a898:	e054      	b.n	800a944 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a89a:	4b2e      	ldr	r3, [pc, #184]	; (800a954 <HAL_RCC_ClockConfig+0x1f8>)
 800a89c:	689b      	ldr	r3, [r3, #8]
 800a89e:	2238      	movs	r2, #56	; 0x38
 800a8a0:	401a      	ands	r2, r3
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	685b      	ldr	r3, [r3, #4]
 800a8a6:	00db      	lsls	r3, r3, #3
 800a8a8:	429a      	cmp	r2, r3
 800a8aa:	d1ec      	bne.n	800a886 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a8ac:	4b27      	ldr	r3, [pc, #156]	; (800a94c <HAL_RCC_ClockConfig+0x1f0>)
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	2207      	movs	r2, #7
 800a8b2:	4013      	ands	r3, r2
 800a8b4:	683a      	ldr	r2, [r7, #0]
 800a8b6:	429a      	cmp	r2, r3
 800a8b8:	d21e      	bcs.n	800a8f8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a8ba:	4b24      	ldr	r3, [pc, #144]	; (800a94c <HAL_RCC_ClockConfig+0x1f0>)
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	2207      	movs	r2, #7
 800a8c0:	4393      	bics	r3, r2
 800a8c2:	0019      	movs	r1, r3
 800a8c4:	4b21      	ldr	r3, [pc, #132]	; (800a94c <HAL_RCC_ClockConfig+0x1f0>)
 800a8c6:	683a      	ldr	r2, [r7, #0]
 800a8c8:	430a      	orrs	r2, r1
 800a8ca:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a8cc:	f7ff f83c 	bl	8009948 <HAL_GetTick>
 800a8d0:	0003      	movs	r3, r0
 800a8d2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a8d4:	e009      	b.n	800a8ea <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a8d6:	f7ff f837 	bl	8009948 <HAL_GetTick>
 800a8da:	0002      	movs	r2, r0
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	1ad3      	subs	r3, r2, r3
 800a8e0:	4a1b      	ldr	r2, [pc, #108]	; (800a950 <HAL_RCC_ClockConfig+0x1f4>)
 800a8e2:	4293      	cmp	r3, r2
 800a8e4:	d901      	bls.n	800a8ea <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800a8e6:	2303      	movs	r3, #3
 800a8e8:	e02c      	b.n	800a944 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a8ea:	4b18      	ldr	r3, [pc, #96]	; (800a94c <HAL_RCC_ClockConfig+0x1f0>)
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	2207      	movs	r2, #7
 800a8f0:	4013      	ands	r3, r2
 800a8f2:	683a      	ldr	r2, [r7, #0]
 800a8f4:	429a      	cmp	r2, r3
 800a8f6:	d1ee      	bne.n	800a8d6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	2204      	movs	r2, #4
 800a8fe:	4013      	ands	r3, r2
 800a900:	d009      	beq.n	800a916 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800a902:	4b14      	ldr	r3, [pc, #80]	; (800a954 <HAL_RCC_ClockConfig+0x1f8>)
 800a904:	689b      	ldr	r3, [r3, #8]
 800a906:	4a15      	ldr	r2, [pc, #84]	; (800a95c <HAL_RCC_ClockConfig+0x200>)
 800a908:	4013      	ands	r3, r2
 800a90a:	0019      	movs	r1, r3
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	68da      	ldr	r2, [r3, #12]
 800a910:	4b10      	ldr	r3, [pc, #64]	; (800a954 <HAL_RCC_ClockConfig+0x1f8>)
 800a912:	430a      	orrs	r2, r1
 800a914:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800a916:	f000 f829 	bl	800a96c <HAL_RCC_GetSysClockFreq>
 800a91a:	0001      	movs	r1, r0
 800a91c:	4b0d      	ldr	r3, [pc, #52]	; (800a954 <HAL_RCC_ClockConfig+0x1f8>)
 800a91e:	689b      	ldr	r3, [r3, #8]
 800a920:	0a1b      	lsrs	r3, r3, #8
 800a922:	220f      	movs	r2, #15
 800a924:	401a      	ands	r2, r3
 800a926:	4b0e      	ldr	r3, [pc, #56]	; (800a960 <HAL_RCC_ClockConfig+0x204>)
 800a928:	0092      	lsls	r2, r2, #2
 800a92a:	58d3      	ldr	r3, [r2, r3]
 800a92c:	221f      	movs	r2, #31
 800a92e:	4013      	ands	r3, r2
 800a930:	000a      	movs	r2, r1
 800a932:	40da      	lsrs	r2, r3
 800a934:	4b0b      	ldr	r3, [pc, #44]	; (800a964 <HAL_RCC_ClockConfig+0x208>)
 800a936:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a938:	4b0b      	ldr	r3, [pc, #44]	; (800a968 <HAL_RCC_ClockConfig+0x20c>)
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	0018      	movs	r0, r3
 800a93e:	f7fe ffa7 	bl	8009890 <HAL_InitTick>
 800a942:	0003      	movs	r3, r0
}
 800a944:	0018      	movs	r0, r3
 800a946:	46bd      	mov	sp, r7
 800a948:	b004      	add	sp, #16
 800a94a:	bd80      	pop	{r7, pc}
 800a94c:	40022000 	.word	0x40022000
 800a950:	00001388 	.word	0x00001388
 800a954:	40021000 	.word	0x40021000
 800a958:	fffff0ff 	.word	0xfffff0ff
 800a95c:	ffff8fff 	.word	0xffff8fff
 800a960:	080125ec 	.word	0x080125ec
 800a964:	20000004 	.word	0x20000004
 800a968:	20000008 	.word	0x20000008

0800a96c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b086      	sub	sp, #24
 800a970:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a972:	4b3c      	ldr	r3, [pc, #240]	; (800aa64 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a974:	689b      	ldr	r3, [r3, #8]
 800a976:	2238      	movs	r2, #56	; 0x38
 800a978:	4013      	ands	r3, r2
 800a97a:	d10f      	bne.n	800a99c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800a97c:	4b39      	ldr	r3, [pc, #228]	; (800aa64 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	0adb      	lsrs	r3, r3, #11
 800a982:	2207      	movs	r2, #7
 800a984:	4013      	ands	r3, r2
 800a986:	2201      	movs	r2, #1
 800a988:	409a      	lsls	r2, r3
 800a98a:	0013      	movs	r3, r2
 800a98c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800a98e:	6839      	ldr	r1, [r7, #0]
 800a990:	4835      	ldr	r0, [pc, #212]	; (800aa68 <HAL_RCC_GetSysClockFreq+0xfc>)
 800a992:	f7f5 fbd1 	bl	8000138 <__udivsi3>
 800a996:	0003      	movs	r3, r0
 800a998:	613b      	str	r3, [r7, #16]
 800a99a:	e05d      	b.n	800aa58 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a99c:	4b31      	ldr	r3, [pc, #196]	; (800aa64 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a99e:	689b      	ldr	r3, [r3, #8]
 800a9a0:	2238      	movs	r2, #56	; 0x38
 800a9a2:	4013      	ands	r3, r2
 800a9a4:	2b08      	cmp	r3, #8
 800a9a6:	d102      	bne.n	800a9ae <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a9a8:	4b30      	ldr	r3, [pc, #192]	; (800aa6c <HAL_RCC_GetSysClockFreq+0x100>)
 800a9aa:	613b      	str	r3, [r7, #16]
 800a9ac:	e054      	b.n	800aa58 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a9ae:	4b2d      	ldr	r3, [pc, #180]	; (800aa64 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a9b0:	689b      	ldr	r3, [r3, #8]
 800a9b2:	2238      	movs	r2, #56	; 0x38
 800a9b4:	4013      	ands	r3, r2
 800a9b6:	2b10      	cmp	r3, #16
 800a9b8:	d138      	bne.n	800aa2c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800a9ba:	4b2a      	ldr	r3, [pc, #168]	; (800aa64 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a9bc:	68db      	ldr	r3, [r3, #12]
 800a9be:	2203      	movs	r2, #3
 800a9c0:	4013      	ands	r3, r2
 800a9c2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a9c4:	4b27      	ldr	r3, [pc, #156]	; (800aa64 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a9c6:	68db      	ldr	r3, [r3, #12]
 800a9c8:	091b      	lsrs	r3, r3, #4
 800a9ca:	2207      	movs	r2, #7
 800a9cc:	4013      	ands	r3, r2
 800a9ce:	3301      	adds	r3, #1
 800a9d0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	2b03      	cmp	r3, #3
 800a9d6:	d10d      	bne.n	800a9f4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a9d8:	68b9      	ldr	r1, [r7, #8]
 800a9da:	4824      	ldr	r0, [pc, #144]	; (800aa6c <HAL_RCC_GetSysClockFreq+0x100>)
 800a9dc:	f7f5 fbac 	bl	8000138 <__udivsi3>
 800a9e0:	0003      	movs	r3, r0
 800a9e2:	0019      	movs	r1, r3
 800a9e4:	4b1f      	ldr	r3, [pc, #124]	; (800aa64 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a9e6:	68db      	ldr	r3, [r3, #12]
 800a9e8:	0a1b      	lsrs	r3, r3, #8
 800a9ea:	227f      	movs	r2, #127	; 0x7f
 800a9ec:	4013      	ands	r3, r2
 800a9ee:	434b      	muls	r3, r1
 800a9f0:	617b      	str	r3, [r7, #20]
        break;
 800a9f2:	e00d      	b.n	800aa10 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800a9f4:	68b9      	ldr	r1, [r7, #8]
 800a9f6:	481c      	ldr	r0, [pc, #112]	; (800aa68 <HAL_RCC_GetSysClockFreq+0xfc>)
 800a9f8:	f7f5 fb9e 	bl	8000138 <__udivsi3>
 800a9fc:	0003      	movs	r3, r0
 800a9fe:	0019      	movs	r1, r3
 800aa00:	4b18      	ldr	r3, [pc, #96]	; (800aa64 <HAL_RCC_GetSysClockFreq+0xf8>)
 800aa02:	68db      	ldr	r3, [r3, #12]
 800aa04:	0a1b      	lsrs	r3, r3, #8
 800aa06:	227f      	movs	r2, #127	; 0x7f
 800aa08:	4013      	ands	r3, r2
 800aa0a:	434b      	muls	r3, r1
 800aa0c:	617b      	str	r3, [r7, #20]
        break;
 800aa0e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800aa10:	4b14      	ldr	r3, [pc, #80]	; (800aa64 <HAL_RCC_GetSysClockFreq+0xf8>)
 800aa12:	68db      	ldr	r3, [r3, #12]
 800aa14:	0f5b      	lsrs	r3, r3, #29
 800aa16:	2207      	movs	r2, #7
 800aa18:	4013      	ands	r3, r2
 800aa1a:	3301      	adds	r3, #1
 800aa1c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800aa1e:	6879      	ldr	r1, [r7, #4]
 800aa20:	6978      	ldr	r0, [r7, #20]
 800aa22:	f7f5 fb89 	bl	8000138 <__udivsi3>
 800aa26:	0003      	movs	r3, r0
 800aa28:	613b      	str	r3, [r7, #16]
 800aa2a:	e015      	b.n	800aa58 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800aa2c:	4b0d      	ldr	r3, [pc, #52]	; (800aa64 <HAL_RCC_GetSysClockFreq+0xf8>)
 800aa2e:	689b      	ldr	r3, [r3, #8]
 800aa30:	2238      	movs	r2, #56	; 0x38
 800aa32:	4013      	ands	r3, r2
 800aa34:	2b20      	cmp	r3, #32
 800aa36:	d103      	bne.n	800aa40 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800aa38:	2380      	movs	r3, #128	; 0x80
 800aa3a:	021b      	lsls	r3, r3, #8
 800aa3c:	613b      	str	r3, [r7, #16]
 800aa3e:	e00b      	b.n	800aa58 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800aa40:	4b08      	ldr	r3, [pc, #32]	; (800aa64 <HAL_RCC_GetSysClockFreq+0xf8>)
 800aa42:	689b      	ldr	r3, [r3, #8]
 800aa44:	2238      	movs	r2, #56	; 0x38
 800aa46:	4013      	ands	r3, r2
 800aa48:	2b18      	cmp	r3, #24
 800aa4a:	d103      	bne.n	800aa54 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800aa4c:	23fa      	movs	r3, #250	; 0xfa
 800aa4e:	01db      	lsls	r3, r3, #7
 800aa50:	613b      	str	r3, [r7, #16]
 800aa52:	e001      	b.n	800aa58 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800aa54:	2300      	movs	r3, #0
 800aa56:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800aa58:	693b      	ldr	r3, [r7, #16]
}
 800aa5a:	0018      	movs	r0, r3
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	b006      	add	sp, #24
 800aa60:	bd80      	pop	{r7, pc}
 800aa62:	46c0      	nop			; (mov r8, r8)
 800aa64:	40021000 	.word	0x40021000
 800aa68:	00f42400 	.word	0x00f42400
 800aa6c:	007a1200 	.word	0x007a1200

0800aa70 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800aa70:	b580      	push	{r7, lr}
 800aa72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800aa74:	4b02      	ldr	r3, [pc, #8]	; (800aa80 <HAL_RCC_GetHCLKFreq+0x10>)
 800aa76:	681b      	ldr	r3, [r3, #0]
}
 800aa78:	0018      	movs	r0, r3
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	bd80      	pop	{r7, pc}
 800aa7e:	46c0      	nop			; (mov r8, r8)
 800aa80:	20000004 	.word	0x20000004

0800aa84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800aa84:	b5b0      	push	{r4, r5, r7, lr}
 800aa86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800aa88:	f7ff fff2 	bl	800aa70 <HAL_RCC_GetHCLKFreq>
 800aa8c:	0004      	movs	r4, r0
 800aa8e:	f7ff fb43 	bl	800a118 <LL_RCC_GetAPB1Prescaler>
 800aa92:	0003      	movs	r3, r0
 800aa94:	0b1a      	lsrs	r2, r3, #12
 800aa96:	4b05      	ldr	r3, [pc, #20]	; (800aaac <HAL_RCC_GetPCLK1Freq+0x28>)
 800aa98:	0092      	lsls	r2, r2, #2
 800aa9a:	58d3      	ldr	r3, [r2, r3]
 800aa9c:	221f      	movs	r2, #31
 800aa9e:	4013      	ands	r3, r2
 800aaa0:	40dc      	lsrs	r4, r3
 800aaa2:	0023      	movs	r3, r4
}
 800aaa4:	0018      	movs	r0, r3
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bdb0      	pop	{r4, r5, r7, pc}
 800aaaa:	46c0      	nop			; (mov r8, r8)
 800aaac:	0801262c 	.word	0x0801262c

0800aab0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800aab0:	b580      	push	{r7, lr}
 800aab2:	b086      	sub	sp, #24
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800aab8:	2313      	movs	r3, #19
 800aaba:	18fb      	adds	r3, r7, r3
 800aabc:	2200      	movs	r2, #0
 800aabe:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800aac0:	2312      	movs	r3, #18
 800aac2:	18fb      	adds	r3, r7, r3
 800aac4:	2200      	movs	r2, #0
 800aac6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681a      	ldr	r2, [r3, #0]
 800aacc:	2380      	movs	r3, #128	; 0x80
 800aace:	029b      	lsls	r3, r3, #10
 800aad0:	4013      	ands	r3, r2
 800aad2:	d100      	bne.n	800aad6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 800aad4:	e0a3      	b.n	800ac1e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800aad6:	2011      	movs	r0, #17
 800aad8:	183b      	adds	r3, r7, r0
 800aada:	2200      	movs	r2, #0
 800aadc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800aade:	4b86      	ldr	r3, [pc, #536]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800aae0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aae2:	2380      	movs	r3, #128	; 0x80
 800aae4:	055b      	lsls	r3, r3, #21
 800aae6:	4013      	ands	r3, r2
 800aae8:	d110      	bne.n	800ab0c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800aaea:	4b83      	ldr	r3, [pc, #524]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800aaec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aaee:	4b82      	ldr	r3, [pc, #520]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800aaf0:	2180      	movs	r1, #128	; 0x80
 800aaf2:	0549      	lsls	r1, r1, #21
 800aaf4:	430a      	orrs	r2, r1
 800aaf6:	63da      	str	r2, [r3, #60]	; 0x3c
 800aaf8:	4b7f      	ldr	r3, [pc, #508]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800aafa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aafc:	2380      	movs	r3, #128	; 0x80
 800aafe:	055b      	lsls	r3, r3, #21
 800ab00:	4013      	ands	r3, r2
 800ab02:	60bb      	str	r3, [r7, #8]
 800ab04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ab06:	183b      	adds	r3, r7, r0
 800ab08:	2201      	movs	r2, #1
 800ab0a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ab0c:	4b7b      	ldr	r3, [pc, #492]	; (800acfc <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800ab0e:	681a      	ldr	r2, [r3, #0]
 800ab10:	4b7a      	ldr	r3, [pc, #488]	; (800acfc <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800ab12:	2180      	movs	r1, #128	; 0x80
 800ab14:	0049      	lsls	r1, r1, #1
 800ab16:	430a      	orrs	r2, r1
 800ab18:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ab1a:	f7fe ff15 	bl	8009948 <HAL_GetTick>
 800ab1e:	0003      	movs	r3, r0
 800ab20:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ab22:	e00b      	b.n	800ab3c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ab24:	f7fe ff10 	bl	8009948 <HAL_GetTick>
 800ab28:	0002      	movs	r2, r0
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	1ad3      	subs	r3, r2, r3
 800ab2e:	2b02      	cmp	r3, #2
 800ab30:	d904      	bls.n	800ab3c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800ab32:	2313      	movs	r3, #19
 800ab34:	18fb      	adds	r3, r7, r3
 800ab36:	2203      	movs	r2, #3
 800ab38:	701a      	strb	r2, [r3, #0]
        break;
 800ab3a:	e005      	b.n	800ab48 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ab3c:	4b6f      	ldr	r3, [pc, #444]	; (800acfc <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800ab3e:	681a      	ldr	r2, [r3, #0]
 800ab40:	2380      	movs	r3, #128	; 0x80
 800ab42:	005b      	lsls	r3, r3, #1
 800ab44:	4013      	ands	r3, r2
 800ab46:	d0ed      	beq.n	800ab24 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800ab48:	2313      	movs	r3, #19
 800ab4a:	18fb      	adds	r3, r7, r3
 800ab4c:	781b      	ldrb	r3, [r3, #0]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d154      	bne.n	800abfc <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800ab52:	4b69      	ldr	r3, [pc, #420]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800ab54:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ab56:	23c0      	movs	r3, #192	; 0xc0
 800ab58:	009b      	lsls	r3, r3, #2
 800ab5a:	4013      	ands	r3, r2
 800ab5c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800ab5e:	697b      	ldr	r3, [r7, #20]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d019      	beq.n	800ab98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	699b      	ldr	r3, [r3, #24]
 800ab68:	697a      	ldr	r2, [r7, #20]
 800ab6a:	429a      	cmp	r2, r3
 800ab6c:	d014      	beq.n	800ab98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800ab6e:	4b62      	ldr	r3, [pc, #392]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800ab70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab72:	4a63      	ldr	r2, [pc, #396]	; (800ad00 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800ab74:	4013      	ands	r3, r2
 800ab76:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800ab78:	4b5f      	ldr	r3, [pc, #380]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800ab7a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ab7c:	4b5e      	ldr	r3, [pc, #376]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800ab7e:	2180      	movs	r1, #128	; 0x80
 800ab80:	0249      	lsls	r1, r1, #9
 800ab82:	430a      	orrs	r2, r1
 800ab84:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ab86:	4b5c      	ldr	r3, [pc, #368]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800ab88:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ab8a:	4b5b      	ldr	r3, [pc, #364]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800ab8c:	495d      	ldr	r1, [pc, #372]	; (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ab8e:	400a      	ands	r2, r1
 800ab90:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800ab92:	4b59      	ldr	r3, [pc, #356]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800ab94:	697a      	ldr	r2, [r7, #20]
 800ab96:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800ab98:	697b      	ldr	r3, [r7, #20]
 800ab9a:	2201      	movs	r2, #1
 800ab9c:	4013      	ands	r3, r2
 800ab9e:	d016      	beq.n	800abce <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aba0:	f7fe fed2 	bl	8009948 <HAL_GetTick>
 800aba4:	0003      	movs	r3, r0
 800aba6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aba8:	e00c      	b.n	800abc4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800abaa:	f7fe fecd 	bl	8009948 <HAL_GetTick>
 800abae:	0002      	movs	r2, r0
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	1ad3      	subs	r3, r2, r3
 800abb4:	4a54      	ldr	r2, [pc, #336]	; (800ad08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800abb6:	4293      	cmp	r3, r2
 800abb8:	d904      	bls.n	800abc4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800abba:	2313      	movs	r3, #19
 800abbc:	18fb      	adds	r3, r7, r3
 800abbe:	2203      	movs	r2, #3
 800abc0:	701a      	strb	r2, [r3, #0]
            break;
 800abc2:	e004      	b.n	800abce <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800abc4:	4b4c      	ldr	r3, [pc, #304]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800abc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800abc8:	2202      	movs	r2, #2
 800abca:	4013      	ands	r3, r2
 800abcc:	d0ed      	beq.n	800abaa <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800abce:	2313      	movs	r3, #19
 800abd0:	18fb      	adds	r3, r7, r3
 800abd2:	781b      	ldrb	r3, [r3, #0]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d10a      	bne.n	800abee <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800abd8:	4b47      	ldr	r3, [pc, #284]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800abda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800abdc:	4a48      	ldr	r2, [pc, #288]	; (800ad00 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800abde:	4013      	ands	r3, r2
 800abe0:	0019      	movs	r1, r3
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	699a      	ldr	r2, [r3, #24]
 800abe6:	4b44      	ldr	r3, [pc, #272]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800abe8:	430a      	orrs	r2, r1
 800abea:	65da      	str	r2, [r3, #92]	; 0x5c
 800abec:	e00c      	b.n	800ac08 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800abee:	2312      	movs	r3, #18
 800abf0:	18fb      	adds	r3, r7, r3
 800abf2:	2213      	movs	r2, #19
 800abf4:	18ba      	adds	r2, r7, r2
 800abf6:	7812      	ldrb	r2, [r2, #0]
 800abf8:	701a      	strb	r2, [r3, #0]
 800abfa:	e005      	b.n	800ac08 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800abfc:	2312      	movs	r3, #18
 800abfe:	18fb      	adds	r3, r7, r3
 800ac00:	2213      	movs	r2, #19
 800ac02:	18ba      	adds	r2, r7, r2
 800ac04:	7812      	ldrb	r2, [r2, #0]
 800ac06:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800ac08:	2311      	movs	r3, #17
 800ac0a:	18fb      	adds	r3, r7, r3
 800ac0c:	781b      	ldrb	r3, [r3, #0]
 800ac0e:	2b01      	cmp	r3, #1
 800ac10:	d105      	bne.n	800ac1e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ac12:	4b39      	ldr	r3, [pc, #228]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800ac14:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ac16:	4b38      	ldr	r3, [pc, #224]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800ac18:	493c      	ldr	r1, [pc, #240]	; (800ad0c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800ac1a:	400a      	ands	r2, r1
 800ac1c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	2201      	movs	r2, #1
 800ac24:	4013      	ands	r3, r2
 800ac26:	d009      	beq.n	800ac3c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800ac28:	4b33      	ldr	r3, [pc, #204]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800ac2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac2c:	2203      	movs	r2, #3
 800ac2e:	4393      	bics	r3, r2
 800ac30:	0019      	movs	r1, r3
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	685a      	ldr	r2, [r3, #4]
 800ac36:	4b30      	ldr	r3, [pc, #192]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800ac38:	430a      	orrs	r2, r1
 800ac3a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	2202      	movs	r2, #2
 800ac42:	4013      	ands	r3, r2
 800ac44:	d009      	beq.n	800ac5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800ac46:	4b2c      	ldr	r3, [pc, #176]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800ac48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac4a:	220c      	movs	r2, #12
 800ac4c:	4393      	bics	r3, r2
 800ac4e:	0019      	movs	r1, r3
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	689a      	ldr	r2, [r3, #8]
 800ac54:	4b28      	ldr	r3, [pc, #160]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800ac56:	430a      	orrs	r2, r1
 800ac58:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	2220      	movs	r2, #32
 800ac60:	4013      	ands	r3, r2
 800ac62:	d009      	beq.n	800ac78 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ac64:	4b24      	ldr	r3, [pc, #144]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800ac66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac68:	4a29      	ldr	r2, [pc, #164]	; (800ad10 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ac6a:	4013      	ands	r3, r2
 800ac6c:	0019      	movs	r1, r3
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	68da      	ldr	r2, [r3, #12]
 800ac72:	4b21      	ldr	r3, [pc, #132]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800ac74:	430a      	orrs	r2, r1
 800ac76:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681a      	ldr	r2, [r3, #0]
 800ac7c:	2380      	movs	r3, #128	; 0x80
 800ac7e:	01db      	lsls	r3, r3, #7
 800ac80:	4013      	ands	r3, r2
 800ac82:	d015      	beq.n	800acb0 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ac84:	4b1c      	ldr	r3, [pc, #112]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800ac86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac88:	009b      	lsls	r3, r3, #2
 800ac8a:	0899      	lsrs	r1, r3, #2
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	695a      	ldr	r2, [r3, #20]
 800ac90:	4b19      	ldr	r3, [pc, #100]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800ac92:	430a      	orrs	r2, r1
 800ac94:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	695a      	ldr	r2, [r3, #20]
 800ac9a:	2380      	movs	r3, #128	; 0x80
 800ac9c:	05db      	lsls	r3, r3, #23
 800ac9e:	429a      	cmp	r2, r3
 800aca0:	d106      	bne.n	800acb0 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800aca2:	4b15      	ldr	r3, [pc, #84]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800aca4:	68da      	ldr	r2, [r3, #12]
 800aca6:	4b14      	ldr	r3, [pc, #80]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800aca8:	2180      	movs	r1, #128	; 0x80
 800acaa:	0249      	lsls	r1, r1, #9
 800acac:	430a      	orrs	r2, r1
 800acae:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681a      	ldr	r2, [r3, #0]
 800acb4:	2380      	movs	r3, #128	; 0x80
 800acb6:	011b      	lsls	r3, r3, #4
 800acb8:	4013      	ands	r3, r2
 800acba:	d016      	beq.n	800acea <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800acbc:	4b0e      	ldr	r3, [pc, #56]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800acbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800acc0:	4a14      	ldr	r2, [pc, #80]	; (800ad14 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800acc2:	4013      	ands	r3, r2
 800acc4:	0019      	movs	r1, r3
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	691a      	ldr	r2, [r3, #16]
 800acca:	4b0b      	ldr	r3, [pc, #44]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800accc:	430a      	orrs	r2, r1
 800acce:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	691a      	ldr	r2, [r3, #16]
 800acd4:	2380      	movs	r3, #128	; 0x80
 800acd6:	01db      	lsls	r3, r3, #7
 800acd8:	429a      	cmp	r2, r3
 800acda:	d106      	bne.n	800acea <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800acdc:	4b06      	ldr	r3, [pc, #24]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800acde:	68da      	ldr	r2, [r3, #12]
 800ace0:	4b05      	ldr	r3, [pc, #20]	; (800acf8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800ace2:	2180      	movs	r1, #128	; 0x80
 800ace4:	0249      	lsls	r1, r1, #9
 800ace6:	430a      	orrs	r2, r1
 800ace8:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800acea:	2312      	movs	r3, #18
 800acec:	18fb      	adds	r3, r7, r3
 800acee:	781b      	ldrb	r3, [r3, #0]
}
 800acf0:	0018      	movs	r0, r3
 800acf2:	46bd      	mov	sp, r7
 800acf4:	b006      	add	sp, #24
 800acf6:	bd80      	pop	{r7, pc}
 800acf8:	40021000 	.word	0x40021000
 800acfc:	40007000 	.word	0x40007000
 800ad00:	fffffcff 	.word	0xfffffcff
 800ad04:	fffeffff 	.word	0xfffeffff
 800ad08:	00001388 	.word	0x00001388
 800ad0c:	efffffff 	.word	0xefffffff
 800ad10:	ffffcfff 	.word	0xffffcfff
 800ad14:	ffff3fff 	.word	0xffff3fff

0800ad18 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800ad18:	b5b0      	push	{r4, r5, r7, lr}
 800ad1a:	b084      	sub	sp, #16
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800ad20:	230f      	movs	r3, #15
 800ad22:	18fb      	adds	r3, r7, r3
 800ad24:	2201      	movs	r2, #1
 800ad26:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d100      	bne.n	800ad30 <HAL_RTC_Init+0x18>
 800ad2e:	e080      	b.n	800ae32 <HAL_RTC_Init+0x11a>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

  if(hrtc->State == HAL_RTC_STATE_RESET)
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2229      	movs	r2, #41	; 0x29
 800ad34:	5c9b      	ldrb	r3, [r3, r2]
 800ad36:	b2db      	uxtb	r3, r3
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d10b      	bne.n	800ad54 <HAL_RTC_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	2228      	movs	r2, #40	; 0x28
 800ad40:	2100      	movs	r1, #0
 800ad42:	5499      	strb	r1, [r3, r2]

    /* Process TAMP peripheral offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	2288      	movs	r2, #136	; 0x88
 800ad48:	0212      	lsls	r2, r2, #8
 800ad4a:	605a      	str	r2, [r3, #4]
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
#else
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	0018      	movs	r0, r3
 800ad50:	f7fe fb14 	bl	800937c <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
  }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	2229      	movs	r2, #41	; 0x29
 800ad58:	2102      	movs	r1, #2
 800ad5a:	5499      	strb	r1, [r3, r2]

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	22ca      	movs	r2, #202	; 0xca
 800ad62:	625a      	str	r2, [r3, #36]	; 0x24
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	2253      	movs	r2, #83	; 0x53
 800ad6a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800ad6c:	250f      	movs	r5, #15
 800ad6e:	197c      	adds	r4, r7, r5
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	0018      	movs	r0, r3
 800ad74:	f000 f88d 	bl	800ae92 <RTC_EnterInitMode>
 800ad78:	0003      	movs	r3, r0
 800ad7a:	7023      	strb	r3, [r4, #0]
    if(status == HAL_OK)
 800ad7c:	0028      	movs	r0, r5
 800ad7e:	183b      	adds	r3, r7, r0
 800ad80:	781b      	ldrb	r3, [r3, #0]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d148      	bne.n	800ae18 <HAL_RTC_Init+0x100>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	699a      	ldr	r2, [r3, #24]
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	492b      	ldr	r1, [pc, #172]	; (800ae40 <HAL_RTC_Init+0x128>)
 800ad92:	400a      	ands	r2, r1
 800ad94:	619a      	str	r2, [r3, #24]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	6999      	ldr	r1, [r3, #24]
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	689a      	ldr	r2, [r3, #8]
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	695b      	ldr	r3, [r3, #20]
 800ada4:	431a      	orrs	r2, r3
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	69db      	ldr	r3, [r3, #28]
 800adaa:	431a      	orrs	r2, r3
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	430a      	orrs	r2, r1
 800adb2:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	687a      	ldr	r2, [r7, #4]
 800adba:	6912      	ldr	r2, [r2, #16]
 800adbc:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	6919      	ldr	r1, [r3, #16]
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	68db      	ldr	r3, [r3, #12]
 800adc8:	041a      	lsls	r2, r3, #16
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	430a      	orrs	r2, r1
 800add0:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800add2:	0005      	movs	r5, r0
 800add4:	183c      	adds	r4, r7, r0
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	0018      	movs	r0, r3
 800adda:	f000 f89d 	bl	800af18 <RTC_ExitInitMode>
 800adde:	0003      	movs	r3, r0
 800ade0:	7023      	strb	r3, [r4, #0]
      if (status == HAL_OK)
 800ade2:	197b      	adds	r3, r7, r5
 800ade4:	781b      	ldrb	r3, [r3, #0]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d116      	bne.n	800ae18 <HAL_RTC_Init+0x100>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	699a      	ldr	r2, [r3, #24]
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	00d2      	lsls	r2, r2, #3
 800adf6:	08d2      	lsrs	r2, r2, #3
 800adf8:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	6999      	ldr	r1, [r3, #24]
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	6a1b      	ldr	r3, [r3, #32]
 800ae08:	431a      	orrs	r2, r3
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	699b      	ldr	r3, [r3, #24]
 800ae0e:	431a      	orrs	r2, r3
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	430a      	orrs	r2, r1
 800ae16:	619a      	str	r2, [r3, #24]
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	22ff      	movs	r2, #255	; 0xff
 800ae1e:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 800ae20:	230f      	movs	r3, #15
 800ae22:	18fb      	adds	r3, r7, r3
 800ae24:	781b      	ldrb	r3, [r3, #0]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d103      	bne.n	800ae32 <HAL_RTC_Init+0x11a>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	2229      	movs	r2, #41	; 0x29
 800ae2e:	2101      	movs	r1, #1
 800ae30:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800ae32:	230f      	movs	r3, #15
 800ae34:	18fb      	adds	r3, r7, r3
 800ae36:	781b      	ldrb	r3, [r3, #0]
}
 800ae38:	0018      	movs	r0, r3
 800ae3a:	46bd      	mov	sp, r7
 800ae3c:	b004      	add	sp, #16
 800ae3e:	bdb0      	pop	{r4, r5, r7, pc}
 800ae40:	fb8fffbf 	.word	0xfb8fffbf

0800ae44 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800ae44:	b580      	push	{r7, lr}
 800ae46:	b084      	sub	sp, #16
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	68da      	ldr	r2, [r3, #12]
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	21a0      	movs	r1, #160	; 0xa0
 800ae58:	438a      	bics	r2, r1
 800ae5a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800ae5c:	f7fe fd74 	bl	8009948 <HAL_GetTick>
 800ae60:	0003      	movs	r3, r0
 800ae62:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800ae64:	e00a      	b.n	800ae7c <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800ae66:	f7fe fd6f 	bl	8009948 <HAL_GetTick>
 800ae6a:	0002      	movs	r2, r0
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	1ad2      	subs	r2, r2, r3
 800ae70:	23fa      	movs	r3, #250	; 0xfa
 800ae72:	009b      	lsls	r3, r3, #2
 800ae74:	429a      	cmp	r2, r3
 800ae76:	d901      	bls.n	800ae7c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800ae78:	2303      	movs	r3, #3
 800ae7a:	e006      	b.n	800ae8a <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	68db      	ldr	r3, [r3, #12]
 800ae82:	2220      	movs	r2, #32
 800ae84:	4013      	ands	r3, r2
 800ae86:	d0ee      	beq.n	800ae66 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 800ae88:	2300      	movs	r3, #0
}
 800ae8a:	0018      	movs	r0, r3
 800ae8c:	46bd      	mov	sp, r7
 800ae8e:	b004      	add	sp, #16
 800ae90:	bd80      	pop	{r7, pc}

0800ae92 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800ae92:	b580      	push	{r7, lr}
 800ae94:	b084      	sub	sp, #16
 800ae96:	af00      	add	r7, sp, #0
 800ae98:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 800ae9a:	230f      	movs	r3, #15
 800ae9c:	18fb      	adds	r3, r7, r3
 800ae9e:	2200      	movs	r2, #0
 800aea0:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	68db      	ldr	r3, [r3, #12]
 800aea8:	2240      	movs	r2, #64	; 0x40
 800aeaa:	4013      	ands	r3, r2
 800aeac:	d12c      	bne.n	800af08 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	68da      	ldr	r2, [r3, #12]
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	2180      	movs	r1, #128	; 0x80
 800aeba:	430a      	orrs	r2, r1
 800aebc:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800aebe:	f7fe fd43 	bl	8009948 <HAL_GetTick>
 800aec2:	0003      	movs	r3, r0
 800aec4:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800aec6:	e014      	b.n	800aef2 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800aec8:	f7fe fd3e 	bl	8009948 <HAL_GetTick>
 800aecc:	0002      	movs	r2, r0
 800aece:	68bb      	ldr	r3, [r7, #8]
 800aed0:	1ad2      	subs	r2, r2, r3
 800aed2:	200f      	movs	r0, #15
 800aed4:	183b      	adds	r3, r7, r0
 800aed6:	1839      	adds	r1, r7, r0
 800aed8:	7809      	ldrb	r1, [r1, #0]
 800aeda:	7019      	strb	r1, [r3, #0]
 800aedc:	23fa      	movs	r3, #250	; 0xfa
 800aede:	009b      	lsls	r3, r3, #2
 800aee0:	429a      	cmp	r2, r3
 800aee2:	d906      	bls.n	800aef2 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 800aee4:	183b      	adds	r3, r7, r0
 800aee6:	2203      	movs	r2, #3
 800aee8:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	2229      	movs	r2, #41	; 0x29
 800aeee:	2103      	movs	r1, #3
 800aef0:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	68db      	ldr	r3, [r3, #12]
 800aef8:	2240      	movs	r2, #64	; 0x40
 800aefa:	4013      	ands	r3, r2
 800aefc:	d104      	bne.n	800af08 <RTC_EnterInitMode+0x76>
 800aefe:	230f      	movs	r3, #15
 800af00:	18fb      	adds	r3, r7, r3
 800af02:	781b      	ldrb	r3, [r3, #0]
 800af04:	2b03      	cmp	r3, #3
 800af06:	d1df      	bne.n	800aec8 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800af08:	230f      	movs	r3, #15
 800af0a:	18fb      	adds	r3, r7, r3
 800af0c:	781b      	ldrb	r3, [r3, #0]
}
 800af0e:	0018      	movs	r0, r3
 800af10:	46bd      	mov	sp, r7
 800af12:	b004      	add	sp, #16
 800af14:	bd80      	pop	{r7, pc}
	...

0800af18 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800af18:	b590      	push	{r4, r7, lr}
 800af1a:	b085      	sub	sp, #20
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800af20:	240f      	movs	r4, #15
 800af22:	193b      	adds	r3, r7, r4
 800af24:	2200      	movs	r2, #0
 800af26:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800af28:	4b1c      	ldr	r3, [pc, #112]	; (800af9c <RTC_ExitInitMode+0x84>)
 800af2a:	68da      	ldr	r2, [r3, #12]
 800af2c:	4b1b      	ldr	r3, [pc, #108]	; (800af9c <RTC_ExitInitMode+0x84>)
 800af2e:	2180      	movs	r1, #128	; 0x80
 800af30:	438a      	bics	r2, r1
 800af32:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800af34:	4b19      	ldr	r3, [pc, #100]	; (800af9c <RTC_ExitInitMode+0x84>)
 800af36:	699b      	ldr	r3, [r3, #24]
 800af38:	2220      	movs	r2, #32
 800af3a:	4013      	ands	r3, r2
 800af3c:	d10d      	bne.n	800af5a <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	0018      	movs	r0, r3
 800af42:	f7ff ff7f 	bl	800ae44 <HAL_RTC_WaitForSynchro>
 800af46:	1e03      	subs	r3, r0, #0
 800af48:	d021      	beq.n	800af8e <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	2229      	movs	r2, #41	; 0x29
 800af4e:	2103      	movs	r1, #3
 800af50:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800af52:	193b      	adds	r3, r7, r4
 800af54:	2203      	movs	r2, #3
 800af56:	701a      	strb	r2, [r3, #0]
 800af58:	e019      	b.n	800af8e <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800af5a:	4b10      	ldr	r3, [pc, #64]	; (800af9c <RTC_ExitInitMode+0x84>)
 800af5c:	699a      	ldr	r2, [r3, #24]
 800af5e:	4b0f      	ldr	r3, [pc, #60]	; (800af9c <RTC_ExitInitMode+0x84>)
 800af60:	2120      	movs	r1, #32
 800af62:	438a      	bics	r2, r1
 800af64:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	0018      	movs	r0, r3
 800af6a:	f7ff ff6b 	bl	800ae44 <HAL_RTC_WaitForSynchro>
 800af6e:	1e03      	subs	r3, r0, #0
 800af70:	d007      	beq.n	800af82 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	2229      	movs	r2, #41	; 0x29
 800af76:	2103      	movs	r1, #3
 800af78:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800af7a:	230f      	movs	r3, #15
 800af7c:	18fb      	adds	r3, r7, r3
 800af7e:	2203      	movs	r2, #3
 800af80:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800af82:	4b06      	ldr	r3, [pc, #24]	; (800af9c <RTC_ExitInitMode+0x84>)
 800af84:	699a      	ldr	r2, [r3, #24]
 800af86:	4b05      	ldr	r3, [pc, #20]	; (800af9c <RTC_ExitInitMode+0x84>)
 800af88:	2120      	movs	r1, #32
 800af8a:	430a      	orrs	r2, r1
 800af8c:	619a      	str	r2, [r3, #24]
  }

  return status;
 800af8e:	230f      	movs	r3, #15
 800af90:	18fb      	adds	r3, r7, r3
 800af92:	781b      	ldrb	r3, [r3, #0]
}
 800af94:	0018      	movs	r0, r3
 800af96:	46bd      	mov	sp, r7
 800af98:	b005      	add	sp, #20
 800af9a:	bd90      	pop	{r4, r7, pc}
 800af9c:	40002800 	.word	0x40002800

0800afa0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b084      	sub	sp, #16
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d101      	bne.n	800afb2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800afae:	2301      	movs	r3, #1
 800afb0:	e0a8      	b.n	800b104 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d109      	bne.n	800afce <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	685a      	ldr	r2, [r3, #4]
 800afbe:	2382      	movs	r3, #130	; 0x82
 800afc0:	005b      	lsls	r3, r3, #1
 800afc2:	429a      	cmp	r2, r3
 800afc4:	d009      	beq.n	800afda <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	2200      	movs	r2, #0
 800afca:	61da      	str	r2, [r3, #28]
 800afcc:	e005      	b.n	800afda <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	2200      	movs	r2, #0
 800afd2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	2200      	movs	r2, #0
 800afd8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	2200      	movs	r2, #0
 800afde:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	225d      	movs	r2, #93	; 0x5d
 800afe4:	5c9b      	ldrb	r3, [r3, r2]
 800afe6:	b2db      	uxtb	r3, r3
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d107      	bne.n	800affc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	225c      	movs	r2, #92	; 0x5c
 800aff0:	2100      	movs	r1, #0
 800aff2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	0018      	movs	r0, r3
 800aff8:	f7fe f9fe 	bl	80093f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	225d      	movs	r2, #93	; 0x5d
 800b000:	2102      	movs	r1, #2
 800b002:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	681a      	ldr	r2, [r3, #0]
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	2140      	movs	r1, #64	; 0x40
 800b010:	438a      	bics	r2, r1
 800b012:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	68da      	ldr	r2, [r3, #12]
 800b018:	23e0      	movs	r3, #224	; 0xe0
 800b01a:	00db      	lsls	r3, r3, #3
 800b01c:	429a      	cmp	r2, r3
 800b01e:	d902      	bls.n	800b026 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b020:	2300      	movs	r3, #0
 800b022:	60fb      	str	r3, [r7, #12]
 800b024:	e002      	b.n	800b02c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b026:	2380      	movs	r3, #128	; 0x80
 800b028:	015b      	lsls	r3, r3, #5
 800b02a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	68da      	ldr	r2, [r3, #12]
 800b030:	23f0      	movs	r3, #240	; 0xf0
 800b032:	011b      	lsls	r3, r3, #4
 800b034:	429a      	cmp	r2, r3
 800b036:	d008      	beq.n	800b04a <HAL_SPI_Init+0xaa>
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	68da      	ldr	r2, [r3, #12]
 800b03c:	23e0      	movs	r3, #224	; 0xe0
 800b03e:	00db      	lsls	r3, r3, #3
 800b040:	429a      	cmp	r2, r3
 800b042:	d002      	beq.n	800b04a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	2200      	movs	r2, #0
 800b048:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	685a      	ldr	r2, [r3, #4]
 800b04e:	2382      	movs	r3, #130	; 0x82
 800b050:	005b      	lsls	r3, r3, #1
 800b052:	401a      	ands	r2, r3
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	6899      	ldr	r1, [r3, #8]
 800b058:	2384      	movs	r3, #132	; 0x84
 800b05a:	021b      	lsls	r3, r3, #8
 800b05c:	400b      	ands	r3, r1
 800b05e:	431a      	orrs	r2, r3
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	691b      	ldr	r3, [r3, #16]
 800b064:	2102      	movs	r1, #2
 800b066:	400b      	ands	r3, r1
 800b068:	431a      	orrs	r2, r3
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	695b      	ldr	r3, [r3, #20]
 800b06e:	2101      	movs	r1, #1
 800b070:	400b      	ands	r3, r1
 800b072:	431a      	orrs	r2, r3
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	6999      	ldr	r1, [r3, #24]
 800b078:	2380      	movs	r3, #128	; 0x80
 800b07a:	009b      	lsls	r3, r3, #2
 800b07c:	400b      	ands	r3, r1
 800b07e:	431a      	orrs	r2, r3
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	69db      	ldr	r3, [r3, #28]
 800b084:	2138      	movs	r1, #56	; 0x38
 800b086:	400b      	ands	r3, r1
 800b088:	431a      	orrs	r2, r3
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	6a1b      	ldr	r3, [r3, #32]
 800b08e:	2180      	movs	r1, #128	; 0x80
 800b090:	400b      	ands	r3, r1
 800b092:	431a      	orrs	r2, r3
 800b094:	0011      	movs	r1, r2
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b09a:	2380      	movs	r3, #128	; 0x80
 800b09c:	019b      	lsls	r3, r3, #6
 800b09e:	401a      	ands	r2, r3
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	430a      	orrs	r2, r1
 800b0a6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	699b      	ldr	r3, [r3, #24]
 800b0ac:	0c1b      	lsrs	r3, r3, #16
 800b0ae:	2204      	movs	r2, #4
 800b0b0:	401a      	ands	r2, r3
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0b6:	2110      	movs	r1, #16
 800b0b8:	400b      	ands	r3, r1
 800b0ba:	431a      	orrs	r2, r3
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0c0:	2108      	movs	r1, #8
 800b0c2:	400b      	ands	r3, r1
 800b0c4:	431a      	orrs	r2, r3
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	68d9      	ldr	r1, [r3, #12]
 800b0ca:	23f0      	movs	r3, #240	; 0xf0
 800b0cc:	011b      	lsls	r3, r3, #4
 800b0ce:	400b      	ands	r3, r1
 800b0d0:	431a      	orrs	r2, r3
 800b0d2:	0011      	movs	r1, r2
 800b0d4:	68fa      	ldr	r2, [r7, #12]
 800b0d6:	2380      	movs	r3, #128	; 0x80
 800b0d8:	015b      	lsls	r3, r3, #5
 800b0da:	401a      	ands	r2, r3
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	430a      	orrs	r2, r1
 800b0e2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	69da      	ldr	r2, [r3, #28]
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	4907      	ldr	r1, [pc, #28]	; (800b10c <HAL_SPI_Init+0x16c>)
 800b0f0:	400a      	ands	r2, r1
 800b0f2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	225d      	movs	r2, #93	; 0x5d
 800b0fe:	2101      	movs	r1, #1
 800b100:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b102:	2300      	movs	r3, #0
}
 800b104:	0018      	movs	r0, r3
 800b106:	46bd      	mov	sp, r7
 800b108:	b004      	add	sp, #16
 800b10a:	bd80      	pop	{r7, pc}
 800b10c:	fffff7ff 	.word	0xfffff7ff

0800b110 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b110:	b580      	push	{r7, lr}
 800b112:	b088      	sub	sp, #32
 800b114:	af00      	add	r7, sp, #0
 800b116:	60f8      	str	r0, [r7, #12]
 800b118:	60b9      	str	r1, [r7, #8]
 800b11a:	603b      	str	r3, [r7, #0]
 800b11c:	1dbb      	adds	r3, r7, #6
 800b11e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b120:	231f      	movs	r3, #31
 800b122:	18fb      	adds	r3, r7, r3
 800b124:	2200      	movs	r2, #0
 800b126:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	225c      	movs	r2, #92	; 0x5c
 800b12c:	5c9b      	ldrb	r3, [r3, r2]
 800b12e:	2b01      	cmp	r3, #1
 800b130:	d101      	bne.n	800b136 <HAL_SPI_Transmit+0x26>
 800b132:	2302      	movs	r3, #2
 800b134:	e140      	b.n	800b3b8 <HAL_SPI_Transmit+0x2a8>
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	225c      	movs	r2, #92	; 0x5c
 800b13a:	2101      	movs	r1, #1
 800b13c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b13e:	f7fe fc03 	bl	8009948 <HAL_GetTick>
 800b142:	0003      	movs	r3, r0
 800b144:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800b146:	2316      	movs	r3, #22
 800b148:	18fb      	adds	r3, r7, r3
 800b14a:	1dba      	adds	r2, r7, #6
 800b14c:	8812      	ldrh	r2, [r2, #0]
 800b14e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	225d      	movs	r2, #93	; 0x5d
 800b154:	5c9b      	ldrb	r3, [r3, r2]
 800b156:	b2db      	uxtb	r3, r3
 800b158:	2b01      	cmp	r3, #1
 800b15a:	d004      	beq.n	800b166 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800b15c:	231f      	movs	r3, #31
 800b15e:	18fb      	adds	r3, r7, r3
 800b160:	2202      	movs	r2, #2
 800b162:	701a      	strb	r2, [r3, #0]
    goto error;
 800b164:	e11d      	b.n	800b3a2 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 800b166:	68bb      	ldr	r3, [r7, #8]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d003      	beq.n	800b174 <HAL_SPI_Transmit+0x64>
 800b16c:	1dbb      	adds	r3, r7, #6
 800b16e:	881b      	ldrh	r3, [r3, #0]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d104      	bne.n	800b17e <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800b174:	231f      	movs	r3, #31
 800b176:	18fb      	adds	r3, r7, r3
 800b178:	2201      	movs	r2, #1
 800b17a:	701a      	strb	r2, [r3, #0]
    goto error;
 800b17c:	e111      	b.n	800b3a2 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	225d      	movs	r2, #93	; 0x5d
 800b182:	2103      	movs	r1, #3
 800b184:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	2200      	movs	r2, #0
 800b18a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	68ba      	ldr	r2, [r7, #8]
 800b190:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	1dba      	adds	r2, r7, #6
 800b196:	8812      	ldrh	r2, [r2, #0]
 800b198:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	1dba      	adds	r2, r7, #6
 800b19e:	8812      	ldrh	r2, [r2, #0]
 800b1a0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	2200      	movs	r2, #0
 800b1a6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	2244      	movs	r2, #68	; 0x44
 800b1ac:	2100      	movs	r1, #0
 800b1ae:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	2246      	movs	r2, #70	; 0x46
 800b1b4:	2100      	movs	r1, #0
 800b1b6:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	689a      	ldr	r2, [r3, #8]
 800b1c8:	2380      	movs	r3, #128	; 0x80
 800b1ca:	021b      	lsls	r3, r3, #8
 800b1cc:	429a      	cmp	r2, r3
 800b1ce:	d110      	bne.n	800b1f2 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	681a      	ldr	r2, [r3, #0]
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	2140      	movs	r1, #64	; 0x40
 800b1dc:	438a      	bics	r2, r1
 800b1de:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	681a      	ldr	r2, [r3, #0]
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	2180      	movs	r1, #128	; 0x80
 800b1ec:	01c9      	lsls	r1, r1, #7
 800b1ee:	430a      	orrs	r2, r1
 800b1f0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	2240      	movs	r2, #64	; 0x40
 800b1fa:	4013      	ands	r3, r2
 800b1fc:	2b40      	cmp	r3, #64	; 0x40
 800b1fe:	d007      	beq.n	800b210 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	681a      	ldr	r2, [r3, #0]
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	2140      	movs	r1, #64	; 0x40
 800b20c:	430a      	orrs	r2, r1
 800b20e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	68da      	ldr	r2, [r3, #12]
 800b214:	23e0      	movs	r3, #224	; 0xe0
 800b216:	00db      	lsls	r3, r3, #3
 800b218:	429a      	cmp	r2, r3
 800b21a:	d94e      	bls.n	800b2ba <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	685b      	ldr	r3, [r3, #4]
 800b220:	2b00      	cmp	r3, #0
 800b222:	d004      	beq.n	800b22e <HAL_SPI_Transmit+0x11e>
 800b224:	2316      	movs	r3, #22
 800b226:	18fb      	adds	r3, r7, r3
 800b228:	881b      	ldrh	r3, [r3, #0]
 800b22a:	2b01      	cmp	r3, #1
 800b22c:	d13f      	bne.n	800b2ae <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b232:	881a      	ldrh	r2, [r3, #0]
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b23e:	1c9a      	adds	r2, r3, #2
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b248:	b29b      	uxth	r3, r3
 800b24a:	3b01      	subs	r3, #1
 800b24c:	b29a      	uxth	r2, r3
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b252:	e02c      	b.n	800b2ae <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	689b      	ldr	r3, [r3, #8]
 800b25a:	2202      	movs	r2, #2
 800b25c:	4013      	ands	r3, r2
 800b25e:	2b02      	cmp	r3, #2
 800b260:	d112      	bne.n	800b288 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b266:	881a      	ldrh	r2, [r3, #0]
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b272:	1c9a      	adds	r2, r3, #2
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b27c:	b29b      	uxth	r3, r3
 800b27e:	3b01      	subs	r3, #1
 800b280:	b29a      	uxth	r2, r3
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b286:	e012      	b.n	800b2ae <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b288:	f7fe fb5e 	bl	8009948 <HAL_GetTick>
 800b28c:	0002      	movs	r2, r0
 800b28e:	69bb      	ldr	r3, [r7, #24]
 800b290:	1ad3      	subs	r3, r2, r3
 800b292:	683a      	ldr	r2, [r7, #0]
 800b294:	429a      	cmp	r2, r3
 800b296:	d802      	bhi.n	800b29e <HAL_SPI_Transmit+0x18e>
 800b298:	683b      	ldr	r3, [r7, #0]
 800b29a:	3301      	adds	r3, #1
 800b29c:	d102      	bne.n	800b2a4 <HAL_SPI_Transmit+0x194>
 800b29e:	683b      	ldr	r3, [r7, #0]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d104      	bne.n	800b2ae <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 800b2a4:	231f      	movs	r3, #31
 800b2a6:	18fb      	adds	r3, r7, r3
 800b2a8:	2203      	movs	r2, #3
 800b2aa:	701a      	strb	r2, [r3, #0]
          goto error;
 800b2ac:	e079      	b.n	800b3a2 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b2b2:	b29b      	uxth	r3, r3
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d1cd      	bne.n	800b254 <HAL_SPI_Transmit+0x144>
 800b2b8:	e04f      	b.n	800b35a <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	685b      	ldr	r3, [r3, #4]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d004      	beq.n	800b2cc <HAL_SPI_Transmit+0x1bc>
 800b2c2:	2316      	movs	r3, #22
 800b2c4:	18fb      	adds	r3, r7, r3
 800b2c6:	881b      	ldrh	r3, [r3, #0]
 800b2c8:	2b01      	cmp	r3, #1
 800b2ca:	d141      	bne.n	800b350 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	330c      	adds	r3, #12
 800b2d6:	7812      	ldrb	r2, [r2, #0]
 800b2d8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2de:	1c5a      	adds	r2, r3, #1
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b2e8:	b29b      	uxth	r3, r3
 800b2ea:	3b01      	subs	r3, #1
 800b2ec:	b29a      	uxth	r2, r3
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800b2f2:	e02d      	b.n	800b350 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	689b      	ldr	r3, [r3, #8]
 800b2fa:	2202      	movs	r2, #2
 800b2fc:	4013      	ands	r3, r2
 800b2fe:	2b02      	cmp	r3, #2
 800b300:	d113      	bne.n	800b32a <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	330c      	adds	r3, #12
 800b30c:	7812      	ldrb	r2, [r2, #0]
 800b30e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b314:	1c5a      	adds	r2, r3, #1
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b31e:	b29b      	uxth	r3, r3
 800b320:	3b01      	subs	r3, #1
 800b322:	b29a      	uxth	r2, r3
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b328:	e012      	b.n	800b350 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b32a:	f7fe fb0d 	bl	8009948 <HAL_GetTick>
 800b32e:	0002      	movs	r2, r0
 800b330:	69bb      	ldr	r3, [r7, #24]
 800b332:	1ad3      	subs	r3, r2, r3
 800b334:	683a      	ldr	r2, [r7, #0]
 800b336:	429a      	cmp	r2, r3
 800b338:	d802      	bhi.n	800b340 <HAL_SPI_Transmit+0x230>
 800b33a:	683b      	ldr	r3, [r7, #0]
 800b33c:	3301      	adds	r3, #1
 800b33e:	d102      	bne.n	800b346 <HAL_SPI_Transmit+0x236>
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d104      	bne.n	800b350 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 800b346:	231f      	movs	r3, #31
 800b348:	18fb      	adds	r3, r7, r3
 800b34a:	2203      	movs	r2, #3
 800b34c:	701a      	strb	r2, [r3, #0]
          goto error;
 800b34e:	e028      	b.n	800b3a2 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b354:	b29b      	uxth	r3, r3
 800b356:	2b00      	cmp	r3, #0
 800b358:	d1cc      	bne.n	800b2f4 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b35a:	69ba      	ldr	r2, [r7, #24]
 800b35c:	6839      	ldr	r1, [r7, #0]
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	0018      	movs	r0, r3
 800b362:	f000 fce5 	bl	800bd30 <SPI_EndRxTxTransaction>
 800b366:	1e03      	subs	r3, r0, #0
 800b368:	d002      	beq.n	800b370 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	2220      	movs	r2, #32
 800b36e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	689b      	ldr	r3, [r3, #8]
 800b374:	2b00      	cmp	r3, #0
 800b376:	d10a      	bne.n	800b38e <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b378:	2300      	movs	r3, #0
 800b37a:	613b      	str	r3, [r7, #16]
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	68db      	ldr	r3, [r3, #12]
 800b382:	613b      	str	r3, [r7, #16]
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	689b      	ldr	r3, [r3, #8]
 800b38a:	613b      	str	r3, [r7, #16]
 800b38c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b392:	2b00      	cmp	r3, #0
 800b394:	d004      	beq.n	800b3a0 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 800b396:	231f      	movs	r3, #31
 800b398:	18fb      	adds	r3, r7, r3
 800b39a:	2201      	movs	r2, #1
 800b39c:	701a      	strb	r2, [r3, #0]
 800b39e:	e000      	b.n	800b3a2 <HAL_SPI_Transmit+0x292>
  }

error:
 800b3a0:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	225d      	movs	r2, #93	; 0x5d
 800b3a6:	2101      	movs	r1, #1
 800b3a8:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	225c      	movs	r2, #92	; 0x5c
 800b3ae:	2100      	movs	r1, #0
 800b3b0:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800b3b2:	231f      	movs	r3, #31
 800b3b4:	18fb      	adds	r3, r7, r3
 800b3b6:	781b      	ldrb	r3, [r3, #0]
}
 800b3b8:	0018      	movs	r0, r3
 800b3ba:	46bd      	mov	sp, r7
 800b3bc:	b008      	add	sp, #32
 800b3be:	bd80      	pop	{r7, pc}

0800b3c0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b3c0:	b590      	push	{r4, r7, lr}
 800b3c2:	b089      	sub	sp, #36	; 0x24
 800b3c4:	af02      	add	r7, sp, #8
 800b3c6:	60f8      	str	r0, [r7, #12]
 800b3c8:	60b9      	str	r1, [r7, #8]
 800b3ca:	603b      	str	r3, [r7, #0]
 800b3cc:	1dbb      	adds	r3, r7, #6
 800b3ce:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b3d0:	2317      	movs	r3, #23
 800b3d2:	18fb      	adds	r3, r7, r3
 800b3d4:	2200      	movs	r2, #0
 800b3d6:	701a      	strb	r2, [r3, #0]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	685a      	ldr	r2, [r3, #4]
 800b3dc:	2382      	movs	r3, #130	; 0x82
 800b3de:	005b      	lsls	r3, r3, #1
 800b3e0:	429a      	cmp	r2, r3
 800b3e2:	d113      	bne.n	800b40c <HAL_SPI_Receive+0x4c>
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	689b      	ldr	r3, [r3, #8]
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d10f      	bne.n	800b40c <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	225d      	movs	r2, #93	; 0x5d
 800b3f0:	2104      	movs	r1, #4
 800b3f2:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b3f4:	1dbb      	adds	r3, r7, #6
 800b3f6:	881c      	ldrh	r4, [r3, #0]
 800b3f8:	68ba      	ldr	r2, [r7, #8]
 800b3fa:	68b9      	ldr	r1, [r7, #8]
 800b3fc:	68f8      	ldr	r0, [r7, #12]
 800b3fe:	683b      	ldr	r3, [r7, #0]
 800b400:	9300      	str	r3, [sp, #0]
 800b402:	0023      	movs	r3, r4
 800b404:	f000 f928 	bl	800b658 <HAL_SPI_TransmitReceive>
 800b408:	0003      	movs	r3, r0
 800b40a:	e11c      	b.n	800b646 <HAL_SPI_Receive+0x286>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	225c      	movs	r2, #92	; 0x5c
 800b410:	5c9b      	ldrb	r3, [r3, r2]
 800b412:	2b01      	cmp	r3, #1
 800b414:	d101      	bne.n	800b41a <HAL_SPI_Receive+0x5a>
 800b416:	2302      	movs	r3, #2
 800b418:	e115      	b.n	800b646 <HAL_SPI_Receive+0x286>
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	225c      	movs	r2, #92	; 0x5c
 800b41e:	2101      	movs	r1, #1
 800b420:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b422:	f7fe fa91 	bl	8009948 <HAL_GetTick>
 800b426:	0003      	movs	r3, r0
 800b428:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	225d      	movs	r2, #93	; 0x5d
 800b42e:	5c9b      	ldrb	r3, [r3, r2]
 800b430:	b2db      	uxtb	r3, r3
 800b432:	2b01      	cmp	r3, #1
 800b434:	d004      	beq.n	800b440 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 800b436:	2317      	movs	r3, #23
 800b438:	18fb      	adds	r3, r7, r3
 800b43a:	2202      	movs	r2, #2
 800b43c:	701a      	strb	r2, [r3, #0]
    goto error;
 800b43e:	e0f7      	b.n	800b630 <HAL_SPI_Receive+0x270>
  }

  if ((pData == NULL) || (Size == 0U))
 800b440:	68bb      	ldr	r3, [r7, #8]
 800b442:	2b00      	cmp	r3, #0
 800b444:	d003      	beq.n	800b44e <HAL_SPI_Receive+0x8e>
 800b446:	1dbb      	adds	r3, r7, #6
 800b448:	881b      	ldrh	r3, [r3, #0]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d104      	bne.n	800b458 <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 800b44e:	2317      	movs	r3, #23
 800b450:	18fb      	adds	r3, r7, r3
 800b452:	2201      	movs	r2, #1
 800b454:	701a      	strb	r2, [r3, #0]
    goto error;
 800b456:	e0eb      	b.n	800b630 <HAL_SPI_Receive+0x270>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	225d      	movs	r2, #93	; 0x5d
 800b45c:	2104      	movs	r1, #4
 800b45e:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	2200      	movs	r2, #0
 800b464:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	68ba      	ldr	r2, [r7, #8]
 800b46a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	1dba      	adds	r2, r7, #6
 800b470:	2144      	movs	r1, #68	; 0x44
 800b472:	8812      	ldrh	r2, [r2, #0]
 800b474:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	1dba      	adds	r2, r7, #6
 800b47a:	2146      	movs	r1, #70	; 0x46
 800b47c:	8812      	ldrh	r2, [r2, #0]
 800b47e:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	2200      	movs	r2, #0
 800b484:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	2200      	movs	r2, #0
 800b48a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	2200      	movs	r2, #0
 800b490:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	2200      	movs	r2, #0
 800b496:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	2200      	movs	r2, #0
 800b49c:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	68da      	ldr	r2, [r3, #12]
 800b4a2:	23e0      	movs	r3, #224	; 0xe0
 800b4a4:	00db      	lsls	r3, r3, #3
 800b4a6:	429a      	cmp	r2, r3
 800b4a8:	d908      	bls.n	800b4bc <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	685a      	ldr	r2, [r3, #4]
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	4966      	ldr	r1, [pc, #408]	; (800b650 <HAL_SPI_Receive+0x290>)
 800b4b6:	400a      	ands	r2, r1
 800b4b8:	605a      	str	r2, [r3, #4]
 800b4ba:	e008      	b.n	800b4ce <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	685a      	ldr	r2, [r3, #4]
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	2180      	movs	r1, #128	; 0x80
 800b4c8:	0149      	lsls	r1, r1, #5
 800b4ca:	430a      	orrs	r2, r1
 800b4cc:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	689a      	ldr	r2, [r3, #8]
 800b4d2:	2380      	movs	r3, #128	; 0x80
 800b4d4:	021b      	lsls	r3, r3, #8
 800b4d6:	429a      	cmp	r2, r3
 800b4d8:	d10f      	bne.n	800b4fa <HAL_SPI_Receive+0x13a>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	681a      	ldr	r2, [r3, #0]
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	2140      	movs	r1, #64	; 0x40
 800b4e6:	438a      	bics	r2, r1
 800b4e8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	681a      	ldr	r2, [r3, #0]
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	4957      	ldr	r1, [pc, #348]	; (800b654 <HAL_SPI_Receive+0x294>)
 800b4f6:	400a      	ands	r2, r1
 800b4f8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	2240      	movs	r2, #64	; 0x40
 800b502:	4013      	ands	r3, r2
 800b504:	2b40      	cmp	r3, #64	; 0x40
 800b506:	d007      	beq.n	800b518 <HAL_SPI_Receive+0x158>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	681a      	ldr	r2, [r3, #0]
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	2140      	movs	r1, #64	; 0x40
 800b514:	430a      	orrs	r2, r1
 800b516:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	68da      	ldr	r2, [r3, #12]
 800b51c:	23e0      	movs	r3, #224	; 0xe0
 800b51e:	00db      	lsls	r3, r3, #3
 800b520:	429a      	cmp	r2, r3
 800b522:	d900      	bls.n	800b526 <HAL_SPI_Receive+0x166>
 800b524:	e069      	b.n	800b5fa <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b526:	e031      	b.n	800b58c <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	689b      	ldr	r3, [r3, #8]
 800b52e:	2201      	movs	r2, #1
 800b530:	4013      	ands	r3, r2
 800b532:	2b01      	cmp	r3, #1
 800b534:	d117      	bne.n	800b566 <HAL_SPI_Receive+0x1a6>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	330c      	adds	r3, #12
 800b53c:	001a      	movs	r2, r3
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b542:	7812      	ldrb	r2, [r2, #0]
 800b544:	b2d2      	uxtb	r2, r2
 800b546:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b54c:	1c5a      	adds	r2, r3, #1
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	2246      	movs	r2, #70	; 0x46
 800b556:	5a9b      	ldrh	r3, [r3, r2]
 800b558:	b29b      	uxth	r3, r3
 800b55a:	3b01      	subs	r3, #1
 800b55c:	b299      	uxth	r1, r3
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	2246      	movs	r2, #70	; 0x46
 800b562:	5299      	strh	r1, [r3, r2]
 800b564:	e012      	b.n	800b58c <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b566:	f7fe f9ef 	bl	8009948 <HAL_GetTick>
 800b56a:	0002      	movs	r2, r0
 800b56c:	693b      	ldr	r3, [r7, #16]
 800b56e:	1ad3      	subs	r3, r2, r3
 800b570:	683a      	ldr	r2, [r7, #0]
 800b572:	429a      	cmp	r2, r3
 800b574:	d802      	bhi.n	800b57c <HAL_SPI_Receive+0x1bc>
 800b576:	683b      	ldr	r3, [r7, #0]
 800b578:	3301      	adds	r3, #1
 800b57a:	d102      	bne.n	800b582 <HAL_SPI_Receive+0x1c2>
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d104      	bne.n	800b58c <HAL_SPI_Receive+0x1cc>
        {
          errorcode = HAL_TIMEOUT;
 800b582:	2317      	movs	r3, #23
 800b584:	18fb      	adds	r3, r7, r3
 800b586:	2203      	movs	r2, #3
 800b588:	701a      	strb	r2, [r3, #0]
          goto error;
 800b58a:	e051      	b.n	800b630 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	2246      	movs	r2, #70	; 0x46
 800b590:	5a9b      	ldrh	r3, [r3, r2]
 800b592:	b29b      	uxth	r3, r3
 800b594:	2b00      	cmp	r3, #0
 800b596:	d1c7      	bne.n	800b528 <HAL_SPI_Receive+0x168>
 800b598:	e035      	b.n	800b606 <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	689b      	ldr	r3, [r3, #8]
 800b5a0:	2201      	movs	r2, #1
 800b5a2:	4013      	ands	r3, r2
 800b5a4:	2b01      	cmp	r3, #1
 800b5a6:	d115      	bne.n	800b5d4 <HAL_SPI_Receive+0x214>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	68da      	ldr	r2, [r3, #12]
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5b2:	b292      	uxth	r2, r2
 800b5b4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5ba:	1c9a      	adds	r2, r3, #2
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	2246      	movs	r2, #70	; 0x46
 800b5c4:	5a9b      	ldrh	r3, [r3, r2]
 800b5c6:	b29b      	uxth	r3, r3
 800b5c8:	3b01      	subs	r3, #1
 800b5ca:	b299      	uxth	r1, r3
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	2246      	movs	r2, #70	; 0x46
 800b5d0:	5299      	strh	r1, [r3, r2]
 800b5d2:	e012      	b.n	800b5fa <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b5d4:	f7fe f9b8 	bl	8009948 <HAL_GetTick>
 800b5d8:	0002      	movs	r2, r0
 800b5da:	693b      	ldr	r3, [r7, #16]
 800b5dc:	1ad3      	subs	r3, r2, r3
 800b5de:	683a      	ldr	r2, [r7, #0]
 800b5e0:	429a      	cmp	r2, r3
 800b5e2:	d802      	bhi.n	800b5ea <HAL_SPI_Receive+0x22a>
 800b5e4:	683b      	ldr	r3, [r7, #0]
 800b5e6:	3301      	adds	r3, #1
 800b5e8:	d102      	bne.n	800b5f0 <HAL_SPI_Receive+0x230>
 800b5ea:	683b      	ldr	r3, [r7, #0]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d104      	bne.n	800b5fa <HAL_SPI_Receive+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 800b5f0:	2317      	movs	r3, #23
 800b5f2:	18fb      	adds	r3, r7, r3
 800b5f4:	2203      	movs	r2, #3
 800b5f6:	701a      	strb	r2, [r3, #0]
          goto error;
 800b5f8:	e01a      	b.n	800b630 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	2246      	movs	r2, #70	; 0x46
 800b5fe:	5a9b      	ldrh	r3, [r3, r2]
 800b600:	b29b      	uxth	r3, r3
 800b602:	2b00      	cmp	r3, #0
 800b604:	d1c9      	bne.n	800b59a <HAL_SPI_Receive+0x1da>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b606:	693a      	ldr	r2, [r7, #16]
 800b608:	6839      	ldr	r1, [r7, #0]
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	0018      	movs	r0, r3
 800b60e:	f000 fb31 	bl	800bc74 <SPI_EndRxTransaction>
 800b612:	1e03      	subs	r3, r0, #0
 800b614:	d002      	beq.n	800b61c <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	2220      	movs	r2, #32
 800b61a:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b620:	2b00      	cmp	r3, #0
 800b622:	d004      	beq.n	800b62e <HAL_SPI_Receive+0x26e>
  {
    errorcode = HAL_ERROR;
 800b624:	2317      	movs	r3, #23
 800b626:	18fb      	adds	r3, r7, r3
 800b628:	2201      	movs	r2, #1
 800b62a:	701a      	strb	r2, [r3, #0]
 800b62c:	e000      	b.n	800b630 <HAL_SPI_Receive+0x270>
  }

error :
 800b62e:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	225d      	movs	r2, #93	; 0x5d
 800b634:	2101      	movs	r1, #1
 800b636:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	225c      	movs	r2, #92	; 0x5c
 800b63c:	2100      	movs	r1, #0
 800b63e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800b640:	2317      	movs	r3, #23
 800b642:	18fb      	adds	r3, r7, r3
 800b644:	781b      	ldrb	r3, [r3, #0]
}
 800b646:	0018      	movs	r0, r3
 800b648:	46bd      	mov	sp, r7
 800b64a:	b007      	add	sp, #28
 800b64c:	bd90      	pop	{r4, r7, pc}
 800b64e:	46c0      	nop			; (mov r8, r8)
 800b650:	ffffefff 	.word	0xffffefff
 800b654:	ffffbfff 	.word	0xffffbfff

0800b658 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800b658:	b580      	push	{r7, lr}
 800b65a:	b08a      	sub	sp, #40	; 0x28
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	60f8      	str	r0, [r7, #12]
 800b660:	60b9      	str	r1, [r7, #8]
 800b662:	607a      	str	r2, [r7, #4]
 800b664:	001a      	movs	r2, r3
 800b666:	1cbb      	adds	r3, r7, #2
 800b668:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b66a:	2301      	movs	r3, #1
 800b66c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b66e:	2323      	movs	r3, #35	; 0x23
 800b670:	18fb      	adds	r3, r7, r3
 800b672:	2200      	movs	r2, #0
 800b674:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	225c      	movs	r2, #92	; 0x5c
 800b67a:	5c9b      	ldrb	r3, [r3, r2]
 800b67c:	2b01      	cmp	r3, #1
 800b67e:	d101      	bne.n	800b684 <HAL_SPI_TransmitReceive+0x2c>
 800b680:	2302      	movs	r3, #2
 800b682:	e1b5      	b.n	800b9f0 <HAL_SPI_TransmitReceive+0x398>
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	225c      	movs	r2, #92	; 0x5c
 800b688:	2101      	movs	r1, #1
 800b68a:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b68c:	f7fe f95c 	bl	8009948 <HAL_GetTick>
 800b690:	0003      	movs	r3, r0
 800b692:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b694:	201b      	movs	r0, #27
 800b696:	183b      	adds	r3, r7, r0
 800b698:	68fa      	ldr	r2, [r7, #12]
 800b69a:	215d      	movs	r1, #93	; 0x5d
 800b69c:	5c52      	ldrb	r2, [r2, r1]
 800b69e:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	685b      	ldr	r3, [r3, #4]
 800b6a4:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800b6a6:	2312      	movs	r3, #18
 800b6a8:	18fb      	adds	r3, r7, r3
 800b6aa:	1cba      	adds	r2, r7, #2
 800b6ac:	8812      	ldrh	r2, [r2, #0]
 800b6ae:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b6b0:	183b      	adds	r3, r7, r0
 800b6b2:	781b      	ldrb	r3, [r3, #0]
 800b6b4:	2b01      	cmp	r3, #1
 800b6b6:	d011      	beq.n	800b6dc <HAL_SPI_TransmitReceive+0x84>
 800b6b8:	697a      	ldr	r2, [r7, #20]
 800b6ba:	2382      	movs	r3, #130	; 0x82
 800b6bc:	005b      	lsls	r3, r3, #1
 800b6be:	429a      	cmp	r2, r3
 800b6c0:	d107      	bne.n	800b6d2 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	689b      	ldr	r3, [r3, #8]
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d103      	bne.n	800b6d2 <HAL_SPI_TransmitReceive+0x7a>
 800b6ca:	183b      	adds	r3, r7, r0
 800b6cc:	781b      	ldrb	r3, [r3, #0]
 800b6ce:	2b04      	cmp	r3, #4
 800b6d0:	d004      	beq.n	800b6dc <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800b6d2:	2323      	movs	r3, #35	; 0x23
 800b6d4:	18fb      	adds	r3, r7, r3
 800b6d6:	2202      	movs	r2, #2
 800b6d8:	701a      	strb	r2, [r3, #0]
    goto error;
 800b6da:	e17e      	b.n	800b9da <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b6dc:	68bb      	ldr	r3, [r7, #8]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d006      	beq.n	800b6f0 <HAL_SPI_TransmitReceive+0x98>
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d003      	beq.n	800b6f0 <HAL_SPI_TransmitReceive+0x98>
 800b6e8:	1cbb      	adds	r3, r7, #2
 800b6ea:	881b      	ldrh	r3, [r3, #0]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d104      	bne.n	800b6fa <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 800b6f0:	2323      	movs	r3, #35	; 0x23
 800b6f2:	18fb      	adds	r3, r7, r3
 800b6f4:	2201      	movs	r2, #1
 800b6f6:	701a      	strb	r2, [r3, #0]
    goto error;
 800b6f8:	e16f      	b.n	800b9da <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	225d      	movs	r2, #93	; 0x5d
 800b6fe:	5c9b      	ldrb	r3, [r3, r2]
 800b700:	b2db      	uxtb	r3, r3
 800b702:	2b04      	cmp	r3, #4
 800b704:	d003      	beq.n	800b70e <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	225d      	movs	r2, #93	; 0x5d
 800b70a:	2105      	movs	r1, #5
 800b70c:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	2200      	movs	r2, #0
 800b712:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	687a      	ldr	r2, [r7, #4]
 800b718:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	1cba      	adds	r2, r7, #2
 800b71e:	2146      	movs	r1, #70	; 0x46
 800b720:	8812      	ldrh	r2, [r2, #0]
 800b722:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	1cba      	adds	r2, r7, #2
 800b728:	2144      	movs	r1, #68	; 0x44
 800b72a:	8812      	ldrh	r2, [r2, #0]
 800b72c:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	68ba      	ldr	r2, [r7, #8]
 800b732:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	1cba      	adds	r2, r7, #2
 800b738:	8812      	ldrh	r2, [r2, #0]
 800b73a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	1cba      	adds	r2, r7, #2
 800b740:	8812      	ldrh	r2, [r2, #0]
 800b742:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	2200      	movs	r2, #0
 800b748:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	2200      	movs	r2, #0
 800b74e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	68da      	ldr	r2, [r3, #12]
 800b754:	23e0      	movs	r3, #224	; 0xe0
 800b756:	00db      	lsls	r3, r3, #3
 800b758:	429a      	cmp	r2, r3
 800b75a:	d908      	bls.n	800b76e <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	685a      	ldr	r2, [r3, #4]
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	49a4      	ldr	r1, [pc, #656]	; (800b9f8 <HAL_SPI_TransmitReceive+0x3a0>)
 800b768:	400a      	ands	r2, r1
 800b76a:	605a      	str	r2, [r3, #4]
 800b76c:	e008      	b.n	800b780 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	685a      	ldr	r2, [r3, #4]
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	2180      	movs	r1, #128	; 0x80
 800b77a:	0149      	lsls	r1, r1, #5
 800b77c:	430a      	orrs	r2, r1
 800b77e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	2240      	movs	r2, #64	; 0x40
 800b788:	4013      	ands	r3, r2
 800b78a:	2b40      	cmp	r3, #64	; 0x40
 800b78c:	d007      	beq.n	800b79e <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	681a      	ldr	r2, [r3, #0]
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	2140      	movs	r1, #64	; 0x40
 800b79a:	430a      	orrs	r2, r1
 800b79c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	68da      	ldr	r2, [r3, #12]
 800b7a2:	23e0      	movs	r3, #224	; 0xe0
 800b7a4:	00db      	lsls	r3, r3, #3
 800b7a6:	429a      	cmp	r2, r3
 800b7a8:	d800      	bhi.n	800b7ac <HAL_SPI_TransmitReceive+0x154>
 800b7aa:	e07f      	b.n	800b8ac <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	685b      	ldr	r3, [r3, #4]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d005      	beq.n	800b7c0 <HAL_SPI_TransmitReceive+0x168>
 800b7b4:	2312      	movs	r3, #18
 800b7b6:	18fb      	adds	r3, r7, r3
 800b7b8:	881b      	ldrh	r3, [r3, #0]
 800b7ba:	2b01      	cmp	r3, #1
 800b7bc:	d000      	beq.n	800b7c0 <HAL_SPI_TransmitReceive+0x168>
 800b7be:	e069      	b.n	800b894 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7c4:	881a      	ldrh	r2, [r3, #0]
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7d0:	1c9a      	adds	r2, r3, #2
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b7da:	b29b      	uxth	r3, r3
 800b7dc:	3b01      	subs	r3, #1
 800b7de:	b29a      	uxth	r2, r3
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b7e4:	e056      	b.n	800b894 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	689b      	ldr	r3, [r3, #8]
 800b7ec:	2202      	movs	r2, #2
 800b7ee:	4013      	ands	r3, r2
 800b7f0:	2b02      	cmp	r3, #2
 800b7f2:	d11b      	bne.n	800b82c <HAL_SPI_TransmitReceive+0x1d4>
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b7f8:	b29b      	uxth	r3, r3
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d016      	beq.n	800b82c <HAL_SPI_TransmitReceive+0x1d4>
 800b7fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b800:	2b01      	cmp	r3, #1
 800b802:	d113      	bne.n	800b82c <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b808:	881a      	ldrh	r2, [r3, #0]
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b814:	1c9a      	adds	r2, r3, #2
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b81e:	b29b      	uxth	r3, r3
 800b820:	3b01      	subs	r3, #1
 800b822:	b29a      	uxth	r2, r3
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b828:	2300      	movs	r3, #0
 800b82a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	689b      	ldr	r3, [r3, #8]
 800b832:	2201      	movs	r2, #1
 800b834:	4013      	ands	r3, r2
 800b836:	2b01      	cmp	r3, #1
 800b838:	d11c      	bne.n	800b874 <HAL_SPI_TransmitReceive+0x21c>
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	2246      	movs	r2, #70	; 0x46
 800b83e:	5a9b      	ldrh	r3, [r3, r2]
 800b840:	b29b      	uxth	r3, r3
 800b842:	2b00      	cmp	r3, #0
 800b844:	d016      	beq.n	800b874 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	68da      	ldr	r2, [r3, #12]
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b850:	b292      	uxth	r2, r2
 800b852:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b858:	1c9a      	adds	r2, r3, #2
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	2246      	movs	r2, #70	; 0x46
 800b862:	5a9b      	ldrh	r3, [r3, r2]
 800b864:	b29b      	uxth	r3, r3
 800b866:	3b01      	subs	r3, #1
 800b868:	b299      	uxth	r1, r3
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	2246      	movs	r2, #70	; 0x46
 800b86e:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b870:	2301      	movs	r3, #1
 800b872:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b874:	f7fe f868 	bl	8009948 <HAL_GetTick>
 800b878:	0002      	movs	r2, r0
 800b87a:	69fb      	ldr	r3, [r7, #28]
 800b87c:	1ad3      	subs	r3, r2, r3
 800b87e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b880:	429a      	cmp	r2, r3
 800b882:	d807      	bhi.n	800b894 <HAL_SPI_TransmitReceive+0x23c>
 800b884:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b886:	3301      	adds	r3, #1
 800b888:	d004      	beq.n	800b894 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 800b88a:	2323      	movs	r3, #35	; 0x23
 800b88c:	18fb      	adds	r3, r7, r3
 800b88e:	2203      	movs	r2, #3
 800b890:	701a      	strb	r2, [r3, #0]
        goto error;
 800b892:	e0a2      	b.n	800b9da <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b898:	b29b      	uxth	r3, r3
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d1a3      	bne.n	800b7e6 <HAL_SPI_TransmitReceive+0x18e>
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	2246      	movs	r2, #70	; 0x46
 800b8a2:	5a9b      	ldrh	r3, [r3, r2]
 800b8a4:	b29b      	uxth	r3, r3
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d19d      	bne.n	800b7e6 <HAL_SPI_TransmitReceive+0x18e>
 800b8aa:	e085      	b.n	800b9b8 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	685b      	ldr	r3, [r3, #4]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d005      	beq.n	800b8c0 <HAL_SPI_TransmitReceive+0x268>
 800b8b4:	2312      	movs	r3, #18
 800b8b6:	18fb      	adds	r3, r7, r3
 800b8b8:	881b      	ldrh	r3, [r3, #0]
 800b8ba:	2b01      	cmp	r3, #1
 800b8bc:	d000      	beq.n	800b8c0 <HAL_SPI_TransmitReceive+0x268>
 800b8be:	e070      	b.n	800b9a2 <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	330c      	adds	r3, #12
 800b8ca:	7812      	ldrb	r2, [r2, #0]
 800b8cc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8d2:	1c5a      	adds	r2, r3, #1
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b8dc:	b29b      	uxth	r3, r3
 800b8de:	3b01      	subs	r3, #1
 800b8e0:	b29a      	uxth	r2, r3
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b8e6:	e05c      	b.n	800b9a2 <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	689b      	ldr	r3, [r3, #8]
 800b8ee:	2202      	movs	r2, #2
 800b8f0:	4013      	ands	r3, r2
 800b8f2:	2b02      	cmp	r3, #2
 800b8f4:	d11c      	bne.n	800b930 <HAL_SPI_TransmitReceive+0x2d8>
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b8fa:	b29b      	uxth	r3, r3
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d017      	beq.n	800b930 <HAL_SPI_TransmitReceive+0x2d8>
 800b900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b902:	2b01      	cmp	r3, #1
 800b904:	d114      	bne.n	800b930 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	330c      	adds	r3, #12
 800b910:	7812      	ldrb	r2, [r2, #0]
 800b912:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b918:	1c5a      	adds	r2, r3, #1
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b922:	b29b      	uxth	r3, r3
 800b924:	3b01      	subs	r3, #1
 800b926:	b29a      	uxth	r2, r3
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b92c:	2300      	movs	r3, #0
 800b92e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	689b      	ldr	r3, [r3, #8]
 800b936:	2201      	movs	r2, #1
 800b938:	4013      	ands	r3, r2
 800b93a:	2b01      	cmp	r3, #1
 800b93c:	d11e      	bne.n	800b97c <HAL_SPI_TransmitReceive+0x324>
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	2246      	movs	r2, #70	; 0x46
 800b942:	5a9b      	ldrh	r3, [r3, r2]
 800b944:	b29b      	uxth	r3, r3
 800b946:	2b00      	cmp	r3, #0
 800b948:	d018      	beq.n	800b97c <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	330c      	adds	r3, #12
 800b950:	001a      	movs	r2, r3
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b956:	7812      	ldrb	r2, [r2, #0]
 800b958:	b2d2      	uxtb	r2, r2
 800b95a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b960:	1c5a      	adds	r2, r3, #1
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	2246      	movs	r2, #70	; 0x46
 800b96a:	5a9b      	ldrh	r3, [r3, r2]
 800b96c:	b29b      	uxth	r3, r3
 800b96e:	3b01      	subs	r3, #1
 800b970:	b299      	uxth	r1, r3
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	2246      	movs	r2, #70	; 0x46
 800b976:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b978:	2301      	movs	r3, #1
 800b97a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b97c:	f7fd ffe4 	bl	8009948 <HAL_GetTick>
 800b980:	0002      	movs	r2, r0
 800b982:	69fb      	ldr	r3, [r7, #28]
 800b984:	1ad3      	subs	r3, r2, r3
 800b986:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b988:	429a      	cmp	r2, r3
 800b98a:	d802      	bhi.n	800b992 <HAL_SPI_TransmitReceive+0x33a>
 800b98c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b98e:	3301      	adds	r3, #1
 800b990:	d102      	bne.n	800b998 <HAL_SPI_TransmitReceive+0x340>
 800b992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b994:	2b00      	cmp	r3, #0
 800b996:	d104      	bne.n	800b9a2 <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 800b998:	2323      	movs	r3, #35	; 0x23
 800b99a:	18fb      	adds	r3, r7, r3
 800b99c:	2203      	movs	r2, #3
 800b99e:	701a      	strb	r2, [r3, #0]
        goto error;
 800b9a0:	e01b      	b.n	800b9da <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b9a6:	b29b      	uxth	r3, r3
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d19d      	bne.n	800b8e8 <HAL_SPI_TransmitReceive+0x290>
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	2246      	movs	r2, #70	; 0x46
 800b9b0:	5a9b      	ldrh	r3, [r3, r2]
 800b9b2:	b29b      	uxth	r3, r3
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d197      	bne.n	800b8e8 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b9b8:	69fa      	ldr	r2, [r7, #28]
 800b9ba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	0018      	movs	r0, r3
 800b9c0:	f000 f9b6 	bl	800bd30 <SPI_EndRxTxTransaction>
 800b9c4:	1e03      	subs	r3, r0, #0
 800b9c6:	d007      	beq.n	800b9d8 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 800b9c8:	2323      	movs	r3, #35	; 0x23
 800b9ca:	18fb      	adds	r3, r7, r3
 800b9cc:	2201      	movs	r2, #1
 800b9ce:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	2220      	movs	r2, #32
 800b9d4:	661a      	str	r2, [r3, #96]	; 0x60
 800b9d6:	e000      	b.n	800b9da <HAL_SPI_TransmitReceive+0x382>
  }

error :
 800b9d8:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	225d      	movs	r2, #93	; 0x5d
 800b9de:	2101      	movs	r1, #1
 800b9e0:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	225c      	movs	r2, #92	; 0x5c
 800b9e6:	2100      	movs	r1, #0
 800b9e8:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800b9ea:	2323      	movs	r3, #35	; 0x23
 800b9ec:	18fb      	adds	r3, r7, r3
 800b9ee:	781b      	ldrb	r3, [r3, #0]
}
 800b9f0:	0018      	movs	r0, r3
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	b00a      	add	sp, #40	; 0x28
 800b9f6:	bd80      	pop	{r7, pc}
 800b9f8:	ffffefff 	.word	0xffffefff

0800b9fc <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800b9fc:	b580      	push	{r7, lr}
 800b9fe:	b082      	sub	sp, #8
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	225d      	movs	r2, #93	; 0x5d
 800ba08:	5c9b      	ldrb	r3, [r3, r2]
 800ba0a:	b2db      	uxtb	r3, r3
}
 800ba0c:	0018      	movs	r0, r3
 800ba0e:	46bd      	mov	sp, r7
 800ba10:	b002      	add	sp, #8
 800ba12:	bd80      	pop	{r7, pc}

0800ba14 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ba14:	b580      	push	{r7, lr}
 800ba16:	b088      	sub	sp, #32
 800ba18:	af00      	add	r7, sp, #0
 800ba1a:	60f8      	str	r0, [r7, #12]
 800ba1c:	60b9      	str	r1, [r7, #8]
 800ba1e:	603b      	str	r3, [r7, #0]
 800ba20:	1dfb      	adds	r3, r7, #7
 800ba22:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ba24:	f7fd ff90 	bl	8009948 <HAL_GetTick>
 800ba28:	0002      	movs	r2, r0
 800ba2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba2c:	1a9b      	subs	r3, r3, r2
 800ba2e:	683a      	ldr	r2, [r7, #0]
 800ba30:	18d3      	adds	r3, r2, r3
 800ba32:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ba34:	f7fd ff88 	bl	8009948 <HAL_GetTick>
 800ba38:	0003      	movs	r3, r0
 800ba3a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ba3c:	4b3a      	ldr	r3, [pc, #232]	; (800bb28 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	015b      	lsls	r3, r3, #5
 800ba42:	0d1b      	lsrs	r3, r3, #20
 800ba44:	69fa      	ldr	r2, [r7, #28]
 800ba46:	4353      	muls	r3, r2
 800ba48:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ba4a:	e058      	b.n	800bafe <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ba4c:	683b      	ldr	r3, [r7, #0]
 800ba4e:	3301      	adds	r3, #1
 800ba50:	d055      	beq.n	800bafe <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ba52:	f7fd ff79 	bl	8009948 <HAL_GetTick>
 800ba56:	0002      	movs	r2, r0
 800ba58:	69bb      	ldr	r3, [r7, #24]
 800ba5a:	1ad3      	subs	r3, r2, r3
 800ba5c:	69fa      	ldr	r2, [r7, #28]
 800ba5e:	429a      	cmp	r2, r3
 800ba60:	d902      	bls.n	800ba68 <SPI_WaitFlagStateUntilTimeout+0x54>
 800ba62:	69fb      	ldr	r3, [r7, #28]
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d142      	bne.n	800baee <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	685a      	ldr	r2, [r3, #4]
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	21e0      	movs	r1, #224	; 0xe0
 800ba74:	438a      	bics	r2, r1
 800ba76:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	685a      	ldr	r2, [r3, #4]
 800ba7c:	2382      	movs	r3, #130	; 0x82
 800ba7e:	005b      	lsls	r3, r3, #1
 800ba80:	429a      	cmp	r2, r3
 800ba82:	d113      	bne.n	800baac <SPI_WaitFlagStateUntilTimeout+0x98>
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	689a      	ldr	r2, [r3, #8]
 800ba88:	2380      	movs	r3, #128	; 0x80
 800ba8a:	021b      	lsls	r3, r3, #8
 800ba8c:	429a      	cmp	r2, r3
 800ba8e:	d005      	beq.n	800ba9c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	689a      	ldr	r2, [r3, #8]
 800ba94:	2380      	movs	r3, #128	; 0x80
 800ba96:	00db      	lsls	r3, r3, #3
 800ba98:	429a      	cmp	r2, r3
 800ba9a:	d107      	bne.n	800baac <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	681a      	ldr	r2, [r3, #0]
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	2140      	movs	r1, #64	; 0x40
 800baa8:	438a      	bics	r2, r1
 800baaa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bab0:	2380      	movs	r3, #128	; 0x80
 800bab2:	019b      	lsls	r3, r3, #6
 800bab4:	429a      	cmp	r2, r3
 800bab6:	d110      	bne.n	800bada <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	681a      	ldr	r2, [r3, #0]
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	491a      	ldr	r1, [pc, #104]	; (800bb2c <SPI_WaitFlagStateUntilTimeout+0x118>)
 800bac4:	400a      	ands	r2, r1
 800bac6:	601a      	str	r2, [r3, #0]
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	681a      	ldr	r2, [r3, #0]
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	2180      	movs	r1, #128	; 0x80
 800bad4:	0189      	lsls	r1, r1, #6
 800bad6:	430a      	orrs	r2, r1
 800bad8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	225d      	movs	r2, #93	; 0x5d
 800bade:	2101      	movs	r1, #1
 800bae0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	225c      	movs	r2, #92	; 0x5c
 800bae6:	2100      	movs	r1, #0
 800bae8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800baea:	2303      	movs	r3, #3
 800baec:	e017      	b.n	800bb1e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800baee:	697b      	ldr	r3, [r7, #20]
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d101      	bne.n	800baf8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800baf4:	2300      	movs	r3, #0
 800baf6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800baf8:	697b      	ldr	r3, [r7, #20]
 800bafa:	3b01      	subs	r3, #1
 800bafc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	689b      	ldr	r3, [r3, #8]
 800bb04:	68ba      	ldr	r2, [r7, #8]
 800bb06:	4013      	ands	r3, r2
 800bb08:	68ba      	ldr	r2, [r7, #8]
 800bb0a:	1ad3      	subs	r3, r2, r3
 800bb0c:	425a      	negs	r2, r3
 800bb0e:	4153      	adcs	r3, r2
 800bb10:	b2db      	uxtb	r3, r3
 800bb12:	001a      	movs	r2, r3
 800bb14:	1dfb      	adds	r3, r7, #7
 800bb16:	781b      	ldrb	r3, [r3, #0]
 800bb18:	429a      	cmp	r2, r3
 800bb1a:	d197      	bne.n	800ba4c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800bb1c:	2300      	movs	r3, #0
}
 800bb1e:	0018      	movs	r0, r3
 800bb20:	46bd      	mov	sp, r7
 800bb22:	b008      	add	sp, #32
 800bb24:	bd80      	pop	{r7, pc}
 800bb26:	46c0      	nop			; (mov r8, r8)
 800bb28:	20000004 	.word	0x20000004
 800bb2c:	ffffdfff 	.word	0xffffdfff

0800bb30 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b08a      	sub	sp, #40	; 0x28
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	60f8      	str	r0, [r7, #12]
 800bb38:	60b9      	str	r1, [r7, #8]
 800bb3a:	607a      	str	r2, [r7, #4]
 800bb3c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800bb3e:	2317      	movs	r3, #23
 800bb40:	18fb      	adds	r3, r7, r3
 800bb42:	2200      	movs	r2, #0
 800bb44:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800bb46:	f7fd feff 	bl	8009948 <HAL_GetTick>
 800bb4a:	0002      	movs	r2, r0
 800bb4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb4e:	1a9b      	subs	r3, r3, r2
 800bb50:	683a      	ldr	r2, [r7, #0]
 800bb52:	18d3      	adds	r3, r2, r3
 800bb54:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800bb56:	f7fd fef7 	bl	8009948 <HAL_GetTick>
 800bb5a:	0003      	movs	r3, r0
 800bb5c:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	330c      	adds	r3, #12
 800bb64:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800bb66:	4b41      	ldr	r3, [pc, #260]	; (800bc6c <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800bb68:	681a      	ldr	r2, [r3, #0]
 800bb6a:	0013      	movs	r3, r2
 800bb6c:	009b      	lsls	r3, r3, #2
 800bb6e:	189b      	adds	r3, r3, r2
 800bb70:	00da      	lsls	r2, r3, #3
 800bb72:	1ad3      	subs	r3, r2, r3
 800bb74:	0d1b      	lsrs	r3, r3, #20
 800bb76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb78:	4353      	muls	r3, r2
 800bb7a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800bb7c:	e068      	b.n	800bc50 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800bb7e:	68ba      	ldr	r2, [r7, #8]
 800bb80:	23c0      	movs	r3, #192	; 0xc0
 800bb82:	00db      	lsls	r3, r3, #3
 800bb84:	429a      	cmp	r2, r3
 800bb86:	d10a      	bne.n	800bb9e <SPI_WaitFifoStateUntilTimeout+0x6e>
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d107      	bne.n	800bb9e <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800bb8e:	69fb      	ldr	r3, [r7, #28]
 800bb90:	781b      	ldrb	r3, [r3, #0]
 800bb92:	b2da      	uxtb	r2, r3
 800bb94:	2117      	movs	r1, #23
 800bb96:	187b      	adds	r3, r7, r1
 800bb98:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800bb9a:	187b      	adds	r3, r7, r1
 800bb9c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800bb9e:	683b      	ldr	r3, [r7, #0]
 800bba0:	3301      	adds	r3, #1
 800bba2:	d055      	beq.n	800bc50 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800bba4:	f7fd fed0 	bl	8009948 <HAL_GetTick>
 800bba8:	0002      	movs	r2, r0
 800bbaa:	6a3b      	ldr	r3, [r7, #32]
 800bbac:	1ad3      	subs	r3, r2, r3
 800bbae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bbb0:	429a      	cmp	r2, r3
 800bbb2:	d902      	bls.n	800bbba <SPI_WaitFifoStateUntilTimeout+0x8a>
 800bbb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d142      	bne.n	800bc40 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	685a      	ldr	r2, [r3, #4]
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	21e0      	movs	r1, #224	; 0xe0
 800bbc6:	438a      	bics	r2, r1
 800bbc8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	685a      	ldr	r2, [r3, #4]
 800bbce:	2382      	movs	r3, #130	; 0x82
 800bbd0:	005b      	lsls	r3, r3, #1
 800bbd2:	429a      	cmp	r2, r3
 800bbd4:	d113      	bne.n	800bbfe <SPI_WaitFifoStateUntilTimeout+0xce>
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	689a      	ldr	r2, [r3, #8]
 800bbda:	2380      	movs	r3, #128	; 0x80
 800bbdc:	021b      	lsls	r3, r3, #8
 800bbde:	429a      	cmp	r2, r3
 800bbe0:	d005      	beq.n	800bbee <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	689a      	ldr	r2, [r3, #8]
 800bbe6:	2380      	movs	r3, #128	; 0x80
 800bbe8:	00db      	lsls	r3, r3, #3
 800bbea:	429a      	cmp	r2, r3
 800bbec:	d107      	bne.n	800bbfe <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	681a      	ldr	r2, [r3, #0]
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	2140      	movs	r1, #64	; 0x40
 800bbfa:	438a      	bics	r2, r1
 800bbfc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bc02:	2380      	movs	r3, #128	; 0x80
 800bc04:	019b      	lsls	r3, r3, #6
 800bc06:	429a      	cmp	r2, r3
 800bc08:	d110      	bne.n	800bc2c <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	681a      	ldr	r2, [r3, #0]
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	4916      	ldr	r1, [pc, #88]	; (800bc70 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800bc16:	400a      	ands	r2, r1
 800bc18:	601a      	str	r2, [r3, #0]
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	681a      	ldr	r2, [r3, #0]
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	2180      	movs	r1, #128	; 0x80
 800bc26:	0189      	lsls	r1, r1, #6
 800bc28:	430a      	orrs	r2, r1
 800bc2a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	225d      	movs	r2, #93	; 0x5d
 800bc30:	2101      	movs	r1, #1
 800bc32:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	225c      	movs	r2, #92	; 0x5c
 800bc38:	2100      	movs	r1, #0
 800bc3a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800bc3c:	2303      	movs	r3, #3
 800bc3e:	e010      	b.n	800bc62 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800bc40:	69bb      	ldr	r3, [r7, #24]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d101      	bne.n	800bc4a <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800bc46:	2300      	movs	r3, #0
 800bc48:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 800bc4a:	69bb      	ldr	r3, [r7, #24]
 800bc4c:	3b01      	subs	r3, #1
 800bc4e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	689b      	ldr	r3, [r3, #8]
 800bc56:	68ba      	ldr	r2, [r7, #8]
 800bc58:	4013      	ands	r3, r2
 800bc5a:	687a      	ldr	r2, [r7, #4]
 800bc5c:	429a      	cmp	r2, r3
 800bc5e:	d18e      	bne.n	800bb7e <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800bc60:	2300      	movs	r3, #0
}
 800bc62:	0018      	movs	r0, r3
 800bc64:	46bd      	mov	sp, r7
 800bc66:	b00a      	add	sp, #40	; 0x28
 800bc68:	bd80      	pop	{r7, pc}
 800bc6a:	46c0      	nop			; (mov r8, r8)
 800bc6c:	20000004 	.word	0x20000004
 800bc70:	ffffdfff 	.word	0xffffdfff

0800bc74 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800bc74:	b580      	push	{r7, lr}
 800bc76:	b086      	sub	sp, #24
 800bc78:	af02      	add	r7, sp, #8
 800bc7a:	60f8      	str	r0, [r7, #12]
 800bc7c:	60b9      	str	r1, [r7, #8]
 800bc7e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	685a      	ldr	r2, [r3, #4]
 800bc84:	2382      	movs	r3, #130	; 0x82
 800bc86:	005b      	lsls	r3, r3, #1
 800bc88:	429a      	cmp	r2, r3
 800bc8a:	d113      	bne.n	800bcb4 <SPI_EndRxTransaction+0x40>
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	689a      	ldr	r2, [r3, #8]
 800bc90:	2380      	movs	r3, #128	; 0x80
 800bc92:	021b      	lsls	r3, r3, #8
 800bc94:	429a      	cmp	r2, r3
 800bc96:	d005      	beq.n	800bca4 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	689a      	ldr	r2, [r3, #8]
 800bc9c:	2380      	movs	r3, #128	; 0x80
 800bc9e:	00db      	lsls	r3, r3, #3
 800bca0:	429a      	cmp	r2, r3
 800bca2:	d107      	bne.n	800bcb4 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	681a      	ldr	r2, [r3, #0]
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	2140      	movs	r1, #64	; 0x40
 800bcb0:	438a      	bics	r2, r1
 800bcb2:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bcb4:	68ba      	ldr	r2, [r7, #8]
 800bcb6:	68f8      	ldr	r0, [r7, #12]
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	9300      	str	r3, [sp, #0]
 800bcbc:	0013      	movs	r3, r2
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	2180      	movs	r1, #128	; 0x80
 800bcc2:	f7ff fea7 	bl	800ba14 <SPI_WaitFlagStateUntilTimeout>
 800bcc6:	1e03      	subs	r3, r0, #0
 800bcc8:	d007      	beq.n	800bcda <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bcce:	2220      	movs	r2, #32
 800bcd0:	431a      	orrs	r2, r3
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800bcd6:	2303      	movs	r3, #3
 800bcd8:	e026      	b.n	800bd28 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	685a      	ldr	r2, [r3, #4]
 800bcde:	2382      	movs	r3, #130	; 0x82
 800bce0:	005b      	lsls	r3, r3, #1
 800bce2:	429a      	cmp	r2, r3
 800bce4:	d11f      	bne.n	800bd26 <SPI_EndRxTransaction+0xb2>
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	689a      	ldr	r2, [r3, #8]
 800bcea:	2380      	movs	r3, #128	; 0x80
 800bcec:	021b      	lsls	r3, r3, #8
 800bcee:	429a      	cmp	r2, r3
 800bcf0:	d005      	beq.n	800bcfe <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	689a      	ldr	r2, [r3, #8]
 800bcf6:	2380      	movs	r3, #128	; 0x80
 800bcf8:	00db      	lsls	r3, r3, #3
 800bcfa:	429a      	cmp	r2, r3
 800bcfc:	d113      	bne.n	800bd26 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800bcfe:	68ba      	ldr	r2, [r7, #8]
 800bd00:	23c0      	movs	r3, #192	; 0xc0
 800bd02:	00d9      	lsls	r1, r3, #3
 800bd04:	68f8      	ldr	r0, [r7, #12]
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	9300      	str	r3, [sp, #0]
 800bd0a:	0013      	movs	r3, r2
 800bd0c:	2200      	movs	r2, #0
 800bd0e:	f7ff ff0f 	bl	800bb30 <SPI_WaitFifoStateUntilTimeout>
 800bd12:	1e03      	subs	r3, r0, #0
 800bd14:	d007      	beq.n	800bd26 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bd1a:	2220      	movs	r2, #32
 800bd1c:	431a      	orrs	r2, r3
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800bd22:	2303      	movs	r3, #3
 800bd24:	e000      	b.n	800bd28 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 800bd26:	2300      	movs	r3, #0
}
 800bd28:	0018      	movs	r0, r3
 800bd2a:	46bd      	mov	sp, r7
 800bd2c:	b004      	add	sp, #16
 800bd2e:	bd80      	pop	{r7, pc}

0800bd30 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b086      	sub	sp, #24
 800bd34:	af02      	add	r7, sp, #8
 800bd36:	60f8      	str	r0, [r7, #12]
 800bd38:	60b9      	str	r1, [r7, #8]
 800bd3a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800bd3c:	68ba      	ldr	r2, [r7, #8]
 800bd3e:	23c0      	movs	r3, #192	; 0xc0
 800bd40:	0159      	lsls	r1, r3, #5
 800bd42:	68f8      	ldr	r0, [r7, #12]
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	9300      	str	r3, [sp, #0]
 800bd48:	0013      	movs	r3, r2
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	f7ff fef0 	bl	800bb30 <SPI_WaitFifoStateUntilTimeout>
 800bd50:	1e03      	subs	r3, r0, #0
 800bd52:	d007      	beq.n	800bd64 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bd58:	2220      	movs	r2, #32
 800bd5a:	431a      	orrs	r2, r3
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800bd60:	2303      	movs	r3, #3
 800bd62:	e027      	b.n	800bdb4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bd64:	68ba      	ldr	r2, [r7, #8]
 800bd66:	68f8      	ldr	r0, [r7, #12]
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	9300      	str	r3, [sp, #0]
 800bd6c:	0013      	movs	r3, r2
 800bd6e:	2200      	movs	r2, #0
 800bd70:	2180      	movs	r1, #128	; 0x80
 800bd72:	f7ff fe4f 	bl	800ba14 <SPI_WaitFlagStateUntilTimeout>
 800bd76:	1e03      	subs	r3, r0, #0
 800bd78:	d007      	beq.n	800bd8a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bd7e:	2220      	movs	r2, #32
 800bd80:	431a      	orrs	r2, r3
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800bd86:	2303      	movs	r3, #3
 800bd88:	e014      	b.n	800bdb4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800bd8a:	68ba      	ldr	r2, [r7, #8]
 800bd8c:	23c0      	movs	r3, #192	; 0xc0
 800bd8e:	00d9      	lsls	r1, r3, #3
 800bd90:	68f8      	ldr	r0, [r7, #12]
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	9300      	str	r3, [sp, #0]
 800bd96:	0013      	movs	r3, r2
 800bd98:	2200      	movs	r2, #0
 800bd9a:	f7ff fec9 	bl	800bb30 <SPI_WaitFifoStateUntilTimeout>
 800bd9e:	1e03      	subs	r3, r0, #0
 800bda0:	d007      	beq.n	800bdb2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bda6:	2220      	movs	r2, #32
 800bda8:	431a      	orrs	r2, r3
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800bdae:	2303      	movs	r3, #3
 800bdb0:	e000      	b.n	800bdb4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800bdb2:	2300      	movs	r3, #0
}
 800bdb4:	0018      	movs	r0, r3
 800bdb6:	46bd      	mov	sp, r7
 800bdb8:	b004      	add	sp, #16
 800bdba:	bd80      	pop	{r7, pc}

0800bdbc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	b082      	sub	sp, #8
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d101      	bne.n	800bdce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bdca:	2301      	movs	r3, #1
 800bdcc:	e04a      	b.n	800be64 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	223d      	movs	r2, #61	; 0x3d
 800bdd2:	5c9b      	ldrb	r3, [r3, r2]
 800bdd4:	b2db      	uxtb	r3, r3
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d107      	bne.n	800bdea <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	223c      	movs	r2, #60	; 0x3c
 800bdde:	2100      	movs	r1, #0
 800bde0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	0018      	movs	r0, r3
 800bde6:	f7fd fbaf 	bl	8009548 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	223d      	movs	r2, #61	; 0x3d
 800bdee:	2102      	movs	r1, #2
 800bdf0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681a      	ldr	r2, [r3, #0]
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	3304      	adds	r3, #4
 800bdfa:	0019      	movs	r1, r3
 800bdfc:	0010      	movs	r0, r2
 800bdfe:	f000 f883 	bl	800bf08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	2248      	movs	r2, #72	; 0x48
 800be06:	2101      	movs	r1, #1
 800be08:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	223e      	movs	r2, #62	; 0x3e
 800be0e:	2101      	movs	r1, #1
 800be10:	5499      	strb	r1, [r3, r2]
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	223f      	movs	r2, #63	; 0x3f
 800be16:	2101      	movs	r1, #1
 800be18:	5499      	strb	r1, [r3, r2]
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	2240      	movs	r2, #64	; 0x40
 800be1e:	2101      	movs	r1, #1
 800be20:	5499      	strb	r1, [r3, r2]
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	2241      	movs	r2, #65	; 0x41
 800be26:	2101      	movs	r1, #1
 800be28:	5499      	strb	r1, [r3, r2]
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	2242      	movs	r2, #66	; 0x42
 800be2e:	2101      	movs	r1, #1
 800be30:	5499      	strb	r1, [r3, r2]
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	2243      	movs	r2, #67	; 0x43
 800be36:	2101      	movs	r1, #1
 800be38:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	2244      	movs	r2, #68	; 0x44
 800be3e:	2101      	movs	r1, #1
 800be40:	5499      	strb	r1, [r3, r2]
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	2245      	movs	r2, #69	; 0x45
 800be46:	2101      	movs	r1, #1
 800be48:	5499      	strb	r1, [r3, r2]
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	2246      	movs	r2, #70	; 0x46
 800be4e:	2101      	movs	r1, #1
 800be50:	5499      	strb	r1, [r3, r2]
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	2247      	movs	r2, #71	; 0x47
 800be56:	2101      	movs	r1, #1
 800be58:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	223d      	movs	r2, #61	; 0x3d
 800be5e:	2101      	movs	r1, #1
 800be60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800be62:	2300      	movs	r3, #0
}
 800be64:	0018      	movs	r0, r3
 800be66:	46bd      	mov	sp, r7
 800be68:	b002      	add	sp, #8
 800be6a:	bd80      	pop	{r7, pc}

0800be6c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800be6c:	b580      	push	{r7, lr}
 800be6e:	b084      	sub	sp, #16
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	223d      	movs	r2, #61	; 0x3d
 800be78:	5c9b      	ldrb	r3, [r3, r2]
 800be7a:	b2db      	uxtb	r3, r3
 800be7c:	2b01      	cmp	r3, #1
 800be7e:	d001      	beq.n	800be84 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800be80:	2301      	movs	r3, #1
 800be82:	e034      	b.n	800beee <HAL_TIM_Base_Start+0x82>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	223d      	movs	r2, #61	; 0x3d
 800be88:	2102      	movs	r1, #2
 800be8a:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	4a19      	ldr	r2, [pc, #100]	; (800bef8 <HAL_TIM_Base_Start+0x8c>)
 800be92:	4293      	cmp	r3, r2
 800be94:	d009      	beq.n	800beaa <HAL_TIM_Base_Start+0x3e>
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	4a18      	ldr	r2, [pc, #96]	; (800befc <HAL_TIM_Base_Start+0x90>)
 800be9c:	4293      	cmp	r3, r2
 800be9e:	d004      	beq.n	800beaa <HAL_TIM_Base_Start+0x3e>
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	4a16      	ldr	r2, [pc, #88]	; (800bf00 <HAL_TIM_Base_Start+0x94>)
 800bea6:	4293      	cmp	r3, r2
 800bea8:	d116      	bne.n	800bed8 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	689b      	ldr	r3, [r3, #8]
 800beb0:	4a14      	ldr	r2, [pc, #80]	; (800bf04 <HAL_TIM_Base_Start+0x98>)
 800beb2:	4013      	ands	r3, r2
 800beb4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	2b06      	cmp	r3, #6
 800beba:	d016      	beq.n	800beea <HAL_TIM_Base_Start+0x7e>
 800bebc:	68fa      	ldr	r2, [r7, #12]
 800bebe:	2380      	movs	r3, #128	; 0x80
 800bec0:	025b      	lsls	r3, r3, #9
 800bec2:	429a      	cmp	r2, r3
 800bec4:	d011      	beq.n	800beea <HAL_TIM_Base_Start+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	681a      	ldr	r2, [r3, #0]
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	2101      	movs	r1, #1
 800bed2:	430a      	orrs	r2, r1
 800bed4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bed6:	e008      	b.n	800beea <HAL_TIM_Base_Start+0x7e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	681a      	ldr	r2, [r3, #0]
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	2101      	movs	r1, #1
 800bee4:	430a      	orrs	r2, r1
 800bee6:	601a      	str	r2, [r3, #0]
 800bee8:	e000      	b.n	800beec <HAL_TIM_Base_Start+0x80>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800beea:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800beec:	2300      	movs	r3, #0
}
 800beee:	0018      	movs	r0, r3
 800bef0:	46bd      	mov	sp, r7
 800bef2:	b004      	add	sp, #16
 800bef4:	bd80      	pop	{r7, pc}
 800bef6:	46c0      	nop			; (mov r8, r8)
 800bef8:	40012c00 	.word	0x40012c00
 800befc:	40000400 	.word	0x40000400
 800bf00:	40014000 	.word	0x40014000
 800bf04:	00010007 	.word	0x00010007

0800bf08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800bf08:	b580      	push	{r7, lr}
 800bf0a:	b084      	sub	sp, #16
 800bf0c:	af00      	add	r7, sp, #0
 800bf0e:	6078      	str	r0, [r7, #4]
 800bf10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	4a2f      	ldr	r2, [pc, #188]	; (800bfd8 <TIM_Base_SetConfig+0xd0>)
 800bf1c:	4293      	cmp	r3, r2
 800bf1e:	d003      	beq.n	800bf28 <TIM_Base_SetConfig+0x20>
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	4a2e      	ldr	r2, [pc, #184]	; (800bfdc <TIM_Base_SetConfig+0xd4>)
 800bf24:	4293      	cmp	r3, r2
 800bf26:	d108      	bne.n	800bf3a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	2270      	movs	r2, #112	; 0x70
 800bf2c:	4393      	bics	r3, r2
 800bf2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bf30:	683b      	ldr	r3, [r7, #0]
 800bf32:	685b      	ldr	r3, [r3, #4]
 800bf34:	68fa      	ldr	r2, [r7, #12]
 800bf36:	4313      	orrs	r3, r2
 800bf38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	4a26      	ldr	r2, [pc, #152]	; (800bfd8 <TIM_Base_SetConfig+0xd0>)
 800bf3e:	4293      	cmp	r3, r2
 800bf40:	d013      	beq.n	800bf6a <TIM_Base_SetConfig+0x62>
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	4a25      	ldr	r2, [pc, #148]	; (800bfdc <TIM_Base_SetConfig+0xd4>)
 800bf46:	4293      	cmp	r3, r2
 800bf48:	d00f      	beq.n	800bf6a <TIM_Base_SetConfig+0x62>
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	4a24      	ldr	r2, [pc, #144]	; (800bfe0 <TIM_Base_SetConfig+0xd8>)
 800bf4e:	4293      	cmp	r3, r2
 800bf50:	d00b      	beq.n	800bf6a <TIM_Base_SetConfig+0x62>
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	4a23      	ldr	r2, [pc, #140]	; (800bfe4 <TIM_Base_SetConfig+0xdc>)
 800bf56:	4293      	cmp	r3, r2
 800bf58:	d007      	beq.n	800bf6a <TIM_Base_SetConfig+0x62>
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	4a22      	ldr	r2, [pc, #136]	; (800bfe8 <TIM_Base_SetConfig+0xe0>)
 800bf5e:	4293      	cmp	r3, r2
 800bf60:	d003      	beq.n	800bf6a <TIM_Base_SetConfig+0x62>
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	4a21      	ldr	r2, [pc, #132]	; (800bfec <TIM_Base_SetConfig+0xe4>)
 800bf66:	4293      	cmp	r3, r2
 800bf68:	d108      	bne.n	800bf7c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	4a20      	ldr	r2, [pc, #128]	; (800bff0 <TIM_Base_SetConfig+0xe8>)
 800bf6e:	4013      	ands	r3, r2
 800bf70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bf72:	683b      	ldr	r3, [r7, #0]
 800bf74:	68db      	ldr	r3, [r3, #12]
 800bf76:	68fa      	ldr	r2, [r7, #12]
 800bf78:	4313      	orrs	r3, r2
 800bf7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	2280      	movs	r2, #128	; 0x80
 800bf80:	4393      	bics	r3, r2
 800bf82:	001a      	movs	r2, r3
 800bf84:	683b      	ldr	r3, [r7, #0]
 800bf86:	695b      	ldr	r3, [r3, #20]
 800bf88:	4313      	orrs	r3, r2
 800bf8a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	68fa      	ldr	r2, [r7, #12]
 800bf90:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bf92:	683b      	ldr	r3, [r7, #0]
 800bf94:	689a      	ldr	r2, [r3, #8]
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bf9a:	683b      	ldr	r3, [r7, #0]
 800bf9c:	681a      	ldr	r2, [r3, #0]
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	4a0c      	ldr	r2, [pc, #48]	; (800bfd8 <TIM_Base_SetConfig+0xd0>)
 800bfa6:	4293      	cmp	r3, r2
 800bfa8:	d00b      	beq.n	800bfc2 <TIM_Base_SetConfig+0xba>
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	4a0d      	ldr	r2, [pc, #52]	; (800bfe4 <TIM_Base_SetConfig+0xdc>)
 800bfae:	4293      	cmp	r3, r2
 800bfb0:	d007      	beq.n	800bfc2 <TIM_Base_SetConfig+0xba>
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	4a0c      	ldr	r2, [pc, #48]	; (800bfe8 <TIM_Base_SetConfig+0xe0>)
 800bfb6:	4293      	cmp	r3, r2
 800bfb8:	d003      	beq.n	800bfc2 <TIM_Base_SetConfig+0xba>
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	4a0b      	ldr	r2, [pc, #44]	; (800bfec <TIM_Base_SetConfig+0xe4>)
 800bfbe:	4293      	cmp	r3, r2
 800bfc0:	d103      	bne.n	800bfca <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bfc2:	683b      	ldr	r3, [r7, #0]
 800bfc4:	691a      	ldr	r2, [r3, #16]
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	2201      	movs	r2, #1
 800bfce:	615a      	str	r2, [r3, #20]
}
 800bfd0:	46c0      	nop			; (mov r8, r8)
 800bfd2:	46bd      	mov	sp, r7
 800bfd4:	b004      	add	sp, #16
 800bfd6:	bd80      	pop	{r7, pc}
 800bfd8:	40012c00 	.word	0x40012c00
 800bfdc:	40000400 	.word	0x40000400
 800bfe0:	40002000 	.word	0x40002000
 800bfe4:	40014000 	.word	0x40014000
 800bfe8:	40014400 	.word	0x40014400
 800bfec:	40014800 	.word	0x40014800
 800bff0:	fffffcff 	.word	0xfffffcff

0800bff4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b082      	sub	sp, #8
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d101      	bne.n	800c006 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c002:	2301      	movs	r3, #1
 800c004:	e046      	b.n	800c094 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	2284      	movs	r2, #132	; 0x84
 800c00a:	589b      	ldr	r3, [r3, r2]
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d107      	bne.n	800c020 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	2280      	movs	r2, #128	; 0x80
 800c014:	2100      	movs	r1, #0
 800c016:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	0018      	movs	r0, r3
 800c01c:	f7fd fab4 	bl	8009588 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	2284      	movs	r2, #132	; 0x84
 800c024:	2124      	movs	r1, #36	; 0x24
 800c026:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	681a      	ldr	r2, [r3, #0]
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	2101      	movs	r1, #1
 800c034:	438a      	bics	r2, r1
 800c036:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	0018      	movs	r0, r3
 800c03c:	f000 f8dc 	bl	800c1f8 <UART_SetConfig>
 800c040:	0003      	movs	r3, r0
 800c042:	2b01      	cmp	r3, #1
 800c044:	d101      	bne.n	800c04a <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800c046:	2301      	movs	r3, #1
 800c048:	e024      	b.n	800c094 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d003      	beq.n	800c05a <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	0018      	movs	r0, r3
 800c056:	f000 fa75 	bl	800c544 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	685a      	ldr	r2, [r3, #4]
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	490d      	ldr	r1, [pc, #52]	; (800c09c <HAL_UART_Init+0xa8>)
 800c066:	400a      	ands	r2, r1
 800c068:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	689a      	ldr	r2, [r3, #8]
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	212a      	movs	r1, #42	; 0x2a
 800c076:	438a      	bics	r2, r1
 800c078:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	681a      	ldr	r2, [r3, #0]
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	2101      	movs	r1, #1
 800c086:	430a      	orrs	r2, r1
 800c088:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	0018      	movs	r0, r3
 800c08e:	f000 fb0d 	bl	800c6ac <UART_CheckIdleState>
 800c092:	0003      	movs	r3, r0
}
 800c094:	0018      	movs	r0, r3
 800c096:	46bd      	mov	sp, r7
 800c098:	b002      	add	sp, #8
 800c09a:	bd80      	pop	{r7, pc}
 800c09c:	ffffb7ff 	.word	0xffffb7ff

0800c0a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c0a0:	b580      	push	{r7, lr}
 800c0a2:	b08a      	sub	sp, #40	; 0x28
 800c0a4:	af02      	add	r7, sp, #8
 800c0a6:	60f8      	str	r0, [r7, #12]
 800c0a8:	60b9      	str	r1, [r7, #8]
 800c0aa:	603b      	str	r3, [r7, #0]
 800c0ac:	1dbb      	adds	r3, r7, #6
 800c0ae:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	2284      	movs	r2, #132	; 0x84
 800c0b4:	589b      	ldr	r3, [r3, r2]
 800c0b6:	2b20      	cmp	r3, #32
 800c0b8:	d000      	beq.n	800c0bc <HAL_UART_Transmit+0x1c>
 800c0ba:	e097      	b.n	800c1ec <HAL_UART_Transmit+0x14c>
  {
    if ((pData == NULL) || (Size == 0U))
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d003      	beq.n	800c0ca <HAL_UART_Transmit+0x2a>
 800c0c2:	1dbb      	adds	r3, r7, #6
 800c0c4:	881b      	ldrh	r3, [r3, #0]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d101      	bne.n	800c0ce <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800c0ca:	2301      	movs	r3, #1
 800c0cc:	e08f      	b.n	800c1ee <HAL_UART_Transmit+0x14e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	689a      	ldr	r2, [r3, #8]
 800c0d2:	2380      	movs	r3, #128	; 0x80
 800c0d4:	015b      	lsls	r3, r3, #5
 800c0d6:	429a      	cmp	r2, r3
 800c0d8:	d109      	bne.n	800c0ee <HAL_UART_Transmit+0x4e>
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	691b      	ldr	r3, [r3, #16]
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d105      	bne.n	800c0ee <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800c0e2:	68bb      	ldr	r3, [r7, #8]
 800c0e4:	2201      	movs	r2, #1
 800c0e6:	4013      	ands	r3, r2
 800c0e8:	d001      	beq.n	800c0ee <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800c0ea:	2301      	movs	r3, #1
 800c0ec:	e07f      	b.n	800c1ee <HAL_UART_Transmit+0x14e>
      }
    }

    __HAL_LOCK(huart);
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	2280      	movs	r2, #128	; 0x80
 800c0f2:	5c9b      	ldrb	r3, [r3, r2]
 800c0f4:	2b01      	cmp	r3, #1
 800c0f6:	d101      	bne.n	800c0fc <HAL_UART_Transmit+0x5c>
 800c0f8:	2302      	movs	r3, #2
 800c0fa:	e078      	b.n	800c1ee <HAL_UART_Transmit+0x14e>
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	2280      	movs	r2, #128	; 0x80
 800c100:	2101      	movs	r1, #1
 800c102:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	228c      	movs	r2, #140	; 0x8c
 800c108:	2100      	movs	r1, #0
 800c10a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	2284      	movs	r2, #132	; 0x84
 800c110:	2121      	movs	r1, #33	; 0x21
 800c112:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c114:	f7fd fc18 	bl	8009948 <HAL_GetTick>
 800c118:	0003      	movs	r3, r0
 800c11a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	1dba      	adds	r2, r7, #6
 800c120:	2154      	movs	r1, #84	; 0x54
 800c122:	8812      	ldrh	r2, [r2, #0]
 800c124:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	1dba      	adds	r2, r7, #6
 800c12a:	2156      	movs	r1, #86	; 0x56
 800c12c:	8812      	ldrh	r2, [r2, #0]
 800c12e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	689a      	ldr	r2, [r3, #8]
 800c134:	2380      	movs	r3, #128	; 0x80
 800c136:	015b      	lsls	r3, r3, #5
 800c138:	429a      	cmp	r2, r3
 800c13a:	d108      	bne.n	800c14e <HAL_UART_Transmit+0xae>
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	691b      	ldr	r3, [r3, #16]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d104      	bne.n	800c14e <HAL_UART_Transmit+0xae>
    {
      pdata8bits  = NULL;
 800c144:	2300      	movs	r3, #0
 800c146:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800c148:	68bb      	ldr	r3, [r7, #8]
 800c14a:	61bb      	str	r3, [r7, #24]
 800c14c:	e003      	b.n	800c156 <HAL_UART_Transmit+0xb6>
    }
    else
    {
      pdata8bits  = pData;
 800c14e:	68bb      	ldr	r3, [r7, #8]
 800c150:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c152:	2300      	movs	r3, #0
 800c154:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	2280      	movs	r2, #128	; 0x80
 800c15a:	2100      	movs	r1, #0
 800c15c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800c15e:	e02c      	b.n	800c1ba <HAL_UART_Transmit+0x11a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c160:	697a      	ldr	r2, [r7, #20]
 800c162:	68f8      	ldr	r0, [r7, #12]
 800c164:	683b      	ldr	r3, [r7, #0]
 800c166:	9300      	str	r3, [sp, #0]
 800c168:	0013      	movs	r3, r2
 800c16a:	2200      	movs	r2, #0
 800c16c:	2180      	movs	r1, #128	; 0x80
 800c16e:	f000 fae7 	bl	800c740 <UART_WaitOnFlagUntilTimeout>
 800c172:	1e03      	subs	r3, r0, #0
 800c174:	d001      	beq.n	800c17a <HAL_UART_Transmit+0xda>
      {
        return HAL_TIMEOUT;
 800c176:	2303      	movs	r3, #3
 800c178:	e039      	b.n	800c1ee <HAL_UART_Transmit+0x14e>
      }
      if (pdata8bits == NULL)
 800c17a:	69fb      	ldr	r3, [r7, #28]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d10b      	bne.n	800c198 <HAL_UART_Transmit+0xf8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c180:	69bb      	ldr	r3, [r7, #24]
 800c182:	881b      	ldrh	r3, [r3, #0]
 800c184:	001a      	movs	r2, r3
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	05d2      	lsls	r2, r2, #23
 800c18c:	0dd2      	lsrs	r2, r2, #23
 800c18e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800c190:	69bb      	ldr	r3, [r7, #24]
 800c192:	3302      	adds	r3, #2
 800c194:	61bb      	str	r3, [r7, #24]
 800c196:	e007      	b.n	800c1a8 <HAL_UART_Transmit+0x108>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c198:	69fb      	ldr	r3, [r7, #28]
 800c19a:	781a      	ldrb	r2, [r3, #0]
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800c1a2:	69fb      	ldr	r3, [r7, #28]
 800c1a4:	3301      	adds	r3, #1
 800c1a6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	2256      	movs	r2, #86	; 0x56
 800c1ac:	5a9b      	ldrh	r3, [r3, r2]
 800c1ae:	b29b      	uxth	r3, r3
 800c1b0:	3b01      	subs	r3, #1
 800c1b2:	b299      	uxth	r1, r3
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	2256      	movs	r2, #86	; 0x56
 800c1b8:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	2256      	movs	r2, #86	; 0x56
 800c1be:	5a9b      	ldrh	r3, [r3, r2]
 800c1c0:	b29b      	uxth	r3, r3
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d1cc      	bne.n	800c160 <HAL_UART_Transmit+0xc0>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c1c6:	697a      	ldr	r2, [r7, #20]
 800c1c8:	68f8      	ldr	r0, [r7, #12]
 800c1ca:	683b      	ldr	r3, [r7, #0]
 800c1cc:	9300      	str	r3, [sp, #0]
 800c1ce:	0013      	movs	r3, r2
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	2140      	movs	r1, #64	; 0x40
 800c1d4:	f000 fab4 	bl	800c740 <UART_WaitOnFlagUntilTimeout>
 800c1d8:	1e03      	subs	r3, r0, #0
 800c1da:	d001      	beq.n	800c1e0 <HAL_UART_Transmit+0x140>
    {
      return HAL_TIMEOUT;
 800c1dc:	2303      	movs	r3, #3
 800c1de:	e006      	b.n	800c1ee <HAL_UART_Transmit+0x14e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	2284      	movs	r2, #132	; 0x84
 800c1e4:	2120      	movs	r1, #32
 800c1e6:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800c1e8:	2300      	movs	r3, #0
 800c1ea:	e000      	b.n	800c1ee <HAL_UART_Transmit+0x14e>
  }
  else
  {
    return HAL_BUSY;
 800c1ec:	2302      	movs	r3, #2
  }
}
 800c1ee:	0018      	movs	r0, r3
 800c1f0:	46bd      	mov	sp, r7
 800c1f2:	b008      	add	sp, #32
 800c1f4:	bd80      	pop	{r7, pc}
	...

0800c1f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c1f8:	b580      	push	{r7, lr}
 800c1fa:	b088      	sub	sp, #32
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c200:	231a      	movs	r3, #26
 800c202:	18fb      	adds	r3, r7, r3
 800c204:	2200      	movs	r2, #0
 800c206:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	689a      	ldr	r2, [r3, #8]
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	691b      	ldr	r3, [r3, #16]
 800c210:	431a      	orrs	r2, r3
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	695b      	ldr	r3, [r3, #20]
 800c216:	431a      	orrs	r2, r3
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	69db      	ldr	r3, [r3, #28]
 800c21c:	4313      	orrs	r3, r2
 800c21e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	4abd      	ldr	r2, [pc, #756]	; (800c51c <UART_SetConfig+0x324>)
 800c228:	4013      	ands	r3, r2
 800c22a:	0019      	movs	r1, r3
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	69fa      	ldr	r2, [r7, #28]
 800c232:	430a      	orrs	r2, r1
 800c234:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	685b      	ldr	r3, [r3, #4]
 800c23c:	4ab8      	ldr	r2, [pc, #736]	; (800c520 <UART_SetConfig+0x328>)
 800c23e:	4013      	ands	r3, r2
 800c240:	0019      	movs	r1, r3
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	68da      	ldr	r2, [r3, #12]
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	430a      	orrs	r2, r1
 800c24c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	699b      	ldr	r3, [r3, #24]
 800c252:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	6a1b      	ldr	r3, [r3, #32]
 800c258:	69fa      	ldr	r2, [r7, #28]
 800c25a:	4313      	orrs	r3, r2
 800c25c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	689b      	ldr	r3, [r3, #8]
 800c264:	4aaf      	ldr	r2, [pc, #700]	; (800c524 <UART_SetConfig+0x32c>)
 800c266:	4013      	ands	r3, r2
 800c268:	0019      	movs	r1, r3
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	69fa      	ldr	r2, [r7, #28]
 800c270:	430a      	orrs	r2, r1
 800c272:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c27a:	220f      	movs	r2, #15
 800c27c:	4393      	bics	r3, r2
 800c27e:	0019      	movs	r1, r3
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	430a      	orrs	r2, r1
 800c28a:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	4aa5      	ldr	r2, [pc, #660]	; (800c528 <UART_SetConfig+0x330>)
 800c292:	4293      	cmp	r3, r2
 800c294:	d127      	bne.n	800c2e6 <UART_SetConfig+0xee>
 800c296:	4ba5      	ldr	r3, [pc, #660]	; (800c52c <UART_SetConfig+0x334>)
 800c298:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c29a:	2203      	movs	r2, #3
 800c29c:	4013      	ands	r3, r2
 800c29e:	2b03      	cmp	r3, #3
 800c2a0:	d017      	beq.n	800c2d2 <UART_SetConfig+0xda>
 800c2a2:	d81b      	bhi.n	800c2dc <UART_SetConfig+0xe4>
 800c2a4:	2b02      	cmp	r3, #2
 800c2a6:	d00a      	beq.n	800c2be <UART_SetConfig+0xc6>
 800c2a8:	d818      	bhi.n	800c2dc <UART_SetConfig+0xe4>
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d002      	beq.n	800c2b4 <UART_SetConfig+0xbc>
 800c2ae:	2b01      	cmp	r3, #1
 800c2b0:	d00a      	beq.n	800c2c8 <UART_SetConfig+0xd0>
 800c2b2:	e013      	b.n	800c2dc <UART_SetConfig+0xe4>
 800c2b4:	231b      	movs	r3, #27
 800c2b6:	18fb      	adds	r3, r7, r3
 800c2b8:	2200      	movs	r2, #0
 800c2ba:	701a      	strb	r2, [r3, #0]
 800c2bc:	e058      	b.n	800c370 <UART_SetConfig+0x178>
 800c2be:	231b      	movs	r3, #27
 800c2c0:	18fb      	adds	r3, r7, r3
 800c2c2:	2202      	movs	r2, #2
 800c2c4:	701a      	strb	r2, [r3, #0]
 800c2c6:	e053      	b.n	800c370 <UART_SetConfig+0x178>
 800c2c8:	231b      	movs	r3, #27
 800c2ca:	18fb      	adds	r3, r7, r3
 800c2cc:	2204      	movs	r2, #4
 800c2ce:	701a      	strb	r2, [r3, #0]
 800c2d0:	e04e      	b.n	800c370 <UART_SetConfig+0x178>
 800c2d2:	231b      	movs	r3, #27
 800c2d4:	18fb      	adds	r3, r7, r3
 800c2d6:	2208      	movs	r2, #8
 800c2d8:	701a      	strb	r2, [r3, #0]
 800c2da:	e049      	b.n	800c370 <UART_SetConfig+0x178>
 800c2dc:	231b      	movs	r3, #27
 800c2de:	18fb      	adds	r3, r7, r3
 800c2e0:	2210      	movs	r2, #16
 800c2e2:	701a      	strb	r2, [r3, #0]
 800c2e4:	e044      	b.n	800c370 <UART_SetConfig+0x178>
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	4a91      	ldr	r2, [pc, #580]	; (800c530 <UART_SetConfig+0x338>)
 800c2ec:	4293      	cmp	r3, r2
 800c2ee:	d127      	bne.n	800c340 <UART_SetConfig+0x148>
 800c2f0:	4b8e      	ldr	r3, [pc, #568]	; (800c52c <UART_SetConfig+0x334>)
 800c2f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2f4:	220c      	movs	r2, #12
 800c2f6:	4013      	ands	r3, r2
 800c2f8:	2b0c      	cmp	r3, #12
 800c2fa:	d017      	beq.n	800c32c <UART_SetConfig+0x134>
 800c2fc:	d81b      	bhi.n	800c336 <UART_SetConfig+0x13e>
 800c2fe:	2b08      	cmp	r3, #8
 800c300:	d00a      	beq.n	800c318 <UART_SetConfig+0x120>
 800c302:	d818      	bhi.n	800c336 <UART_SetConfig+0x13e>
 800c304:	2b00      	cmp	r3, #0
 800c306:	d002      	beq.n	800c30e <UART_SetConfig+0x116>
 800c308:	2b04      	cmp	r3, #4
 800c30a:	d00a      	beq.n	800c322 <UART_SetConfig+0x12a>
 800c30c:	e013      	b.n	800c336 <UART_SetConfig+0x13e>
 800c30e:	231b      	movs	r3, #27
 800c310:	18fb      	adds	r3, r7, r3
 800c312:	2200      	movs	r2, #0
 800c314:	701a      	strb	r2, [r3, #0]
 800c316:	e02b      	b.n	800c370 <UART_SetConfig+0x178>
 800c318:	231b      	movs	r3, #27
 800c31a:	18fb      	adds	r3, r7, r3
 800c31c:	2202      	movs	r2, #2
 800c31e:	701a      	strb	r2, [r3, #0]
 800c320:	e026      	b.n	800c370 <UART_SetConfig+0x178>
 800c322:	231b      	movs	r3, #27
 800c324:	18fb      	adds	r3, r7, r3
 800c326:	2204      	movs	r2, #4
 800c328:	701a      	strb	r2, [r3, #0]
 800c32a:	e021      	b.n	800c370 <UART_SetConfig+0x178>
 800c32c:	231b      	movs	r3, #27
 800c32e:	18fb      	adds	r3, r7, r3
 800c330:	2208      	movs	r2, #8
 800c332:	701a      	strb	r2, [r3, #0]
 800c334:	e01c      	b.n	800c370 <UART_SetConfig+0x178>
 800c336:	231b      	movs	r3, #27
 800c338:	18fb      	adds	r3, r7, r3
 800c33a:	2210      	movs	r2, #16
 800c33c:	701a      	strb	r2, [r3, #0]
 800c33e:	e017      	b.n	800c370 <UART_SetConfig+0x178>
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	4a7b      	ldr	r2, [pc, #492]	; (800c534 <UART_SetConfig+0x33c>)
 800c346:	4293      	cmp	r3, r2
 800c348:	d104      	bne.n	800c354 <UART_SetConfig+0x15c>
 800c34a:	231b      	movs	r3, #27
 800c34c:	18fb      	adds	r3, r7, r3
 800c34e:	2200      	movs	r2, #0
 800c350:	701a      	strb	r2, [r3, #0]
 800c352:	e00d      	b.n	800c370 <UART_SetConfig+0x178>
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	4a77      	ldr	r2, [pc, #476]	; (800c538 <UART_SetConfig+0x340>)
 800c35a:	4293      	cmp	r3, r2
 800c35c:	d104      	bne.n	800c368 <UART_SetConfig+0x170>
 800c35e:	231b      	movs	r3, #27
 800c360:	18fb      	adds	r3, r7, r3
 800c362:	2200      	movs	r2, #0
 800c364:	701a      	strb	r2, [r3, #0]
 800c366:	e003      	b.n	800c370 <UART_SetConfig+0x178>
 800c368:	231b      	movs	r3, #27
 800c36a:	18fb      	adds	r3, r7, r3
 800c36c:	2210      	movs	r2, #16
 800c36e:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	69da      	ldr	r2, [r3, #28]
 800c374:	2380      	movs	r3, #128	; 0x80
 800c376:	021b      	lsls	r3, r3, #8
 800c378:	429a      	cmp	r2, r3
 800c37a:	d000      	beq.n	800c37e <UART_SetConfig+0x186>
 800c37c:	e066      	b.n	800c44c <UART_SetConfig+0x254>
  {
    switch (clocksource)
 800c37e:	231b      	movs	r3, #27
 800c380:	18fb      	adds	r3, r7, r3
 800c382:	781b      	ldrb	r3, [r3, #0]
 800c384:	2b08      	cmp	r3, #8
 800c386:	d015      	beq.n	800c3b4 <UART_SetConfig+0x1bc>
 800c388:	dc18      	bgt.n	800c3bc <UART_SetConfig+0x1c4>
 800c38a:	2b04      	cmp	r3, #4
 800c38c:	d00d      	beq.n	800c3aa <UART_SetConfig+0x1b2>
 800c38e:	dc15      	bgt.n	800c3bc <UART_SetConfig+0x1c4>
 800c390:	2b00      	cmp	r3, #0
 800c392:	d002      	beq.n	800c39a <UART_SetConfig+0x1a2>
 800c394:	2b02      	cmp	r3, #2
 800c396:	d005      	beq.n	800c3a4 <UART_SetConfig+0x1ac>
 800c398:	e010      	b.n	800c3bc <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c39a:	f7fe fb73 	bl	800aa84 <HAL_RCC_GetPCLK1Freq>
 800c39e:	0003      	movs	r3, r0
 800c3a0:	617b      	str	r3, [r7, #20]
        break;
 800c3a2:	e012      	b.n	800c3ca <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c3a4:	4b65      	ldr	r3, [pc, #404]	; (800c53c <UART_SetConfig+0x344>)
 800c3a6:	617b      	str	r3, [r7, #20]
        break;
 800c3a8:	e00f      	b.n	800c3ca <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c3aa:	f7fe fadf 	bl	800a96c <HAL_RCC_GetSysClockFreq>
 800c3ae:	0003      	movs	r3, r0
 800c3b0:	617b      	str	r3, [r7, #20]
        break;
 800c3b2:	e00a      	b.n	800c3ca <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c3b4:	2380      	movs	r3, #128	; 0x80
 800c3b6:	021b      	lsls	r3, r3, #8
 800c3b8:	617b      	str	r3, [r7, #20]
        break;
 800c3ba:	e006      	b.n	800c3ca <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 800c3bc:	2300      	movs	r3, #0
 800c3be:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800c3c0:	231a      	movs	r3, #26
 800c3c2:	18fb      	adds	r3, r7, r3
 800c3c4:	2201      	movs	r2, #1
 800c3c6:	701a      	strb	r2, [r3, #0]
        break;
 800c3c8:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c3ca:	697b      	ldr	r3, [r7, #20]
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d100      	bne.n	800c3d2 <UART_SetConfig+0x1da>
 800c3d0:	e08e      	b.n	800c4f0 <UART_SetConfig+0x2f8>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c3d6:	4b5a      	ldr	r3, [pc, #360]	; (800c540 <UART_SetConfig+0x348>)
 800c3d8:	0052      	lsls	r2, r2, #1
 800c3da:	5ad3      	ldrh	r3, [r2, r3]
 800c3dc:	0019      	movs	r1, r3
 800c3de:	6978      	ldr	r0, [r7, #20]
 800c3e0:	f7f3 feaa 	bl	8000138 <__udivsi3>
 800c3e4:	0003      	movs	r3, r0
 800c3e6:	005a      	lsls	r2, r3, #1
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	685b      	ldr	r3, [r3, #4]
 800c3ec:	085b      	lsrs	r3, r3, #1
 800c3ee:	18d2      	adds	r2, r2, r3
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	685b      	ldr	r3, [r3, #4]
 800c3f4:	0019      	movs	r1, r3
 800c3f6:	0010      	movs	r0, r2
 800c3f8:	f7f3 fe9e 	bl	8000138 <__udivsi3>
 800c3fc:	0003      	movs	r3, r0
 800c3fe:	b29b      	uxth	r3, r3
 800c400:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c402:	693b      	ldr	r3, [r7, #16]
 800c404:	2b0f      	cmp	r3, #15
 800c406:	d91c      	bls.n	800c442 <UART_SetConfig+0x24a>
 800c408:	693a      	ldr	r2, [r7, #16]
 800c40a:	2380      	movs	r3, #128	; 0x80
 800c40c:	025b      	lsls	r3, r3, #9
 800c40e:	429a      	cmp	r2, r3
 800c410:	d217      	bcs.n	800c442 <UART_SetConfig+0x24a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c412:	693b      	ldr	r3, [r7, #16]
 800c414:	b29a      	uxth	r2, r3
 800c416:	200e      	movs	r0, #14
 800c418:	183b      	adds	r3, r7, r0
 800c41a:	210f      	movs	r1, #15
 800c41c:	438a      	bics	r2, r1
 800c41e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c420:	693b      	ldr	r3, [r7, #16]
 800c422:	085b      	lsrs	r3, r3, #1
 800c424:	b29b      	uxth	r3, r3
 800c426:	2207      	movs	r2, #7
 800c428:	4013      	ands	r3, r2
 800c42a:	b299      	uxth	r1, r3
 800c42c:	183b      	adds	r3, r7, r0
 800c42e:	183a      	adds	r2, r7, r0
 800c430:	8812      	ldrh	r2, [r2, #0]
 800c432:	430a      	orrs	r2, r1
 800c434:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	183a      	adds	r2, r7, r0
 800c43c:	8812      	ldrh	r2, [r2, #0]
 800c43e:	60da      	str	r2, [r3, #12]
 800c440:	e056      	b.n	800c4f0 <UART_SetConfig+0x2f8>
      }
      else
      {
        ret = HAL_ERROR;
 800c442:	231a      	movs	r3, #26
 800c444:	18fb      	adds	r3, r7, r3
 800c446:	2201      	movs	r2, #1
 800c448:	701a      	strb	r2, [r3, #0]
 800c44a:	e051      	b.n	800c4f0 <UART_SetConfig+0x2f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c44c:	231b      	movs	r3, #27
 800c44e:	18fb      	adds	r3, r7, r3
 800c450:	781b      	ldrb	r3, [r3, #0]
 800c452:	2b08      	cmp	r3, #8
 800c454:	d015      	beq.n	800c482 <UART_SetConfig+0x28a>
 800c456:	dc18      	bgt.n	800c48a <UART_SetConfig+0x292>
 800c458:	2b04      	cmp	r3, #4
 800c45a:	d00d      	beq.n	800c478 <UART_SetConfig+0x280>
 800c45c:	dc15      	bgt.n	800c48a <UART_SetConfig+0x292>
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d002      	beq.n	800c468 <UART_SetConfig+0x270>
 800c462:	2b02      	cmp	r3, #2
 800c464:	d005      	beq.n	800c472 <UART_SetConfig+0x27a>
 800c466:	e010      	b.n	800c48a <UART_SetConfig+0x292>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c468:	f7fe fb0c 	bl	800aa84 <HAL_RCC_GetPCLK1Freq>
 800c46c:	0003      	movs	r3, r0
 800c46e:	617b      	str	r3, [r7, #20]
        break;
 800c470:	e012      	b.n	800c498 <UART_SetConfig+0x2a0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c472:	4b32      	ldr	r3, [pc, #200]	; (800c53c <UART_SetConfig+0x344>)
 800c474:	617b      	str	r3, [r7, #20]
        break;
 800c476:	e00f      	b.n	800c498 <UART_SetConfig+0x2a0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c478:	f7fe fa78 	bl	800a96c <HAL_RCC_GetSysClockFreq>
 800c47c:	0003      	movs	r3, r0
 800c47e:	617b      	str	r3, [r7, #20]
        break;
 800c480:	e00a      	b.n	800c498 <UART_SetConfig+0x2a0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c482:	2380      	movs	r3, #128	; 0x80
 800c484:	021b      	lsls	r3, r3, #8
 800c486:	617b      	str	r3, [r7, #20]
        break;
 800c488:	e006      	b.n	800c498 <UART_SetConfig+0x2a0>
      default:
        pclk = 0U;
 800c48a:	2300      	movs	r3, #0
 800c48c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800c48e:	231a      	movs	r3, #26
 800c490:	18fb      	adds	r3, r7, r3
 800c492:	2201      	movs	r2, #1
 800c494:	701a      	strb	r2, [r3, #0]
        break;
 800c496:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800c498:	697b      	ldr	r3, [r7, #20]
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d028      	beq.n	800c4f0 <UART_SetConfig+0x2f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c4a2:	4b27      	ldr	r3, [pc, #156]	; (800c540 <UART_SetConfig+0x348>)
 800c4a4:	0052      	lsls	r2, r2, #1
 800c4a6:	5ad3      	ldrh	r3, [r2, r3]
 800c4a8:	0019      	movs	r1, r3
 800c4aa:	6978      	ldr	r0, [r7, #20]
 800c4ac:	f7f3 fe44 	bl	8000138 <__udivsi3>
 800c4b0:	0003      	movs	r3, r0
 800c4b2:	001a      	movs	r2, r3
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	685b      	ldr	r3, [r3, #4]
 800c4b8:	085b      	lsrs	r3, r3, #1
 800c4ba:	18d2      	adds	r2, r2, r3
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	685b      	ldr	r3, [r3, #4]
 800c4c0:	0019      	movs	r1, r3
 800c4c2:	0010      	movs	r0, r2
 800c4c4:	f7f3 fe38 	bl	8000138 <__udivsi3>
 800c4c8:	0003      	movs	r3, r0
 800c4ca:	b29b      	uxth	r3, r3
 800c4cc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c4ce:	693b      	ldr	r3, [r7, #16]
 800c4d0:	2b0f      	cmp	r3, #15
 800c4d2:	d909      	bls.n	800c4e8 <UART_SetConfig+0x2f0>
 800c4d4:	693a      	ldr	r2, [r7, #16]
 800c4d6:	2380      	movs	r3, #128	; 0x80
 800c4d8:	025b      	lsls	r3, r3, #9
 800c4da:	429a      	cmp	r2, r3
 800c4dc:	d204      	bcs.n	800c4e8 <UART_SetConfig+0x2f0>
      {
        huart->Instance->BRR = usartdiv;
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	693a      	ldr	r2, [r7, #16]
 800c4e4:	60da      	str	r2, [r3, #12]
 800c4e6:	e003      	b.n	800c4f0 <UART_SetConfig+0x2f8>
      }
      else
      {
        ret = HAL_ERROR;
 800c4e8:	231a      	movs	r3, #26
 800c4ea:	18fb      	adds	r3, r7, r3
 800c4ec:	2201      	movs	r2, #1
 800c4ee:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	226a      	movs	r2, #106	; 0x6a
 800c4f4:	2101      	movs	r1, #1
 800c4f6:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	2268      	movs	r2, #104	; 0x68
 800c4fc:	2101      	movs	r1, #1
 800c4fe:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	2200      	movs	r2, #0
 800c504:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	2200      	movs	r2, #0
 800c50a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800c50c:	231a      	movs	r3, #26
 800c50e:	18fb      	adds	r3, r7, r3
 800c510:	781b      	ldrb	r3, [r3, #0]
}
 800c512:	0018      	movs	r0, r3
 800c514:	46bd      	mov	sp, r7
 800c516:	b008      	add	sp, #32
 800c518:	bd80      	pop	{r7, pc}
 800c51a:	46c0      	nop			; (mov r8, r8)
 800c51c:	cfff69f3 	.word	0xcfff69f3
 800c520:	ffffcfff 	.word	0xffffcfff
 800c524:	11fff4ff 	.word	0x11fff4ff
 800c528:	40013800 	.word	0x40013800
 800c52c:	40021000 	.word	0x40021000
 800c530:	40004400 	.word	0x40004400
 800c534:	40004800 	.word	0x40004800
 800c538:	40004c00 	.word	0x40004c00
 800c53c:	00f42400 	.word	0x00f42400
 800c540:	0801264c 	.word	0x0801264c

0800c544 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c544:	b580      	push	{r7, lr}
 800c546:	b082      	sub	sp, #8
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c550:	2201      	movs	r2, #1
 800c552:	4013      	ands	r3, r2
 800c554:	d00b      	beq.n	800c56e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	685b      	ldr	r3, [r3, #4]
 800c55c:	4a4a      	ldr	r2, [pc, #296]	; (800c688 <UART_AdvFeatureConfig+0x144>)
 800c55e:	4013      	ands	r3, r2
 800c560:	0019      	movs	r1, r3
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	430a      	orrs	r2, r1
 800c56c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c572:	2202      	movs	r2, #2
 800c574:	4013      	ands	r3, r2
 800c576:	d00b      	beq.n	800c590 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	685b      	ldr	r3, [r3, #4]
 800c57e:	4a43      	ldr	r2, [pc, #268]	; (800c68c <UART_AdvFeatureConfig+0x148>)
 800c580:	4013      	ands	r3, r2
 800c582:	0019      	movs	r1, r3
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	430a      	orrs	r2, r1
 800c58e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c594:	2204      	movs	r2, #4
 800c596:	4013      	ands	r3, r2
 800c598:	d00b      	beq.n	800c5b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	685b      	ldr	r3, [r3, #4]
 800c5a0:	4a3b      	ldr	r2, [pc, #236]	; (800c690 <UART_AdvFeatureConfig+0x14c>)
 800c5a2:	4013      	ands	r3, r2
 800c5a4:	0019      	movs	r1, r3
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	430a      	orrs	r2, r1
 800c5b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5b6:	2208      	movs	r2, #8
 800c5b8:	4013      	ands	r3, r2
 800c5ba:	d00b      	beq.n	800c5d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	685b      	ldr	r3, [r3, #4]
 800c5c2:	4a34      	ldr	r2, [pc, #208]	; (800c694 <UART_AdvFeatureConfig+0x150>)
 800c5c4:	4013      	ands	r3, r2
 800c5c6:	0019      	movs	r1, r3
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	430a      	orrs	r2, r1
 800c5d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5d8:	2210      	movs	r2, #16
 800c5da:	4013      	ands	r3, r2
 800c5dc:	d00b      	beq.n	800c5f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	689b      	ldr	r3, [r3, #8]
 800c5e4:	4a2c      	ldr	r2, [pc, #176]	; (800c698 <UART_AdvFeatureConfig+0x154>)
 800c5e6:	4013      	ands	r3, r2
 800c5e8:	0019      	movs	r1, r3
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	430a      	orrs	r2, r1
 800c5f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5fa:	2220      	movs	r2, #32
 800c5fc:	4013      	ands	r3, r2
 800c5fe:	d00b      	beq.n	800c618 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	689b      	ldr	r3, [r3, #8]
 800c606:	4a25      	ldr	r2, [pc, #148]	; (800c69c <UART_AdvFeatureConfig+0x158>)
 800c608:	4013      	ands	r3, r2
 800c60a:	0019      	movs	r1, r3
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	430a      	orrs	r2, r1
 800c616:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c61c:	2240      	movs	r2, #64	; 0x40
 800c61e:	4013      	ands	r3, r2
 800c620:	d01d      	beq.n	800c65e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	685b      	ldr	r3, [r3, #4]
 800c628:	4a1d      	ldr	r2, [pc, #116]	; (800c6a0 <UART_AdvFeatureConfig+0x15c>)
 800c62a:	4013      	ands	r3, r2
 800c62c:	0019      	movs	r1, r3
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	430a      	orrs	r2, r1
 800c638:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c63e:	2380      	movs	r3, #128	; 0x80
 800c640:	035b      	lsls	r3, r3, #13
 800c642:	429a      	cmp	r2, r3
 800c644:	d10b      	bne.n	800c65e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	685b      	ldr	r3, [r3, #4]
 800c64c:	4a15      	ldr	r2, [pc, #84]	; (800c6a4 <UART_AdvFeatureConfig+0x160>)
 800c64e:	4013      	ands	r3, r2
 800c650:	0019      	movs	r1, r3
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	430a      	orrs	r2, r1
 800c65c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c662:	2280      	movs	r2, #128	; 0x80
 800c664:	4013      	ands	r3, r2
 800c666:	d00b      	beq.n	800c680 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	685b      	ldr	r3, [r3, #4]
 800c66e:	4a0e      	ldr	r2, [pc, #56]	; (800c6a8 <UART_AdvFeatureConfig+0x164>)
 800c670:	4013      	ands	r3, r2
 800c672:	0019      	movs	r1, r3
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	430a      	orrs	r2, r1
 800c67e:	605a      	str	r2, [r3, #4]
  }
}
 800c680:	46c0      	nop			; (mov r8, r8)
 800c682:	46bd      	mov	sp, r7
 800c684:	b002      	add	sp, #8
 800c686:	bd80      	pop	{r7, pc}
 800c688:	fffdffff 	.word	0xfffdffff
 800c68c:	fffeffff 	.word	0xfffeffff
 800c690:	fffbffff 	.word	0xfffbffff
 800c694:	ffff7fff 	.word	0xffff7fff
 800c698:	ffffefff 	.word	0xffffefff
 800c69c:	ffffdfff 	.word	0xffffdfff
 800c6a0:	ffefffff 	.word	0xffefffff
 800c6a4:	ff9fffff 	.word	0xff9fffff
 800c6a8:	fff7ffff 	.word	0xfff7ffff

0800c6ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b086      	sub	sp, #24
 800c6b0:	af02      	add	r7, sp, #8
 800c6b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	228c      	movs	r2, #140	; 0x8c
 800c6b8:	2100      	movs	r1, #0
 800c6ba:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c6bc:	f7fd f944 	bl	8009948 <HAL_GetTick>
 800c6c0:	0003      	movs	r3, r0
 800c6c2:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	2208      	movs	r2, #8
 800c6cc:	4013      	ands	r3, r2
 800c6ce:	2b08      	cmp	r3, #8
 800c6d0:	d10c      	bne.n	800c6ec <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	2280      	movs	r2, #128	; 0x80
 800c6d6:	0391      	lsls	r1, r2, #14
 800c6d8:	6878      	ldr	r0, [r7, #4]
 800c6da:	4a18      	ldr	r2, [pc, #96]	; (800c73c <UART_CheckIdleState+0x90>)
 800c6dc:	9200      	str	r2, [sp, #0]
 800c6de:	2200      	movs	r2, #0
 800c6e0:	f000 f82e 	bl	800c740 <UART_WaitOnFlagUntilTimeout>
 800c6e4:	1e03      	subs	r3, r0, #0
 800c6e6:	d001      	beq.n	800c6ec <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c6e8:	2303      	movs	r3, #3
 800c6ea:	e023      	b.n	800c734 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	2204      	movs	r2, #4
 800c6f4:	4013      	ands	r3, r2
 800c6f6:	2b04      	cmp	r3, #4
 800c6f8:	d10c      	bne.n	800c714 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	2280      	movs	r2, #128	; 0x80
 800c6fe:	03d1      	lsls	r1, r2, #15
 800c700:	6878      	ldr	r0, [r7, #4]
 800c702:	4a0e      	ldr	r2, [pc, #56]	; (800c73c <UART_CheckIdleState+0x90>)
 800c704:	9200      	str	r2, [sp, #0]
 800c706:	2200      	movs	r2, #0
 800c708:	f000 f81a 	bl	800c740 <UART_WaitOnFlagUntilTimeout>
 800c70c:	1e03      	subs	r3, r0, #0
 800c70e:	d001      	beq.n	800c714 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c710:	2303      	movs	r3, #3
 800c712:	e00f      	b.n	800c734 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	2284      	movs	r2, #132	; 0x84
 800c718:	2120      	movs	r1, #32
 800c71a:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	2288      	movs	r2, #136	; 0x88
 800c720:	2120      	movs	r1, #32
 800c722:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	2200      	movs	r2, #0
 800c728:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	2280      	movs	r2, #128	; 0x80
 800c72e:	2100      	movs	r1, #0
 800c730:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c732:	2300      	movs	r3, #0
}
 800c734:	0018      	movs	r0, r3
 800c736:	46bd      	mov	sp, r7
 800c738:	b004      	add	sp, #16
 800c73a:	bd80      	pop	{r7, pc}
 800c73c:	01ffffff 	.word	0x01ffffff

0800c740 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b094      	sub	sp, #80	; 0x50
 800c744:	af00      	add	r7, sp, #0
 800c746:	60f8      	str	r0, [r7, #12]
 800c748:	60b9      	str	r1, [r7, #8]
 800c74a:	603b      	str	r3, [r7, #0]
 800c74c:	1dfb      	adds	r3, r7, #7
 800c74e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c750:	e0a7      	b.n	800c8a2 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c752:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c754:	3301      	adds	r3, #1
 800c756:	d100      	bne.n	800c75a <UART_WaitOnFlagUntilTimeout+0x1a>
 800c758:	e0a3      	b.n	800c8a2 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c75a:	f7fd f8f5 	bl	8009948 <HAL_GetTick>
 800c75e:	0002      	movs	r2, r0
 800c760:	683b      	ldr	r3, [r7, #0]
 800c762:	1ad3      	subs	r3, r2, r3
 800c764:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c766:	429a      	cmp	r2, r3
 800c768:	d302      	bcc.n	800c770 <UART_WaitOnFlagUntilTimeout+0x30>
 800c76a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d13f      	bne.n	800c7f0 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c770:	f3ef 8310 	mrs	r3, PRIMASK
 800c774:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800c776:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800c778:	647b      	str	r3, [r7, #68]	; 0x44
 800c77a:	2301      	movs	r3, #1
 800c77c:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c77e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c780:	f383 8810 	msr	PRIMASK, r3
}
 800c784:	46c0      	nop			; (mov r8, r8)
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	681a      	ldr	r2, [r3, #0]
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	494e      	ldr	r1, [pc, #312]	; (800c8cc <UART_WaitOnFlagUntilTimeout+0x18c>)
 800c792:	400a      	ands	r2, r1
 800c794:	601a      	str	r2, [r3, #0]
 800c796:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c798:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c79a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c79c:	f383 8810 	msr	PRIMASK, r3
}
 800c7a0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c7a2:	f3ef 8310 	mrs	r3, PRIMASK
 800c7a6:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800c7a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c7aa:	643b      	str	r3, [r7, #64]	; 0x40
 800c7ac:	2301      	movs	r3, #1
 800c7ae:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c7b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7b2:	f383 8810 	msr	PRIMASK, r3
}
 800c7b6:	46c0      	nop			; (mov r8, r8)
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	689a      	ldr	r2, [r3, #8]
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	2101      	movs	r1, #1
 800c7c4:	438a      	bics	r2, r1
 800c7c6:	609a      	str	r2, [r3, #8]
 800c7c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c7ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c7cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c7ce:	f383 8810 	msr	PRIMASK, r3
}
 800c7d2:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	2284      	movs	r2, #132	; 0x84
 800c7d8:	2120      	movs	r1, #32
 800c7da:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	2288      	movs	r2, #136	; 0x88
 800c7e0:	2120      	movs	r1, #32
 800c7e2:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	2280      	movs	r2, #128	; 0x80
 800c7e8:	2100      	movs	r1, #0
 800c7ea:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800c7ec:	2303      	movs	r3, #3
 800c7ee:	e069      	b.n	800c8c4 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	2204      	movs	r2, #4
 800c7f8:	4013      	ands	r3, r2
 800c7fa:	d052      	beq.n	800c8a2 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	69da      	ldr	r2, [r3, #28]
 800c802:	2380      	movs	r3, #128	; 0x80
 800c804:	011b      	lsls	r3, r3, #4
 800c806:	401a      	ands	r2, r3
 800c808:	2380      	movs	r3, #128	; 0x80
 800c80a:	011b      	lsls	r3, r3, #4
 800c80c:	429a      	cmp	r2, r3
 800c80e:	d148      	bne.n	800c8a2 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	2280      	movs	r2, #128	; 0x80
 800c816:	0112      	lsls	r2, r2, #4
 800c818:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c81a:	f3ef 8310 	mrs	r3, PRIMASK
 800c81e:	613b      	str	r3, [r7, #16]
  return(result);
 800c820:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800c822:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c824:	2301      	movs	r3, #1
 800c826:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c828:	697b      	ldr	r3, [r7, #20]
 800c82a:	f383 8810 	msr	PRIMASK, r3
}
 800c82e:	46c0      	nop			; (mov r8, r8)
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	681a      	ldr	r2, [r3, #0]
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	4924      	ldr	r1, [pc, #144]	; (800c8cc <UART_WaitOnFlagUntilTimeout+0x18c>)
 800c83c:	400a      	ands	r2, r1
 800c83e:	601a      	str	r2, [r3, #0]
 800c840:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c842:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c844:	69bb      	ldr	r3, [r7, #24]
 800c846:	f383 8810 	msr	PRIMASK, r3
}
 800c84a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c84c:	f3ef 8310 	mrs	r3, PRIMASK
 800c850:	61fb      	str	r3, [r7, #28]
  return(result);
 800c852:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c854:	64bb      	str	r3, [r7, #72]	; 0x48
 800c856:	2301      	movs	r3, #1
 800c858:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c85a:	6a3b      	ldr	r3, [r7, #32]
 800c85c:	f383 8810 	msr	PRIMASK, r3
}
 800c860:	46c0      	nop			; (mov r8, r8)
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	689a      	ldr	r2, [r3, #8]
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	2101      	movs	r1, #1
 800c86e:	438a      	bics	r2, r1
 800c870:	609a      	str	r2, [r3, #8]
 800c872:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c874:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c878:	f383 8810 	msr	PRIMASK, r3
}
 800c87c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	2284      	movs	r2, #132	; 0x84
 800c882:	2120      	movs	r1, #32
 800c884:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	2288      	movs	r2, #136	; 0x88
 800c88a:	2120      	movs	r1, #32
 800c88c:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	228c      	movs	r2, #140	; 0x8c
 800c892:	2120      	movs	r1, #32
 800c894:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	2280      	movs	r2, #128	; 0x80
 800c89a:	2100      	movs	r1, #0
 800c89c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800c89e:	2303      	movs	r3, #3
 800c8a0:	e010      	b.n	800c8c4 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	69db      	ldr	r3, [r3, #28]
 800c8a8:	68ba      	ldr	r2, [r7, #8]
 800c8aa:	4013      	ands	r3, r2
 800c8ac:	68ba      	ldr	r2, [r7, #8]
 800c8ae:	1ad3      	subs	r3, r2, r3
 800c8b0:	425a      	negs	r2, r3
 800c8b2:	4153      	adcs	r3, r2
 800c8b4:	b2db      	uxtb	r3, r3
 800c8b6:	001a      	movs	r2, r3
 800c8b8:	1dfb      	adds	r3, r7, #7
 800c8ba:	781b      	ldrb	r3, [r3, #0]
 800c8bc:	429a      	cmp	r2, r3
 800c8be:	d100      	bne.n	800c8c2 <UART_WaitOnFlagUntilTimeout+0x182>
 800c8c0:	e747      	b.n	800c752 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c8c2:	2300      	movs	r3, #0
}
 800c8c4:	0018      	movs	r0, r3
 800c8c6:	46bd      	mov	sp, r7
 800c8c8:	b014      	add	sp, #80	; 0x50
 800c8ca:	bd80      	pop	{r7, pc}
 800c8cc:	fffffe5f 	.word	0xfffffe5f

0800c8d0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	b084      	sub	sp, #16
 800c8d4:	af00      	add	r7, sp, #0
 800c8d6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	2280      	movs	r2, #128	; 0x80
 800c8dc:	5c9b      	ldrb	r3, [r3, r2]
 800c8de:	2b01      	cmp	r3, #1
 800c8e0:	d101      	bne.n	800c8e6 <HAL_UARTEx_DisableFifoMode+0x16>
 800c8e2:	2302      	movs	r3, #2
 800c8e4:	e027      	b.n	800c936 <HAL_UARTEx_DisableFifoMode+0x66>
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	2280      	movs	r2, #128	; 0x80
 800c8ea:	2101      	movs	r1, #1
 800c8ec:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	2284      	movs	r2, #132	; 0x84
 800c8f2:	2124      	movs	r1, #36	; 0x24
 800c8f4:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	681a      	ldr	r2, [r3, #0]
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	2101      	movs	r1, #1
 800c90a:	438a      	bics	r2, r1
 800c90c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	4a0b      	ldr	r2, [pc, #44]	; (800c940 <HAL_UARTEx_DisableFifoMode+0x70>)
 800c912:	4013      	ands	r3, r2
 800c914:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	2200      	movs	r2, #0
 800c91a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	68fa      	ldr	r2, [r7, #12]
 800c922:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	2284      	movs	r2, #132	; 0x84
 800c928:	2120      	movs	r1, #32
 800c92a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	2280      	movs	r2, #128	; 0x80
 800c930:	2100      	movs	r1, #0
 800c932:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c934:	2300      	movs	r3, #0
}
 800c936:	0018      	movs	r0, r3
 800c938:	46bd      	mov	sp, r7
 800c93a:	b004      	add	sp, #16
 800c93c:	bd80      	pop	{r7, pc}
 800c93e:	46c0      	nop			; (mov r8, r8)
 800c940:	dfffffff 	.word	0xdfffffff

0800c944 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c944:	b580      	push	{r7, lr}
 800c946:	b084      	sub	sp, #16
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
 800c94c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	2280      	movs	r2, #128	; 0x80
 800c952:	5c9b      	ldrb	r3, [r3, r2]
 800c954:	2b01      	cmp	r3, #1
 800c956:	d101      	bne.n	800c95c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c958:	2302      	movs	r3, #2
 800c95a:	e02e      	b.n	800c9ba <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	2280      	movs	r2, #128	; 0x80
 800c960:	2101      	movs	r1, #1
 800c962:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	2284      	movs	r2, #132	; 0x84
 800c968:	2124      	movs	r1, #36	; 0x24
 800c96a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	681a      	ldr	r2, [r3, #0]
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	2101      	movs	r1, #1
 800c980:	438a      	bics	r2, r1
 800c982:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	689b      	ldr	r3, [r3, #8]
 800c98a:	00db      	lsls	r3, r3, #3
 800c98c:	08d9      	lsrs	r1, r3, #3
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	683a      	ldr	r2, [r7, #0]
 800c994:	430a      	orrs	r2, r1
 800c996:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	0018      	movs	r0, r3
 800c99c:	f000 f854 	bl	800ca48 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	68fa      	ldr	r2, [r7, #12]
 800c9a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	2284      	movs	r2, #132	; 0x84
 800c9ac:	2120      	movs	r1, #32
 800c9ae:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	2280      	movs	r2, #128	; 0x80
 800c9b4:	2100      	movs	r1, #0
 800c9b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c9b8:	2300      	movs	r3, #0
}
 800c9ba:	0018      	movs	r0, r3
 800c9bc:	46bd      	mov	sp, r7
 800c9be:	b004      	add	sp, #16
 800c9c0:	bd80      	pop	{r7, pc}
	...

0800c9c4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c9c4:	b580      	push	{r7, lr}
 800c9c6:	b084      	sub	sp, #16
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	6078      	str	r0, [r7, #4]
 800c9cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	2280      	movs	r2, #128	; 0x80
 800c9d2:	5c9b      	ldrb	r3, [r3, r2]
 800c9d4:	2b01      	cmp	r3, #1
 800c9d6:	d101      	bne.n	800c9dc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c9d8:	2302      	movs	r3, #2
 800c9da:	e02f      	b.n	800ca3c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	2280      	movs	r2, #128	; 0x80
 800c9e0:	2101      	movs	r1, #1
 800c9e2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	2284      	movs	r2, #132	; 0x84
 800c9e8:	2124      	movs	r1, #36	; 0x24
 800c9ea:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	681a      	ldr	r2, [r3, #0]
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	2101      	movs	r1, #1
 800ca00:	438a      	bics	r2, r1
 800ca02:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	689b      	ldr	r3, [r3, #8]
 800ca0a:	4a0e      	ldr	r2, [pc, #56]	; (800ca44 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800ca0c:	4013      	ands	r3, r2
 800ca0e:	0019      	movs	r1, r3
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	683a      	ldr	r2, [r7, #0]
 800ca16:	430a      	orrs	r2, r1
 800ca18:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	0018      	movs	r0, r3
 800ca1e:	f000 f813 	bl	800ca48 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	68fa      	ldr	r2, [r7, #12]
 800ca28:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	2284      	movs	r2, #132	; 0x84
 800ca2e:	2120      	movs	r1, #32
 800ca30:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	2280      	movs	r2, #128	; 0x80
 800ca36:	2100      	movs	r1, #0
 800ca38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ca3a:	2300      	movs	r3, #0
}
 800ca3c:	0018      	movs	r0, r3
 800ca3e:	46bd      	mov	sp, r7
 800ca40:	b004      	add	sp, #16
 800ca42:	bd80      	pop	{r7, pc}
 800ca44:	f1ffffff 	.word	0xf1ffffff

0800ca48 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ca48:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca4a:	b085      	sub	sp, #20
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d108      	bne.n	800ca6a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	226a      	movs	r2, #106	; 0x6a
 800ca5c:	2101      	movs	r1, #1
 800ca5e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	2268      	movs	r2, #104	; 0x68
 800ca64:	2101      	movs	r1, #1
 800ca66:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ca68:	e043      	b.n	800caf2 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ca6a:	260f      	movs	r6, #15
 800ca6c:	19bb      	adds	r3, r7, r6
 800ca6e:	2208      	movs	r2, #8
 800ca70:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ca72:	200e      	movs	r0, #14
 800ca74:	183b      	adds	r3, r7, r0
 800ca76:	2208      	movs	r2, #8
 800ca78:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	689b      	ldr	r3, [r3, #8]
 800ca80:	0e5b      	lsrs	r3, r3, #25
 800ca82:	b2da      	uxtb	r2, r3
 800ca84:	240d      	movs	r4, #13
 800ca86:	193b      	adds	r3, r7, r4
 800ca88:	2107      	movs	r1, #7
 800ca8a:	400a      	ands	r2, r1
 800ca8c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	689b      	ldr	r3, [r3, #8]
 800ca94:	0f5b      	lsrs	r3, r3, #29
 800ca96:	b2da      	uxtb	r2, r3
 800ca98:	250c      	movs	r5, #12
 800ca9a:	197b      	adds	r3, r7, r5
 800ca9c:	2107      	movs	r1, #7
 800ca9e:	400a      	ands	r2, r1
 800caa0:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800caa2:	183b      	adds	r3, r7, r0
 800caa4:	781b      	ldrb	r3, [r3, #0]
 800caa6:	197a      	adds	r2, r7, r5
 800caa8:	7812      	ldrb	r2, [r2, #0]
 800caaa:	4914      	ldr	r1, [pc, #80]	; (800cafc <UARTEx_SetNbDataToProcess+0xb4>)
 800caac:	5c8a      	ldrb	r2, [r1, r2]
 800caae:	435a      	muls	r2, r3
 800cab0:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800cab2:	197b      	adds	r3, r7, r5
 800cab4:	781b      	ldrb	r3, [r3, #0]
 800cab6:	4a12      	ldr	r2, [pc, #72]	; (800cb00 <UARTEx_SetNbDataToProcess+0xb8>)
 800cab8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800caba:	0019      	movs	r1, r3
 800cabc:	f7f3 fbc6 	bl	800024c <__divsi3>
 800cac0:	0003      	movs	r3, r0
 800cac2:	b299      	uxth	r1, r3
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	226a      	movs	r2, #106	; 0x6a
 800cac8:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800caca:	19bb      	adds	r3, r7, r6
 800cacc:	781b      	ldrb	r3, [r3, #0]
 800cace:	193a      	adds	r2, r7, r4
 800cad0:	7812      	ldrb	r2, [r2, #0]
 800cad2:	490a      	ldr	r1, [pc, #40]	; (800cafc <UARTEx_SetNbDataToProcess+0xb4>)
 800cad4:	5c8a      	ldrb	r2, [r1, r2]
 800cad6:	435a      	muls	r2, r3
 800cad8:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800cada:	193b      	adds	r3, r7, r4
 800cadc:	781b      	ldrb	r3, [r3, #0]
 800cade:	4a08      	ldr	r2, [pc, #32]	; (800cb00 <UARTEx_SetNbDataToProcess+0xb8>)
 800cae0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cae2:	0019      	movs	r1, r3
 800cae4:	f7f3 fbb2 	bl	800024c <__divsi3>
 800cae8:	0003      	movs	r3, r0
 800caea:	b299      	uxth	r1, r3
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	2268      	movs	r2, #104	; 0x68
 800caf0:	5299      	strh	r1, [r3, r2]
}
 800caf2:	46c0      	nop			; (mov r8, r8)
 800caf4:	46bd      	mov	sp, r7
 800caf6:	b005      	add	sp, #20
 800caf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cafa:	46c0      	nop			; (mov r8, r8)
 800cafc:	08012664 	.word	0x08012664
 800cb00:	0801266c 	.word	0x0801266c

0800cb04 <__errno>:
 800cb04:	4b01      	ldr	r3, [pc, #4]	; (800cb0c <__errno+0x8>)
 800cb06:	6818      	ldr	r0, [r3, #0]
 800cb08:	4770      	bx	lr
 800cb0a:	46c0      	nop			; (mov r8, r8)
 800cb0c:	20000010 	.word	0x20000010

0800cb10 <__libc_init_array>:
 800cb10:	b570      	push	{r4, r5, r6, lr}
 800cb12:	2600      	movs	r6, #0
 800cb14:	4d0c      	ldr	r5, [pc, #48]	; (800cb48 <__libc_init_array+0x38>)
 800cb16:	4c0d      	ldr	r4, [pc, #52]	; (800cb4c <__libc_init_array+0x3c>)
 800cb18:	1b64      	subs	r4, r4, r5
 800cb1a:	10a4      	asrs	r4, r4, #2
 800cb1c:	42a6      	cmp	r6, r4
 800cb1e:	d109      	bne.n	800cb34 <__libc_init_array+0x24>
 800cb20:	2600      	movs	r6, #0
 800cb22:	f005 fb2d 	bl	8012180 <_init>
 800cb26:	4d0a      	ldr	r5, [pc, #40]	; (800cb50 <__libc_init_array+0x40>)
 800cb28:	4c0a      	ldr	r4, [pc, #40]	; (800cb54 <__libc_init_array+0x44>)
 800cb2a:	1b64      	subs	r4, r4, r5
 800cb2c:	10a4      	asrs	r4, r4, #2
 800cb2e:	42a6      	cmp	r6, r4
 800cb30:	d105      	bne.n	800cb3e <__libc_init_array+0x2e>
 800cb32:	bd70      	pop	{r4, r5, r6, pc}
 800cb34:	00b3      	lsls	r3, r6, #2
 800cb36:	58eb      	ldr	r3, [r5, r3]
 800cb38:	4798      	blx	r3
 800cb3a:	3601      	adds	r6, #1
 800cb3c:	e7ee      	b.n	800cb1c <__libc_init_array+0xc>
 800cb3e:	00b3      	lsls	r3, r6, #2
 800cb40:	58eb      	ldr	r3, [r5, r3]
 800cb42:	4798      	blx	r3
 800cb44:	3601      	adds	r6, #1
 800cb46:	e7f2      	b.n	800cb2e <__libc_init_array+0x1e>
 800cb48:	08012ce0 	.word	0x08012ce0
 800cb4c:	08012ce0 	.word	0x08012ce0
 800cb50:	08012ce0 	.word	0x08012ce0
 800cb54:	08012ce4 	.word	0x08012ce4

0800cb58 <memset>:
 800cb58:	0003      	movs	r3, r0
 800cb5a:	1882      	adds	r2, r0, r2
 800cb5c:	4293      	cmp	r3, r2
 800cb5e:	d100      	bne.n	800cb62 <memset+0xa>
 800cb60:	4770      	bx	lr
 800cb62:	7019      	strb	r1, [r3, #0]
 800cb64:	3301      	adds	r3, #1
 800cb66:	e7f9      	b.n	800cb5c <memset+0x4>

0800cb68 <__cvt>:
 800cb68:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb6a:	001e      	movs	r6, r3
 800cb6c:	2300      	movs	r3, #0
 800cb6e:	0014      	movs	r4, r2
 800cb70:	b08b      	sub	sp, #44	; 0x2c
 800cb72:	429e      	cmp	r6, r3
 800cb74:	da04      	bge.n	800cb80 <__cvt+0x18>
 800cb76:	2180      	movs	r1, #128	; 0x80
 800cb78:	0609      	lsls	r1, r1, #24
 800cb7a:	1873      	adds	r3, r6, r1
 800cb7c:	001e      	movs	r6, r3
 800cb7e:	232d      	movs	r3, #45	; 0x2d
 800cb80:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cb82:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800cb84:	7013      	strb	r3, [r2, #0]
 800cb86:	2320      	movs	r3, #32
 800cb88:	2203      	movs	r2, #3
 800cb8a:	439f      	bics	r7, r3
 800cb8c:	2f46      	cmp	r7, #70	; 0x46
 800cb8e:	d007      	beq.n	800cba0 <__cvt+0x38>
 800cb90:	003b      	movs	r3, r7
 800cb92:	3b45      	subs	r3, #69	; 0x45
 800cb94:	4259      	negs	r1, r3
 800cb96:	414b      	adcs	r3, r1
 800cb98:	9910      	ldr	r1, [sp, #64]	; 0x40
 800cb9a:	3a01      	subs	r2, #1
 800cb9c:	18cb      	adds	r3, r1, r3
 800cb9e:	9310      	str	r3, [sp, #64]	; 0x40
 800cba0:	ab09      	add	r3, sp, #36	; 0x24
 800cba2:	9304      	str	r3, [sp, #16]
 800cba4:	ab08      	add	r3, sp, #32
 800cba6:	9303      	str	r3, [sp, #12]
 800cba8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cbaa:	9200      	str	r2, [sp, #0]
 800cbac:	9302      	str	r3, [sp, #8]
 800cbae:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cbb0:	0022      	movs	r2, r4
 800cbb2:	9301      	str	r3, [sp, #4]
 800cbb4:	0033      	movs	r3, r6
 800cbb6:	f000 fcfd 	bl	800d5b4 <_dtoa_r>
 800cbba:	0005      	movs	r5, r0
 800cbbc:	2f47      	cmp	r7, #71	; 0x47
 800cbbe:	d102      	bne.n	800cbc6 <__cvt+0x5e>
 800cbc0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cbc2:	07db      	lsls	r3, r3, #31
 800cbc4:	d528      	bpl.n	800cc18 <__cvt+0xb0>
 800cbc6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cbc8:	18eb      	adds	r3, r5, r3
 800cbca:	9307      	str	r3, [sp, #28]
 800cbcc:	2f46      	cmp	r7, #70	; 0x46
 800cbce:	d114      	bne.n	800cbfa <__cvt+0x92>
 800cbd0:	782b      	ldrb	r3, [r5, #0]
 800cbd2:	2b30      	cmp	r3, #48	; 0x30
 800cbd4:	d10c      	bne.n	800cbf0 <__cvt+0x88>
 800cbd6:	2200      	movs	r2, #0
 800cbd8:	2300      	movs	r3, #0
 800cbda:	0020      	movs	r0, r4
 800cbdc:	0031      	movs	r1, r6
 800cbde:	f7f3 fc31 	bl	8000444 <__aeabi_dcmpeq>
 800cbe2:	2800      	cmp	r0, #0
 800cbe4:	d104      	bne.n	800cbf0 <__cvt+0x88>
 800cbe6:	2301      	movs	r3, #1
 800cbe8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cbea:	1a9b      	subs	r3, r3, r2
 800cbec:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cbee:	6013      	str	r3, [r2, #0]
 800cbf0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cbf2:	9a07      	ldr	r2, [sp, #28]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	18d3      	adds	r3, r2, r3
 800cbf8:	9307      	str	r3, [sp, #28]
 800cbfa:	2200      	movs	r2, #0
 800cbfc:	2300      	movs	r3, #0
 800cbfe:	0020      	movs	r0, r4
 800cc00:	0031      	movs	r1, r6
 800cc02:	f7f3 fc1f 	bl	8000444 <__aeabi_dcmpeq>
 800cc06:	2800      	cmp	r0, #0
 800cc08:	d001      	beq.n	800cc0e <__cvt+0xa6>
 800cc0a:	9b07      	ldr	r3, [sp, #28]
 800cc0c:	9309      	str	r3, [sp, #36]	; 0x24
 800cc0e:	2230      	movs	r2, #48	; 0x30
 800cc10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc12:	9907      	ldr	r1, [sp, #28]
 800cc14:	428b      	cmp	r3, r1
 800cc16:	d306      	bcc.n	800cc26 <__cvt+0xbe>
 800cc18:	0028      	movs	r0, r5
 800cc1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc1c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800cc1e:	1b5b      	subs	r3, r3, r5
 800cc20:	6013      	str	r3, [r2, #0]
 800cc22:	b00b      	add	sp, #44	; 0x2c
 800cc24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc26:	1c59      	adds	r1, r3, #1
 800cc28:	9109      	str	r1, [sp, #36]	; 0x24
 800cc2a:	701a      	strb	r2, [r3, #0]
 800cc2c:	e7f0      	b.n	800cc10 <__cvt+0xa8>

0800cc2e <__exponent>:
 800cc2e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cc30:	1c83      	adds	r3, r0, #2
 800cc32:	b087      	sub	sp, #28
 800cc34:	9303      	str	r3, [sp, #12]
 800cc36:	0005      	movs	r5, r0
 800cc38:	000c      	movs	r4, r1
 800cc3a:	232b      	movs	r3, #43	; 0x2b
 800cc3c:	7002      	strb	r2, [r0, #0]
 800cc3e:	2900      	cmp	r1, #0
 800cc40:	da01      	bge.n	800cc46 <__exponent+0x18>
 800cc42:	424c      	negs	r4, r1
 800cc44:	3302      	adds	r3, #2
 800cc46:	706b      	strb	r3, [r5, #1]
 800cc48:	2c09      	cmp	r4, #9
 800cc4a:	dd31      	ble.n	800ccb0 <__exponent+0x82>
 800cc4c:	270a      	movs	r7, #10
 800cc4e:	ab04      	add	r3, sp, #16
 800cc50:	1dde      	adds	r6, r3, #7
 800cc52:	0020      	movs	r0, r4
 800cc54:	0039      	movs	r1, r7
 800cc56:	9601      	str	r6, [sp, #4]
 800cc58:	f7f3 fbde 	bl	8000418 <__aeabi_idivmod>
 800cc5c:	3e01      	subs	r6, #1
 800cc5e:	3130      	adds	r1, #48	; 0x30
 800cc60:	0020      	movs	r0, r4
 800cc62:	7031      	strb	r1, [r6, #0]
 800cc64:	0039      	movs	r1, r7
 800cc66:	9402      	str	r4, [sp, #8]
 800cc68:	f7f3 faf0 	bl	800024c <__divsi3>
 800cc6c:	9b02      	ldr	r3, [sp, #8]
 800cc6e:	0004      	movs	r4, r0
 800cc70:	2b63      	cmp	r3, #99	; 0x63
 800cc72:	dcee      	bgt.n	800cc52 <__exponent+0x24>
 800cc74:	9b01      	ldr	r3, [sp, #4]
 800cc76:	3430      	adds	r4, #48	; 0x30
 800cc78:	1e9a      	subs	r2, r3, #2
 800cc7a:	0013      	movs	r3, r2
 800cc7c:	9903      	ldr	r1, [sp, #12]
 800cc7e:	7014      	strb	r4, [r2, #0]
 800cc80:	a804      	add	r0, sp, #16
 800cc82:	3007      	adds	r0, #7
 800cc84:	4298      	cmp	r0, r3
 800cc86:	d80e      	bhi.n	800cca6 <__exponent+0x78>
 800cc88:	ab04      	add	r3, sp, #16
 800cc8a:	3307      	adds	r3, #7
 800cc8c:	2000      	movs	r0, #0
 800cc8e:	429a      	cmp	r2, r3
 800cc90:	d804      	bhi.n	800cc9c <__exponent+0x6e>
 800cc92:	ab04      	add	r3, sp, #16
 800cc94:	3009      	adds	r0, #9
 800cc96:	18c0      	adds	r0, r0, r3
 800cc98:	9b01      	ldr	r3, [sp, #4]
 800cc9a:	1ac0      	subs	r0, r0, r3
 800cc9c:	9b03      	ldr	r3, [sp, #12]
 800cc9e:	1818      	adds	r0, r3, r0
 800cca0:	1b40      	subs	r0, r0, r5
 800cca2:	b007      	add	sp, #28
 800cca4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cca6:	7818      	ldrb	r0, [r3, #0]
 800cca8:	3301      	adds	r3, #1
 800ccaa:	7008      	strb	r0, [r1, #0]
 800ccac:	3101      	adds	r1, #1
 800ccae:	e7e7      	b.n	800cc80 <__exponent+0x52>
 800ccb0:	2330      	movs	r3, #48	; 0x30
 800ccb2:	18e4      	adds	r4, r4, r3
 800ccb4:	70ab      	strb	r3, [r5, #2]
 800ccb6:	1d28      	adds	r0, r5, #4
 800ccb8:	70ec      	strb	r4, [r5, #3]
 800ccba:	e7f1      	b.n	800cca0 <__exponent+0x72>

0800ccbc <_printf_float>:
 800ccbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ccbe:	b095      	sub	sp, #84	; 0x54
 800ccc0:	000c      	movs	r4, r1
 800ccc2:	9208      	str	r2, [sp, #32]
 800ccc4:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800ccc6:	9309      	str	r3, [sp, #36]	; 0x24
 800ccc8:	0007      	movs	r7, r0
 800ccca:	f001 fa91 	bl	800e1f0 <_localeconv_r>
 800ccce:	6803      	ldr	r3, [r0, #0]
 800ccd0:	0018      	movs	r0, r3
 800ccd2:	930b      	str	r3, [sp, #44]	; 0x2c
 800ccd4:	f7f3 fa14 	bl	8000100 <strlen>
 800ccd8:	2300      	movs	r3, #0
 800ccda:	9312      	str	r3, [sp, #72]	; 0x48
 800ccdc:	7e23      	ldrb	r3, [r4, #24]
 800ccde:	2207      	movs	r2, #7
 800cce0:	001e      	movs	r6, r3
 800cce2:	6823      	ldr	r3, [r4, #0]
 800cce4:	900d      	str	r0, [sp, #52]	; 0x34
 800cce6:	930c      	str	r3, [sp, #48]	; 0x30
 800cce8:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ccea:	682b      	ldr	r3, [r5, #0]
 800ccec:	05c9      	lsls	r1, r1, #23
 800ccee:	d547      	bpl.n	800cd80 <_printf_float+0xc4>
 800ccf0:	189b      	adds	r3, r3, r2
 800ccf2:	4393      	bics	r3, r2
 800ccf4:	001a      	movs	r2, r3
 800ccf6:	3208      	adds	r2, #8
 800ccf8:	602a      	str	r2, [r5, #0]
 800ccfa:	681a      	ldr	r2, [r3, #0]
 800ccfc:	685b      	ldr	r3, [r3, #4]
 800ccfe:	64a2      	str	r2, [r4, #72]	; 0x48
 800cd00:	64e3      	str	r3, [r4, #76]	; 0x4c
 800cd02:	2201      	movs	r2, #1
 800cd04:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800cd06:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800cd08:	930a      	str	r3, [sp, #40]	; 0x28
 800cd0a:	006b      	lsls	r3, r5, #1
 800cd0c:	085b      	lsrs	r3, r3, #1
 800cd0e:	930e      	str	r3, [sp, #56]	; 0x38
 800cd10:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cd12:	4ba8      	ldr	r3, [pc, #672]	; (800cfb4 <_printf_float+0x2f8>)
 800cd14:	990e      	ldr	r1, [sp, #56]	; 0x38
 800cd16:	4252      	negs	r2, r2
 800cd18:	f7f6 f830 	bl	8002d7c <__aeabi_dcmpun>
 800cd1c:	2800      	cmp	r0, #0
 800cd1e:	d131      	bne.n	800cd84 <_printf_float+0xc8>
 800cd20:	2201      	movs	r2, #1
 800cd22:	4ba4      	ldr	r3, [pc, #656]	; (800cfb4 <_printf_float+0x2f8>)
 800cd24:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cd26:	990e      	ldr	r1, [sp, #56]	; 0x38
 800cd28:	4252      	negs	r2, r2
 800cd2a:	f7f3 fb9b 	bl	8000464 <__aeabi_dcmple>
 800cd2e:	2800      	cmp	r0, #0
 800cd30:	d128      	bne.n	800cd84 <_printf_float+0xc8>
 800cd32:	2200      	movs	r2, #0
 800cd34:	2300      	movs	r3, #0
 800cd36:	0029      	movs	r1, r5
 800cd38:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cd3a:	f7f3 fb89 	bl	8000450 <__aeabi_dcmplt>
 800cd3e:	2800      	cmp	r0, #0
 800cd40:	d003      	beq.n	800cd4a <_printf_float+0x8e>
 800cd42:	0023      	movs	r3, r4
 800cd44:	222d      	movs	r2, #45	; 0x2d
 800cd46:	3343      	adds	r3, #67	; 0x43
 800cd48:	701a      	strb	r2, [r3, #0]
 800cd4a:	4d9b      	ldr	r5, [pc, #620]	; (800cfb8 <_printf_float+0x2fc>)
 800cd4c:	2e47      	cmp	r6, #71	; 0x47
 800cd4e:	d900      	bls.n	800cd52 <_printf_float+0x96>
 800cd50:	4d9a      	ldr	r5, [pc, #616]	; (800cfbc <_printf_float+0x300>)
 800cd52:	2303      	movs	r3, #3
 800cd54:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cd56:	6123      	str	r3, [r4, #16]
 800cd58:	3301      	adds	r3, #1
 800cd5a:	439a      	bics	r2, r3
 800cd5c:	2300      	movs	r3, #0
 800cd5e:	6022      	str	r2, [r4, #0]
 800cd60:	930a      	str	r3, [sp, #40]	; 0x28
 800cd62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd64:	0021      	movs	r1, r4
 800cd66:	9300      	str	r3, [sp, #0]
 800cd68:	0038      	movs	r0, r7
 800cd6a:	9b08      	ldr	r3, [sp, #32]
 800cd6c:	aa13      	add	r2, sp, #76	; 0x4c
 800cd6e:	f000 f9f3 	bl	800d158 <_printf_common>
 800cd72:	1c43      	adds	r3, r0, #1
 800cd74:	d000      	beq.n	800cd78 <_printf_float+0xbc>
 800cd76:	e09e      	b.n	800ceb6 <_printf_float+0x1fa>
 800cd78:	2001      	movs	r0, #1
 800cd7a:	4240      	negs	r0, r0
 800cd7c:	b015      	add	sp, #84	; 0x54
 800cd7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd80:	3307      	adds	r3, #7
 800cd82:	e7b6      	b.n	800ccf2 <_printf_float+0x36>
 800cd84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cd86:	002b      	movs	r3, r5
 800cd88:	0010      	movs	r0, r2
 800cd8a:	0029      	movs	r1, r5
 800cd8c:	f7f5 fff6 	bl	8002d7c <__aeabi_dcmpun>
 800cd90:	2800      	cmp	r0, #0
 800cd92:	d00a      	beq.n	800cdaa <_printf_float+0xee>
 800cd94:	2d00      	cmp	r5, #0
 800cd96:	da03      	bge.n	800cda0 <_printf_float+0xe4>
 800cd98:	0023      	movs	r3, r4
 800cd9a:	222d      	movs	r2, #45	; 0x2d
 800cd9c:	3343      	adds	r3, #67	; 0x43
 800cd9e:	701a      	strb	r2, [r3, #0]
 800cda0:	4d87      	ldr	r5, [pc, #540]	; (800cfc0 <_printf_float+0x304>)
 800cda2:	2e47      	cmp	r6, #71	; 0x47
 800cda4:	d9d5      	bls.n	800cd52 <_printf_float+0x96>
 800cda6:	4d87      	ldr	r5, [pc, #540]	; (800cfc4 <_printf_float+0x308>)
 800cda8:	e7d3      	b.n	800cd52 <_printf_float+0x96>
 800cdaa:	2220      	movs	r2, #32
 800cdac:	0031      	movs	r1, r6
 800cdae:	6863      	ldr	r3, [r4, #4]
 800cdb0:	4391      	bics	r1, r2
 800cdb2:	910e      	str	r1, [sp, #56]	; 0x38
 800cdb4:	1c5a      	adds	r2, r3, #1
 800cdb6:	d147      	bne.n	800ce48 <_printf_float+0x18c>
 800cdb8:	3307      	adds	r3, #7
 800cdba:	6063      	str	r3, [r4, #4]
 800cdbc:	2380      	movs	r3, #128	; 0x80
 800cdbe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cdc0:	00db      	lsls	r3, r3, #3
 800cdc2:	4313      	orrs	r3, r2
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	9206      	str	r2, [sp, #24]
 800cdc8:	aa12      	add	r2, sp, #72	; 0x48
 800cdca:	9205      	str	r2, [sp, #20]
 800cdcc:	aa11      	add	r2, sp, #68	; 0x44
 800cdce:	9203      	str	r2, [sp, #12]
 800cdd0:	2223      	movs	r2, #35	; 0x23
 800cdd2:	a908      	add	r1, sp, #32
 800cdd4:	6023      	str	r3, [r4, #0]
 800cdd6:	9301      	str	r3, [sp, #4]
 800cdd8:	6863      	ldr	r3, [r4, #4]
 800cdda:	1852      	adds	r2, r2, r1
 800cddc:	9202      	str	r2, [sp, #8]
 800cdde:	9300      	str	r3, [sp, #0]
 800cde0:	0038      	movs	r0, r7
 800cde2:	002b      	movs	r3, r5
 800cde4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cde6:	9604      	str	r6, [sp, #16]
 800cde8:	f7ff febe 	bl	800cb68 <__cvt>
 800cdec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cdee:	0005      	movs	r5, r0
 800cdf0:	9911      	ldr	r1, [sp, #68]	; 0x44
 800cdf2:	2b47      	cmp	r3, #71	; 0x47
 800cdf4:	d108      	bne.n	800ce08 <_printf_float+0x14c>
 800cdf6:	1ccb      	adds	r3, r1, #3
 800cdf8:	db02      	blt.n	800ce00 <_printf_float+0x144>
 800cdfa:	6863      	ldr	r3, [r4, #4]
 800cdfc:	4299      	cmp	r1, r3
 800cdfe:	dd46      	ble.n	800ce8e <_printf_float+0x1d2>
 800ce00:	0033      	movs	r3, r6
 800ce02:	3b02      	subs	r3, #2
 800ce04:	b2db      	uxtb	r3, r3
 800ce06:	001e      	movs	r6, r3
 800ce08:	2e65      	cmp	r6, #101	; 0x65
 800ce0a:	d824      	bhi.n	800ce56 <_printf_float+0x19a>
 800ce0c:	0020      	movs	r0, r4
 800ce0e:	0032      	movs	r2, r6
 800ce10:	3901      	subs	r1, #1
 800ce12:	3050      	adds	r0, #80	; 0x50
 800ce14:	9111      	str	r1, [sp, #68]	; 0x44
 800ce16:	f7ff ff0a 	bl	800cc2e <__exponent>
 800ce1a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ce1c:	900a      	str	r0, [sp, #40]	; 0x28
 800ce1e:	1813      	adds	r3, r2, r0
 800ce20:	6123      	str	r3, [r4, #16]
 800ce22:	2a01      	cmp	r2, #1
 800ce24:	dc02      	bgt.n	800ce2c <_printf_float+0x170>
 800ce26:	6822      	ldr	r2, [r4, #0]
 800ce28:	07d2      	lsls	r2, r2, #31
 800ce2a:	d501      	bpl.n	800ce30 <_printf_float+0x174>
 800ce2c:	3301      	adds	r3, #1
 800ce2e:	6123      	str	r3, [r4, #16]
 800ce30:	2323      	movs	r3, #35	; 0x23
 800ce32:	aa08      	add	r2, sp, #32
 800ce34:	189b      	adds	r3, r3, r2
 800ce36:	781b      	ldrb	r3, [r3, #0]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d100      	bne.n	800ce3e <_printf_float+0x182>
 800ce3c:	e791      	b.n	800cd62 <_printf_float+0xa6>
 800ce3e:	0023      	movs	r3, r4
 800ce40:	222d      	movs	r2, #45	; 0x2d
 800ce42:	3343      	adds	r3, #67	; 0x43
 800ce44:	701a      	strb	r2, [r3, #0]
 800ce46:	e78c      	b.n	800cd62 <_printf_float+0xa6>
 800ce48:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ce4a:	2a47      	cmp	r2, #71	; 0x47
 800ce4c:	d1b6      	bne.n	800cdbc <_printf_float+0x100>
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d1b4      	bne.n	800cdbc <_printf_float+0x100>
 800ce52:	3301      	adds	r3, #1
 800ce54:	e7b1      	b.n	800cdba <_printf_float+0xfe>
 800ce56:	2e66      	cmp	r6, #102	; 0x66
 800ce58:	d11b      	bne.n	800ce92 <_printf_float+0x1d6>
 800ce5a:	6863      	ldr	r3, [r4, #4]
 800ce5c:	2900      	cmp	r1, #0
 800ce5e:	dd0d      	ble.n	800ce7c <_printf_float+0x1c0>
 800ce60:	6121      	str	r1, [r4, #16]
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d102      	bne.n	800ce6c <_printf_float+0x1b0>
 800ce66:	6822      	ldr	r2, [r4, #0]
 800ce68:	07d2      	lsls	r2, r2, #31
 800ce6a:	d502      	bpl.n	800ce72 <_printf_float+0x1b6>
 800ce6c:	3301      	adds	r3, #1
 800ce6e:	1859      	adds	r1, r3, r1
 800ce70:	6121      	str	r1, [r4, #16]
 800ce72:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ce74:	65a3      	str	r3, [r4, #88]	; 0x58
 800ce76:	2300      	movs	r3, #0
 800ce78:	930a      	str	r3, [sp, #40]	; 0x28
 800ce7a:	e7d9      	b.n	800ce30 <_printf_float+0x174>
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d103      	bne.n	800ce88 <_printf_float+0x1cc>
 800ce80:	2201      	movs	r2, #1
 800ce82:	6821      	ldr	r1, [r4, #0]
 800ce84:	4211      	tst	r1, r2
 800ce86:	d000      	beq.n	800ce8a <_printf_float+0x1ce>
 800ce88:	1c9a      	adds	r2, r3, #2
 800ce8a:	6122      	str	r2, [r4, #16]
 800ce8c:	e7f1      	b.n	800ce72 <_printf_float+0x1b6>
 800ce8e:	2367      	movs	r3, #103	; 0x67
 800ce90:	001e      	movs	r6, r3
 800ce92:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ce94:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ce96:	4293      	cmp	r3, r2
 800ce98:	db06      	blt.n	800cea8 <_printf_float+0x1ec>
 800ce9a:	6822      	ldr	r2, [r4, #0]
 800ce9c:	6123      	str	r3, [r4, #16]
 800ce9e:	07d2      	lsls	r2, r2, #31
 800cea0:	d5e7      	bpl.n	800ce72 <_printf_float+0x1b6>
 800cea2:	3301      	adds	r3, #1
 800cea4:	6123      	str	r3, [r4, #16]
 800cea6:	e7e4      	b.n	800ce72 <_printf_float+0x1b6>
 800cea8:	2101      	movs	r1, #1
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	dc01      	bgt.n	800ceb2 <_printf_float+0x1f6>
 800ceae:	1849      	adds	r1, r1, r1
 800ceb0:	1ac9      	subs	r1, r1, r3
 800ceb2:	1852      	adds	r2, r2, r1
 800ceb4:	e7e9      	b.n	800ce8a <_printf_float+0x1ce>
 800ceb6:	6822      	ldr	r2, [r4, #0]
 800ceb8:	0553      	lsls	r3, r2, #21
 800ceba:	d408      	bmi.n	800cece <_printf_float+0x212>
 800cebc:	6923      	ldr	r3, [r4, #16]
 800cebe:	002a      	movs	r2, r5
 800cec0:	0038      	movs	r0, r7
 800cec2:	9908      	ldr	r1, [sp, #32]
 800cec4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800cec6:	47a8      	blx	r5
 800cec8:	1c43      	adds	r3, r0, #1
 800ceca:	d129      	bne.n	800cf20 <_printf_float+0x264>
 800cecc:	e754      	b.n	800cd78 <_printf_float+0xbc>
 800cece:	2e65      	cmp	r6, #101	; 0x65
 800ced0:	d800      	bhi.n	800ced4 <_printf_float+0x218>
 800ced2:	e0ec      	b.n	800d0ae <_printf_float+0x3f2>
 800ced4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800ced6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800ced8:	2200      	movs	r2, #0
 800ceda:	2300      	movs	r3, #0
 800cedc:	f7f3 fab2 	bl	8000444 <__aeabi_dcmpeq>
 800cee0:	2800      	cmp	r0, #0
 800cee2:	d034      	beq.n	800cf4e <_printf_float+0x292>
 800cee4:	2301      	movs	r3, #1
 800cee6:	0038      	movs	r0, r7
 800cee8:	4a37      	ldr	r2, [pc, #220]	; (800cfc8 <_printf_float+0x30c>)
 800ceea:	9908      	ldr	r1, [sp, #32]
 800ceec:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ceee:	47a8      	blx	r5
 800cef0:	1c43      	adds	r3, r0, #1
 800cef2:	d100      	bne.n	800cef6 <_printf_float+0x23a>
 800cef4:	e740      	b.n	800cd78 <_printf_float+0xbc>
 800cef6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cef8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cefa:	4293      	cmp	r3, r2
 800cefc:	db02      	blt.n	800cf04 <_printf_float+0x248>
 800cefe:	6823      	ldr	r3, [r4, #0]
 800cf00:	07db      	lsls	r3, r3, #31
 800cf02:	d50d      	bpl.n	800cf20 <_printf_float+0x264>
 800cf04:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800cf06:	0038      	movs	r0, r7
 800cf08:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cf0a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cf0c:	9908      	ldr	r1, [sp, #32]
 800cf0e:	47a8      	blx	r5
 800cf10:	2500      	movs	r5, #0
 800cf12:	1c43      	adds	r3, r0, #1
 800cf14:	d100      	bne.n	800cf18 <_printf_float+0x25c>
 800cf16:	e72f      	b.n	800cd78 <_printf_float+0xbc>
 800cf18:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cf1a:	3b01      	subs	r3, #1
 800cf1c:	42ab      	cmp	r3, r5
 800cf1e:	dc0a      	bgt.n	800cf36 <_printf_float+0x27a>
 800cf20:	6823      	ldr	r3, [r4, #0]
 800cf22:	079b      	lsls	r3, r3, #30
 800cf24:	d500      	bpl.n	800cf28 <_printf_float+0x26c>
 800cf26:	e114      	b.n	800d152 <_printf_float+0x496>
 800cf28:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cf2a:	68e0      	ldr	r0, [r4, #12]
 800cf2c:	4298      	cmp	r0, r3
 800cf2e:	db00      	blt.n	800cf32 <_printf_float+0x276>
 800cf30:	e724      	b.n	800cd7c <_printf_float+0xc0>
 800cf32:	0018      	movs	r0, r3
 800cf34:	e722      	b.n	800cd7c <_printf_float+0xc0>
 800cf36:	0022      	movs	r2, r4
 800cf38:	2301      	movs	r3, #1
 800cf3a:	0038      	movs	r0, r7
 800cf3c:	9908      	ldr	r1, [sp, #32]
 800cf3e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800cf40:	321a      	adds	r2, #26
 800cf42:	47b0      	blx	r6
 800cf44:	1c43      	adds	r3, r0, #1
 800cf46:	d100      	bne.n	800cf4a <_printf_float+0x28e>
 800cf48:	e716      	b.n	800cd78 <_printf_float+0xbc>
 800cf4a:	3501      	adds	r5, #1
 800cf4c:	e7e4      	b.n	800cf18 <_printf_float+0x25c>
 800cf4e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	dc3b      	bgt.n	800cfcc <_printf_float+0x310>
 800cf54:	2301      	movs	r3, #1
 800cf56:	0038      	movs	r0, r7
 800cf58:	4a1b      	ldr	r2, [pc, #108]	; (800cfc8 <_printf_float+0x30c>)
 800cf5a:	9908      	ldr	r1, [sp, #32]
 800cf5c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800cf5e:	47b0      	blx	r6
 800cf60:	1c43      	adds	r3, r0, #1
 800cf62:	d100      	bne.n	800cf66 <_printf_float+0x2aa>
 800cf64:	e708      	b.n	800cd78 <_printf_float+0xbc>
 800cf66:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cf68:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cf6a:	4313      	orrs	r3, r2
 800cf6c:	d102      	bne.n	800cf74 <_printf_float+0x2b8>
 800cf6e:	6823      	ldr	r3, [r4, #0]
 800cf70:	07db      	lsls	r3, r3, #31
 800cf72:	d5d5      	bpl.n	800cf20 <_printf_float+0x264>
 800cf74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cf76:	0038      	movs	r0, r7
 800cf78:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cf7a:	9908      	ldr	r1, [sp, #32]
 800cf7c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800cf7e:	47b0      	blx	r6
 800cf80:	1c43      	adds	r3, r0, #1
 800cf82:	d100      	bne.n	800cf86 <_printf_float+0x2ca>
 800cf84:	e6f8      	b.n	800cd78 <_printf_float+0xbc>
 800cf86:	2300      	movs	r3, #0
 800cf88:	930a      	str	r3, [sp, #40]	; 0x28
 800cf8a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cf8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cf8e:	425b      	negs	r3, r3
 800cf90:	4293      	cmp	r3, r2
 800cf92:	dc01      	bgt.n	800cf98 <_printf_float+0x2dc>
 800cf94:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cf96:	e792      	b.n	800cebe <_printf_float+0x202>
 800cf98:	0022      	movs	r2, r4
 800cf9a:	2301      	movs	r3, #1
 800cf9c:	0038      	movs	r0, r7
 800cf9e:	9908      	ldr	r1, [sp, #32]
 800cfa0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800cfa2:	321a      	adds	r2, #26
 800cfa4:	47b0      	blx	r6
 800cfa6:	1c43      	adds	r3, r0, #1
 800cfa8:	d100      	bne.n	800cfac <_printf_float+0x2f0>
 800cfaa:	e6e5      	b.n	800cd78 <_printf_float+0xbc>
 800cfac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cfae:	3301      	adds	r3, #1
 800cfb0:	e7ea      	b.n	800cf88 <_printf_float+0x2cc>
 800cfb2:	46c0      	nop			; (mov r8, r8)
 800cfb4:	7fefffff 	.word	0x7fefffff
 800cfb8:	08012678 	.word	0x08012678
 800cfbc:	0801267c 	.word	0x0801267c
 800cfc0:	08012680 	.word	0x08012680
 800cfc4:	08012684 	.word	0x08012684
 800cfc8:	08012688 	.word	0x08012688
 800cfcc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cfce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cfd0:	920a      	str	r2, [sp, #40]	; 0x28
 800cfd2:	429a      	cmp	r2, r3
 800cfd4:	dd00      	ble.n	800cfd8 <_printf_float+0x31c>
 800cfd6:	930a      	str	r3, [sp, #40]	; 0x28
 800cfd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	dc3d      	bgt.n	800d05a <_printf_float+0x39e>
 800cfde:	2300      	movs	r3, #0
 800cfe0:	930e      	str	r3, [sp, #56]	; 0x38
 800cfe2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cfe4:	43db      	mvns	r3, r3
 800cfe6:	17db      	asrs	r3, r3, #31
 800cfe8:	930f      	str	r3, [sp, #60]	; 0x3c
 800cfea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cfec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cfee:	930c      	str	r3, [sp, #48]	; 0x30
 800cff0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cff2:	4013      	ands	r3, r2
 800cff4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cff6:	1ad3      	subs	r3, r2, r3
 800cff8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cffa:	4293      	cmp	r3, r2
 800cffc:	dc36      	bgt.n	800d06c <_printf_float+0x3b0>
 800cffe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d000:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d002:	4293      	cmp	r3, r2
 800d004:	db40      	blt.n	800d088 <_printf_float+0x3cc>
 800d006:	6823      	ldr	r3, [r4, #0]
 800d008:	07db      	lsls	r3, r3, #31
 800d00a:	d43d      	bmi.n	800d088 <_printf_float+0x3cc>
 800d00c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d00e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d010:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d012:	1ad3      	subs	r3, r2, r3
 800d014:	1a52      	subs	r2, r2, r1
 800d016:	920a      	str	r2, [sp, #40]	; 0x28
 800d018:	429a      	cmp	r2, r3
 800d01a:	dd00      	ble.n	800d01e <_printf_float+0x362>
 800d01c:	930a      	str	r3, [sp, #40]	; 0x28
 800d01e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d020:	2b00      	cmp	r3, #0
 800d022:	dc3a      	bgt.n	800d09a <_printf_float+0x3de>
 800d024:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d026:	2500      	movs	r5, #0
 800d028:	43db      	mvns	r3, r3
 800d02a:	17db      	asrs	r3, r3, #31
 800d02c:	930b      	str	r3, [sp, #44]	; 0x2c
 800d02e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d030:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d032:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d034:	1a9b      	subs	r3, r3, r2
 800d036:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d038:	400a      	ands	r2, r1
 800d03a:	1a9b      	subs	r3, r3, r2
 800d03c:	42ab      	cmp	r3, r5
 800d03e:	dc00      	bgt.n	800d042 <_printf_float+0x386>
 800d040:	e76e      	b.n	800cf20 <_printf_float+0x264>
 800d042:	0022      	movs	r2, r4
 800d044:	2301      	movs	r3, #1
 800d046:	0038      	movs	r0, r7
 800d048:	9908      	ldr	r1, [sp, #32]
 800d04a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800d04c:	321a      	adds	r2, #26
 800d04e:	47b0      	blx	r6
 800d050:	1c43      	adds	r3, r0, #1
 800d052:	d100      	bne.n	800d056 <_printf_float+0x39a>
 800d054:	e690      	b.n	800cd78 <_printf_float+0xbc>
 800d056:	3501      	adds	r5, #1
 800d058:	e7e9      	b.n	800d02e <_printf_float+0x372>
 800d05a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d05c:	002a      	movs	r2, r5
 800d05e:	0038      	movs	r0, r7
 800d060:	9908      	ldr	r1, [sp, #32]
 800d062:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800d064:	47b0      	blx	r6
 800d066:	1c43      	adds	r3, r0, #1
 800d068:	d1b9      	bne.n	800cfde <_printf_float+0x322>
 800d06a:	e685      	b.n	800cd78 <_printf_float+0xbc>
 800d06c:	0022      	movs	r2, r4
 800d06e:	2301      	movs	r3, #1
 800d070:	0038      	movs	r0, r7
 800d072:	9908      	ldr	r1, [sp, #32]
 800d074:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800d076:	321a      	adds	r2, #26
 800d078:	47b0      	blx	r6
 800d07a:	1c43      	adds	r3, r0, #1
 800d07c:	d100      	bne.n	800d080 <_printf_float+0x3c4>
 800d07e:	e67b      	b.n	800cd78 <_printf_float+0xbc>
 800d080:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d082:	3301      	adds	r3, #1
 800d084:	930e      	str	r3, [sp, #56]	; 0x38
 800d086:	e7b0      	b.n	800cfea <_printf_float+0x32e>
 800d088:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d08a:	0038      	movs	r0, r7
 800d08c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d08e:	9908      	ldr	r1, [sp, #32]
 800d090:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800d092:	47b0      	blx	r6
 800d094:	1c43      	adds	r3, r0, #1
 800d096:	d1b9      	bne.n	800d00c <_printf_float+0x350>
 800d098:	e66e      	b.n	800cd78 <_printf_float+0xbc>
 800d09a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d09c:	0038      	movs	r0, r7
 800d09e:	18ea      	adds	r2, r5, r3
 800d0a0:	9908      	ldr	r1, [sp, #32]
 800d0a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d0a4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800d0a6:	47a8      	blx	r5
 800d0a8:	1c43      	adds	r3, r0, #1
 800d0aa:	d1bb      	bne.n	800d024 <_printf_float+0x368>
 800d0ac:	e664      	b.n	800cd78 <_printf_float+0xbc>
 800d0ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d0b0:	2b01      	cmp	r3, #1
 800d0b2:	dc02      	bgt.n	800d0ba <_printf_float+0x3fe>
 800d0b4:	2301      	movs	r3, #1
 800d0b6:	421a      	tst	r2, r3
 800d0b8:	d038      	beq.n	800d12c <_printf_float+0x470>
 800d0ba:	2301      	movs	r3, #1
 800d0bc:	002a      	movs	r2, r5
 800d0be:	0038      	movs	r0, r7
 800d0c0:	9908      	ldr	r1, [sp, #32]
 800d0c2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800d0c4:	47b0      	blx	r6
 800d0c6:	1c43      	adds	r3, r0, #1
 800d0c8:	d100      	bne.n	800d0cc <_printf_float+0x410>
 800d0ca:	e655      	b.n	800cd78 <_printf_float+0xbc>
 800d0cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d0ce:	0038      	movs	r0, r7
 800d0d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d0d2:	9908      	ldr	r1, [sp, #32]
 800d0d4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800d0d6:	47b0      	blx	r6
 800d0d8:	1c43      	adds	r3, r0, #1
 800d0da:	d100      	bne.n	800d0de <_printf_float+0x422>
 800d0dc:	e64c      	b.n	800cd78 <_printf_float+0xbc>
 800d0de:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800d0e0:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800d0e2:	2200      	movs	r2, #0
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	f7f3 f9ad 	bl	8000444 <__aeabi_dcmpeq>
 800d0ea:	2800      	cmp	r0, #0
 800d0ec:	d11c      	bne.n	800d128 <_printf_float+0x46c>
 800d0ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d0f0:	1c6a      	adds	r2, r5, #1
 800d0f2:	3b01      	subs	r3, #1
 800d0f4:	0038      	movs	r0, r7
 800d0f6:	9908      	ldr	r1, [sp, #32]
 800d0f8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800d0fa:	47a8      	blx	r5
 800d0fc:	1c43      	adds	r3, r0, #1
 800d0fe:	d10f      	bne.n	800d120 <_printf_float+0x464>
 800d100:	e63a      	b.n	800cd78 <_printf_float+0xbc>
 800d102:	0022      	movs	r2, r4
 800d104:	2301      	movs	r3, #1
 800d106:	0038      	movs	r0, r7
 800d108:	9908      	ldr	r1, [sp, #32]
 800d10a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800d10c:	321a      	adds	r2, #26
 800d10e:	47b0      	blx	r6
 800d110:	1c43      	adds	r3, r0, #1
 800d112:	d100      	bne.n	800d116 <_printf_float+0x45a>
 800d114:	e630      	b.n	800cd78 <_printf_float+0xbc>
 800d116:	3501      	adds	r5, #1
 800d118:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d11a:	3b01      	subs	r3, #1
 800d11c:	42ab      	cmp	r3, r5
 800d11e:	dcf0      	bgt.n	800d102 <_printf_float+0x446>
 800d120:	0022      	movs	r2, r4
 800d122:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d124:	3250      	adds	r2, #80	; 0x50
 800d126:	e6cb      	b.n	800cec0 <_printf_float+0x204>
 800d128:	2500      	movs	r5, #0
 800d12a:	e7f5      	b.n	800d118 <_printf_float+0x45c>
 800d12c:	002a      	movs	r2, r5
 800d12e:	e7e1      	b.n	800d0f4 <_printf_float+0x438>
 800d130:	0022      	movs	r2, r4
 800d132:	2301      	movs	r3, #1
 800d134:	0038      	movs	r0, r7
 800d136:	9908      	ldr	r1, [sp, #32]
 800d138:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800d13a:	3219      	adds	r2, #25
 800d13c:	47b0      	blx	r6
 800d13e:	1c43      	adds	r3, r0, #1
 800d140:	d100      	bne.n	800d144 <_printf_float+0x488>
 800d142:	e619      	b.n	800cd78 <_printf_float+0xbc>
 800d144:	3501      	adds	r5, #1
 800d146:	68e3      	ldr	r3, [r4, #12]
 800d148:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d14a:	1a9b      	subs	r3, r3, r2
 800d14c:	42ab      	cmp	r3, r5
 800d14e:	dcef      	bgt.n	800d130 <_printf_float+0x474>
 800d150:	e6ea      	b.n	800cf28 <_printf_float+0x26c>
 800d152:	2500      	movs	r5, #0
 800d154:	e7f7      	b.n	800d146 <_printf_float+0x48a>
 800d156:	46c0      	nop			; (mov r8, r8)

0800d158 <_printf_common>:
 800d158:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d15a:	0015      	movs	r5, r2
 800d15c:	9301      	str	r3, [sp, #4]
 800d15e:	688a      	ldr	r2, [r1, #8]
 800d160:	690b      	ldr	r3, [r1, #16]
 800d162:	000c      	movs	r4, r1
 800d164:	9000      	str	r0, [sp, #0]
 800d166:	4293      	cmp	r3, r2
 800d168:	da00      	bge.n	800d16c <_printf_common+0x14>
 800d16a:	0013      	movs	r3, r2
 800d16c:	0022      	movs	r2, r4
 800d16e:	602b      	str	r3, [r5, #0]
 800d170:	3243      	adds	r2, #67	; 0x43
 800d172:	7812      	ldrb	r2, [r2, #0]
 800d174:	2a00      	cmp	r2, #0
 800d176:	d001      	beq.n	800d17c <_printf_common+0x24>
 800d178:	3301      	adds	r3, #1
 800d17a:	602b      	str	r3, [r5, #0]
 800d17c:	6823      	ldr	r3, [r4, #0]
 800d17e:	069b      	lsls	r3, r3, #26
 800d180:	d502      	bpl.n	800d188 <_printf_common+0x30>
 800d182:	682b      	ldr	r3, [r5, #0]
 800d184:	3302      	adds	r3, #2
 800d186:	602b      	str	r3, [r5, #0]
 800d188:	6822      	ldr	r2, [r4, #0]
 800d18a:	2306      	movs	r3, #6
 800d18c:	0017      	movs	r7, r2
 800d18e:	401f      	ands	r7, r3
 800d190:	421a      	tst	r2, r3
 800d192:	d027      	beq.n	800d1e4 <_printf_common+0x8c>
 800d194:	0023      	movs	r3, r4
 800d196:	3343      	adds	r3, #67	; 0x43
 800d198:	781b      	ldrb	r3, [r3, #0]
 800d19a:	1e5a      	subs	r2, r3, #1
 800d19c:	4193      	sbcs	r3, r2
 800d19e:	6822      	ldr	r2, [r4, #0]
 800d1a0:	0692      	lsls	r2, r2, #26
 800d1a2:	d430      	bmi.n	800d206 <_printf_common+0xae>
 800d1a4:	0022      	movs	r2, r4
 800d1a6:	9901      	ldr	r1, [sp, #4]
 800d1a8:	9800      	ldr	r0, [sp, #0]
 800d1aa:	9e08      	ldr	r6, [sp, #32]
 800d1ac:	3243      	adds	r2, #67	; 0x43
 800d1ae:	47b0      	blx	r6
 800d1b0:	1c43      	adds	r3, r0, #1
 800d1b2:	d025      	beq.n	800d200 <_printf_common+0xa8>
 800d1b4:	2306      	movs	r3, #6
 800d1b6:	6820      	ldr	r0, [r4, #0]
 800d1b8:	682a      	ldr	r2, [r5, #0]
 800d1ba:	68e1      	ldr	r1, [r4, #12]
 800d1bc:	2500      	movs	r5, #0
 800d1be:	4003      	ands	r3, r0
 800d1c0:	2b04      	cmp	r3, #4
 800d1c2:	d103      	bne.n	800d1cc <_printf_common+0x74>
 800d1c4:	1a8d      	subs	r5, r1, r2
 800d1c6:	43eb      	mvns	r3, r5
 800d1c8:	17db      	asrs	r3, r3, #31
 800d1ca:	401d      	ands	r5, r3
 800d1cc:	68a3      	ldr	r3, [r4, #8]
 800d1ce:	6922      	ldr	r2, [r4, #16]
 800d1d0:	4293      	cmp	r3, r2
 800d1d2:	dd01      	ble.n	800d1d8 <_printf_common+0x80>
 800d1d4:	1a9b      	subs	r3, r3, r2
 800d1d6:	18ed      	adds	r5, r5, r3
 800d1d8:	2700      	movs	r7, #0
 800d1da:	42bd      	cmp	r5, r7
 800d1dc:	d120      	bne.n	800d220 <_printf_common+0xc8>
 800d1de:	2000      	movs	r0, #0
 800d1e0:	e010      	b.n	800d204 <_printf_common+0xac>
 800d1e2:	3701      	adds	r7, #1
 800d1e4:	68e3      	ldr	r3, [r4, #12]
 800d1e6:	682a      	ldr	r2, [r5, #0]
 800d1e8:	1a9b      	subs	r3, r3, r2
 800d1ea:	42bb      	cmp	r3, r7
 800d1ec:	ddd2      	ble.n	800d194 <_printf_common+0x3c>
 800d1ee:	0022      	movs	r2, r4
 800d1f0:	2301      	movs	r3, #1
 800d1f2:	9901      	ldr	r1, [sp, #4]
 800d1f4:	9800      	ldr	r0, [sp, #0]
 800d1f6:	9e08      	ldr	r6, [sp, #32]
 800d1f8:	3219      	adds	r2, #25
 800d1fa:	47b0      	blx	r6
 800d1fc:	1c43      	adds	r3, r0, #1
 800d1fe:	d1f0      	bne.n	800d1e2 <_printf_common+0x8a>
 800d200:	2001      	movs	r0, #1
 800d202:	4240      	negs	r0, r0
 800d204:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d206:	2030      	movs	r0, #48	; 0x30
 800d208:	18e1      	adds	r1, r4, r3
 800d20a:	3143      	adds	r1, #67	; 0x43
 800d20c:	7008      	strb	r0, [r1, #0]
 800d20e:	0021      	movs	r1, r4
 800d210:	1c5a      	adds	r2, r3, #1
 800d212:	3145      	adds	r1, #69	; 0x45
 800d214:	7809      	ldrb	r1, [r1, #0]
 800d216:	18a2      	adds	r2, r4, r2
 800d218:	3243      	adds	r2, #67	; 0x43
 800d21a:	3302      	adds	r3, #2
 800d21c:	7011      	strb	r1, [r2, #0]
 800d21e:	e7c1      	b.n	800d1a4 <_printf_common+0x4c>
 800d220:	0022      	movs	r2, r4
 800d222:	2301      	movs	r3, #1
 800d224:	9901      	ldr	r1, [sp, #4]
 800d226:	9800      	ldr	r0, [sp, #0]
 800d228:	9e08      	ldr	r6, [sp, #32]
 800d22a:	321a      	adds	r2, #26
 800d22c:	47b0      	blx	r6
 800d22e:	1c43      	adds	r3, r0, #1
 800d230:	d0e6      	beq.n	800d200 <_printf_common+0xa8>
 800d232:	3701      	adds	r7, #1
 800d234:	e7d1      	b.n	800d1da <_printf_common+0x82>
	...

0800d238 <_printf_i>:
 800d238:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d23a:	b08b      	sub	sp, #44	; 0x2c
 800d23c:	9206      	str	r2, [sp, #24]
 800d23e:	000a      	movs	r2, r1
 800d240:	3243      	adds	r2, #67	; 0x43
 800d242:	9307      	str	r3, [sp, #28]
 800d244:	9005      	str	r0, [sp, #20]
 800d246:	9204      	str	r2, [sp, #16]
 800d248:	7e0a      	ldrb	r2, [r1, #24]
 800d24a:	000c      	movs	r4, r1
 800d24c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d24e:	2a78      	cmp	r2, #120	; 0x78
 800d250:	d806      	bhi.n	800d260 <_printf_i+0x28>
 800d252:	2a62      	cmp	r2, #98	; 0x62
 800d254:	d808      	bhi.n	800d268 <_printf_i+0x30>
 800d256:	2a00      	cmp	r2, #0
 800d258:	d100      	bne.n	800d25c <_printf_i+0x24>
 800d25a:	e0c0      	b.n	800d3de <_printf_i+0x1a6>
 800d25c:	2a58      	cmp	r2, #88	; 0x58
 800d25e:	d052      	beq.n	800d306 <_printf_i+0xce>
 800d260:	0026      	movs	r6, r4
 800d262:	3642      	adds	r6, #66	; 0x42
 800d264:	7032      	strb	r2, [r6, #0]
 800d266:	e022      	b.n	800d2ae <_printf_i+0x76>
 800d268:	0010      	movs	r0, r2
 800d26a:	3863      	subs	r0, #99	; 0x63
 800d26c:	2815      	cmp	r0, #21
 800d26e:	d8f7      	bhi.n	800d260 <_printf_i+0x28>
 800d270:	f7f2 ff58 	bl	8000124 <__gnu_thumb1_case_shi>
 800d274:	001f0016 	.word	0x001f0016
 800d278:	fff6fff6 	.word	0xfff6fff6
 800d27c:	fff6fff6 	.word	0xfff6fff6
 800d280:	fff6001f 	.word	0xfff6001f
 800d284:	fff6fff6 	.word	0xfff6fff6
 800d288:	00a8fff6 	.word	0x00a8fff6
 800d28c:	009a0036 	.word	0x009a0036
 800d290:	fff6fff6 	.word	0xfff6fff6
 800d294:	fff600b9 	.word	0xfff600b9
 800d298:	fff60036 	.word	0xfff60036
 800d29c:	009efff6 	.word	0x009efff6
 800d2a0:	0026      	movs	r6, r4
 800d2a2:	681a      	ldr	r2, [r3, #0]
 800d2a4:	3642      	adds	r6, #66	; 0x42
 800d2a6:	1d11      	adds	r1, r2, #4
 800d2a8:	6019      	str	r1, [r3, #0]
 800d2aa:	6813      	ldr	r3, [r2, #0]
 800d2ac:	7033      	strb	r3, [r6, #0]
 800d2ae:	2301      	movs	r3, #1
 800d2b0:	e0a7      	b.n	800d402 <_printf_i+0x1ca>
 800d2b2:	6808      	ldr	r0, [r1, #0]
 800d2b4:	6819      	ldr	r1, [r3, #0]
 800d2b6:	1d0a      	adds	r2, r1, #4
 800d2b8:	0605      	lsls	r5, r0, #24
 800d2ba:	d50b      	bpl.n	800d2d4 <_printf_i+0x9c>
 800d2bc:	680d      	ldr	r5, [r1, #0]
 800d2be:	601a      	str	r2, [r3, #0]
 800d2c0:	2d00      	cmp	r5, #0
 800d2c2:	da03      	bge.n	800d2cc <_printf_i+0x94>
 800d2c4:	232d      	movs	r3, #45	; 0x2d
 800d2c6:	9a04      	ldr	r2, [sp, #16]
 800d2c8:	426d      	negs	r5, r5
 800d2ca:	7013      	strb	r3, [r2, #0]
 800d2cc:	4b61      	ldr	r3, [pc, #388]	; (800d454 <_printf_i+0x21c>)
 800d2ce:	270a      	movs	r7, #10
 800d2d0:	9303      	str	r3, [sp, #12]
 800d2d2:	e032      	b.n	800d33a <_printf_i+0x102>
 800d2d4:	680d      	ldr	r5, [r1, #0]
 800d2d6:	601a      	str	r2, [r3, #0]
 800d2d8:	0641      	lsls	r1, r0, #25
 800d2da:	d5f1      	bpl.n	800d2c0 <_printf_i+0x88>
 800d2dc:	b22d      	sxth	r5, r5
 800d2de:	e7ef      	b.n	800d2c0 <_printf_i+0x88>
 800d2e0:	680d      	ldr	r5, [r1, #0]
 800d2e2:	6819      	ldr	r1, [r3, #0]
 800d2e4:	1d08      	adds	r0, r1, #4
 800d2e6:	6018      	str	r0, [r3, #0]
 800d2e8:	062e      	lsls	r6, r5, #24
 800d2ea:	d501      	bpl.n	800d2f0 <_printf_i+0xb8>
 800d2ec:	680d      	ldr	r5, [r1, #0]
 800d2ee:	e003      	b.n	800d2f8 <_printf_i+0xc0>
 800d2f0:	066d      	lsls	r5, r5, #25
 800d2f2:	d5fb      	bpl.n	800d2ec <_printf_i+0xb4>
 800d2f4:	680d      	ldr	r5, [r1, #0]
 800d2f6:	b2ad      	uxth	r5, r5
 800d2f8:	4b56      	ldr	r3, [pc, #344]	; (800d454 <_printf_i+0x21c>)
 800d2fa:	270a      	movs	r7, #10
 800d2fc:	9303      	str	r3, [sp, #12]
 800d2fe:	2a6f      	cmp	r2, #111	; 0x6f
 800d300:	d117      	bne.n	800d332 <_printf_i+0xfa>
 800d302:	2708      	movs	r7, #8
 800d304:	e015      	b.n	800d332 <_printf_i+0xfa>
 800d306:	3145      	adds	r1, #69	; 0x45
 800d308:	700a      	strb	r2, [r1, #0]
 800d30a:	4a52      	ldr	r2, [pc, #328]	; (800d454 <_printf_i+0x21c>)
 800d30c:	9203      	str	r2, [sp, #12]
 800d30e:	681a      	ldr	r2, [r3, #0]
 800d310:	6821      	ldr	r1, [r4, #0]
 800d312:	ca20      	ldmia	r2!, {r5}
 800d314:	601a      	str	r2, [r3, #0]
 800d316:	0608      	lsls	r0, r1, #24
 800d318:	d550      	bpl.n	800d3bc <_printf_i+0x184>
 800d31a:	07cb      	lsls	r3, r1, #31
 800d31c:	d502      	bpl.n	800d324 <_printf_i+0xec>
 800d31e:	2320      	movs	r3, #32
 800d320:	4319      	orrs	r1, r3
 800d322:	6021      	str	r1, [r4, #0]
 800d324:	2710      	movs	r7, #16
 800d326:	2d00      	cmp	r5, #0
 800d328:	d103      	bne.n	800d332 <_printf_i+0xfa>
 800d32a:	2320      	movs	r3, #32
 800d32c:	6822      	ldr	r2, [r4, #0]
 800d32e:	439a      	bics	r2, r3
 800d330:	6022      	str	r2, [r4, #0]
 800d332:	0023      	movs	r3, r4
 800d334:	2200      	movs	r2, #0
 800d336:	3343      	adds	r3, #67	; 0x43
 800d338:	701a      	strb	r2, [r3, #0]
 800d33a:	6863      	ldr	r3, [r4, #4]
 800d33c:	60a3      	str	r3, [r4, #8]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	db03      	blt.n	800d34a <_printf_i+0x112>
 800d342:	2204      	movs	r2, #4
 800d344:	6821      	ldr	r1, [r4, #0]
 800d346:	4391      	bics	r1, r2
 800d348:	6021      	str	r1, [r4, #0]
 800d34a:	2d00      	cmp	r5, #0
 800d34c:	d102      	bne.n	800d354 <_printf_i+0x11c>
 800d34e:	9e04      	ldr	r6, [sp, #16]
 800d350:	2b00      	cmp	r3, #0
 800d352:	d00c      	beq.n	800d36e <_printf_i+0x136>
 800d354:	9e04      	ldr	r6, [sp, #16]
 800d356:	0028      	movs	r0, r5
 800d358:	0039      	movs	r1, r7
 800d35a:	f7f2 ff73 	bl	8000244 <__aeabi_uidivmod>
 800d35e:	9b03      	ldr	r3, [sp, #12]
 800d360:	3e01      	subs	r6, #1
 800d362:	5c5b      	ldrb	r3, [r3, r1]
 800d364:	7033      	strb	r3, [r6, #0]
 800d366:	002b      	movs	r3, r5
 800d368:	0005      	movs	r5, r0
 800d36a:	429f      	cmp	r7, r3
 800d36c:	d9f3      	bls.n	800d356 <_printf_i+0x11e>
 800d36e:	2f08      	cmp	r7, #8
 800d370:	d109      	bne.n	800d386 <_printf_i+0x14e>
 800d372:	6823      	ldr	r3, [r4, #0]
 800d374:	07db      	lsls	r3, r3, #31
 800d376:	d506      	bpl.n	800d386 <_printf_i+0x14e>
 800d378:	6863      	ldr	r3, [r4, #4]
 800d37a:	6922      	ldr	r2, [r4, #16]
 800d37c:	4293      	cmp	r3, r2
 800d37e:	dc02      	bgt.n	800d386 <_printf_i+0x14e>
 800d380:	2330      	movs	r3, #48	; 0x30
 800d382:	3e01      	subs	r6, #1
 800d384:	7033      	strb	r3, [r6, #0]
 800d386:	9b04      	ldr	r3, [sp, #16]
 800d388:	1b9b      	subs	r3, r3, r6
 800d38a:	6123      	str	r3, [r4, #16]
 800d38c:	9b07      	ldr	r3, [sp, #28]
 800d38e:	0021      	movs	r1, r4
 800d390:	9300      	str	r3, [sp, #0]
 800d392:	9805      	ldr	r0, [sp, #20]
 800d394:	9b06      	ldr	r3, [sp, #24]
 800d396:	aa09      	add	r2, sp, #36	; 0x24
 800d398:	f7ff fede 	bl	800d158 <_printf_common>
 800d39c:	1c43      	adds	r3, r0, #1
 800d39e:	d135      	bne.n	800d40c <_printf_i+0x1d4>
 800d3a0:	2001      	movs	r0, #1
 800d3a2:	4240      	negs	r0, r0
 800d3a4:	b00b      	add	sp, #44	; 0x2c
 800d3a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d3a8:	2220      	movs	r2, #32
 800d3aa:	6809      	ldr	r1, [r1, #0]
 800d3ac:	430a      	orrs	r2, r1
 800d3ae:	6022      	str	r2, [r4, #0]
 800d3b0:	0022      	movs	r2, r4
 800d3b2:	2178      	movs	r1, #120	; 0x78
 800d3b4:	3245      	adds	r2, #69	; 0x45
 800d3b6:	7011      	strb	r1, [r2, #0]
 800d3b8:	4a27      	ldr	r2, [pc, #156]	; (800d458 <_printf_i+0x220>)
 800d3ba:	e7a7      	b.n	800d30c <_printf_i+0xd4>
 800d3bc:	0648      	lsls	r0, r1, #25
 800d3be:	d5ac      	bpl.n	800d31a <_printf_i+0xe2>
 800d3c0:	b2ad      	uxth	r5, r5
 800d3c2:	e7aa      	b.n	800d31a <_printf_i+0xe2>
 800d3c4:	681a      	ldr	r2, [r3, #0]
 800d3c6:	680d      	ldr	r5, [r1, #0]
 800d3c8:	1d10      	adds	r0, r2, #4
 800d3ca:	6949      	ldr	r1, [r1, #20]
 800d3cc:	6018      	str	r0, [r3, #0]
 800d3ce:	6813      	ldr	r3, [r2, #0]
 800d3d0:	062e      	lsls	r6, r5, #24
 800d3d2:	d501      	bpl.n	800d3d8 <_printf_i+0x1a0>
 800d3d4:	6019      	str	r1, [r3, #0]
 800d3d6:	e002      	b.n	800d3de <_printf_i+0x1a6>
 800d3d8:	066d      	lsls	r5, r5, #25
 800d3da:	d5fb      	bpl.n	800d3d4 <_printf_i+0x19c>
 800d3dc:	8019      	strh	r1, [r3, #0]
 800d3de:	2300      	movs	r3, #0
 800d3e0:	9e04      	ldr	r6, [sp, #16]
 800d3e2:	6123      	str	r3, [r4, #16]
 800d3e4:	e7d2      	b.n	800d38c <_printf_i+0x154>
 800d3e6:	681a      	ldr	r2, [r3, #0]
 800d3e8:	1d11      	adds	r1, r2, #4
 800d3ea:	6019      	str	r1, [r3, #0]
 800d3ec:	6816      	ldr	r6, [r2, #0]
 800d3ee:	2100      	movs	r1, #0
 800d3f0:	0030      	movs	r0, r6
 800d3f2:	6862      	ldr	r2, [r4, #4]
 800d3f4:	f000 ff0a 	bl	800e20c <memchr>
 800d3f8:	2800      	cmp	r0, #0
 800d3fa:	d001      	beq.n	800d400 <_printf_i+0x1c8>
 800d3fc:	1b80      	subs	r0, r0, r6
 800d3fe:	6060      	str	r0, [r4, #4]
 800d400:	6863      	ldr	r3, [r4, #4]
 800d402:	6123      	str	r3, [r4, #16]
 800d404:	2300      	movs	r3, #0
 800d406:	9a04      	ldr	r2, [sp, #16]
 800d408:	7013      	strb	r3, [r2, #0]
 800d40a:	e7bf      	b.n	800d38c <_printf_i+0x154>
 800d40c:	6923      	ldr	r3, [r4, #16]
 800d40e:	0032      	movs	r2, r6
 800d410:	9906      	ldr	r1, [sp, #24]
 800d412:	9805      	ldr	r0, [sp, #20]
 800d414:	9d07      	ldr	r5, [sp, #28]
 800d416:	47a8      	blx	r5
 800d418:	1c43      	adds	r3, r0, #1
 800d41a:	d0c1      	beq.n	800d3a0 <_printf_i+0x168>
 800d41c:	6823      	ldr	r3, [r4, #0]
 800d41e:	079b      	lsls	r3, r3, #30
 800d420:	d415      	bmi.n	800d44e <_printf_i+0x216>
 800d422:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d424:	68e0      	ldr	r0, [r4, #12]
 800d426:	4298      	cmp	r0, r3
 800d428:	dabc      	bge.n	800d3a4 <_printf_i+0x16c>
 800d42a:	0018      	movs	r0, r3
 800d42c:	e7ba      	b.n	800d3a4 <_printf_i+0x16c>
 800d42e:	0022      	movs	r2, r4
 800d430:	2301      	movs	r3, #1
 800d432:	9906      	ldr	r1, [sp, #24]
 800d434:	9805      	ldr	r0, [sp, #20]
 800d436:	9e07      	ldr	r6, [sp, #28]
 800d438:	3219      	adds	r2, #25
 800d43a:	47b0      	blx	r6
 800d43c:	1c43      	adds	r3, r0, #1
 800d43e:	d0af      	beq.n	800d3a0 <_printf_i+0x168>
 800d440:	3501      	adds	r5, #1
 800d442:	68e3      	ldr	r3, [r4, #12]
 800d444:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d446:	1a9b      	subs	r3, r3, r2
 800d448:	42ab      	cmp	r3, r5
 800d44a:	dcf0      	bgt.n	800d42e <_printf_i+0x1f6>
 800d44c:	e7e9      	b.n	800d422 <_printf_i+0x1ea>
 800d44e:	2500      	movs	r5, #0
 800d450:	e7f7      	b.n	800d442 <_printf_i+0x20a>
 800d452:	46c0      	nop			; (mov r8, r8)
 800d454:	0801268a 	.word	0x0801268a
 800d458:	0801269b 	.word	0x0801269b

0800d45c <siprintf>:
 800d45c:	b40e      	push	{r1, r2, r3}
 800d45e:	b500      	push	{lr}
 800d460:	490b      	ldr	r1, [pc, #44]	; (800d490 <siprintf+0x34>)
 800d462:	b09c      	sub	sp, #112	; 0x70
 800d464:	ab1d      	add	r3, sp, #116	; 0x74
 800d466:	9002      	str	r0, [sp, #8]
 800d468:	9006      	str	r0, [sp, #24]
 800d46a:	9107      	str	r1, [sp, #28]
 800d46c:	9104      	str	r1, [sp, #16]
 800d46e:	4809      	ldr	r0, [pc, #36]	; (800d494 <siprintf+0x38>)
 800d470:	4909      	ldr	r1, [pc, #36]	; (800d498 <siprintf+0x3c>)
 800d472:	cb04      	ldmia	r3!, {r2}
 800d474:	9105      	str	r1, [sp, #20]
 800d476:	6800      	ldr	r0, [r0, #0]
 800d478:	a902      	add	r1, sp, #8
 800d47a:	9301      	str	r3, [sp, #4]
 800d47c:	f001 fb90 	bl	800eba0 <_svfiprintf_r>
 800d480:	2300      	movs	r3, #0
 800d482:	9a02      	ldr	r2, [sp, #8]
 800d484:	7013      	strb	r3, [r2, #0]
 800d486:	b01c      	add	sp, #112	; 0x70
 800d488:	bc08      	pop	{r3}
 800d48a:	b003      	add	sp, #12
 800d48c:	4718      	bx	r3
 800d48e:	46c0      	nop			; (mov r8, r8)
 800d490:	7fffffff 	.word	0x7fffffff
 800d494:	20000010 	.word	0x20000010
 800d498:	ffff0208 	.word	0xffff0208

0800d49c <quorem>:
 800d49c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d49e:	0006      	movs	r6, r0
 800d4a0:	690d      	ldr	r5, [r1, #16]
 800d4a2:	6933      	ldr	r3, [r6, #16]
 800d4a4:	b087      	sub	sp, #28
 800d4a6:	2000      	movs	r0, #0
 800d4a8:	9102      	str	r1, [sp, #8]
 800d4aa:	42ab      	cmp	r3, r5
 800d4ac:	db6b      	blt.n	800d586 <quorem+0xea>
 800d4ae:	000b      	movs	r3, r1
 800d4b0:	3d01      	subs	r5, #1
 800d4b2:	00ac      	lsls	r4, r5, #2
 800d4b4:	3314      	adds	r3, #20
 800d4b6:	9305      	str	r3, [sp, #20]
 800d4b8:	191b      	adds	r3, r3, r4
 800d4ba:	9303      	str	r3, [sp, #12]
 800d4bc:	0033      	movs	r3, r6
 800d4be:	3314      	adds	r3, #20
 800d4c0:	9301      	str	r3, [sp, #4]
 800d4c2:	191c      	adds	r4, r3, r4
 800d4c4:	9b03      	ldr	r3, [sp, #12]
 800d4c6:	6827      	ldr	r7, [r4, #0]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	0038      	movs	r0, r7
 800d4cc:	9300      	str	r3, [sp, #0]
 800d4ce:	3301      	adds	r3, #1
 800d4d0:	0019      	movs	r1, r3
 800d4d2:	9304      	str	r3, [sp, #16]
 800d4d4:	f7f2 fe30 	bl	8000138 <__udivsi3>
 800d4d8:	9b04      	ldr	r3, [sp, #16]
 800d4da:	9000      	str	r0, [sp, #0]
 800d4dc:	429f      	cmp	r7, r3
 800d4de:	d329      	bcc.n	800d534 <quorem+0x98>
 800d4e0:	2300      	movs	r3, #0
 800d4e2:	469c      	mov	ip, r3
 800d4e4:	9801      	ldr	r0, [sp, #4]
 800d4e6:	9f05      	ldr	r7, [sp, #20]
 800d4e8:	9304      	str	r3, [sp, #16]
 800d4ea:	cf08      	ldmia	r7!, {r3}
 800d4ec:	9a00      	ldr	r2, [sp, #0]
 800d4ee:	b299      	uxth	r1, r3
 800d4f0:	4351      	muls	r1, r2
 800d4f2:	0c1b      	lsrs	r3, r3, #16
 800d4f4:	4353      	muls	r3, r2
 800d4f6:	4461      	add	r1, ip
 800d4f8:	0c0a      	lsrs	r2, r1, #16
 800d4fa:	189b      	adds	r3, r3, r2
 800d4fc:	0c1a      	lsrs	r2, r3, #16
 800d4fe:	9305      	str	r3, [sp, #20]
 800d500:	6803      	ldr	r3, [r0, #0]
 800d502:	4694      	mov	ip, r2
 800d504:	b29a      	uxth	r2, r3
 800d506:	9b04      	ldr	r3, [sp, #16]
 800d508:	b289      	uxth	r1, r1
 800d50a:	18d2      	adds	r2, r2, r3
 800d50c:	6803      	ldr	r3, [r0, #0]
 800d50e:	1a52      	subs	r2, r2, r1
 800d510:	0c19      	lsrs	r1, r3, #16
 800d512:	466b      	mov	r3, sp
 800d514:	8a9b      	ldrh	r3, [r3, #20]
 800d516:	1acb      	subs	r3, r1, r3
 800d518:	1411      	asrs	r1, r2, #16
 800d51a:	185b      	adds	r3, r3, r1
 800d51c:	1419      	asrs	r1, r3, #16
 800d51e:	b292      	uxth	r2, r2
 800d520:	041b      	lsls	r3, r3, #16
 800d522:	431a      	orrs	r2, r3
 800d524:	9b03      	ldr	r3, [sp, #12]
 800d526:	9104      	str	r1, [sp, #16]
 800d528:	c004      	stmia	r0!, {r2}
 800d52a:	42bb      	cmp	r3, r7
 800d52c:	d2dd      	bcs.n	800d4ea <quorem+0x4e>
 800d52e:	6823      	ldr	r3, [r4, #0]
 800d530:	2b00      	cmp	r3, #0
 800d532:	d02e      	beq.n	800d592 <quorem+0xf6>
 800d534:	0030      	movs	r0, r6
 800d536:	9902      	ldr	r1, [sp, #8]
 800d538:	f001 f902 	bl	800e740 <__mcmp>
 800d53c:	2800      	cmp	r0, #0
 800d53e:	db21      	blt.n	800d584 <quorem+0xe8>
 800d540:	0030      	movs	r0, r6
 800d542:	2400      	movs	r4, #0
 800d544:	9b00      	ldr	r3, [sp, #0]
 800d546:	9902      	ldr	r1, [sp, #8]
 800d548:	3301      	adds	r3, #1
 800d54a:	9300      	str	r3, [sp, #0]
 800d54c:	3014      	adds	r0, #20
 800d54e:	3114      	adds	r1, #20
 800d550:	6802      	ldr	r2, [r0, #0]
 800d552:	c908      	ldmia	r1!, {r3}
 800d554:	b292      	uxth	r2, r2
 800d556:	1914      	adds	r4, r2, r4
 800d558:	b29a      	uxth	r2, r3
 800d55a:	1aa2      	subs	r2, r4, r2
 800d55c:	6804      	ldr	r4, [r0, #0]
 800d55e:	0c1b      	lsrs	r3, r3, #16
 800d560:	0c24      	lsrs	r4, r4, #16
 800d562:	1ae3      	subs	r3, r4, r3
 800d564:	1414      	asrs	r4, r2, #16
 800d566:	191b      	adds	r3, r3, r4
 800d568:	141c      	asrs	r4, r3, #16
 800d56a:	b292      	uxth	r2, r2
 800d56c:	041b      	lsls	r3, r3, #16
 800d56e:	4313      	orrs	r3, r2
 800d570:	c008      	stmia	r0!, {r3}
 800d572:	9b03      	ldr	r3, [sp, #12]
 800d574:	428b      	cmp	r3, r1
 800d576:	d2eb      	bcs.n	800d550 <quorem+0xb4>
 800d578:	9a01      	ldr	r2, [sp, #4]
 800d57a:	00ab      	lsls	r3, r5, #2
 800d57c:	18d3      	adds	r3, r2, r3
 800d57e:	681a      	ldr	r2, [r3, #0]
 800d580:	2a00      	cmp	r2, #0
 800d582:	d010      	beq.n	800d5a6 <quorem+0x10a>
 800d584:	9800      	ldr	r0, [sp, #0]
 800d586:	b007      	add	sp, #28
 800d588:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d58a:	6823      	ldr	r3, [r4, #0]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d104      	bne.n	800d59a <quorem+0xfe>
 800d590:	3d01      	subs	r5, #1
 800d592:	9b01      	ldr	r3, [sp, #4]
 800d594:	3c04      	subs	r4, #4
 800d596:	42a3      	cmp	r3, r4
 800d598:	d3f7      	bcc.n	800d58a <quorem+0xee>
 800d59a:	6135      	str	r5, [r6, #16]
 800d59c:	e7ca      	b.n	800d534 <quorem+0x98>
 800d59e:	681a      	ldr	r2, [r3, #0]
 800d5a0:	2a00      	cmp	r2, #0
 800d5a2:	d104      	bne.n	800d5ae <quorem+0x112>
 800d5a4:	3d01      	subs	r5, #1
 800d5a6:	9a01      	ldr	r2, [sp, #4]
 800d5a8:	3b04      	subs	r3, #4
 800d5aa:	429a      	cmp	r2, r3
 800d5ac:	d3f7      	bcc.n	800d59e <quorem+0x102>
 800d5ae:	6135      	str	r5, [r6, #16]
 800d5b0:	e7e8      	b.n	800d584 <quorem+0xe8>
	...

0800d5b4 <_dtoa_r>:
 800d5b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d5b6:	b09d      	sub	sp, #116	; 0x74
 800d5b8:	9202      	str	r2, [sp, #8]
 800d5ba:	9303      	str	r3, [sp, #12]
 800d5bc:	9b02      	ldr	r3, [sp, #8]
 800d5be:	9c03      	ldr	r4, [sp, #12]
 800d5c0:	930a      	str	r3, [sp, #40]	; 0x28
 800d5c2:	940b      	str	r4, [sp, #44]	; 0x2c
 800d5c4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d5c6:	0007      	movs	r7, r0
 800d5c8:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800d5ca:	2c00      	cmp	r4, #0
 800d5cc:	d10e      	bne.n	800d5ec <_dtoa_r+0x38>
 800d5ce:	2010      	movs	r0, #16
 800d5d0:	f000 fe12 	bl	800e1f8 <malloc>
 800d5d4:	1e02      	subs	r2, r0, #0
 800d5d6:	6278      	str	r0, [r7, #36]	; 0x24
 800d5d8:	d104      	bne.n	800d5e4 <_dtoa_r+0x30>
 800d5da:	21ea      	movs	r1, #234	; 0xea
 800d5dc:	4bc0      	ldr	r3, [pc, #768]	; (800d8e0 <_dtoa_r+0x32c>)
 800d5de:	48c1      	ldr	r0, [pc, #772]	; (800d8e4 <_dtoa_r+0x330>)
 800d5e0:	f001 fbf0 	bl	800edc4 <__assert_func>
 800d5e4:	6044      	str	r4, [r0, #4]
 800d5e6:	6084      	str	r4, [r0, #8]
 800d5e8:	6004      	str	r4, [r0, #0]
 800d5ea:	60c4      	str	r4, [r0, #12]
 800d5ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5ee:	6819      	ldr	r1, [r3, #0]
 800d5f0:	2900      	cmp	r1, #0
 800d5f2:	d00a      	beq.n	800d60a <_dtoa_r+0x56>
 800d5f4:	685a      	ldr	r2, [r3, #4]
 800d5f6:	2301      	movs	r3, #1
 800d5f8:	4093      	lsls	r3, r2
 800d5fa:	604a      	str	r2, [r1, #4]
 800d5fc:	608b      	str	r3, [r1, #8]
 800d5fe:	0038      	movs	r0, r7
 800d600:	f000 fe5c 	bl	800e2bc <_Bfree>
 800d604:	2200      	movs	r2, #0
 800d606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d608:	601a      	str	r2, [r3, #0]
 800d60a:	9b03      	ldr	r3, [sp, #12]
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	da21      	bge.n	800d654 <_dtoa_r+0xa0>
 800d610:	2301      	movs	r3, #1
 800d612:	602b      	str	r3, [r5, #0]
 800d614:	9b03      	ldr	r3, [sp, #12]
 800d616:	005b      	lsls	r3, r3, #1
 800d618:	085b      	lsrs	r3, r3, #1
 800d61a:	930b      	str	r3, [sp, #44]	; 0x2c
 800d61c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800d61e:	4bb2      	ldr	r3, [pc, #712]	; (800d8e8 <_dtoa_r+0x334>)
 800d620:	002a      	movs	r2, r5
 800d622:	9318      	str	r3, [sp, #96]	; 0x60
 800d624:	401a      	ands	r2, r3
 800d626:	429a      	cmp	r2, r3
 800d628:	d117      	bne.n	800d65a <_dtoa_r+0xa6>
 800d62a:	4bb0      	ldr	r3, [pc, #704]	; (800d8ec <_dtoa_r+0x338>)
 800d62c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d62e:	0328      	lsls	r0, r5, #12
 800d630:	6013      	str	r3, [r2, #0]
 800d632:	9b02      	ldr	r3, [sp, #8]
 800d634:	0b00      	lsrs	r0, r0, #12
 800d636:	4318      	orrs	r0, r3
 800d638:	d101      	bne.n	800d63e <_dtoa_r+0x8a>
 800d63a:	f000 fdc3 	bl	800e1c4 <_dtoa_r+0xc10>
 800d63e:	48ac      	ldr	r0, [pc, #688]	; (800d8f0 <_dtoa_r+0x33c>)
 800d640:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d642:	9005      	str	r0, [sp, #20]
 800d644:	2b00      	cmp	r3, #0
 800d646:	d002      	beq.n	800d64e <_dtoa_r+0x9a>
 800d648:	4baa      	ldr	r3, [pc, #680]	; (800d8f4 <_dtoa_r+0x340>)
 800d64a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800d64c:	6013      	str	r3, [r2, #0]
 800d64e:	9805      	ldr	r0, [sp, #20]
 800d650:	b01d      	add	sp, #116	; 0x74
 800d652:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d654:	2300      	movs	r3, #0
 800d656:	602b      	str	r3, [r5, #0]
 800d658:	e7e0      	b.n	800d61c <_dtoa_r+0x68>
 800d65a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d65c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d65e:	9312      	str	r3, [sp, #72]	; 0x48
 800d660:	9413      	str	r4, [sp, #76]	; 0x4c
 800d662:	9812      	ldr	r0, [sp, #72]	; 0x48
 800d664:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800d666:	2200      	movs	r2, #0
 800d668:	2300      	movs	r3, #0
 800d66a:	f7f2 feeb 	bl	8000444 <__aeabi_dcmpeq>
 800d66e:	1e04      	subs	r4, r0, #0
 800d670:	d00b      	beq.n	800d68a <_dtoa_r+0xd6>
 800d672:	2301      	movs	r3, #1
 800d674:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d676:	6013      	str	r3, [r2, #0]
 800d678:	4b9f      	ldr	r3, [pc, #636]	; (800d8f8 <_dtoa_r+0x344>)
 800d67a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800d67c:	9305      	str	r3, [sp, #20]
 800d67e:	2a00      	cmp	r2, #0
 800d680:	d0e5      	beq.n	800d64e <_dtoa_r+0x9a>
 800d682:	4a9e      	ldr	r2, [pc, #632]	; (800d8fc <_dtoa_r+0x348>)
 800d684:	9926      	ldr	r1, [sp, #152]	; 0x98
 800d686:	600a      	str	r2, [r1, #0]
 800d688:	e7e1      	b.n	800d64e <_dtoa_r+0x9a>
 800d68a:	ab1a      	add	r3, sp, #104	; 0x68
 800d68c:	9301      	str	r3, [sp, #4]
 800d68e:	ab1b      	add	r3, sp, #108	; 0x6c
 800d690:	9300      	str	r3, [sp, #0]
 800d692:	0038      	movs	r0, r7
 800d694:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d696:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d698:	f001 f906 	bl	800e8a8 <__d2b>
 800d69c:	006e      	lsls	r6, r5, #1
 800d69e:	9004      	str	r0, [sp, #16]
 800d6a0:	0d76      	lsrs	r6, r6, #21
 800d6a2:	d100      	bne.n	800d6a6 <_dtoa_r+0xf2>
 800d6a4:	e07c      	b.n	800d7a0 <_dtoa_r+0x1ec>
 800d6a6:	9812      	ldr	r0, [sp, #72]	; 0x48
 800d6a8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800d6aa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d6ac:	4a94      	ldr	r2, [pc, #592]	; (800d900 <_dtoa_r+0x34c>)
 800d6ae:	031b      	lsls	r3, r3, #12
 800d6b0:	0b1b      	lsrs	r3, r3, #12
 800d6b2:	431a      	orrs	r2, r3
 800d6b4:	0011      	movs	r1, r2
 800d6b6:	4b93      	ldr	r3, [pc, #588]	; (800d904 <_dtoa_r+0x350>)
 800d6b8:	9416      	str	r4, [sp, #88]	; 0x58
 800d6ba:	18f6      	adds	r6, r6, r3
 800d6bc:	2200      	movs	r2, #0
 800d6be:	4b92      	ldr	r3, [pc, #584]	; (800d908 <_dtoa_r+0x354>)
 800d6c0:	f7f4 ffca 	bl	8002658 <__aeabi_dsub>
 800d6c4:	4a91      	ldr	r2, [pc, #580]	; (800d90c <_dtoa_r+0x358>)
 800d6c6:	4b92      	ldr	r3, [pc, #584]	; (800d910 <_dtoa_r+0x35c>)
 800d6c8:	f7f4 fd5a 	bl	8002180 <__aeabi_dmul>
 800d6cc:	4a91      	ldr	r2, [pc, #580]	; (800d914 <_dtoa_r+0x360>)
 800d6ce:	4b92      	ldr	r3, [pc, #584]	; (800d918 <_dtoa_r+0x364>)
 800d6d0:	f7f3 fde6 	bl	80012a0 <__aeabi_dadd>
 800d6d4:	0004      	movs	r4, r0
 800d6d6:	0030      	movs	r0, r6
 800d6d8:	000d      	movs	r5, r1
 800d6da:	f7f5 fba3 	bl	8002e24 <__aeabi_i2d>
 800d6de:	4a8f      	ldr	r2, [pc, #572]	; (800d91c <_dtoa_r+0x368>)
 800d6e0:	4b8f      	ldr	r3, [pc, #572]	; (800d920 <_dtoa_r+0x36c>)
 800d6e2:	f7f4 fd4d 	bl	8002180 <__aeabi_dmul>
 800d6e6:	0002      	movs	r2, r0
 800d6e8:	000b      	movs	r3, r1
 800d6ea:	0020      	movs	r0, r4
 800d6ec:	0029      	movs	r1, r5
 800d6ee:	f7f3 fdd7 	bl	80012a0 <__aeabi_dadd>
 800d6f2:	0004      	movs	r4, r0
 800d6f4:	000d      	movs	r5, r1
 800d6f6:	f7f5 fb5f 	bl	8002db8 <__aeabi_d2iz>
 800d6fa:	2200      	movs	r2, #0
 800d6fc:	9002      	str	r0, [sp, #8]
 800d6fe:	2300      	movs	r3, #0
 800d700:	0020      	movs	r0, r4
 800d702:	0029      	movs	r1, r5
 800d704:	f7f2 fea4 	bl	8000450 <__aeabi_dcmplt>
 800d708:	2800      	cmp	r0, #0
 800d70a:	d00b      	beq.n	800d724 <_dtoa_r+0x170>
 800d70c:	9802      	ldr	r0, [sp, #8]
 800d70e:	f7f5 fb89 	bl	8002e24 <__aeabi_i2d>
 800d712:	002b      	movs	r3, r5
 800d714:	0022      	movs	r2, r4
 800d716:	f7f2 fe95 	bl	8000444 <__aeabi_dcmpeq>
 800d71a:	4243      	negs	r3, r0
 800d71c:	4158      	adcs	r0, r3
 800d71e:	9b02      	ldr	r3, [sp, #8]
 800d720:	1a1b      	subs	r3, r3, r0
 800d722:	9302      	str	r3, [sp, #8]
 800d724:	2301      	movs	r3, #1
 800d726:	9315      	str	r3, [sp, #84]	; 0x54
 800d728:	9b02      	ldr	r3, [sp, #8]
 800d72a:	2b16      	cmp	r3, #22
 800d72c:	d80f      	bhi.n	800d74e <_dtoa_r+0x19a>
 800d72e:	9812      	ldr	r0, [sp, #72]	; 0x48
 800d730:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800d732:	00da      	lsls	r2, r3, #3
 800d734:	4b7b      	ldr	r3, [pc, #492]	; (800d924 <_dtoa_r+0x370>)
 800d736:	189b      	adds	r3, r3, r2
 800d738:	681a      	ldr	r2, [r3, #0]
 800d73a:	685b      	ldr	r3, [r3, #4]
 800d73c:	f7f2 fe88 	bl	8000450 <__aeabi_dcmplt>
 800d740:	2800      	cmp	r0, #0
 800d742:	d049      	beq.n	800d7d8 <_dtoa_r+0x224>
 800d744:	9b02      	ldr	r3, [sp, #8]
 800d746:	3b01      	subs	r3, #1
 800d748:	9302      	str	r3, [sp, #8]
 800d74a:	2300      	movs	r3, #0
 800d74c:	9315      	str	r3, [sp, #84]	; 0x54
 800d74e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800d750:	1b9e      	subs	r6, r3, r6
 800d752:	2300      	movs	r3, #0
 800d754:	9308      	str	r3, [sp, #32]
 800d756:	0033      	movs	r3, r6
 800d758:	3b01      	subs	r3, #1
 800d75a:	930d      	str	r3, [sp, #52]	; 0x34
 800d75c:	d504      	bpl.n	800d768 <_dtoa_r+0x1b4>
 800d75e:	2301      	movs	r3, #1
 800d760:	1b9b      	subs	r3, r3, r6
 800d762:	9308      	str	r3, [sp, #32]
 800d764:	2300      	movs	r3, #0
 800d766:	930d      	str	r3, [sp, #52]	; 0x34
 800d768:	9b02      	ldr	r3, [sp, #8]
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	db36      	blt.n	800d7dc <_dtoa_r+0x228>
 800d76e:	9a02      	ldr	r2, [sp, #8]
 800d770:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d772:	4694      	mov	ip, r2
 800d774:	4463      	add	r3, ip
 800d776:	930d      	str	r3, [sp, #52]	; 0x34
 800d778:	2300      	movs	r3, #0
 800d77a:	9214      	str	r2, [sp, #80]	; 0x50
 800d77c:	930e      	str	r3, [sp, #56]	; 0x38
 800d77e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d780:	2401      	movs	r4, #1
 800d782:	2b09      	cmp	r3, #9
 800d784:	d862      	bhi.n	800d84c <_dtoa_r+0x298>
 800d786:	2b05      	cmp	r3, #5
 800d788:	dd02      	ble.n	800d790 <_dtoa_r+0x1dc>
 800d78a:	2400      	movs	r4, #0
 800d78c:	3b04      	subs	r3, #4
 800d78e:	9322      	str	r3, [sp, #136]	; 0x88
 800d790:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d792:	1e98      	subs	r0, r3, #2
 800d794:	2803      	cmp	r0, #3
 800d796:	d862      	bhi.n	800d85e <_dtoa_r+0x2aa>
 800d798:	f7f2 fcba 	bl	8000110 <__gnu_thumb1_case_uqi>
 800d79c:	56343629 	.word	0x56343629
 800d7a0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800d7a2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800d7a4:	189e      	adds	r6, r3, r2
 800d7a6:	4b60      	ldr	r3, [pc, #384]	; (800d928 <_dtoa_r+0x374>)
 800d7a8:	18f2      	adds	r2, r6, r3
 800d7aa:	2a20      	cmp	r2, #32
 800d7ac:	dd0f      	ble.n	800d7ce <_dtoa_r+0x21a>
 800d7ae:	2340      	movs	r3, #64	; 0x40
 800d7b0:	1a9b      	subs	r3, r3, r2
 800d7b2:	409d      	lsls	r5, r3
 800d7b4:	4b5d      	ldr	r3, [pc, #372]	; (800d92c <_dtoa_r+0x378>)
 800d7b6:	9802      	ldr	r0, [sp, #8]
 800d7b8:	18f3      	adds	r3, r6, r3
 800d7ba:	40d8      	lsrs	r0, r3
 800d7bc:	4328      	orrs	r0, r5
 800d7be:	f7f5 fb61 	bl	8002e84 <__aeabi_ui2d>
 800d7c2:	2301      	movs	r3, #1
 800d7c4:	4c5a      	ldr	r4, [pc, #360]	; (800d930 <_dtoa_r+0x37c>)
 800d7c6:	3e01      	subs	r6, #1
 800d7c8:	1909      	adds	r1, r1, r4
 800d7ca:	9316      	str	r3, [sp, #88]	; 0x58
 800d7cc:	e776      	b.n	800d6bc <_dtoa_r+0x108>
 800d7ce:	2320      	movs	r3, #32
 800d7d0:	9802      	ldr	r0, [sp, #8]
 800d7d2:	1a9b      	subs	r3, r3, r2
 800d7d4:	4098      	lsls	r0, r3
 800d7d6:	e7f2      	b.n	800d7be <_dtoa_r+0x20a>
 800d7d8:	9015      	str	r0, [sp, #84]	; 0x54
 800d7da:	e7b8      	b.n	800d74e <_dtoa_r+0x19a>
 800d7dc:	9b08      	ldr	r3, [sp, #32]
 800d7de:	9a02      	ldr	r2, [sp, #8]
 800d7e0:	1a9b      	subs	r3, r3, r2
 800d7e2:	9308      	str	r3, [sp, #32]
 800d7e4:	4253      	negs	r3, r2
 800d7e6:	930e      	str	r3, [sp, #56]	; 0x38
 800d7e8:	2300      	movs	r3, #0
 800d7ea:	9314      	str	r3, [sp, #80]	; 0x50
 800d7ec:	e7c7      	b.n	800d77e <_dtoa_r+0x1ca>
 800d7ee:	2300      	movs	r3, #0
 800d7f0:	930f      	str	r3, [sp, #60]	; 0x3c
 800d7f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	dc36      	bgt.n	800d866 <_dtoa_r+0x2b2>
 800d7f8:	2301      	movs	r3, #1
 800d7fa:	001a      	movs	r2, r3
 800d7fc:	930c      	str	r3, [sp, #48]	; 0x30
 800d7fe:	9306      	str	r3, [sp, #24]
 800d800:	9223      	str	r2, [sp, #140]	; 0x8c
 800d802:	e00d      	b.n	800d820 <_dtoa_r+0x26c>
 800d804:	2301      	movs	r3, #1
 800d806:	e7f3      	b.n	800d7f0 <_dtoa_r+0x23c>
 800d808:	2300      	movs	r3, #0
 800d80a:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800d80c:	930f      	str	r3, [sp, #60]	; 0x3c
 800d80e:	4694      	mov	ip, r2
 800d810:	9b02      	ldr	r3, [sp, #8]
 800d812:	4463      	add	r3, ip
 800d814:	930c      	str	r3, [sp, #48]	; 0x30
 800d816:	3301      	adds	r3, #1
 800d818:	9306      	str	r3, [sp, #24]
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	dc00      	bgt.n	800d820 <_dtoa_r+0x26c>
 800d81e:	2301      	movs	r3, #1
 800d820:	2200      	movs	r2, #0
 800d822:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d824:	6042      	str	r2, [r0, #4]
 800d826:	3204      	adds	r2, #4
 800d828:	0015      	movs	r5, r2
 800d82a:	3514      	adds	r5, #20
 800d82c:	6841      	ldr	r1, [r0, #4]
 800d82e:	429d      	cmp	r5, r3
 800d830:	d91d      	bls.n	800d86e <_dtoa_r+0x2ba>
 800d832:	0038      	movs	r0, r7
 800d834:	f000 fcfe 	bl	800e234 <_Balloc>
 800d838:	9005      	str	r0, [sp, #20]
 800d83a:	2800      	cmp	r0, #0
 800d83c:	d11b      	bne.n	800d876 <_dtoa_r+0x2c2>
 800d83e:	21d5      	movs	r1, #213	; 0xd5
 800d840:	0002      	movs	r2, r0
 800d842:	4b3c      	ldr	r3, [pc, #240]	; (800d934 <_dtoa_r+0x380>)
 800d844:	0049      	lsls	r1, r1, #1
 800d846:	e6ca      	b.n	800d5de <_dtoa_r+0x2a>
 800d848:	2301      	movs	r3, #1
 800d84a:	e7de      	b.n	800d80a <_dtoa_r+0x256>
 800d84c:	2300      	movs	r3, #0
 800d84e:	940f      	str	r4, [sp, #60]	; 0x3c
 800d850:	9322      	str	r3, [sp, #136]	; 0x88
 800d852:	3b01      	subs	r3, #1
 800d854:	930c      	str	r3, [sp, #48]	; 0x30
 800d856:	9306      	str	r3, [sp, #24]
 800d858:	2200      	movs	r2, #0
 800d85a:	3313      	adds	r3, #19
 800d85c:	e7d0      	b.n	800d800 <_dtoa_r+0x24c>
 800d85e:	2301      	movs	r3, #1
 800d860:	930f      	str	r3, [sp, #60]	; 0x3c
 800d862:	3b02      	subs	r3, #2
 800d864:	e7f6      	b.n	800d854 <_dtoa_r+0x2a0>
 800d866:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d868:	930c      	str	r3, [sp, #48]	; 0x30
 800d86a:	9306      	str	r3, [sp, #24]
 800d86c:	e7d8      	b.n	800d820 <_dtoa_r+0x26c>
 800d86e:	3101      	adds	r1, #1
 800d870:	6041      	str	r1, [r0, #4]
 800d872:	0052      	lsls	r2, r2, #1
 800d874:	e7d8      	b.n	800d828 <_dtoa_r+0x274>
 800d876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d878:	9a05      	ldr	r2, [sp, #20]
 800d87a:	601a      	str	r2, [r3, #0]
 800d87c:	9b06      	ldr	r3, [sp, #24]
 800d87e:	2b0e      	cmp	r3, #14
 800d880:	d900      	bls.n	800d884 <_dtoa_r+0x2d0>
 800d882:	e0eb      	b.n	800da5c <_dtoa_r+0x4a8>
 800d884:	2c00      	cmp	r4, #0
 800d886:	d100      	bne.n	800d88a <_dtoa_r+0x2d6>
 800d888:	e0e8      	b.n	800da5c <_dtoa_r+0x4a8>
 800d88a:	9b02      	ldr	r3, [sp, #8]
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	dd68      	ble.n	800d962 <_dtoa_r+0x3ae>
 800d890:	001a      	movs	r2, r3
 800d892:	210f      	movs	r1, #15
 800d894:	4b23      	ldr	r3, [pc, #140]	; (800d924 <_dtoa_r+0x370>)
 800d896:	400a      	ands	r2, r1
 800d898:	00d2      	lsls	r2, r2, #3
 800d89a:	189b      	adds	r3, r3, r2
 800d89c:	681d      	ldr	r5, [r3, #0]
 800d89e:	685e      	ldr	r6, [r3, #4]
 800d8a0:	9b02      	ldr	r3, [sp, #8]
 800d8a2:	111c      	asrs	r4, r3, #4
 800d8a4:	2302      	movs	r3, #2
 800d8a6:	9310      	str	r3, [sp, #64]	; 0x40
 800d8a8:	9b02      	ldr	r3, [sp, #8]
 800d8aa:	05db      	lsls	r3, r3, #23
 800d8ac:	d50b      	bpl.n	800d8c6 <_dtoa_r+0x312>
 800d8ae:	4b22      	ldr	r3, [pc, #136]	; (800d938 <_dtoa_r+0x384>)
 800d8b0:	400c      	ands	r4, r1
 800d8b2:	6a1a      	ldr	r2, [r3, #32]
 800d8b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8b6:	9812      	ldr	r0, [sp, #72]	; 0x48
 800d8b8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800d8ba:	f7f4 f85b 	bl	8001974 <__aeabi_ddiv>
 800d8be:	2303      	movs	r3, #3
 800d8c0:	900a      	str	r0, [sp, #40]	; 0x28
 800d8c2:	910b      	str	r1, [sp, #44]	; 0x2c
 800d8c4:	9310      	str	r3, [sp, #64]	; 0x40
 800d8c6:	4b1c      	ldr	r3, [pc, #112]	; (800d938 <_dtoa_r+0x384>)
 800d8c8:	9307      	str	r3, [sp, #28]
 800d8ca:	2c00      	cmp	r4, #0
 800d8cc:	d136      	bne.n	800d93c <_dtoa_r+0x388>
 800d8ce:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d8d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d8d2:	002a      	movs	r2, r5
 800d8d4:	0033      	movs	r3, r6
 800d8d6:	f7f4 f84d 	bl	8001974 <__aeabi_ddiv>
 800d8da:	900a      	str	r0, [sp, #40]	; 0x28
 800d8dc:	910b      	str	r1, [sp, #44]	; 0x2c
 800d8de:	e05c      	b.n	800d99a <_dtoa_r+0x3e6>
 800d8e0:	080126b9 	.word	0x080126b9
 800d8e4:	080126d0 	.word	0x080126d0
 800d8e8:	7ff00000 	.word	0x7ff00000
 800d8ec:	0000270f 	.word	0x0000270f
 800d8f0:	080126b5 	.word	0x080126b5
 800d8f4:	080126b8 	.word	0x080126b8
 800d8f8:	08012688 	.word	0x08012688
 800d8fc:	08012689 	.word	0x08012689
 800d900:	3ff00000 	.word	0x3ff00000
 800d904:	fffffc01 	.word	0xfffffc01
 800d908:	3ff80000 	.word	0x3ff80000
 800d90c:	636f4361 	.word	0x636f4361
 800d910:	3fd287a7 	.word	0x3fd287a7
 800d914:	8b60c8b3 	.word	0x8b60c8b3
 800d918:	3fc68a28 	.word	0x3fc68a28
 800d91c:	509f79fb 	.word	0x509f79fb
 800d920:	3fd34413 	.word	0x3fd34413
 800d924:	080127c8 	.word	0x080127c8
 800d928:	00000432 	.word	0x00000432
 800d92c:	00000412 	.word	0x00000412
 800d930:	fe100000 	.word	0xfe100000
 800d934:	0801272f 	.word	0x0801272f
 800d938:	080127a0 	.word	0x080127a0
 800d93c:	2301      	movs	r3, #1
 800d93e:	421c      	tst	r4, r3
 800d940:	d00b      	beq.n	800d95a <_dtoa_r+0x3a6>
 800d942:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d944:	0028      	movs	r0, r5
 800d946:	3301      	adds	r3, #1
 800d948:	9310      	str	r3, [sp, #64]	; 0x40
 800d94a:	9b07      	ldr	r3, [sp, #28]
 800d94c:	0031      	movs	r1, r6
 800d94e:	681a      	ldr	r2, [r3, #0]
 800d950:	685b      	ldr	r3, [r3, #4]
 800d952:	f7f4 fc15 	bl	8002180 <__aeabi_dmul>
 800d956:	0005      	movs	r5, r0
 800d958:	000e      	movs	r6, r1
 800d95a:	9b07      	ldr	r3, [sp, #28]
 800d95c:	1064      	asrs	r4, r4, #1
 800d95e:	3308      	adds	r3, #8
 800d960:	e7b2      	b.n	800d8c8 <_dtoa_r+0x314>
 800d962:	2302      	movs	r3, #2
 800d964:	9310      	str	r3, [sp, #64]	; 0x40
 800d966:	9b02      	ldr	r3, [sp, #8]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d016      	beq.n	800d99a <_dtoa_r+0x3e6>
 800d96c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800d96e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800d970:	425c      	negs	r4, r3
 800d972:	230f      	movs	r3, #15
 800d974:	4ab5      	ldr	r2, [pc, #724]	; (800dc4c <_dtoa_r+0x698>)
 800d976:	4023      	ands	r3, r4
 800d978:	00db      	lsls	r3, r3, #3
 800d97a:	18d3      	adds	r3, r2, r3
 800d97c:	681a      	ldr	r2, [r3, #0]
 800d97e:	685b      	ldr	r3, [r3, #4]
 800d980:	f7f4 fbfe 	bl	8002180 <__aeabi_dmul>
 800d984:	2601      	movs	r6, #1
 800d986:	2300      	movs	r3, #0
 800d988:	900a      	str	r0, [sp, #40]	; 0x28
 800d98a:	910b      	str	r1, [sp, #44]	; 0x2c
 800d98c:	4db0      	ldr	r5, [pc, #704]	; (800dc50 <_dtoa_r+0x69c>)
 800d98e:	1124      	asrs	r4, r4, #4
 800d990:	2c00      	cmp	r4, #0
 800d992:	d000      	beq.n	800d996 <_dtoa_r+0x3e2>
 800d994:	e094      	b.n	800dac0 <_dtoa_r+0x50c>
 800d996:	2b00      	cmp	r3, #0
 800d998:	d19f      	bne.n	800d8da <_dtoa_r+0x326>
 800d99a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d100      	bne.n	800d9a2 <_dtoa_r+0x3ee>
 800d9a0:	e09b      	b.n	800dada <_dtoa_r+0x526>
 800d9a2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d9a4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	0020      	movs	r0, r4
 800d9aa:	0029      	movs	r1, r5
 800d9ac:	4ba9      	ldr	r3, [pc, #676]	; (800dc54 <_dtoa_r+0x6a0>)
 800d9ae:	f7f2 fd4f 	bl	8000450 <__aeabi_dcmplt>
 800d9b2:	2800      	cmp	r0, #0
 800d9b4:	d100      	bne.n	800d9b8 <_dtoa_r+0x404>
 800d9b6:	e090      	b.n	800dada <_dtoa_r+0x526>
 800d9b8:	9b06      	ldr	r3, [sp, #24]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d100      	bne.n	800d9c0 <_dtoa_r+0x40c>
 800d9be:	e08c      	b.n	800dada <_dtoa_r+0x526>
 800d9c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	dd46      	ble.n	800da54 <_dtoa_r+0x4a0>
 800d9c6:	9b02      	ldr	r3, [sp, #8]
 800d9c8:	2200      	movs	r2, #0
 800d9ca:	0020      	movs	r0, r4
 800d9cc:	0029      	movs	r1, r5
 800d9ce:	1e5e      	subs	r6, r3, #1
 800d9d0:	4ba1      	ldr	r3, [pc, #644]	; (800dc58 <_dtoa_r+0x6a4>)
 800d9d2:	f7f4 fbd5 	bl	8002180 <__aeabi_dmul>
 800d9d6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d9d8:	900a      	str	r0, [sp, #40]	; 0x28
 800d9da:	910b      	str	r1, [sp, #44]	; 0x2c
 800d9dc:	3301      	adds	r3, #1
 800d9de:	9310      	str	r3, [sp, #64]	; 0x40
 800d9e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d9e2:	9810      	ldr	r0, [sp, #64]	; 0x40
 800d9e4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d9e6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800d9e8:	9307      	str	r3, [sp, #28]
 800d9ea:	f7f5 fa1b 	bl	8002e24 <__aeabi_i2d>
 800d9ee:	0022      	movs	r2, r4
 800d9f0:	002b      	movs	r3, r5
 800d9f2:	f7f4 fbc5 	bl	8002180 <__aeabi_dmul>
 800d9f6:	2200      	movs	r2, #0
 800d9f8:	4b98      	ldr	r3, [pc, #608]	; (800dc5c <_dtoa_r+0x6a8>)
 800d9fa:	f7f3 fc51 	bl	80012a0 <__aeabi_dadd>
 800d9fe:	9010      	str	r0, [sp, #64]	; 0x40
 800da00:	9111      	str	r1, [sp, #68]	; 0x44
 800da02:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800da04:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800da06:	920a      	str	r2, [sp, #40]	; 0x28
 800da08:	930b      	str	r3, [sp, #44]	; 0x2c
 800da0a:	4a95      	ldr	r2, [pc, #596]	; (800dc60 <_dtoa_r+0x6ac>)
 800da0c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800da0e:	4694      	mov	ip, r2
 800da10:	4463      	add	r3, ip
 800da12:	9317      	str	r3, [sp, #92]	; 0x5c
 800da14:	930b      	str	r3, [sp, #44]	; 0x2c
 800da16:	9b07      	ldr	r3, [sp, #28]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d161      	bne.n	800dae0 <_dtoa_r+0x52c>
 800da1c:	2200      	movs	r2, #0
 800da1e:	0020      	movs	r0, r4
 800da20:	0029      	movs	r1, r5
 800da22:	4b90      	ldr	r3, [pc, #576]	; (800dc64 <_dtoa_r+0x6b0>)
 800da24:	f7f4 fe18 	bl	8002658 <__aeabi_dsub>
 800da28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800da2a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800da2c:	0004      	movs	r4, r0
 800da2e:	000d      	movs	r5, r1
 800da30:	f7f2 fd22 	bl	8000478 <__aeabi_dcmpgt>
 800da34:	2800      	cmp	r0, #0
 800da36:	d000      	beq.n	800da3a <_dtoa_r+0x486>
 800da38:	e2b5      	b.n	800dfa6 <_dtoa_r+0x9f2>
 800da3a:	488b      	ldr	r0, [pc, #556]	; (800dc68 <_dtoa_r+0x6b4>)
 800da3c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800da3e:	4684      	mov	ip, r0
 800da40:	4461      	add	r1, ip
 800da42:	000b      	movs	r3, r1
 800da44:	0020      	movs	r0, r4
 800da46:	0029      	movs	r1, r5
 800da48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800da4a:	f7f2 fd01 	bl	8000450 <__aeabi_dcmplt>
 800da4e:	2800      	cmp	r0, #0
 800da50:	d000      	beq.n	800da54 <_dtoa_r+0x4a0>
 800da52:	e2a5      	b.n	800dfa0 <_dtoa_r+0x9ec>
 800da54:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800da56:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800da58:	930a      	str	r3, [sp, #40]	; 0x28
 800da5a:	940b      	str	r4, [sp, #44]	; 0x2c
 800da5c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800da5e:	2b00      	cmp	r3, #0
 800da60:	da00      	bge.n	800da64 <_dtoa_r+0x4b0>
 800da62:	e171      	b.n	800dd48 <_dtoa_r+0x794>
 800da64:	9a02      	ldr	r2, [sp, #8]
 800da66:	2a0e      	cmp	r2, #14
 800da68:	dd00      	ble.n	800da6c <_dtoa_r+0x4b8>
 800da6a:	e16d      	b.n	800dd48 <_dtoa_r+0x794>
 800da6c:	4b77      	ldr	r3, [pc, #476]	; (800dc4c <_dtoa_r+0x698>)
 800da6e:	00d2      	lsls	r2, r2, #3
 800da70:	189b      	adds	r3, r3, r2
 800da72:	685c      	ldr	r4, [r3, #4]
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	9308      	str	r3, [sp, #32]
 800da78:	9409      	str	r4, [sp, #36]	; 0x24
 800da7a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	db00      	blt.n	800da82 <_dtoa_r+0x4ce>
 800da80:	e0f6      	b.n	800dc70 <_dtoa_r+0x6bc>
 800da82:	9b06      	ldr	r3, [sp, #24]
 800da84:	2b00      	cmp	r3, #0
 800da86:	dd00      	ble.n	800da8a <_dtoa_r+0x4d6>
 800da88:	e0f2      	b.n	800dc70 <_dtoa_r+0x6bc>
 800da8a:	d000      	beq.n	800da8e <_dtoa_r+0x4da>
 800da8c:	e288      	b.n	800dfa0 <_dtoa_r+0x9ec>
 800da8e:	9808      	ldr	r0, [sp, #32]
 800da90:	9909      	ldr	r1, [sp, #36]	; 0x24
 800da92:	2200      	movs	r2, #0
 800da94:	4b73      	ldr	r3, [pc, #460]	; (800dc64 <_dtoa_r+0x6b0>)
 800da96:	f7f4 fb73 	bl	8002180 <__aeabi_dmul>
 800da9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800da9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da9e:	f7f2 fcf5 	bl	800048c <__aeabi_dcmpge>
 800daa2:	9e06      	ldr	r6, [sp, #24]
 800daa4:	0035      	movs	r5, r6
 800daa6:	2800      	cmp	r0, #0
 800daa8:	d000      	beq.n	800daac <_dtoa_r+0x4f8>
 800daaa:	e25f      	b.n	800df6c <_dtoa_r+0x9b8>
 800daac:	9b05      	ldr	r3, [sp, #20]
 800daae:	9a05      	ldr	r2, [sp, #20]
 800dab0:	3301      	adds	r3, #1
 800dab2:	9307      	str	r3, [sp, #28]
 800dab4:	2331      	movs	r3, #49	; 0x31
 800dab6:	7013      	strb	r3, [r2, #0]
 800dab8:	9b02      	ldr	r3, [sp, #8]
 800daba:	3301      	adds	r3, #1
 800dabc:	9302      	str	r3, [sp, #8]
 800dabe:	e25a      	b.n	800df76 <_dtoa_r+0x9c2>
 800dac0:	4234      	tst	r4, r6
 800dac2:	d007      	beq.n	800dad4 <_dtoa_r+0x520>
 800dac4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dac6:	3301      	adds	r3, #1
 800dac8:	9310      	str	r3, [sp, #64]	; 0x40
 800daca:	682a      	ldr	r2, [r5, #0]
 800dacc:	686b      	ldr	r3, [r5, #4]
 800dace:	f7f4 fb57 	bl	8002180 <__aeabi_dmul>
 800dad2:	0033      	movs	r3, r6
 800dad4:	1064      	asrs	r4, r4, #1
 800dad6:	3508      	adds	r5, #8
 800dad8:	e75a      	b.n	800d990 <_dtoa_r+0x3dc>
 800dada:	9e02      	ldr	r6, [sp, #8]
 800dadc:	9b06      	ldr	r3, [sp, #24]
 800dade:	e780      	b.n	800d9e2 <_dtoa_r+0x42e>
 800dae0:	9b07      	ldr	r3, [sp, #28]
 800dae2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800dae4:	1e5a      	subs	r2, r3, #1
 800dae6:	4b59      	ldr	r3, [pc, #356]	; (800dc4c <_dtoa_r+0x698>)
 800dae8:	00d2      	lsls	r2, r2, #3
 800daea:	189b      	adds	r3, r3, r2
 800daec:	681a      	ldr	r2, [r3, #0]
 800daee:	685b      	ldr	r3, [r3, #4]
 800daf0:	2900      	cmp	r1, #0
 800daf2:	d051      	beq.n	800db98 <_dtoa_r+0x5e4>
 800daf4:	2000      	movs	r0, #0
 800daf6:	495d      	ldr	r1, [pc, #372]	; (800dc6c <_dtoa_r+0x6b8>)
 800daf8:	f7f3 ff3c 	bl	8001974 <__aeabi_ddiv>
 800dafc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dafe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800db00:	f7f4 fdaa 	bl	8002658 <__aeabi_dsub>
 800db04:	9a05      	ldr	r2, [sp, #20]
 800db06:	9b05      	ldr	r3, [sp, #20]
 800db08:	4694      	mov	ip, r2
 800db0a:	9310      	str	r3, [sp, #64]	; 0x40
 800db0c:	9b07      	ldr	r3, [sp, #28]
 800db0e:	900a      	str	r0, [sp, #40]	; 0x28
 800db10:	910b      	str	r1, [sp, #44]	; 0x2c
 800db12:	4463      	add	r3, ip
 800db14:	9319      	str	r3, [sp, #100]	; 0x64
 800db16:	0029      	movs	r1, r5
 800db18:	0020      	movs	r0, r4
 800db1a:	f7f5 f94d 	bl	8002db8 <__aeabi_d2iz>
 800db1e:	9017      	str	r0, [sp, #92]	; 0x5c
 800db20:	f7f5 f980 	bl	8002e24 <__aeabi_i2d>
 800db24:	0002      	movs	r2, r0
 800db26:	000b      	movs	r3, r1
 800db28:	0020      	movs	r0, r4
 800db2a:	0029      	movs	r1, r5
 800db2c:	f7f4 fd94 	bl	8002658 <__aeabi_dsub>
 800db30:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800db32:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800db34:	3301      	adds	r3, #1
 800db36:	9307      	str	r3, [sp, #28]
 800db38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800db3a:	0004      	movs	r4, r0
 800db3c:	3330      	adds	r3, #48	; 0x30
 800db3e:	7013      	strb	r3, [r2, #0]
 800db40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800db42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800db44:	000d      	movs	r5, r1
 800db46:	f7f2 fc83 	bl	8000450 <__aeabi_dcmplt>
 800db4a:	2800      	cmp	r0, #0
 800db4c:	d175      	bne.n	800dc3a <_dtoa_r+0x686>
 800db4e:	0022      	movs	r2, r4
 800db50:	002b      	movs	r3, r5
 800db52:	2000      	movs	r0, #0
 800db54:	493f      	ldr	r1, [pc, #252]	; (800dc54 <_dtoa_r+0x6a0>)
 800db56:	f7f4 fd7f 	bl	8002658 <__aeabi_dsub>
 800db5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800db5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800db5e:	f7f2 fc77 	bl	8000450 <__aeabi_dcmplt>
 800db62:	2800      	cmp	r0, #0
 800db64:	d000      	beq.n	800db68 <_dtoa_r+0x5b4>
 800db66:	e0d1      	b.n	800dd0c <_dtoa_r+0x758>
 800db68:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800db6a:	9a07      	ldr	r2, [sp, #28]
 800db6c:	4293      	cmp	r3, r2
 800db6e:	d100      	bne.n	800db72 <_dtoa_r+0x5be>
 800db70:	e770      	b.n	800da54 <_dtoa_r+0x4a0>
 800db72:	980a      	ldr	r0, [sp, #40]	; 0x28
 800db74:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800db76:	2200      	movs	r2, #0
 800db78:	4b37      	ldr	r3, [pc, #220]	; (800dc58 <_dtoa_r+0x6a4>)
 800db7a:	f7f4 fb01 	bl	8002180 <__aeabi_dmul>
 800db7e:	4b36      	ldr	r3, [pc, #216]	; (800dc58 <_dtoa_r+0x6a4>)
 800db80:	900a      	str	r0, [sp, #40]	; 0x28
 800db82:	910b      	str	r1, [sp, #44]	; 0x2c
 800db84:	2200      	movs	r2, #0
 800db86:	0020      	movs	r0, r4
 800db88:	0029      	movs	r1, r5
 800db8a:	f7f4 faf9 	bl	8002180 <__aeabi_dmul>
 800db8e:	9b07      	ldr	r3, [sp, #28]
 800db90:	0004      	movs	r4, r0
 800db92:	000d      	movs	r5, r1
 800db94:	9310      	str	r3, [sp, #64]	; 0x40
 800db96:	e7be      	b.n	800db16 <_dtoa_r+0x562>
 800db98:	980a      	ldr	r0, [sp, #40]	; 0x28
 800db9a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800db9c:	f7f4 faf0 	bl	8002180 <__aeabi_dmul>
 800dba0:	9a05      	ldr	r2, [sp, #20]
 800dba2:	9b05      	ldr	r3, [sp, #20]
 800dba4:	4694      	mov	ip, r2
 800dba6:	930a      	str	r3, [sp, #40]	; 0x28
 800dba8:	9b07      	ldr	r3, [sp, #28]
 800dbaa:	9010      	str	r0, [sp, #64]	; 0x40
 800dbac:	9111      	str	r1, [sp, #68]	; 0x44
 800dbae:	4463      	add	r3, ip
 800dbb0:	9319      	str	r3, [sp, #100]	; 0x64
 800dbb2:	0029      	movs	r1, r5
 800dbb4:	0020      	movs	r0, r4
 800dbb6:	f7f5 f8ff 	bl	8002db8 <__aeabi_d2iz>
 800dbba:	9017      	str	r0, [sp, #92]	; 0x5c
 800dbbc:	f7f5 f932 	bl	8002e24 <__aeabi_i2d>
 800dbc0:	0002      	movs	r2, r0
 800dbc2:	000b      	movs	r3, r1
 800dbc4:	0020      	movs	r0, r4
 800dbc6:	0029      	movs	r1, r5
 800dbc8:	f7f4 fd46 	bl	8002658 <__aeabi_dsub>
 800dbcc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dbce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dbd0:	3330      	adds	r3, #48	; 0x30
 800dbd2:	7013      	strb	r3, [r2, #0]
 800dbd4:	0013      	movs	r3, r2
 800dbd6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800dbd8:	3301      	adds	r3, #1
 800dbda:	0004      	movs	r4, r0
 800dbdc:	000d      	movs	r5, r1
 800dbde:	930a      	str	r3, [sp, #40]	; 0x28
 800dbe0:	4293      	cmp	r3, r2
 800dbe2:	d12c      	bne.n	800dc3e <_dtoa_r+0x68a>
 800dbe4:	9810      	ldr	r0, [sp, #64]	; 0x40
 800dbe6:	9911      	ldr	r1, [sp, #68]	; 0x44
 800dbe8:	9a05      	ldr	r2, [sp, #20]
 800dbea:	9b07      	ldr	r3, [sp, #28]
 800dbec:	4694      	mov	ip, r2
 800dbee:	4463      	add	r3, ip
 800dbf0:	2200      	movs	r2, #0
 800dbf2:	9307      	str	r3, [sp, #28]
 800dbf4:	4b1d      	ldr	r3, [pc, #116]	; (800dc6c <_dtoa_r+0x6b8>)
 800dbf6:	f7f3 fb53 	bl	80012a0 <__aeabi_dadd>
 800dbfa:	0002      	movs	r2, r0
 800dbfc:	000b      	movs	r3, r1
 800dbfe:	0020      	movs	r0, r4
 800dc00:	0029      	movs	r1, r5
 800dc02:	f7f2 fc39 	bl	8000478 <__aeabi_dcmpgt>
 800dc06:	2800      	cmp	r0, #0
 800dc08:	d000      	beq.n	800dc0c <_dtoa_r+0x658>
 800dc0a:	e07f      	b.n	800dd0c <_dtoa_r+0x758>
 800dc0c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800dc0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dc10:	2000      	movs	r0, #0
 800dc12:	4916      	ldr	r1, [pc, #88]	; (800dc6c <_dtoa_r+0x6b8>)
 800dc14:	f7f4 fd20 	bl	8002658 <__aeabi_dsub>
 800dc18:	0002      	movs	r2, r0
 800dc1a:	000b      	movs	r3, r1
 800dc1c:	0020      	movs	r0, r4
 800dc1e:	0029      	movs	r1, r5
 800dc20:	f7f2 fc16 	bl	8000450 <__aeabi_dcmplt>
 800dc24:	2800      	cmp	r0, #0
 800dc26:	d100      	bne.n	800dc2a <_dtoa_r+0x676>
 800dc28:	e714      	b.n	800da54 <_dtoa_r+0x4a0>
 800dc2a:	9b07      	ldr	r3, [sp, #28]
 800dc2c:	001a      	movs	r2, r3
 800dc2e:	3a01      	subs	r2, #1
 800dc30:	9207      	str	r2, [sp, #28]
 800dc32:	7812      	ldrb	r2, [r2, #0]
 800dc34:	2a30      	cmp	r2, #48	; 0x30
 800dc36:	d0f8      	beq.n	800dc2a <_dtoa_r+0x676>
 800dc38:	9307      	str	r3, [sp, #28]
 800dc3a:	9602      	str	r6, [sp, #8]
 800dc3c:	e054      	b.n	800dce8 <_dtoa_r+0x734>
 800dc3e:	2200      	movs	r2, #0
 800dc40:	4b05      	ldr	r3, [pc, #20]	; (800dc58 <_dtoa_r+0x6a4>)
 800dc42:	f7f4 fa9d 	bl	8002180 <__aeabi_dmul>
 800dc46:	0004      	movs	r4, r0
 800dc48:	000d      	movs	r5, r1
 800dc4a:	e7b2      	b.n	800dbb2 <_dtoa_r+0x5fe>
 800dc4c:	080127c8 	.word	0x080127c8
 800dc50:	080127a0 	.word	0x080127a0
 800dc54:	3ff00000 	.word	0x3ff00000
 800dc58:	40240000 	.word	0x40240000
 800dc5c:	401c0000 	.word	0x401c0000
 800dc60:	fcc00000 	.word	0xfcc00000
 800dc64:	40140000 	.word	0x40140000
 800dc68:	7cc00000 	.word	0x7cc00000
 800dc6c:	3fe00000 	.word	0x3fe00000
 800dc70:	9b06      	ldr	r3, [sp, #24]
 800dc72:	9e05      	ldr	r6, [sp, #20]
 800dc74:	3b01      	subs	r3, #1
 800dc76:	199b      	adds	r3, r3, r6
 800dc78:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800dc7a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800dc7c:	930a      	str	r3, [sp, #40]	; 0x28
 800dc7e:	9a08      	ldr	r2, [sp, #32]
 800dc80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc82:	0020      	movs	r0, r4
 800dc84:	0029      	movs	r1, r5
 800dc86:	f7f3 fe75 	bl	8001974 <__aeabi_ddiv>
 800dc8a:	f7f5 f895 	bl	8002db8 <__aeabi_d2iz>
 800dc8e:	9006      	str	r0, [sp, #24]
 800dc90:	f7f5 f8c8 	bl	8002e24 <__aeabi_i2d>
 800dc94:	9a08      	ldr	r2, [sp, #32]
 800dc96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc98:	f7f4 fa72 	bl	8002180 <__aeabi_dmul>
 800dc9c:	0002      	movs	r2, r0
 800dc9e:	000b      	movs	r3, r1
 800dca0:	0020      	movs	r0, r4
 800dca2:	0029      	movs	r1, r5
 800dca4:	f7f4 fcd8 	bl	8002658 <__aeabi_dsub>
 800dca8:	0033      	movs	r3, r6
 800dcaa:	9a06      	ldr	r2, [sp, #24]
 800dcac:	3601      	adds	r6, #1
 800dcae:	3230      	adds	r2, #48	; 0x30
 800dcb0:	701a      	strb	r2, [r3, #0]
 800dcb2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dcb4:	9607      	str	r6, [sp, #28]
 800dcb6:	429a      	cmp	r2, r3
 800dcb8:	d139      	bne.n	800dd2e <_dtoa_r+0x77a>
 800dcba:	0002      	movs	r2, r0
 800dcbc:	000b      	movs	r3, r1
 800dcbe:	f7f3 faef 	bl	80012a0 <__aeabi_dadd>
 800dcc2:	9a08      	ldr	r2, [sp, #32]
 800dcc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dcc6:	0004      	movs	r4, r0
 800dcc8:	000d      	movs	r5, r1
 800dcca:	f7f2 fbd5 	bl	8000478 <__aeabi_dcmpgt>
 800dcce:	2800      	cmp	r0, #0
 800dcd0:	d11b      	bne.n	800dd0a <_dtoa_r+0x756>
 800dcd2:	9a08      	ldr	r2, [sp, #32]
 800dcd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dcd6:	0020      	movs	r0, r4
 800dcd8:	0029      	movs	r1, r5
 800dcda:	f7f2 fbb3 	bl	8000444 <__aeabi_dcmpeq>
 800dcde:	2800      	cmp	r0, #0
 800dce0:	d002      	beq.n	800dce8 <_dtoa_r+0x734>
 800dce2:	9b06      	ldr	r3, [sp, #24]
 800dce4:	07db      	lsls	r3, r3, #31
 800dce6:	d410      	bmi.n	800dd0a <_dtoa_r+0x756>
 800dce8:	0038      	movs	r0, r7
 800dcea:	9904      	ldr	r1, [sp, #16]
 800dcec:	f000 fae6 	bl	800e2bc <_Bfree>
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	9a07      	ldr	r2, [sp, #28]
 800dcf4:	9802      	ldr	r0, [sp, #8]
 800dcf6:	7013      	strb	r3, [r2, #0]
 800dcf8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800dcfa:	3001      	adds	r0, #1
 800dcfc:	6018      	str	r0, [r3, #0]
 800dcfe:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d100      	bne.n	800dd06 <_dtoa_r+0x752>
 800dd04:	e4a3      	b.n	800d64e <_dtoa_r+0x9a>
 800dd06:	601a      	str	r2, [r3, #0]
 800dd08:	e4a1      	b.n	800d64e <_dtoa_r+0x9a>
 800dd0a:	9e02      	ldr	r6, [sp, #8]
 800dd0c:	9b07      	ldr	r3, [sp, #28]
 800dd0e:	9307      	str	r3, [sp, #28]
 800dd10:	3b01      	subs	r3, #1
 800dd12:	781a      	ldrb	r2, [r3, #0]
 800dd14:	2a39      	cmp	r2, #57	; 0x39
 800dd16:	d106      	bne.n	800dd26 <_dtoa_r+0x772>
 800dd18:	9a05      	ldr	r2, [sp, #20]
 800dd1a:	429a      	cmp	r2, r3
 800dd1c:	d1f7      	bne.n	800dd0e <_dtoa_r+0x75a>
 800dd1e:	2230      	movs	r2, #48	; 0x30
 800dd20:	9905      	ldr	r1, [sp, #20]
 800dd22:	3601      	adds	r6, #1
 800dd24:	700a      	strb	r2, [r1, #0]
 800dd26:	781a      	ldrb	r2, [r3, #0]
 800dd28:	3201      	adds	r2, #1
 800dd2a:	701a      	strb	r2, [r3, #0]
 800dd2c:	e785      	b.n	800dc3a <_dtoa_r+0x686>
 800dd2e:	2200      	movs	r2, #0
 800dd30:	4bad      	ldr	r3, [pc, #692]	; (800dfe8 <_dtoa_r+0xa34>)
 800dd32:	f7f4 fa25 	bl	8002180 <__aeabi_dmul>
 800dd36:	2200      	movs	r2, #0
 800dd38:	2300      	movs	r3, #0
 800dd3a:	0004      	movs	r4, r0
 800dd3c:	000d      	movs	r5, r1
 800dd3e:	f7f2 fb81 	bl	8000444 <__aeabi_dcmpeq>
 800dd42:	2800      	cmp	r0, #0
 800dd44:	d09b      	beq.n	800dc7e <_dtoa_r+0x6ca>
 800dd46:	e7cf      	b.n	800dce8 <_dtoa_r+0x734>
 800dd48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800dd4a:	2a00      	cmp	r2, #0
 800dd4c:	d100      	bne.n	800dd50 <_dtoa_r+0x79c>
 800dd4e:	e082      	b.n	800de56 <_dtoa_r+0x8a2>
 800dd50:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800dd52:	2a01      	cmp	r2, #1
 800dd54:	dc66      	bgt.n	800de24 <_dtoa_r+0x870>
 800dd56:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800dd58:	2a00      	cmp	r2, #0
 800dd5a:	d05f      	beq.n	800de1c <_dtoa_r+0x868>
 800dd5c:	4aa3      	ldr	r2, [pc, #652]	; (800dfec <_dtoa_r+0xa38>)
 800dd5e:	189b      	adds	r3, r3, r2
 800dd60:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800dd62:	9c08      	ldr	r4, [sp, #32]
 800dd64:	9a08      	ldr	r2, [sp, #32]
 800dd66:	2101      	movs	r1, #1
 800dd68:	18d2      	adds	r2, r2, r3
 800dd6a:	9208      	str	r2, [sp, #32]
 800dd6c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800dd6e:	0038      	movs	r0, r7
 800dd70:	18d3      	adds	r3, r2, r3
 800dd72:	930d      	str	r3, [sp, #52]	; 0x34
 800dd74:	f000 fb52 	bl	800e41c <__i2b>
 800dd78:	0005      	movs	r5, r0
 800dd7a:	2c00      	cmp	r4, #0
 800dd7c:	dd0e      	ble.n	800dd9c <_dtoa_r+0x7e8>
 800dd7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	dd0b      	ble.n	800dd9c <_dtoa_r+0x7e8>
 800dd84:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800dd86:	0023      	movs	r3, r4
 800dd88:	4294      	cmp	r4, r2
 800dd8a:	dd00      	ble.n	800dd8e <_dtoa_r+0x7da>
 800dd8c:	0013      	movs	r3, r2
 800dd8e:	9a08      	ldr	r2, [sp, #32]
 800dd90:	1ae4      	subs	r4, r4, r3
 800dd92:	1ad2      	subs	r2, r2, r3
 800dd94:	9208      	str	r2, [sp, #32]
 800dd96:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800dd98:	1ad3      	subs	r3, r2, r3
 800dd9a:	930d      	str	r3, [sp, #52]	; 0x34
 800dd9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d01f      	beq.n	800dde2 <_dtoa_r+0x82e>
 800dda2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d05a      	beq.n	800de5e <_dtoa_r+0x8aa>
 800dda8:	2e00      	cmp	r6, #0
 800ddaa:	dd11      	ble.n	800ddd0 <_dtoa_r+0x81c>
 800ddac:	0029      	movs	r1, r5
 800ddae:	0032      	movs	r2, r6
 800ddb0:	0038      	movs	r0, r7
 800ddb2:	f000 fbf9 	bl	800e5a8 <__pow5mult>
 800ddb6:	9a04      	ldr	r2, [sp, #16]
 800ddb8:	0001      	movs	r1, r0
 800ddba:	0005      	movs	r5, r0
 800ddbc:	0038      	movs	r0, r7
 800ddbe:	f000 fb43 	bl	800e448 <__multiply>
 800ddc2:	9904      	ldr	r1, [sp, #16]
 800ddc4:	9007      	str	r0, [sp, #28]
 800ddc6:	0038      	movs	r0, r7
 800ddc8:	f000 fa78 	bl	800e2bc <_Bfree>
 800ddcc:	9b07      	ldr	r3, [sp, #28]
 800ddce:	9304      	str	r3, [sp, #16]
 800ddd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ddd2:	1b9a      	subs	r2, r3, r6
 800ddd4:	42b3      	cmp	r3, r6
 800ddd6:	d004      	beq.n	800dde2 <_dtoa_r+0x82e>
 800ddd8:	0038      	movs	r0, r7
 800ddda:	9904      	ldr	r1, [sp, #16]
 800dddc:	f000 fbe4 	bl	800e5a8 <__pow5mult>
 800dde0:	9004      	str	r0, [sp, #16]
 800dde2:	2101      	movs	r1, #1
 800dde4:	0038      	movs	r0, r7
 800dde6:	f000 fb19 	bl	800e41c <__i2b>
 800ddea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ddec:	0006      	movs	r6, r0
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	dd37      	ble.n	800de62 <_dtoa_r+0x8ae>
 800ddf2:	001a      	movs	r2, r3
 800ddf4:	0001      	movs	r1, r0
 800ddf6:	0038      	movs	r0, r7
 800ddf8:	f000 fbd6 	bl	800e5a8 <__pow5mult>
 800ddfc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ddfe:	0006      	movs	r6, r0
 800de00:	2b01      	cmp	r3, #1
 800de02:	dd33      	ble.n	800de6c <_dtoa_r+0x8b8>
 800de04:	2300      	movs	r3, #0
 800de06:	9307      	str	r3, [sp, #28]
 800de08:	6933      	ldr	r3, [r6, #16]
 800de0a:	3303      	adds	r3, #3
 800de0c:	009b      	lsls	r3, r3, #2
 800de0e:	18f3      	adds	r3, r6, r3
 800de10:	6858      	ldr	r0, [r3, #4]
 800de12:	f000 fabb 	bl	800e38c <__hi0bits>
 800de16:	2320      	movs	r3, #32
 800de18:	1a18      	subs	r0, r3, r0
 800de1a:	e03f      	b.n	800de9c <_dtoa_r+0x8e8>
 800de1c:	2336      	movs	r3, #54	; 0x36
 800de1e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800de20:	1a9b      	subs	r3, r3, r2
 800de22:	e79d      	b.n	800dd60 <_dtoa_r+0x7ac>
 800de24:	9b06      	ldr	r3, [sp, #24]
 800de26:	1e5e      	subs	r6, r3, #1
 800de28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800de2a:	42b3      	cmp	r3, r6
 800de2c:	db08      	blt.n	800de40 <_dtoa_r+0x88c>
 800de2e:	1b9e      	subs	r6, r3, r6
 800de30:	9b06      	ldr	r3, [sp, #24]
 800de32:	2b00      	cmp	r3, #0
 800de34:	da0c      	bge.n	800de50 <_dtoa_r+0x89c>
 800de36:	9b08      	ldr	r3, [sp, #32]
 800de38:	9a06      	ldr	r2, [sp, #24]
 800de3a:	1a9c      	subs	r4, r3, r2
 800de3c:	2300      	movs	r3, #0
 800de3e:	e791      	b.n	800dd64 <_dtoa_r+0x7b0>
 800de40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800de42:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800de44:	1af3      	subs	r3, r6, r3
 800de46:	18d3      	adds	r3, r2, r3
 800de48:	960e      	str	r6, [sp, #56]	; 0x38
 800de4a:	9314      	str	r3, [sp, #80]	; 0x50
 800de4c:	2600      	movs	r6, #0
 800de4e:	e7ef      	b.n	800de30 <_dtoa_r+0x87c>
 800de50:	9c08      	ldr	r4, [sp, #32]
 800de52:	9b06      	ldr	r3, [sp, #24]
 800de54:	e786      	b.n	800dd64 <_dtoa_r+0x7b0>
 800de56:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800de58:	9c08      	ldr	r4, [sp, #32]
 800de5a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800de5c:	e78d      	b.n	800dd7a <_dtoa_r+0x7c6>
 800de5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800de60:	e7ba      	b.n	800ddd8 <_dtoa_r+0x824>
 800de62:	2300      	movs	r3, #0
 800de64:	9307      	str	r3, [sp, #28]
 800de66:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800de68:	2b01      	cmp	r3, #1
 800de6a:	dc13      	bgt.n	800de94 <_dtoa_r+0x8e0>
 800de6c:	2300      	movs	r3, #0
 800de6e:	9307      	str	r3, [sp, #28]
 800de70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de72:	2b00      	cmp	r3, #0
 800de74:	d10e      	bne.n	800de94 <_dtoa_r+0x8e0>
 800de76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800de78:	031b      	lsls	r3, r3, #12
 800de7a:	d10b      	bne.n	800de94 <_dtoa_r+0x8e0>
 800de7c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800de7e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800de80:	4213      	tst	r3, r2
 800de82:	d007      	beq.n	800de94 <_dtoa_r+0x8e0>
 800de84:	9b08      	ldr	r3, [sp, #32]
 800de86:	3301      	adds	r3, #1
 800de88:	9308      	str	r3, [sp, #32]
 800de8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800de8c:	3301      	adds	r3, #1
 800de8e:	930d      	str	r3, [sp, #52]	; 0x34
 800de90:	2301      	movs	r3, #1
 800de92:	9307      	str	r3, [sp, #28]
 800de94:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800de96:	2001      	movs	r0, #1
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d1b5      	bne.n	800de08 <_dtoa_r+0x854>
 800de9c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800de9e:	221f      	movs	r2, #31
 800dea0:	1818      	adds	r0, r3, r0
 800dea2:	0003      	movs	r3, r0
 800dea4:	4013      	ands	r3, r2
 800dea6:	4210      	tst	r0, r2
 800dea8:	d046      	beq.n	800df38 <_dtoa_r+0x984>
 800deaa:	3201      	adds	r2, #1
 800deac:	1ad2      	subs	r2, r2, r3
 800deae:	2a04      	cmp	r2, #4
 800deb0:	dd3f      	ble.n	800df32 <_dtoa_r+0x97e>
 800deb2:	221c      	movs	r2, #28
 800deb4:	1ad3      	subs	r3, r2, r3
 800deb6:	9a08      	ldr	r2, [sp, #32]
 800deb8:	18e4      	adds	r4, r4, r3
 800deba:	18d2      	adds	r2, r2, r3
 800debc:	9208      	str	r2, [sp, #32]
 800debe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800dec0:	18d3      	adds	r3, r2, r3
 800dec2:	930d      	str	r3, [sp, #52]	; 0x34
 800dec4:	9b08      	ldr	r3, [sp, #32]
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	dd05      	ble.n	800ded6 <_dtoa_r+0x922>
 800deca:	001a      	movs	r2, r3
 800decc:	0038      	movs	r0, r7
 800dece:	9904      	ldr	r1, [sp, #16]
 800ded0:	f000 fbc6 	bl	800e660 <__lshift>
 800ded4:	9004      	str	r0, [sp, #16]
 800ded6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ded8:	2b00      	cmp	r3, #0
 800deda:	dd05      	ble.n	800dee8 <_dtoa_r+0x934>
 800dedc:	0031      	movs	r1, r6
 800dede:	001a      	movs	r2, r3
 800dee0:	0038      	movs	r0, r7
 800dee2:	f000 fbbd 	bl	800e660 <__lshift>
 800dee6:	0006      	movs	r6, r0
 800dee8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800deea:	2b00      	cmp	r3, #0
 800deec:	d026      	beq.n	800df3c <_dtoa_r+0x988>
 800deee:	0031      	movs	r1, r6
 800def0:	9804      	ldr	r0, [sp, #16]
 800def2:	f000 fc25 	bl	800e740 <__mcmp>
 800def6:	2800      	cmp	r0, #0
 800def8:	da20      	bge.n	800df3c <_dtoa_r+0x988>
 800defa:	9b02      	ldr	r3, [sp, #8]
 800defc:	220a      	movs	r2, #10
 800defe:	3b01      	subs	r3, #1
 800df00:	9302      	str	r3, [sp, #8]
 800df02:	0038      	movs	r0, r7
 800df04:	2300      	movs	r3, #0
 800df06:	9904      	ldr	r1, [sp, #16]
 800df08:	f000 f9fc 	bl	800e304 <__multadd>
 800df0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800df0e:	9004      	str	r0, [sp, #16]
 800df10:	2b00      	cmp	r3, #0
 800df12:	d100      	bne.n	800df16 <_dtoa_r+0x962>
 800df14:	e160      	b.n	800e1d8 <_dtoa_r+0xc24>
 800df16:	2300      	movs	r3, #0
 800df18:	0029      	movs	r1, r5
 800df1a:	220a      	movs	r2, #10
 800df1c:	0038      	movs	r0, r7
 800df1e:	f000 f9f1 	bl	800e304 <__multadd>
 800df22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800df24:	0005      	movs	r5, r0
 800df26:	2b00      	cmp	r3, #0
 800df28:	dc47      	bgt.n	800dfba <_dtoa_r+0xa06>
 800df2a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800df2c:	2b02      	cmp	r3, #2
 800df2e:	dc0d      	bgt.n	800df4c <_dtoa_r+0x998>
 800df30:	e043      	b.n	800dfba <_dtoa_r+0xa06>
 800df32:	2a04      	cmp	r2, #4
 800df34:	d0c6      	beq.n	800dec4 <_dtoa_r+0x910>
 800df36:	0013      	movs	r3, r2
 800df38:	331c      	adds	r3, #28
 800df3a:	e7bc      	b.n	800deb6 <_dtoa_r+0x902>
 800df3c:	9b06      	ldr	r3, [sp, #24]
 800df3e:	2b00      	cmp	r3, #0
 800df40:	dc35      	bgt.n	800dfae <_dtoa_r+0x9fa>
 800df42:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800df44:	2b02      	cmp	r3, #2
 800df46:	dd32      	ble.n	800dfae <_dtoa_r+0x9fa>
 800df48:	9b06      	ldr	r3, [sp, #24]
 800df4a:	930c      	str	r3, [sp, #48]	; 0x30
 800df4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d10c      	bne.n	800df6c <_dtoa_r+0x9b8>
 800df52:	0031      	movs	r1, r6
 800df54:	2205      	movs	r2, #5
 800df56:	0038      	movs	r0, r7
 800df58:	f000 f9d4 	bl	800e304 <__multadd>
 800df5c:	0006      	movs	r6, r0
 800df5e:	0001      	movs	r1, r0
 800df60:	9804      	ldr	r0, [sp, #16]
 800df62:	f000 fbed 	bl	800e740 <__mcmp>
 800df66:	2800      	cmp	r0, #0
 800df68:	dd00      	ble.n	800df6c <_dtoa_r+0x9b8>
 800df6a:	e59f      	b.n	800daac <_dtoa_r+0x4f8>
 800df6c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800df6e:	43db      	mvns	r3, r3
 800df70:	9302      	str	r3, [sp, #8]
 800df72:	9b05      	ldr	r3, [sp, #20]
 800df74:	9307      	str	r3, [sp, #28]
 800df76:	2400      	movs	r4, #0
 800df78:	0031      	movs	r1, r6
 800df7a:	0038      	movs	r0, r7
 800df7c:	f000 f99e 	bl	800e2bc <_Bfree>
 800df80:	2d00      	cmp	r5, #0
 800df82:	d100      	bne.n	800df86 <_dtoa_r+0x9d2>
 800df84:	e6b0      	b.n	800dce8 <_dtoa_r+0x734>
 800df86:	2c00      	cmp	r4, #0
 800df88:	d005      	beq.n	800df96 <_dtoa_r+0x9e2>
 800df8a:	42ac      	cmp	r4, r5
 800df8c:	d003      	beq.n	800df96 <_dtoa_r+0x9e2>
 800df8e:	0021      	movs	r1, r4
 800df90:	0038      	movs	r0, r7
 800df92:	f000 f993 	bl	800e2bc <_Bfree>
 800df96:	0029      	movs	r1, r5
 800df98:	0038      	movs	r0, r7
 800df9a:	f000 f98f 	bl	800e2bc <_Bfree>
 800df9e:	e6a3      	b.n	800dce8 <_dtoa_r+0x734>
 800dfa0:	2600      	movs	r6, #0
 800dfa2:	0035      	movs	r5, r6
 800dfa4:	e7e2      	b.n	800df6c <_dtoa_r+0x9b8>
 800dfa6:	9602      	str	r6, [sp, #8]
 800dfa8:	9e07      	ldr	r6, [sp, #28]
 800dfaa:	0035      	movs	r5, r6
 800dfac:	e57e      	b.n	800daac <_dtoa_r+0x4f8>
 800dfae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d100      	bne.n	800dfb6 <_dtoa_r+0xa02>
 800dfb4:	e0c8      	b.n	800e148 <_dtoa_r+0xb94>
 800dfb6:	9b06      	ldr	r3, [sp, #24]
 800dfb8:	930c      	str	r3, [sp, #48]	; 0x30
 800dfba:	2c00      	cmp	r4, #0
 800dfbc:	dd05      	ble.n	800dfca <_dtoa_r+0xa16>
 800dfbe:	0029      	movs	r1, r5
 800dfc0:	0022      	movs	r2, r4
 800dfc2:	0038      	movs	r0, r7
 800dfc4:	f000 fb4c 	bl	800e660 <__lshift>
 800dfc8:	0005      	movs	r5, r0
 800dfca:	9b07      	ldr	r3, [sp, #28]
 800dfcc:	0028      	movs	r0, r5
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d01f      	beq.n	800e012 <_dtoa_r+0xa5e>
 800dfd2:	0038      	movs	r0, r7
 800dfd4:	6869      	ldr	r1, [r5, #4]
 800dfd6:	f000 f92d 	bl	800e234 <_Balloc>
 800dfda:	1e04      	subs	r4, r0, #0
 800dfdc:	d10c      	bne.n	800dff8 <_dtoa_r+0xa44>
 800dfde:	0002      	movs	r2, r0
 800dfe0:	4b03      	ldr	r3, [pc, #12]	; (800dff0 <_dtoa_r+0xa3c>)
 800dfe2:	4904      	ldr	r1, [pc, #16]	; (800dff4 <_dtoa_r+0xa40>)
 800dfe4:	f7ff fafb 	bl	800d5de <_dtoa_r+0x2a>
 800dfe8:	40240000 	.word	0x40240000
 800dfec:	00000433 	.word	0x00000433
 800dff0:	0801272f 	.word	0x0801272f
 800dff4:	000002ea 	.word	0x000002ea
 800dff8:	0029      	movs	r1, r5
 800dffa:	692b      	ldr	r3, [r5, #16]
 800dffc:	310c      	adds	r1, #12
 800dffe:	1c9a      	adds	r2, r3, #2
 800e000:	0092      	lsls	r2, r2, #2
 800e002:	300c      	adds	r0, #12
 800e004:	f000 f90d 	bl	800e222 <memcpy>
 800e008:	2201      	movs	r2, #1
 800e00a:	0021      	movs	r1, r4
 800e00c:	0038      	movs	r0, r7
 800e00e:	f000 fb27 	bl	800e660 <__lshift>
 800e012:	002c      	movs	r4, r5
 800e014:	0005      	movs	r5, r0
 800e016:	9b05      	ldr	r3, [sp, #20]
 800e018:	9308      	str	r3, [sp, #32]
 800e01a:	0031      	movs	r1, r6
 800e01c:	9804      	ldr	r0, [sp, #16]
 800e01e:	f7ff fa3d 	bl	800d49c <quorem>
 800e022:	0003      	movs	r3, r0
 800e024:	0021      	movs	r1, r4
 800e026:	3330      	adds	r3, #48	; 0x30
 800e028:	900e      	str	r0, [sp, #56]	; 0x38
 800e02a:	9804      	ldr	r0, [sp, #16]
 800e02c:	9306      	str	r3, [sp, #24]
 800e02e:	f000 fb87 	bl	800e740 <__mcmp>
 800e032:	002a      	movs	r2, r5
 800e034:	900f      	str	r0, [sp, #60]	; 0x3c
 800e036:	0031      	movs	r1, r6
 800e038:	0038      	movs	r0, r7
 800e03a:	f000 fb9d 	bl	800e778 <__mdiff>
 800e03e:	68c3      	ldr	r3, [r0, #12]
 800e040:	9007      	str	r0, [sp, #28]
 800e042:	9310      	str	r3, [sp, #64]	; 0x40
 800e044:	2301      	movs	r3, #1
 800e046:	930d      	str	r3, [sp, #52]	; 0x34
 800e048:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d104      	bne.n	800e058 <_dtoa_r+0xaa4>
 800e04e:	0001      	movs	r1, r0
 800e050:	9804      	ldr	r0, [sp, #16]
 800e052:	f000 fb75 	bl	800e740 <__mcmp>
 800e056:	900d      	str	r0, [sp, #52]	; 0x34
 800e058:	0038      	movs	r0, r7
 800e05a:	9907      	ldr	r1, [sp, #28]
 800e05c:	f000 f92e 	bl	800e2bc <_Bfree>
 800e060:	2301      	movs	r3, #1
 800e062:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e064:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e066:	4018      	ands	r0, r3
 800e068:	9b08      	ldr	r3, [sp, #32]
 800e06a:	3301      	adds	r3, #1
 800e06c:	9307      	str	r3, [sp, #28]
 800e06e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e070:	4313      	orrs	r3, r2
 800e072:	4303      	orrs	r3, r0
 800e074:	d10c      	bne.n	800e090 <_dtoa_r+0xadc>
 800e076:	9b06      	ldr	r3, [sp, #24]
 800e078:	2b39      	cmp	r3, #57	; 0x39
 800e07a:	d025      	beq.n	800e0c8 <_dtoa_r+0xb14>
 800e07c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e07e:	2b00      	cmp	r3, #0
 800e080:	dd02      	ble.n	800e088 <_dtoa_r+0xad4>
 800e082:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e084:	3331      	adds	r3, #49	; 0x31
 800e086:	9306      	str	r3, [sp, #24]
 800e088:	9b08      	ldr	r3, [sp, #32]
 800e08a:	9a06      	ldr	r2, [sp, #24]
 800e08c:	701a      	strb	r2, [r3, #0]
 800e08e:	e773      	b.n	800df78 <_dtoa_r+0x9c4>
 800e090:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e092:	2b00      	cmp	r3, #0
 800e094:	db03      	blt.n	800e09e <_dtoa_r+0xaea>
 800e096:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800e098:	4313      	orrs	r3, r2
 800e09a:	4303      	orrs	r3, r0
 800e09c:	d11f      	bne.n	800e0de <_dtoa_r+0xb2a>
 800e09e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	ddf1      	ble.n	800e088 <_dtoa_r+0xad4>
 800e0a4:	9904      	ldr	r1, [sp, #16]
 800e0a6:	2201      	movs	r2, #1
 800e0a8:	0038      	movs	r0, r7
 800e0aa:	f000 fad9 	bl	800e660 <__lshift>
 800e0ae:	0031      	movs	r1, r6
 800e0b0:	9004      	str	r0, [sp, #16]
 800e0b2:	f000 fb45 	bl	800e740 <__mcmp>
 800e0b6:	2800      	cmp	r0, #0
 800e0b8:	dc03      	bgt.n	800e0c2 <_dtoa_r+0xb0e>
 800e0ba:	d1e5      	bne.n	800e088 <_dtoa_r+0xad4>
 800e0bc:	9b06      	ldr	r3, [sp, #24]
 800e0be:	07db      	lsls	r3, r3, #31
 800e0c0:	d5e2      	bpl.n	800e088 <_dtoa_r+0xad4>
 800e0c2:	9b06      	ldr	r3, [sp, #24]
 800e0c4:	2b39      	cmp	r3, #57	; 0x39
 800e0c6:	d1dc      	bne.n	800e082 <_dtoa_r+0xace>
 800e0c8:	2339      	movs	r3, #57	; 0x39
 800e0ca:	9a08      	ldr	r2, [sp, #32]
 800e0cc:	7013      	strb	r3, [r2, #0]
 800e0ce:	9b07      	ldr	r3, [sp, #28]
 800e0d0:	9307      	str	r3, [sp, #28]
 800e0d2:	3b01      	subs	r3, #1
 800e0d4:	781a      	ldrb	r2, [r3, #0]
 800e0d6:	2a39      	cmp	r2, #57	; 0x39
 800e0d8:	d06c      	beq.n	800e1b4 <_dtoa_r+0xc00>
 800e0da:	3201      	adds	r2, #1
 800e0dc:	e7d6      	b.n	800e08c <_dtoa_r+0xad8>
 800e0de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	dd07      	ble.n	800e0f4 <_dtoa_r+0xb40>
 800e0e4:	9b06      	ldr	r3, [sp, #24]
 800e0e6:	2b39      	cmp	r3, #57	; 0x39
 800e0e8:	d0ee      	beq.n	800e0c8 <_dtoa_r+0xb14>
 800e0ea:	9b06      	ldr	r3, [sp, #24]
 800e0ec:	9a08      	ldr	r2, [sp, #32]
 800e0ee:	3301      	adds	r3, #1
 800e0f0:	7013      	strb	r3, [r2, #0]
 800e0f2:	e741      	b.n	800df78 <_dtoa_r+0x9c4>
 800e0f4:	9b08      	ldr	r3, [sp, #32]
 800e0f6:	9a06      	ldr	r2, [sp, #24]
 800e0f8:	701a      	strb	r2, [r3, #0]
 800e0fa:	2301      	movs	r3, #1
 800e0fc:	9a05      	ldr	r2, [sp, #20]
 800e0fe:	1a9b      	subs	r3, r3, r2
 800e100:	9a08      	ldr	r2, [sp, #32]
 800e102:	189b      	adds	r3, r3, r2
 800e104:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e106:	429a      	cmp	r2, r3
 800e108:	d03e      	beq.n	800e188 <_dtoa_r+0xbd4>
 800e10a:	2300      	movs	r3, #0
 800e10c:	220a      	movs	r2, #10
 800e10e:	9904      	ldr	r1, [sp, #16]
 800e110:	0038      	movs	r0, r7
 800e112:	f000 f8f7 	bl	800e304 <__multadd>
 800e116:	2300      	movs	r3, #0
 800e118:	9004      	str	r0, [sp, #16]
 800e11a:	220a      	movs	r2, #10
 800e11c:	0021      	movs	r1, r4
 800e11e:	0038      	movs	r0, r7
 800e120:	42ac      	cmp	r4, r5
 800e122:	d106      	bne.n	800e132 <_dtoa_r+0xb7e>
 800e124:	f000 f8ee 	bl	800e304 <__multadd>
 800e128:	0004      	movs	r4, r0
 800e12a:	0005      	movs	r5, r0
 800e12c:	9b07      	ldr	r3, [sp, #28]
 800e12e:	9308      	str	r3, [sp, #32]
 800e130:	e773      	b.n	800e01a <_dtoa_r+0xa66>
 800e132:	f000 f8e7 	bl	800e304 <__multadd>
 800e136:	0029      	movs	r1, r5
 800e138:	0004      	movs	r4, r0
 800e13a:	2300      	movs	r3, #0
 800e13c:	220a      	movs	r2, #10
 800e13e:	0038      	movs	r0, r7
 800e140:	f000 f8e0 	bl	800e304 <__multadd>
 800e144:	0005      	movs	r5, r0
 800e146:	e7f1      	b.n	800e12c <_dtoa_r+0xb78>
 800e148:	9b06      	ldr	r3, [sp, #24]
 800e14a:	930c      	str	r3, [sp, #48]	; 0x30
 800e14c:	2400      	movs	r4, #0
 800e14e:	0031      	movs	r1, r6
 800e150:	9804      	ldr	r0, [sp, #16]
 800e152:	f7ff f9a3 	bl	800d49c <quorem>
 800e156:	9b05      	ldr	r3, [sp, #20]
 800e158:	3030      	adds	r0, #48	; 0x30
 800e15a:	5518      	strb	r0, [r3, r4]
 800e15c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e15e:	3401      	adds	r4, #1
 800e160:	9006      	str	r0, [sp, #24]
 800e162:	42a3      	cmp	r3, r4
 800e164:	dd07      	ble.n	800e176 <_dtoa_r+0xbc2>
 800e166:	2300      	movs	r3, #0
 800e168:	220a      	movs	r2, #10
 800e16a:	0038      	movs	r0, r7
 800e16c:	9904      	ldr	r1, [sp, #16]
 800e16e:	f000 f8c9 	bl	800e304 <__multadd>
 800e172:	9004      	str	r0, [sp, #16]
 800e174:	e7eb      	b.n	800e14e <_dtoa_r+0xb9a>
 800e176:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e178:	2001      	movs	r0, #1
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	dd00      	ble.n	800e180 <_dtoa_r+0xbcc>
 800e17e:	0018      	movs	r0, r3
 800e180:	2400      	movs	r4, #0
 800e182:	9b05      	ldr	r3, [sp, #20]
 800e184:	181b      	adds	r3, r3, r0
 800e186:	9307      	str	r3, [sp, #28]
 800e188:	9904      	ldr	r1, [sp, #16]
 800e18a:	2201      	movs	r2, #1
 800e18c:	0038      	movs	r0, r7
 800e18e:	f000 fa67 	bl	800e660 <__lshift>
 800e192:	0031      	movs	r1, r6
 800e194:	9004      	str	r0, [sp, #16]
 800e196:	f000 fad3 	bl	800e740 <__mcmp>
 800e19a:	2800      	cmp	r0, #0
 800e19c:	dc97      	bgt.n	800e0ce <_dtoa_r+0xb1a>
 800e19e:	d102      	bne.n	800e1a6 <_dtoa_r+0xbf2>
 800e1a0:	9b06      	ldr	r3, [sp, #24]
 800e1a2:	07db      	lsls	r3, r3, #31
 800e1a4:	d493      	bmi.n	800e0ce <_dtoa_r+0xb1a>
 800e1a6:	9b07      	ldr	r3, [sp, #28]
 800e1a8:	9307      	str	r3, [sp, #28]
 800e1aa:	3b01      	subs	r3, #1
 800e1ac:	781a      	ldrb	r2, [r3, #0]
 800e1ae:	2a30      	cmp	r2, #48	; 0x30
 800e1b0:	d0fa      	beq.n	800e1a8 <_dtoa_r+0xbf4>
 800e1b2:	e6e1      	b.n	800df78 <_dtoa_r+0x9c4>
 800e1b4:	9a05      	ldr	r2, [sp, #20]
 800e1b6:	429a      	cmp	r2, r3
 800e1b8:	d18a      	bne.n	800e0d0 <_dtoa_r+0xb1c>
 800e1ba:	9b02      	ldr	r3, [sp, #8]
 800e1bc:	3301      	adds	r3, #1
 800e1be:	9302      	str	r3, [sp, #8]
 800e1c0:	2331      	movs	r3, #49	; 0x31
 800e1c2:	e795      	b.n	800e0f0 <_dtoa_r+0xb3c>
 800e1c4:	4b08      	ldr	r3, [pc, #32]	; (800e1e8 <_dtoa_r+0xc34>)
 800e1c6:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e1c8:	9305      	str	r3, [sp, #20]
 800e1ca:	4b08      	ldr	r3, [pc, #32]	; (800e1ec <_dtoa_r+0xc38>)
 800e1cc:	2a00      	cmp	r2, #0
 800e1ce:	d001      	beq.n	800e1d4 <_dtoa_r+0xc20>
 800e1d0:	f7ff fa3b 	bl	800d64a <_dtoa_r+0x96>
 800e1d4:	f7ff fa3b 	bl	800d64e <_dtoa_r+0x9a>
 800e1d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	dcb6      	bgt.n	800e14c <_dtoa_r+0xb98>
 800e1de:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e1e0:	2b02      	cmp	r3, #2
 800e1e2:	dd00      	ble.n	800e1e6 <_dtoa_r+0xc32>
 800e1e4:	e6b2      	b.n	800df4c <_dtoa_r+0x998>
 800e1e6:	e7b1      	b.n	800e14c <_dtoa_r+0xb98>
 800e1e8:	080126ac 	.word	0x080126ac
 800e1ec:	080126b4 	.word	0x080126b4

0800e1f0 <_localeconv_r>:
 800e1f0:	4800      	ldr	r0, [pc, #0]	; (800e1f4 <_localeconv_r+0x4>)
 800e1f2:	4770      	bx	lr
 800e1f4:	20000164 	.word	0x20000164

0800e1f8 <malloc>:
 800e1f8:	b510      	push	{r4, lr}
 800e1fa:	4b03      	ldr	r3, [pc, #12]	; (800e208 <malloc+0x10>)
 800e1fc:	0001      	movs	r1, r0
 800e1fe:	6818      	ldr	r0, [r3, #0]
 800e200:	f000 fc0e 	bl	800ea20 <_malloc_r>
 800e204:	bd10      	pop	{r4, pc}
 800e206:	46c0      	nop			; (mov r8, r8)
 800e208:	20000010 	.word	0x20000010

0800e20c <memchr>:
 800e20c:	b2c9      	uxtb	r1, r1
 800e20e:	1882      	adds	r2, r0, r2
 800e210:	4290      	cmp	r0, r2
 800e212:	d101      	bne.n	800e218 <memchr+0xc>
 800e214:	2000      	movs	r0, #0
 800e216:	4770      	bx	lr
 800e218:	7803      	ldrb	r3, [r0, #0]
 800e21a:	428b      	cmp	r3, r1
 800e21c:	d0fb      	beq.n	800e216 <memchr+0xa>
 800e21e:	3001      	adds	r0, #1
 800e220:	e7f6      	b.n	800e210 <memchr+0x4>

0800e222 <memcpy>:
 800e222:	2300      	movs	r3, #0
 800e224:	b510      	push	{r4, lr}
 800e226:	429a      	cmp	r2, r3
 800e228:	d100      	bne.n	800e22c <memcpy+0xa>
 800e22a:	bd10      	pop	{r4, pc}
 800e22c:	5ccc      	ldrb	r4, [r1, r3]
 800e22e:	54c4      	strb	r4, [r0, r3]
 800e230:	3301      	adds	r3, #1
 800e232:	e7f8      	b.n	800e226 <memcpy+0x4>

0800e234 <_Balloc>:
 800e234:	b570      	push	{r4, r5, r6, lr}
 800e236:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e238:	0006      	movs	r6, r0
 800e23a:	000c      	movs	r4, r1
 800e23c:	2d00      	cmp	r5, #0
 800e23e:	d10e      	bne.n	800e25e <_Balloc+0x2a>
 800e240:	2010      	movs	r0, #16
 800e242:	f7ff ffd9 	bl	800e1f8 <malloc>
 800e246:	1e02      	subs	r2, r0, #0
 800e248:	6270      	str	r0, [r6, #36]	; 0x24
 800e24a:	d104      	bne.n	800e256 <_Balloc+0x22>
 800e24c:	2166      	movs	r1, #102	; 0x66
 800e24e:	4b19      	ldr	r3, [pc, #100]	; (800e2b4 <_Balloc+0x80>)
 800e250:	4819      	ldr	r0, [pc, #100]	; (800e2b8 <_Balloc+0x84>)
 800e252:	f000 fdb7 	bl	800edc4 <__assert_func>
 800e256:	6045      	str	r5, [r0, #4]
 800e258:	6085      	str	r5, [r0, #8]
 800e25a:	6005      	str	r5, [r0, #0]
 800e25c:	60c5      	str	r5, [r0, #12]
 800e25e:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800e260:	68eb      	ldr	r3, [r5, #12]
 800e262:	2b00      	cmp	r3, #0
 800e264:	d013      	beq.n	800e28e <_Balloc+0x5a>
 800e266:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e268:	00a2      	lsls	r2, r4, #2
 800e26a:	68db      	ldr	r3, [r3, #12]
 800e26c:	189b      	adds	r3, r3, r2
 800e26e:	6818      	ldr	r0, [r3, #0]
 800e270:	2800      	cmp	r0, #0
 800e272:	d118      	bne.n	800e2a6 <_Balloc+0x72>
 800e274:	2101      	movs	r1, #1
 800e276:	000d      	movs	r5, r1
 800e278:	40a5      	lsls	r5, r4
 800e27a:	1d6a      	adds	r2, r5, #5
 800e27c:	0030      	movs	r0, r6
 800e27e:	0092      	lsls	r2, r2, #2
 800e280:	f000 fb76 	bl	800e970 <_calloc_r>
 800e284:	2800      	cmp	r0, #0
 800e286:	d00c      	beq.n	800e2a2 <_Balloc+0x6e>
 800e288:	6044      	str	r4, [r0, #4]
 800e28a:	6085      	str	r5, [r0, #8]
 800e28c:	e00d      	b.n	800e2aa <_Balloc+0x76>
 800e28e:	2221      	movs	r2, #33	; 0x21
 800e290:	2104      	movs	r1, #4
 800e292:	0030      	movs	r0, r6
 800e294:	f000 fb6c 	bl	800e970 <_calloc_r>
 800e298:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e29a:	60e8      	str	r0, [r5, #12]
 800e29c:	68db      	ldr	r3, [r3, #12]
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d1e1      	bne.n	800e266 <_Balloc+0x32>
 800e2a2:	2000      	movs	r0, #0
 800e2a4:	bd70      	pop	{r4, r5, r6, pc}
 800e2a6:	6802      	ldr	r2, [r0, #0]
 800e2a8:	601a      	str	r2, [r3, #0]
 800e2aa:	2300      	movs	r3, #0
 800e2ac:	6103      	str	r3, [r0, #16]
 800e2ae:	60c3      	str	r3, [r0, #12]
 800e2b0:	e7f8      	b.n	800e2a4 <_Balloc+0x70>
 800e2b2:	46c0      	nop			; (mov r8, r8)
 800e2b4:	080126b9 	.word	0x080126b9
 800e2b8:	08012740 	.word	0x08012740

0800e2bc <_Bfree>:
 800e2bc:	b570      	push	{r4, r5, r6, lr}
 800e2be:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e2c0:	0005      	movs	r5, r0
 800e2c2:	000c      	movs	r4, r1
 800e2c4:	2e00      	cmp	r6, #0
 800e2c6:	d10e      	bne.n	800e2e6 <_Bfree+0x2a>
 800e2c8:	2010      	movs	r0, #16
 800e2ca:	f7ff ff95 	bl	800e1f8 <malloc>
 800e2ce:	1e02      	subs	r2, r0, #0
 800e2d0:	6268      	str	r0, [r5, #36]	; 0x24
 800e2d2:	d104      	bne.n	800e2de <_Bfree+0x22>
 800e2d4:	218a      	movs	r1, #138	; 0x8a
 800e2d6:	4b09      	ldr	r3, [pc, #36]	; (800e2fc <_Bfree+0x40>)
 800e2d8:	4809      	ldr	r0, [pc, #36]	; (800e300 <_Bfree+0x44>)
 800e2da:	f000 fd73 	bl	800edc4 <__assert_func>
 800e2de:	6046      	str	r6, [r0, #4]
 800e2e0:	6086      	str	r6, [r0, #8]
 800e2e2:	6006      	str	r6, [r0, #0]
 800e2e4:	60c6      	str	r6, [r0, #12]
 800e2e6:	2c00      	cmp	r4, #0
 800e2e8:	d007      	beq.n	800e2fa <_Bfree+0x3e>
 800e2ea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e2ec:	6862      	ldr	r2, [r4, #4]
 800e2ee:	68db      	ldr	r3, [r3, #12]
 800e2f0:	0092      	lsls	r2, r2, #2
 800e2f2:	189b      	adds	r3, r3, r2
 800e2f4:	681a      	ldr	r2, [r3, #0]
 800e2f6:	6022      	str	r2, [r4, #0]
 800e2f8:	601c      	str	r4, [r3, #0]
 800e2fa:	bd70      	pop	{r4, r5, r6, pc}
 800e2fc:	080126b9 	.word	0x080126b9
 800e300:	08012740 	.word	0x08012740

0800e304 <__multadd>:
 800e304:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e306:	000e      	movs	r6, r1
 800e308:	9001      	str	r0, [sp, #4]
 800e30a:	000c      	movs	r4, r1
 800e30c:	001d      	movs	r5, r3
 800e30e:	2000      	movs	r0, #0
 800e310:	690f      	ldr	r7, [r1, #16]
 800e312:	3614      	adds	r6, #20
 800e314:	6833      	ldr	r3, [r6, #0]
 800e316:	3001      	adds	r0, #1
 800e318:	b299      	uxth	r1, r3
 800e31a:	4351      	muls	r1, r2
 800e31c:	0c1b      	lsrs	r3, r3, #16
 800e31e:	4353      	muls	r3, r2
 800e320:	1949      	adds	r1, r1, r5
 800e322:	0c0d      	lsrs	r5, r1, #16
 800e324:	195b      	adds	r3, r3, r5
 800e326:	0c1d      	lsrs	r5, r3, #16
 800e328:	b289      	uxth	r1, r1
 800e32a:	041b      	lsls	r3, r3, #16
 800e32c:	185b      	adds	r3, r3, r1
 800e32e:	c608      	stmia	r6!, {r3}
 800e330:	4287      	cmp	r7, r0
 800e332:	dcef      	bgt.n	800e314 <__multadd+0x10>
 800e334:	2d00      	cmp	r5, #0
 800e336:	d022      	beq.n	800e37e <__multadd+0x7a>
 800e338:	68a3      	ldr	r3, [r4, #8]
 800e33a:	42bb      	cmp	r3, r7
 800e33c:	dc19      	bgt.n	800e372 <__multadd+0x6e>
 800e33e:	6863      	ldr	r3, [r4, #4]
 800e340:	9801      	ldr	r0, [sp, #4]
 800e342:	1c59      	adds	r1, r3, #1
 800e344:	f7ff ff76 	bl	800e234 <_Balloc>
 800e348:	1e06      	subs	r6, r0, #0
 800e34a:	d105      	bne.n	800e358 <__multadd+0x54>
 800e34c:	0002      	movs	r2, r0
 800e34e:	21b5      	movs	r1, #181	; 0xb5
 800e350:	4b0c      	ldr	r3, [pc, #48]	; (800e384 <__multadd+0x80>)
 800e352:	480d      	ldr	r0, [pc, #52]	; (800e388 <__multadd+0x84>)
 800e354:	f000 fd36 	bl	800edc4 <__assert_func>
 800e358:	0021      	movs	r1, r4
 800e35a:	6923      	ldr	r3, [r4, #16]
 800e35c:	310c      	adds	r1, #12
 800e35e:	1c9a      	adds	r2, r3, #2
 800e360:	0092      	lsls	r2, r2, #2
 800e362:	300c      	adds	r0, #12
 800e364:	f7ff ff5d 	bl	800e222 <memcpy>
 800e368:	0021      	movs	r1, r4
 800e36a:	9801      	ldr	r0, [sp, #4]
 800e36c:	f7ff ffa6 	bl	800e2bc <_Bfree>
 800e370:	0034      	movs	r4, r6
 800e372:	1d3b      	adds	r3, r7, #4
 800e374:	009b      	lsls	r3, r3, #2
 800e376:	18e3      	adds	r3, r4, r3
 800e378:	605d      	str	r5, [r3, #4]
 800e37a:	1c7b      	adds	r3, r7, #1
 800e37c:	6123      	str	r3, [r4, #16]
 800e37e:	0020      	movs	r0, r4
 800e380:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e382:	46c0      	nop			; (mov r8, r8)
 800e384:	0801272f 	.word	0x0801272f
 800e388:	08012740 	.word	0x08012740

0800e38c <__hi0bits>:
 800e38c:	0003      	movs	r3, r0
 800e38e:	0c02      	lsrs	r2, r0, #16
 800e390:	2000      	movs	r0, #0
 800e392:	4282      	cmp	r2, r0
 800e394:	d101      	bne.n	800e39a <__hi0bits+0xe>
 800e396:	041b      	lsls	r3, r3, #16
 800e398:	3010      	adds	r0, #16
 800e39a:	0e1a      	lsrs	r2, r3, #24
 800e39c:	d101      	bne.n	800e3a2 <__hi0bits+0x16>
 800e39e:	3008      	adds	r0, #8
 800e3a0:	021b      	lsls	r3, r3, #8
 800e3a2:	0f1a      	lsrs	r2, r3, #28
 800e3a4:	d101      	bne.n	800e3aa <__hi0bits+0x1e>
 800e3a6:	3004      	adds	r0, #4
 800e3a8:	011b      	lsls	r3, r3, #4
 800e3aa:	0f9a      	lsrs	r2, r3, #30
 800e3ac:	d101      	bne.n	800e3b2 <__hi0bits+0x26>
 800e3ae:	3002      	adds	r0, #2
 800e3b0:	009b      	lsls	r3, r3, #2
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	db03      	blt.n	800e3be <__hi0bits+0x32>
 800e3b6:	3001      	adds	r0, #1
 800e3b8:	005b      	lsls	r3, r3, #1
 800e3ba:	d400      	bmi.n	800e3be <__hi0bits+0x32>
 800e3bc:	2020      	movs	r0, #32
 800e3be:	4770      	bx	lr

0800e3c0 <__lo0bits>:
 800e3c0:	6803      	ldr	r3, [r0, #0]
 800e3c2:	0002      	movs	r2, r0
 800e3c4:	2107      	movs	r1, #7
 800e3c6:	0018      	movs	r0, r3
 800e3c8:	4008      	ands	r0, r1
 800e3ca:	420b      	tst	r3, r1
 800e3cc:	d00d      	beq.n	800e3ea <__lo0bits+0x2a>
 800e3ce:	3906      	subs	r1, #6
 800e3d0:	2000      	movs	r0, #0
 800e3d2:	420b      	tst	r3, r1
 800e3d4:	d105      	bne.n	800e3e2 <__lo0bits+0x22>
 800e3d6:	3002      	adds	r0, #2
 800e3d8:	4203      	tst	r3, r0
 800e3da:	d003      	beq.n	800e3e4 <__lo0bits+0x24>
 800e3dc:	40cb      	lsrs	r3, r1
 800e3de:	0008      	movs	r0, r1
 800e3e0:	6013      	str	r3, [r2, #0]
 800e3e2:	4770      	bx	lr
 800e3e4:	089b      	lsrs	r3, r3, #2
 800e3e6:	6013      	str	r3, [r2, #0]
 800e3e8:	e7fb      	b.n	800e3e2 <__lo0bits+0x22>
 800e3ea:	b299      	uxth	r1, r3
 800e3ec:	2900      	cmp	r1, #0
 800e3ee:	d101      	bne.n	800e3f4 <__lo0bits+0x34>
 800e3f0:	2010      	movs	r0, #16
 800e3f2:	0c1b      	lsrs	r3, r3, #16
 800e3f4:	b2d9      	uxtb	r1, r3
 800e3f6:	2900      	cmp	r1, #0
 800e3f8:	d101      	bne.n	800e3fe <__lo0bits+0x3e>
 800e3fa:	3008      	adds	r0, #8
 800e3fc:	0a1b      	lsrs	r3, r3, #8
 800e3fe:	0719      	lsls	r1, r3, #28
 800e400:	d101      	bne.n	800e406 <__lo0bits+0x46>
 800e402:	3004      	adds	r0, #4
 800e404:	091b      	lsrs	r3, r3, #4
 800e406:	0799      	lsls	r1, r3, #30
 800e408:	d101      	bne.n	800e40e <__lo0bits+0x4e>
 800e40a:	3002      	adds	r0, #2
 800e40c:	089b      	lsrs	r3, r3, #2
 800e40e:	07d9      	lsls	r1, r3, #31
 800e410:	d4e9      	bmi.n	800e3e6 <__lo0bits+0x26>
 800e412:	3001      	adds	r0, #1
 800e414:	085b      	lsrs	r3, r3, #1
 800e416:	d1e6      	bne.n	800e3e6 <__lo0bits+0x26>
 800e418:	2020      	movs	r0, #32
 800e41a:	e7e2      	b.n	800e3e2 <__lo0bits+0x22>

0800e41c <__i2b>:
 800e41c:	b510      	push	{r4, lr}
 800e41e:	000c      	movs	r4, r1
 800e420:	2101      	movs	r1, #1
 800e422:	f7ff ff07 	bl	800e234 <_Balloc>
 800e426:	2800      	cmp	r0, #0
 800e428:	d106      	bne.n	800e438 <__i2b+0x1c>
 800e42a:	21a0      	movs	r1, #160	; 0xa0
 800e42c:	0002      	movs	r2, r0
 800e42e:	4b04      	ldr	r3, [pc, #16]	; (800e440 <__i2b+0x24>)
 800e430:	4804      	ldr	r0, [pc, #16]	; (800e444 <__i2b+0x28>)
 800e432:	0049      	lsls	r1, r1, #1
 800e434:	f000 fcc6 	bl	800edc4 <__assert_func>
 800e438:	2301      	movs	r3, #1
 800e43a:	6144      	str	r4, [r0, #20]
 800e43c:	6103      	str	r3, [r0, #16]
 800e43e:	bd10      	pop	{r4, pc}
 800e440:	0801272f 	.word	0x0801272f
 800e444:	08012740 	.word	0x08012740

0800e448 <__multiply>:
 800e448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e44a:	690b      	ldr	r3, [r1, #16]
 800e44c:	0014      	movs	r4, r2
 800e44e:	6912      	ldr	r2, [r2, #16]
 800e450:	000d      	movs	r5, r1
 800e452:	b089      	sub	sp, #36	; 0x24
 800e454:	4293      	cmp	r3, r2
 800e456:	da01      	bge.n	800e45c <__multiply+0x14>
 800e458:	0025      	movs	r5, r4
 800e45a:	000c      	movs	r4, r1
 800e45c:	692f      	ldr	r7, [r5, #16]
 800e45e:	6926      	ldr	r6, [r4, #16]
 800e460:	6869      	ldr	r1, [r5, #4]
 800e462:	19bb      	adds	r3, r7, r6
 800e464:	9302      	str	r3, [sp, #8]
 800e466:	68ab      	ldr	r3, [r5, #8]
 800e468:	19ba      	adds	r2, r7, r6
 800e46a:	4293      	cmp	r3, r2
 800e46c:	da00      	bge.n	800e470 <__multiply+0x28>
 800e46e:	3101      	adds	r1, #1
 800e470:	f7ff fee0 	bl	800e234 <_Balloc>
 800e474:	9001      	str	r0, [sp, #4]
 800e476:	2800      	cmp	r0, #0
 800e478:	d106      	bne.n	800e488 <__multiply+0x40>
 800e47a:	215e      	movs	r1, #94	; 0x5e
 800e47c:	0002      	movs	r2, r0
 800e47e:	4b48      	ldr	r3, [pc, #288]	; (800e5a0 <__multiply+0x158>)
 800e480:	4848      	ldr	r0, [pc, #288]	; (800e5a4 <__multiply+0x15c>)
 800e482:	31ff      	adds	r1, #255	; 0xff
 800e484:	f000 fc9e 	bl	800edc4 <__assert_func>
 800e488:	9b01      	ldr	r3, [sp, #4]
 800e48a:	2200      	movs	r2, #0
 800e48c:	3314      	adds	r3, #20
 800e48e:	469c      	mov	ip, r3
 800e490:	19bb      	adds	r3, r7, r6
 800e492:	009b      	lsls	r3, r3, #2
 800e494:	4463      	add	r3, ip
 800e496:	9303      	str	r3, [sp, #12]
 800e498:	4663      	mov	r3, ip
 800e49a:	9903      	ldr	r1, [sp, #12]
 800e49c:	428b      	cmp	r3, r1
 800e49e:	d32c      	bcc.n	800e4fa <__multiply+0xb2>
 800e4a0:	002b      	movs	r3, r5
 800e4a2:	0022      	movs	r2, r4
 800e4a4:	3314      	adds	r3, #20
 800e4a6:	00bf      	lsls	r7, r7, #2
 800e4a8:	3214      	adds	r2, #20
 800e4aa:	9306      	str	r3, [sp, #24]
 800e4ac:	00b6      	lsls	r6, r6, #2
 800e4ae:	19db      	adds	r3, r3, r7
 800e4b0:	9304      	str	r3, [sp, #16]
 800e4b2:	1993      	adds	r3, r2, r6
 800e4b4:	9307      	str	r3, [sp, #28]
 800e4b6:	2304      	movs	r3, #4
 800e4b8:	9305      	str	r3, [sp, #20]
 800e4ba:	002b      	movs	r3, r5
 800e4bc:	9904      	ldr	r1, [sp, #16]
 800e4be:	3315      	adds	r3, #21
 800e4c0:	9200      	str	r2, [sp, #0]
 800e4c2:	4299      	cmp	r1, r3
 800e4c4:	d305      	bcc.n	800e4d2 <__multiply+0x8a>
 800e4c6:	1b4b      	subs	r3, r1, r5
 800e4c8:	3b15      	subs	r3, #21
 800e4ca:	089b      	lsrs	r3, r3, #2
 800e4cc:	3301      	adds	r3, #1
 800e4ce:	009b      	lsls	r3, r3, #2
 800e4d0:	9305      	str	r3, [sp, #20]
 800e4d2:	9b07      	ldr	r3, [sp, #28]
 800e4d4:	9a00      	ldr	r2, [sp, #0]
 800e4d6:	429a      	cmp	r2, r3
 800e4d8:	d311      	bcc.n	800e4fe <__multiply+0xb6>
 800e4da:	9b02      	ldr	r3, [sp, #8]
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	dd06      	ble.n	800e4ee <__multiply+0xa6>
 800e4e0:	9b03      	ldr	r3, [sp, #12]
 800e4e2:	3b04      	subs	r3, #4
 800e4e4:	9303      	str	r3, [sp, #12]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	9300      	str	r3, [sp, #0]
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d054      	beq.n	800e598 <__multiply+0x150>
 800e4ee:	9b01      	ldr	r3, [sp, #4]
 800e4f0:	9a02      	ldr	r2, [sp, #8]
 800e4f2:	0018      	movs	r0, r3
 800e4f4:	611a      	str	r2, [r3, #16]
 800e4f6:	b009      	add	sp, #36	; 0x24
 800e4f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e4fa:	c304      	stmia	r3!, {r2}
 800e4fc:	e7cd      	b.n	800e49a <__multiply+0x52>
 800e4fe:	9b00      	ldr	r3, [sp, #0]
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	b298      	uxth	r0, r3
 800e504:	2800      	cmp	r0, #0
 800e506:	d01c      	beq.n	800e542 <__multiply+0xfa>
 800e508:	4667      	mov	r7, ip
 800e50a:	2400      	movs	r4, #0
 800e50c:	9e06      	ldr	r6, [sp, #24]
 800e50e:	ce02      	ldmia	r6!, {r1}
 800e510:	683a      	ldr	r2, [r7, #0]
 800e512:	b28b      	uxth	r3, r1
 800e514:	4343      	muls	r3, r0
 800e516:	0c09      	lsrs	r1, r1, #16
 800e518:	4341      	muls	r1, r0
 800e51a:	b292      	uxth	r2, r2
 800e51c:	189b      	adds	r3, r3, r2
 800e51e:	191b      	adds	r3, r3, r4
 800e520:	000c      	movs	r4, r1
 800e522:	683a      	ldr	r2, [r7, #0]
 800e524:	0c11      	lsrs	r1, r2, #16
 800e526:	1861      	adds	r1, r4, r1
 800e528:	0c1c      	lsrs	r4, r3, #16
 800e52a:	1909      	adds	r1, r1, r4
 800e52c:	0c0c      	lsrs	r4, r1, #16
 800e52e:	b29b      	uxth	r3, r3
 800e530:	0409      	lsls	r1, r1, #16
 800e532:	430b      	orrs	r3, r1
 800e534:	c708      	stmia	r7!, {r3}
 800e536:	9b04      	ldr	r3, [sp, #16]
 800e538:	42b3      	cmp	r3, r6
 800e53a:	d8e8      	bhi.n	800e50e <__multiply+0xc6>
 800e53c:	4663      	mov	r3, ip
 800e53e:	9a05      	ldr	r2, [sp, #20]
 800e540:	509c      	str	r4, [r3, r2]
 800e542:	9b00      	ldr	r3, [sp, #0]
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	0c1e      	lsrs	r6, r3, #16
 800e548:	d020      	beq.n	800e58c <__multiply+0x144>
 800e54a:	4663      	mov	r3, ip
 800e54c:	002c      	movs	r4, r5
 800e54e:	4660      	mov	r0, ip
 800e550:	2700      	movs	r7, #0
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	3414      	adds	r4, #20
 800e556:	6822      	ldr	r2, [r4, #0]
 800e558:	b29b      	uxth	r3, r3
 800e55a:	b291      	uxth	r1, r2
 800e55c:	4371      	muls	r1, r6
 800e55e:	6802      	ldr	r2, [r0, #0]
 800e560:	0c12      	lsrs	r2, r2, #16
 800e562:	1889      	adds	r1, r1, r2
 800e564:	19cf      	adds	r7, r1, r7
 800e566:	0439      	lsls	r1, r7, #16
 800e568:	430b      	orrs	r3, r1
 800e56a:	6003      	str	r3, [r0, #0]
 800e56c:	cc02      	ldmia	r4!, {r1}
 800e56e:	6843      	ldr	r3, [r0, #4]
 800e570:	0c09      	lsrs	r1, r1, #16
 800e572:	4371      	muls	r1, r6
 800e574:	b29b      	uxth	r3, r3
 800e576:	0c3f      	lsrs	r7, r7, #16
 800e578:	18cb      	adds	r3, r1, r3
 800e57a:	9a04      	ldr	r2, [sp, #16]
 800e57c:	19db      	adds	r3, r3, r7
 800e57e:	0c1f      	lsrs	r7, r3, #16
 800e580:	3004      	adds	r0, #4
 800e582:	42a2      	cmp	r2, r4
 800e584:	d8e7      	bhi.n	800e556 <__multiply+0x10e>
 800e586:	4662      	mov	r2, ip
 800e588:	9905      	ldr	r1, [sp, #20]
 800e58a:	5053      	str	r3, [r2, r1]
 800e58c:	9b00      	ldr	r3, [sp, #0]
 800e58e:	3304      	adds	r3, #4
 800e590:	9300      	str	r3, [sp, #0]
 800e592:	2304      	movs	r3, #4
 800e594:	449c      	add	ip, r3
 800e596:	e79c      	b.n	800e4d2 <__multiply+0x8a>
 800e598:	9b02      	ldr	r3, [sp, #8]
 800e59a:	3b01      	subs	r3, #1
 800e59c:	9302      	str	r3, [sp, #8]
 800e59e:	e79c      	b.n	800e4da <__multiply+0x92>
 800e5a0:	0801272f 	.word	0x0801272f
 800e5a4:	08012740 	.word	0x08012740

0800e5a8 <__pow5mult>:
 800e5a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e5aa:	2303      	movs	r3, #3
 800e5ac:	0015      	movs	r5, r2
 800e5ae:	0007      	movs	r7, r0
 800e5b0:	000e      	movs	r6, r1
 800e5b2:	401a      	ands	r2, r3
 800e5b4:	421d      	tst	r5, r3
 800e5b6:	d008      	beq.n	800e5ca <__pow5mult+0x22>
 800e5b8:	4925      	ldr	r1, [pc, #148]	; (800e650 <__pow5mult+0xa8>)
 800e5ba:	3a01      	subs	r2, #1
 800e5bc:	0092      	lsls	r2, r2, #2
 800e5be:	5852      	ldr	r2, [r2, r1]
 800e5c0:	2300      	movs	r3, #0
 800e5c2:	0031      	movs	r1, r6
 800e5c4:	f7ff fe9e 	bl	800e304 <__multadd>
 800e5c8:	0006      	movs	r6, r0
 800e5ca:	10ad      	asrs	r5, r5, #2
 800e5cc:	d03d      	beq.n	800e64a <__pow5mult+0xa2>
 800e5ce:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800e5d0:	2c00      	cmp	r4, #0
 800e5d2:	d10f      	bne.n	800e5f4 <__pow5mult+0x4c>
 800e5d4:	2010      	movs	r0, #16
 800e5d6:	f7ff fe0f 	bl	800e1f8 <malloc>
 800e5da:	1e02      	subs	r2, r0, #0
 800e5dc:	6278      	str	r0, [r7, #36]	; 0x24
 800e5de:	d105      	bne.n	800e5ec <__pow5mult+0x44>
 800e5e0:	21d7      	movs	r1, #215	; 0xd7
 800e5e2:	4b1c      	ldr	r3, [pc, #112]	; (800e654 <__pow5mult+0xac>)
 800e5e4:	481c      	ldr	r0, [pc, #112]	; (800e658 <__pow5mult+0xb0>)
 800e5e6:	0049      	lsls	r1, r1, #1
 800e5e8:	f000 fbec 	bl	800edc4 <__assert_func>
 800e5ec:	6044      	str	r4, [r0, #4]
 800e5ee:	6084      	str	r4, [r0, #8]
 800e5f0:	6004      	str	r4, [r0, #0]
 800e5f2:	60c4      	str	r4, [r0, #12]
 800e5f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5f6:	689c      	ldr	r4, [r3, #8]
 800e5f8:	9301      	str	r3, [sp, #4]
 800e5fa:	2c00      	cmp	r4, #0
 800e5fc:	d108      	bne.n	800e610 <__pow5mult+0x68>
 800e5fe:	0038      	movs	r0, r7
 800e600:	4916      	ldr	r1, [pc, #88]	; (800e65c <__pow5mult+0xb4>)
 800e602:	f7ff ff0b 	bl	800e41c <__i2b>
 800e606:	9b01      	ldr	r3, [sp, #4]
 800e608:	0004      	movs	r4, r0
 800e60a:	6098      	str	r0, [r3, #8]
 800e60c:	2300      	movs	r3, #0
 800e60e:	6003      	str	r3, [r0, #0]
 800e610:	2301      	movs	r3, #1
 800e612:	421d      	tst	r5, r3
 800e614:	d00a      	beq.n	800e62c <__pow5mult+0x84>
 800e616:	0031      	movs	r1, r6
 800e618:	0022      	movs	r2, r4
 800e61a:	0038      	movs	r0, r7
 800e61c:	f7ff ff14 	bl	800e448 <__multiply>
 800e620:	0031      	movs	r1, r6
 800e622:	9001      	str	r0, [sp, #4]
 800e624:	0038      	movs	r0, r7
 800e626:	f7ff fe49 	bl	800e2bc <_Bfree>
 800e62a:	9e01      	ldr	r6, [sp, #4]
 800e62c:	106d      	asrs	r5, r5, #1
 800e62e:	d00c      	beq.n	800e64a <__pow5mult+0xa2>
 800e630:	6820      	ldr	r0, [r4, #0]
 800e632:	2800      	cmp	r0, #0
 800e634:	d107      	bne.n	800e646 <__pow5mult+0x9e>
 800e636:	0022      	movs	r2, r4
 800e638:	0021      	movs	r1, r4
 800e63a:	0038      	movs	r0, r7
 800e63c:	f7ff ff04 	bl	800e448 <__multiply>
 800e640:	2300      	movs	r3, #0
 800e642:	6020      	str	r0, [r4, #0]
 800e644:	6003      	str	r3, [r0, #0]
 800e646:	0004      	movs	r4, r0
 800e648:	e7e2      	b.n	800e610 <__pow5mult+0x68>
 800e64a:	0030      	movs	r0, r6
 800e64c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e64e:	46c0      	nop			; (mov r8, r8)
 800e650:	08012890 	.word	0x08012890
 800e654:	080126b9 	.word	0x080126b9
 800e658:	08012740 	.word	0x08012740
 800e65c:	00000271 	.word	0x00000271

0800e660 <__lshift>:
 800e660:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e662:	000c      	movs	r4, r1
 800e664:	0017      	movs	r7, r2
 800e666:	6923      	ldr	r3, [r4, #16]
 800e668:	1155      	asrs	r5, r2, #5
 800e66a:	b087      	sub	sp, #28
 800e66c:	18eb      	adds	r3, r5, r3
 800e66e:	9302      	str	r3, [sp, #8]
 800e670:	3301      	adds	r3, #1
 800e672:	9301      	str	r3, [sp, #4]
 800e674:	6849      	ldr	r1, [r1, #4]
 800e676:	68a3      	ldr	r3, [r4, #8]
 800e678:	9004      	str	r0, [sp, #16]
 800e67a:	9a01      	ldr	r2, [sp, #4]
 800e67c:	4293      	cmp	r3, r2
 800e67e:	db11      	blt.n	800e6a4 <__lshift+0x44>
 800e680:	9804      	ldr	r0, [sp, #16]
 800e682:	f7ff fdd7 	bl	800e234 <_Balloc>
 800e686:	0002      	movs	r2, r0
 800e688:	2300      	movs	r3, #0
 800e68a:	3214      	adds	r2, #20
 800e68c:	0006      	movs	r6, r0
 800e68e:	0011      	movs	r1, r2
 800e690:	9203      	str	r2, [sp, #12]
 800e692:	4298      	cmp	r0, r3
 800e694:	d10d      	bne.n	800e6b2 <__lshift+0x52>
 800e696:	21da      	movs	r1, #218	; 0xda
 800e698:	0002      	movs	r2, r0
 800e69a:	4b27      	ldr	r3, [pc, #156]	; (800e738 <__lshift+0xd8>)
 800e69c:	4827      	ldr	r0, [pc, #156]	; (800e73c <__lshift+0xdc>)
 800e69e:	31ff      	adds	r1, #255	; 0xff
 800e6a0:	f000 fb90 	bl	800edc4 <__assert_func>
 800e6a4:	3101      	adds	r1, #1
 800e6a6:	005b      	lsls	r3, r3, #1
 800e6a8:	e7e7      	b.n	800e67a <__lshift+0x1a>
 800e6aa:	2200      	movs	r2, #0
 800e6ac:	0098      	lsls	r0, r3, #2
 800e6ae:	500a      	str	r2, [r1, r0]
 800e6b0:	3301      	adds	r3, #1
 800e6b2:	42ab      	cmp	r3, r5
 800e6b4:	dbf9      	blt.n	800e6aa <__lshift+0x4a>
 800e6b6:	43eb      	mvns	r3, r5
 800e6b8:	17db      	asrs	r3, r3, #31
 800e6ba:	401d      	ands	r5, r3
 800e6bc:	9b03      	ldr	r3, [sp, #12]
 800e6be:	00ad      	lsls	r5, r5, #2
 800e6c0:	211f      	movs	r1, #31
 800e6c2:	0038      	movs	r0, r7
 800e6c4:	195d      	adds	r5, r3, r5
 800e6c6:	0023      	movs	r3, r4
 800e6c8:	6922      	ldr	r2, [r4, #16]
 800e6ca:	3314      	adds	r3, #20
 800e6cc:	0092      	lsls	r2, r2, #2
 800e6ce:	4008      	ands	r0, r1
 800e6d0:	4684      	mov	ip, r0
 800e6d2:	189a      	adds	r2, r3, r2
 800e6d4:	420f      	tst	r7, r1
 800e6d6:	d02a      	beq.n	800e72e <__lshift+0xce>
 800e6d8:	3101      	adds	r1, #1
 800e6da:	1a09      	subs	r1, r1, r0
 800e6dc:	9105      	str	r1, [sp, #20]
 800e6de:	2100      	movs	r1, #0
 800e6e0:	9503      	str	r5, [sp, #12]
 800e6e2:	4667      	mov	r7, ip
 800e6e4:	6818      	ldr	r0, [r3, #0]
 800e6e6:	40b8      	lsls	r0, r7
 800e6e8:	4301      	orrs	r1, r0
 800e6ea:	9803      	ldr	r0, [sp, #12]
 800e6ec:	c002      	stmia	r0!, {r1}
 800e6ee:	cb02      	ldmia	r3!, {r1}
 800e6f0:	9003      	str	r0, [sp, #12]
 800e6f2:	9805      	ldr	r0, [sp, #20]
 800e6f4:	40c1      	lsrs	r1, r0
 800e6f6:	429a      	cmp	r2, r3
 800e6f8:	d8f3      	bhi.n	800e6e2 <__lshift+0x82>
 800e6fa:	0020      	movs	r0, r4
 800e6fc:	3015      	adds	r0, #21
 800e6fe:	2304      	movs	r3, #4
 800e700:	4282      	cmp	r2, r0
 800e702:	d304      	bcc.n	800e70e <__lshift+0xae>
 800e704:	1b13      	subs	r3, r2, r4
 800e706:	3b15      	subs	r3, #21
 800e708:	089b      	lsrs	r3, r3, #2
 800e70a:	3301      	adds	r3, #1
 800e70c:	009b      	lsls	r3, r3, #2
 800e70e:	50e9      	str	r1, [r5, r3]
 800e710:	2900      	cmp	r1, #0
 800e712:	d002      	beq.n	800e71a <__lshift+0xba>
 800e714:	9b02      	ldr	r3, [sp, #8]
 800e716:	3302      	adds	r3, #2
 800e718:	9301      	str	r3, [sp, #4]
 800e71a:	9b01      	ldr	r3, [sp, #4]
 800e71c:	9804      	ldr	r0, [sp, #16]
 800e71e:	3b01      	subs	r3, #1
 800e720:	0021      	movs	r1, r4
 800e722:	6133      	str	r3, [r6, #16]
 800e724:	f7ff fdca 	bl	800e2bc <_Bfree>
 800e728:	0030      	movs	r0, r6
 800e72a:	b007      	add	sp, #28
 800e72c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e72e:	cb02      	ldmia	r3!, {r1}
 800e730:	c502      	stmia	r5!, {r1}
 800e732:	429a      	cmp	r2, r3
 800e734:	d8fb      	bhi.n	800e72e <__lshift+0xce>
 800e736:	e7f0      	b.n	800e71a <__lshift+0xba>
 800e738:	0801272f 	.word	0x0801272f
 800e73c:	08012740 	.word	0x08012740

0800e740 <__mcmp>:
 800e740:	6902      	ldr	r2, [r0, #16]
 800e742:	690b      	ldr	r3, [r1, #16]
 800e744:	b530      	push	{r4, r5, lr}
 800e746:	0004      	movs	r4, r0
 800e748:	1ad0      	subs	r0, r2, r3
 800e74a:	429a      	cmp	r2, r3
 800e74c:	d10d      	bne.n	800e76a <__mcmp+0x2a>
 800e74e:	009b      	lsls	r3, r3, #2
 800e750:	3414      	adds	r4, #20
 800e752:	3114      	adds	r1, #20
 800e754:	18e2      	adds	r2, r4, r3
 800e756:	18c9      	adds	r1, r1, r3
 800e758:	3a04      	subs	r2, #4
 800e75a:	3904      	subs	r1, #4
 800e75c:	6815      	ldr	r5, [r2, #0]
 800e75e:	680b      	ldr	r3, [r1, #0]
 800e760:	429d      	cmp	r5, r3
 800e762:	d003      	beq.n	800e76c <__mcmp+0x2c>
 800e764:	2001      	movs	r0, #1
 800e766:	429d      	cmp	r5, r3
 800e768:	d303      	bcc.n	800e772 <__mcmp+0x32>
 800e76a:	bd30      	pop	{r4, r5, pc}
 800e76c:	4294      	cmp	r4, r2
 800e76e:	d3f3      	bcc.n	800e758 <__mcmp+0x18>
 800e770:	e7fb      	b.n	800e76a <__mcmp+0x2a>
 800e772:	4240      	negs	r0, r0
 800e774:	e7f9      	b.n	800e76a <__mcmp+0x2a>
	...

0800e778 <__mdiff>:
 800e778:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e77a:	000e      	movs	r6, r1
 800e77c:	0007      	movs	r7, r0
 800e77e:	0011      	movs	r1, r2
 800e780:	0030      	movs	r0, r6
 800e782:	b087      	sub	sp, #28
 800e784:	0014      	movs	r4, r2
 800e786:	f7ff ffdb 	bl	800e740 <__mcmp>
 800e78a:	1e05      	subs	r5, r0, #0
 800e78c:	d110      	bne.n	800e7b0 <__mdiff+0x38>
 800e78e:	0001      	movs	r1, r0
 800e790:	0038      	movs	r0, r7
 800e792:	f7ff fd4f 	bl	800e234 <_Balloc>
 800e796:	1e02      	subs	r2, r0, #0
 800e798:	d104      	bne.n	800e7a4 <__mdiff+0x2c>
 800e79a:	4b40      	ldr	r3, [pc, #256]	; (800e89c <__mdiff+0x124>)
 800e79c:	4940      	ldr	r1, [pc, #256]	; (800e8a0 <__mdiff+0x128>)
 800e79e:	4841      	ldr	r0, [pc, #260]	; (800e8a4 <__mdiff+0x12c>)
 800e7a0:	f000 fb10 	bl	800edc4 <__assert_func>
 800e7a4:	2301      	movs	r3, #1
 800e7a6:	6145      	str	r5, [r0, #20]
 800e7a8:	6103      	str	r3, [r0, #16]
 800e7aa:	0010      	movs	r0, r2
 800e7ac:	b007      	add	sp, #28
 800e7ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e7b0:	2301      	movs	r3, #1
 800e7b2:	9301      	str	r3, [sp, #4]
 800e7b4:	2800      	cmp	r0, #0
 800e7b6:	db04      	blt.n	800e7c2 <__mdiff+0x4a>
 800e7b8:	0023      	movs	r3, r4
 800e7ba:	0034      	movs	r4, r6
 800e7bc:	001e      	movs	r6, r3
 800e7be:	2300      	movs	r3, #0
 800e7c0:	9301      	str	r3, [sp, #4]
 800e7c2:	0038      	movs	r0, r7
 800e7c4:	6861      	ldr	r1, [r4, #4]
 800e7c6:	f7ff fd35 	bl	800e234 <_Balloc>
 800e7ca:	1e02      	subs	r2, r0, #0
 800e7cc:	d103      	bne.n	800e7d6 <__mdiff+0x5e>
 800e7ce:	2190      	movs	r1, #144	; 0x90
 800e7d0:	4b32      	ldr	r3, [pc, #200]	; (800e89c <__mdiff+0x124>)
 800e7d2:	0089      	lsls	r1, r1, #2
 800e7d4:	e7e3      	b.n	800e79e <__mdiff+0x26>
 800e7d6:	9b01      	ldr	r3, [sp, #4]
 800e7d8:	2700      	movs	r7, #0
 800e7da:	60c3      	str	r3, [r0, #12]
 800e7dc:	6920      	ldr	r0, [r4, #16]
 800e7de:	3414      	adds	r4, #20
 800e7e0:	9401      	str	r4, [sp, #4]
 800e7e2:	9b01      	ldr	r3, [sp, #4]
 800e7e4:	0084      	lsls	r4, r0, #2
 800e7e6:	191b      	adds	r3, r3, r4
 800e7e8:	0034      	movs	r4, r6
 800e7ea:	9302      	str	r3, [sp, #8]
 800e7ec:	6933      	ldr	r3, [r6, #16]
 800e7ee:	3414      	adds	r4, #20
 800e7f0:	0099      	lsls	r1, r3, #2
 800e7f2:	1863      	adds	r3, r4, r1
 800e7f4:	9303      	str	r3, [sp, #12]
 800e7f6:	0013      	movs	r3, r2
 800e7f8:	3314      	adds	r3, #20
 800e7fa:	469c      	mov	ip, r3
 800e7fc:	9305      	str	r3, [sp, #20]
 800e7fe:	9b01      	ldr	r3, [sp, #4]
 800e800:	9304      	str	r3, [sp, #16]
 800e802:	9b04      	ldr	r3, [sp, #16]
 800e804:	cc02      	ldmia	r4!, {r1}
 800e806:	cb20      	ldmia	r3!, {r5}
 800e808:	9304      	str	r3, [sp, #16]
 800e80a:	b2ab      	uxth	r3, r5
 800e80c:	19df      	adds	r7, r3, r7
 800e80e:	b28b      	uxth	r3, r1
 800e810:	1afb      	subs	r3, r7, r3
 800e812:	0c2d      	lsrs	r5, r5, #16
 800e814:	0c09      	lsrs	r1, r1, #16
 800e816:	1a69      	subs	r1, r5, r1
 800e818:	141d      	asrs	r5, r3, #16
 800e81a:	1949      	adds	r1, r1, r5
 800e81c:	140f      	asrs	r7, r1, #16
 800e81e:	b29b      	uxth	r3, r3
 800e820:	0409      	lsls	r1, r1, #16
 800e822:	430b      	orrs	r3, r1
 800e824:	4661      	mov	r1, ip
 800e826:	c108      	stmia	r1!, {r3}
 800e828:	9b03      	ldr	r3, [sp, #12]
 800e82a:	468c      	mov	ip, r1
 800e82c:	42a3      	cmp	r3, r4
 800e82e:	d8e8      	bhi.n	800e802 <__mdiff+0x8a>
 800e830:	0031      	movs	r1, r6
 800e832:	9c03      	ldr	r4, [sp, #12]
 800e834:	3115      	adds	r1, #21
 800e836:	2304      	movs	r3, #4
 800e838:	428c      	cmp	r4, r1
 800e83a:	d304      	bcc.n	800e846 <__mdiff+0xce>
 800e83c:	1ba3      	subs	r3, r4, r6
 800e83e:	3b15      	subs	r3, #21
 800e840:	089b      	lsrs	r3, r3, #2
 800e842:	3301      	adds	r3, #1
 800e844:	009b      	lsls	r3, r3, #2
 800e846:	9901      	ldr	r1, [sp, #4]
 800e848:	18cc      	adds	r4, r1, r3
 800e84a:	9905      	ldr	r1, [sp, #20]
 800e84c:	0026      	movs	r6, r4
 800e84e:	18cb      	adds	r3, r1, r3
 800e850:	469c      	mov	ip, r3
 800e852:	9902      	ldr	r1, [sp, #8]
 800e854:	428e      	cmp	r6, r1
 800e856:	d310      	bcc.n	800e87a <__mdiff+0x102>
 800e858:	9e02      	ldr	r6, [sp, #8]
 800e85a:	1ee5      	subs	r5, r4, #3
 800e85c:	2100      	movs	r1, #0
 800e85e:	42ae      	cmp	r6, r5
 800e860:	d304      	bcc.n	800e86c <__mdiff+0xf4>
 800e862:	0031      	movs	r1, r6
 800e864:	3103      	adds	r1, #3
 800e866:	1b09      	subs	r1, r1, r4
 800e868:	0889      	lsrs	r1, r1, #2
 800e86a:	0089      	lsls	r1, r1, #2
 800e86c:	185b      	adds	r3, r3, r1
 800e86e:	3b04      	subs	r3, #4
 800e870:	6819      	ldr	r1, [r3, #0]
 800e872:	2900      	cmp	r1, #0
 800e874:	d00f      	beq.n	800e896 <__mdiff+0x11e>
 800e876:	6110      	str	r0, [r2, #16]
 800e878:	e797      	b.n	800e7aa <__mdiff+0x32>
 800e87a:	ce02      	ldmia	r6!, {r1}
 800e87c:	b28d      	uxth	r5, r1
 800e87e:	19ed      	adds	r5, r5, r7
 800e880:	0c0f      	lsrs	r7, r1, #16
 800e882:	1429      	asrs	r1, r5, #16
 800e884:	1879      	adds	r1, r7, r1
 800e886:	140f      	asrs	r7, r1, #16
 800e888:	b2ad      	uxth	r5, r5
 800e88a:	0409      	lsls	r1, r1, #16
 800e88c:	430d      	orrs	r5, r1
 800e88e:	4661      	mov	r1, ip
 800e890:	c120      	stmia	r1!, {r5}
 800e892:	468c      	mov	ip, r1
 800e894:	e7dd      	b.n	800e852 <__mdiff+0xda>
 800e896:	3801      	subs	r0, #1
 800e898:	e7e9      	b.n	800e86e <__mdiff+0xf6>
 800e89a:	46c0      	nop			; (mov r8, r8)
 800e89c:	0801272f 	.word	0x0801272f
 800e8a0:	00000232 	.word	0x00000232
 800e8a4:	08012740 	.word	0x08012740

0800e8a8 <__d2b>:
 800e8a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e8aa:	2101      	movs	r1, #1
 800e8ac:	0014      	movs	r4, r2
 800e8ae:	001e      	movs	r6, r3
 800e8b0:	9f08      	ldr	r7, [sp, #32]
 800e8b2:	f7ff fcbf 	bl	800e234 <_Balloc>
 800e8b6:	1e05      	subs	r5, r0, #0
 800e8b8:	d105      	bne.n	800e8c6 <__d2b+0x1e>
 800e8ba:	0002      	movs	r2, r0
 800e8bc:	4b26      	ldr	r3, [pc, #152]	; (800e958 <__d2b+0xb0>)
 800e8be:	4927      	ldr	r1, [pc, #156]	; (800e95c <__d2b+0xb4>)
 800e8c0:	4827      	ldr	r0, [pc, #156]	; (800e960 <__d2b+0xb8>)
 800e8c2:	f000 fa7f 	bl	800edc4 <__assert_func>
 800e8c6:	0333      	lsls	r3, r6, #12
 800e8c8:	0076      	lsls	r6, r6, #1
 800e8ca:	0b1b      	lsrs	r3, r3, #12
 800e8cc:	0d76      	lsrs	r6, r6, #21
 800e8ce:	d124      	bne.n	800e91a <__d2b+0x72>
 800e8d0:	9301      	str	r3, [sp, #4]
 800e8d2:	2c00      	cmp	r4, #0
 800e8d4:	d027      	beq.n	800e926 <__d2b+0x7e>
 800e8d6:	4668      	mov	r0, sp
 800e8d8:	9400      	str	r4, [sp, #0]
 800e8da:	f7ff fd71 	bl	800e3c0 <__lo0bits>
 800e8de:	9c00      	ldr	r4, [sp, #0]
 800e8e0:	2800      	cmp	r0, #0
 800e8e2:	d01e      	beq.n	800e922 <__d2b+0x7a>
 800e8e4:	9b01      	ldr	r3, [sp, #4]
 800e8e6:	2120      	movs	r1, #32
 800e8e8:	001a      	movs	r2, r3
 800e8ea:	1a09      	subs	r1, r1, r0
 800e8ec:	408a      	lsls	r2, r1
 800e8ee:	40c3      	lsrs	r3, r0
 800e8f0:	4322      	orrs	r2, r4
 800e8f2:	616a      	str	r2, [r5, #20]
 800e8f4:	9301      	str	r3, [sp, #4]
 800e8f6:	9c01      	ldr	r4, [sp, #4]
 800e8f8:	61ac      	str	r4, [r5, #24]
 800e8fa:	1e63      	subs	r3, r4, #1
 800e8fc:	419c      	sbcs	r4, r3
 800e8fe:	3401      	adds	r4, #1
 800e900:	612c      	str	r4, [r5, #16]
 800e902:	2e00      	cmp	r6, #0
 800e904:	d018      	beq.n	800e938 <__d2b+0x90>
 800e906:	4b17      	ldr	r3, [pc, #92]	; (800e964 <__d2b+0xbc>)
 800e908:	18f6      	adds	r6, r6, r3
 800e90a:	2335      	movs	r3, #53	; 0x35
 800e90c:	1836      	adds	r6, r6, r0
 800e90e:	1a18      	subs	r0, r3, r0
 800e910:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e912:	603e      	str	r6, [r7, #0]
 800e914:	6018      	str	r0, [r3, #0]
 800e916:	0028      	movs	r0, r5
 800e918:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e91a:	2280      	movs	r2, #128	; 0x80
 800e91c:	0352      	lsls	r2, r2, #13
 800e91e:	4313      	orrs	r3, r2
 800e920:	e7d6      	b.n	800e8d0 <__d2b+0x28>
 800e922:	616c      	str	r4, [r5, #20]
 800e924:	e7e7      	b.n	800e8f6 <__d2b+0x4e>
 800e926:	a801      	add	r0, sp, #4
 800e928:	f7ff fd4a 	bl	800e3c0 <__lo0bits>
 800e92c:	2401      	movs	r4, #1
 800e92e:	9b01      	ldr	r3, [sp, #4]
 800e930:	612c      	str	r4, [r5, #16]
 800e932:	616b      	str	r3, [r5, #20]
 800e934:	3020      	adds	r0, #32
 800e936:	e7e4      	b.n	800e902 <__d2b+0x5a>
 800e938:	4b0b      	ldr	r3, [pc, #44]	; (800e968 <__d2b+0xc0>)
 800e93a:	18c0      	adds	r0, r0, r3
 800e93c:	4b0b      	ldr	r3, [pc, #44]	; (800e96c <__d2b+0xc4>)
 800e93e:	6038      	str	r0, [r7, #0]
 800e940:	18e3      	adds	r3, r4, r3
 800e942:	009b      	lsls	r3, r3, #2
 800e944:	18eb      	adds	r3, r5, r3
 800e946:	6958      	ldr	r0, [r3, #20]
 800e948:	f7ff fd20 	bl	800e38c <__hi0bits>
 800e94c:	0164      	lsls	r4, r4, #5
 800e94e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e950:	1a24      	subs	r4, r4, r0
 800e952:	601c      	str	r4, [r3, #0]
 800e954:	e7df      	b.n	800e916 <__d2b+0x6e>
 800e956:	46c0      	nop			; (mov r8, r8)
 800e958:	0801272f 	.word	0x0801272f
 800e95c:	0000030a 	.word	0x0000030a
 800e960:	08012740 	.word	0x08012740
 800e964:	fffffbcd 	.word	0xfffffbcd
 800e968:	fffffbce 	.word	0xfffffbce
 800e96c:	3fffffff 	.word	0x3fffffff

0800e970 <_calloc_r>:
 800e970:	434a      	muls	r2, r1
 800e972:	b570      	push	{r4, r5, r6, lr}
 800e974:	0011      	movs	r1, r2
 800e976:	0015      	movs	r5, r2
 800e978:	f000 f852 	bl	800ea20 <_malloc_r>
 800e97c:	1e04      	subs	r4, r0, #0
 800e97e:	d003      	beq.n	800e988 <_calloc_r+0x18>
 800e980:	002a      	movs	r2, r5
 800e982:	2100      	movs	r1, #0
 800e984:	f7fe f8e8 	bl	800cb58 <memset>
 800e988:	0020      	movs	r0, r4
 800e98a:	bd70      	pop	{r4, r5, r6, pc}

0800e98c <_free_r>:
 800e98c:	b570      	push	{r4, r5, r6, lr}
 800e98e:	0005      	movs	r5, r0
 800e990:	2900      	cmp	r1, #0
 800e992:	d010      	beq.n	800e9b6 <_free_r+0x2a>
 800e994:	1f0c      	subs	r4, r1, #4
 800e996:	6823      	ldr	r3, [r4, #0]
 800e998:	2b00      	cmp	r3, #0
 800e99a:	da00      	bge.n	800e99e <_free_r+0x12>
 800e99c:	18e4      	adds	r4, r4, r3
 800e99e:	0028      	movs	r0, r5
 800e9a0:	f000 fa64 	bl	800ee6c <__malloc_lock>
 800e9a4:	4a1d      	ldr	r2, [pc, #116]	; (800ea1c <_free_r+0x90>)
 800e9a6:	6813      	ldr	r3, [r2, #0]
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d105      	bne.n	800e9b8 <_free_r+0x2c>
 800e9ac:	6063      	str	r3, [r4, #4]
 800e9ae:	6014      	str	r4, [r2, #0]
 800e9b0:	0028      	movs	r0, r5
 800e9b2:	f000 fa63 	bl	800ee7c <__malloc_unlock>
 800e9b6:	bd70      	pop	{r4, r5, r6, pc}
 800e9b8:	42a3      	cmp	r3, r4
 800e9ba:	d908      	bls.n	800e9ce <_free_r+0x42>
 800e9bc:	6821      	ldr	r1, [r4, #0]
 800e9be:	1860      	adds	r0, r4, r1
 800e9c0:	4283      	cmp	r3, r0
 800e9c2:	d1f3      	bne.n	800e9ac <_free_r+0x20>
 800e9c4:	6818      	ldr	r0, [r3, #0]
 800e9c6:	685b      	ldr	r3, [r3, #4]
 800e9c8:	1841      	adds	r1, r0, r1
 800e9ca:	6021      	str	r1, [r4, #0]
 800e9cc:	e7ee      	b.n	800e9ac <_free_r+0x20>
 800e9ce:	001a      	movs	r2, r3
 800e9d0:	685b      	ldr	r3, [r3, #4]
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	d001      	beq.n	800e9da <_free_r+0x4e>
 800e9d6:	42a3      	cmp	r3, r4
 800e9d8:	d9f9      	bls.n	800e9ce <_free_r+0x42>
 800e9da:	6811      	ldr	r1, [r2, #0]
 800e9dc:	1850      	adds	r0, r2, r1
 800e9de:	42a0      	cmp	r0, r4
 800e9e0:	d10b      	bne.n	800e9fa <_free_r+0x6e>
 800e9e2:	6820      	ldr	r0, [r4, #0]
 800e9e4:	1809      	adds	r1, r1, r0
 800e9e6:	1850      	adds	r0, r2, r1
 800e9e8:	6011      	str	r1, [r2, #0]
 800e9ea:	4283      	cmp	r3, r0
 800e9ec:	d1e0      	bne.n	800e9b0 <_free_r+0x24>
 800e9ee:	6818      	ldr	r0, [r3, #0]
 800e9f0:	685b      	ldr	r3, [r3, #4]
 800e9f2:	1841      	adds	r1, r0, r1
 800e9f4:	6011      	str	r1, [r2, #0]
 800e9f6:	6053      	str	r3, [r2, #4]
 800e9f8:	e7da      	b.n	800e9b0 <_free_r+0x24>
 800e9fa:	42a0      	cmp	r0, r4
 800e9fc:	d902      	bls.n	800ea04 <_free_r+0x78>
 800e9fe:	230c      	movs	r3, #12
 800ea00:	602b      	str	r3, [r5, #0]
 800ea02:	e7d5      	b.n	800e9b0 <_free_r+0x24>
 800ea04:	6821      	ldr	r1, [r4, #0]
 800ea06:	1860      	adds	r0, r4, r1
 800ea08:	4283      	cmp	r3, r0
 800ea0a:	d103      	bne.n	800ea14 <_free_r+0x88>
 800ea0c:	6818      	ldr	r0, [r3, #0]
 800ea0e:	685b      	ldr	r3, [r3, #4]
 800ea10:	1841      	adds	r1, r0, r1
 800ea12:	6021      	str	r1, [r4, #0]
 800ea14:	6063      	str	r3, [r4, #4]
 800ea16:	6054      	str	r4, [r2, #4]
 800ea18:	e7ca      	b.n	800e9b0 <_free_r+0x24>
 800ea1a:	46c0      	nop			; (mov r8, r8)
 800ea1c:	20000204 	.word	0x20000204

0800ea20 <_malloc_r>:
 800ea20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea22:	2303      	movs	r3, #3
 800ea24:	1ccd      	adds	r5, r1, #3
 800ea26:	439d      	bics	r5, r3
 800ea28:	3508      	adds	r5, #8
 800ea2a:	0006      	movs	r6, r0
 800ea2c:	2d0c      	cmp	r5, #12
 800ea2e:	d21f      	bcs.n	800ea70 <_malloc_r+0x50>
 800ea30:	250c      	movs	r5, #12
 800ea32:	42a9      	cmp	r1, r5
 800ea34:	d81e      	bhi.n	800ea74 <_malloc_r+0x54>
 800ea36:	0030      	movs	r0, r6
 800ea38:	f000 fa18 	bl	800ee6c <__malloc_lock>
 800ea3c:	4925      	ldr	r1, [pc, #148]	; (800ead4 <_malloc_r+0xb4>)
 800ea3e:	680a      	ldr	r2, [r1, #0]
 800ea40:	0014      	movs	r4, r2
 800ea42:	2c00      	cmp	r4, #0
 800ea44:	d11a      	bne.n	800ea7c <_malloc_r+0x5c>
 800ea46:	4f24      	ldr	r7, [pc, #144]	; (800ead8 <_malloc_r+0xb8>)
 800ea48:	683b      	ldr	r3, [r7, #0]
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d104      	bne.n	800ea58 <_malloc_r+0x38>
 800ea4e:	0021      	movs	r1, r4
 800ea50:	0030      	movs	r0, r6
 800ea52:	f000 f9a5 	bl	800eda0 <_sbrk_r>
 800ea56:	6038      	str	r0, [r7, #0]
 800ea58:	0029      	movs	r1, r5
 800ea5a:	0030      	movs	r0, r6
 800ea5c:	f000 f9a0 	bl	800eda0 <_sbrk_r>
 800ea60:	1c43      	adds	r3, r0, #1
 800ea62:	d12b      	bne.n	800eabc <_malloc_r+0x9c>
 800ea64:	230c      	movs	r3, #12
 800ea66:	0030      	movs	r0, r6
 800ea68:	6033      	str	r3, [r6, #0]
 800ea6a:	f000 fa07 	bl	800ee7c <__malloc_unlock>
 800ea6e:	e003      	b.n	800ea78 <_malloc_r+0x58>
 800ea70:	2d00      	cmp	r5, #0
 800ea72:	dade      	bge.n	800ea32 <_malloc_r+0x12>
 800ea74:	230c      	movs	r3, #12
 800ea76:	6033      	str	r3, [r6, #0]
 800ea78:	2000      	movs	r0, #0
 800ea7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea7c:	6823      	ldr	r3, [r4, #0]
 800ea7e:	1b5b      	subs	r3, r3, r5
 800ea80:	d419      	bmi.n	800eab6 <_malloc_r+0x96>
 800ea82:	2b0b      	cmp	r3, #11
 800ea84:	d903      	bls.n	800ea8e <_malloc_r+0x6e>
 800ea86:	6023      	str	r3, [r4, #0]
 800ea88:	18e4      	adds	r4, r4, r3
 800ea8a:	6025      	str	r5, [r4, #0]
 800ea8c:	e003      	b.n	800ea96 <_malloc_r+0x76>
 800ea8e:	6863      	ldr	r3, [r4, #4]
 800ea90:	42a2      	cmp	r2, r4
 800ea92:	d10e      	bne.n	800eab2 <_malloc_r+0x92>
 800ea94:	600b      	str	r3, [r1, #0]
 800ea96:	0030      	movs	r0, r6
 800ea98:	f000 f9f0 	bl	800ee7c <__malloc_unlock>
 800ea9c:	0020      	movs	r0, r4
 800ea9e:	2207      	movs	r2, #7
 800eaa0:	300b      	adds	r0, #11
 800eaa2:	1d23      	adds	r3, r4, #4
 800eaa4:	4390      	bics	r0, r2
 800eaa6:	1ac2      	subs	r2, r0, r3
 800eaa8:	4298      	cmp	r0, r3
 800eaaa:	d0e6      	beq.n	800ea7a <_malloc_r+0x5a>
 800eaac:	1a1b      	subs	r3, r3, r0
 800eaae:	50a3      	str	r3, [r4, r2]
 800eab0:	e7e3      	b.n	800ea7a <_malloc_r+0x5a>
 800eab2:	6053      	str	r3, [r2, #4]
 800eab4:	e7ef      	b.n	800ea96 <_malloc_r+0x76>
 800eab6:	0022      	movs	r2, r4
 800eab8:	6864      	ldr	r4, [r4, #4]
 800eaba:	e7c2      	b.n	800ea42 <_malloc_r+0x22>
 800eabc:	2303      	movs	r3, #3
 800eabe:	1cc4      	adds	r4, r0, #3
 800eac0:	439c      	bics	r4, r3
 800eac2:	42a0      	cmp	r0, r4
 800eac4:	d0e1      	beq.n	800ea8a <_malloc_r+0x6a>
 800eac6:	1a21      	subs	r1, r4, r0
 800eac8:	0030      	movs	r0, r6
 800eaca:	f000 f969 	bl	800eda0 <_sbrk_r>
 800eace:	1c43      	adds	r3, r0, #1
 800ead0:	d1db      	bne.n	800ea8a <_malloc_r+0x6a>
 800ead2:	e7c7      	b.n	800ea64 <_malloc_r+0x44>
 800ead4:	20000204 	.word	0x20000204
 800ead8:	20000208 	.word	0x20000208

0800eadc <__ssputs_r>:
 800eadc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eade:	688e      	ldr	r6, [r1, #8]
 800eae0:	b085      	sub	sp, #20
 800eae2:	0007      	movs	r7, r0
 800eae4:	000c      	movs	r4, r1
 800eae6:	9203      	str	r2, [sp, #12]
 800eae8:	9301      	str	r3, [sp, #4]
 800eaea:	429e      	cmp	r6, r3
 800eaec:	d83c      	bhi.n	800eb68 <__ssputs_r+0x8c>
 800eaee:	2390      	movs	r3, #144	; 0x90
 800eaf0:	898a      	ldrh	r2, [r1, #12]
 800eaf2:	00db      	lsls	r3, r3, #3
 800eaf4:	421a      	tst	r2, r3
 800eaf6:	d034      	beq.n	800eb62 <__ssputs_r+0x86>
 800eaf8:	2503      	movs	r5, #3
 800eafa:	6909      	ldr	r1, [r1, #16]
 800eafc:	6823      	ldr	r3, [r4, #0]
 800eafe:	1a5b      	subs	r3, r3, r1
 800eb00:	9302      	str	r3, [sp, #8]
 800eb02:	6963      	ldr	r3, [r4, #20]
 800eb04:	9802      	ldr	r0, [sp, #8]
 800eb06:	435d      	muls	r5, r3
 800eb08:	0feb      	lsrs	r3, r5, #31
 800eb0a:	195d      	adds	r5, r3, r5
 800eb0c:	9b01      	ldr	r3, [sp, #4]
 800eb0e:	106d      	asrs	r5, r5, #1
 800eb10:	3301      	adds	r3, #1
 800eb12:	181b      	adds	r3, r3, r0
 800eb14:	42ab      	cmp	r3, r5
 800eb16:	d900      	bls.n	800eb1a <__ssputs_r+0x3e>
 800eb18:	001d      	movs	r5, r3
 800eb1a:	0553      	lsls	r3, r2, #21
 800eb1c:	d532      	bpl.n	800eb84 <__ssputs_r+0xa8>
 800eb1e:	0029      	movs	r1, r5
 800eb20:	0038      	movs	r0, r7
 800eb22:	f7ff ff7d 	bl	800ea20 <_malloc_r>
 800eb26:	1e06      	subs	r6, r0, #0
 800eb28:	d109      	bne.n	800eb3e <__ssputs_r+0x62>
 800eb2a:	230c      	movs	r3, #12
 800eb2c:	603b      	str	r3, [r7, #0]
 800eb2e:	2340      	movs	r3, #64	; 0x40
 800eb30:	2001      	movs	r0, #1
 800eb32:	89a2      	ldrh	r2, [r4, #12]
 800eb34:	4240      	negs	r0, r0
 800eb36:	4313      	orrs	r3, r2
 800eb38:	81a3      	strh	r3, [r4, #12]
 800eb3a:	b005      	add	sp, #20
 800eb3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eb3e:	9a02      	ldr	r2, [sp, #8]
 800eb40:	6921      	ldr	r1, [r4, #16]
 800eb42:	f7ff fb6e 	bl	800e222 <memcpy>
 800eb46:	89a3      	ldrh	r3, [r4, #12]
 800eb48:	4a14      	ldr	r2, [pc, #80]	; (800eb9c <__ssputs_r+0xc0>)
 800eb4a:	401a      	ands	r2, r3
 800eb4c:	2380      	movs	r3, #128	; 0x80
 800eb4e:	4313      	orrs	r3, r2
 800eb50:	81a3      	strh	r3, [r4, #12]
 800eb52:	9b02      	ldr	r3, [sp, #8]
 800eb54:	6126      	str	r6, [r4, #16]
 800eb56:	18f6      	adds	r6, r6, r3
 800eb58:	6026      	str	r6, [r4, #0]
 800eb5a:	6165      	str	r5, [r4, #20]
 800eb5c:	9e01      	ldr	r6, [sp, #4]
 800eb5e:	1aed      	subs	r5, r5, r3
 800eb60:	60a5      	str	r5, [r4, #8]
 800eb62:	9b01      	ldr	r3, [sp, #4]
 800eb64:	429e      	cmp	r6, r3
 800eb66:	d900      	bls.n	800eb6a <__ssputs_r+0x8e>
 800eb68:	9e01      	ldr	r6, [sp, #4]
 800eb6a:	0032      	movs	r2, r6
 800eb6c:	9903      	ldr	r1, [sp, #12]
 800eb6e:	6820      	ldr	r0, [r4, #0]
 800eb70:	f000 f968 	bl	800ee44 <memmove>
 800eb74:	68a3      	ldr	r3, [r4, #8]
 800eb76:	2000      	movs	r0, #0
 800eb78:	1b9b      	subs	r3, r3, r6
 800eb7a:	60a3      	str	r3, [r4, #8]
 800eb7c:	6823      	ldr	r3, [r4, #0]
 800eb7e:	199e      	adds	r6, r3, r6
 800eb80:	6026      	str	r6, [r4, #0]
 800eb82:	e7da      	b.n	800eb3a <__ssputs_r+0x5e>
 800eb84:	002a      	movs	r2, r5
 800eb86:	0038      	movs	r0, r7
 800eb88:	f000 f980 	bl	800ee8c <_realloc_r>
 800eb8c:	1e06      	subs	r6, r0, #0
 800eb8e:	d1e0      	bne.n	800eb52 <__ssputs_r+0x76>
 800eb90:	0038      	movs	r0, r7
 800eb92:	6921      	ldr	r1, [r4, #16]
 800eb94:	f7ff fefa 	bl	800e98c <_free_r>
 800eb98:	e7c7      	b.n	800eb2a <__ssputs_r+0x4e>
 800eb9a:	46c0      	nop			; (mov r8, r8)
 800eb9c:	fffffb7f 	.word	0xfffffb7f

0800eba0 <_svfiprintf_r>:
 800eba0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eba2:	b0a1      	sub	sp, #132	; 0x84
 800eba4:	9003      	str	r0, [sp, #12]
 800eba6:	001d      	movs	r5, r3
 800eba8:	898b      	ldrh	r3, [r1, #12]
 800ebaa:	000f      	movs	r7, r1
 800ebac:	0016      	movs	r6, r2
 800ebae:	061b      	lsls	r3, r3, #24
 800ebb0:	d511      	bpl.n	800ebd6 <_svfiprintf_r+0x36>
 800ebb2:	690b      	ldr	r3, [r1, #16]
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	d10e      	bne.n	800ebd6 <_svfiprintf_r+0x36>
 800ebb8:	2140      	movs	r1, #64	; 0x40
 800ebba:	f7ff ff31 	bl	800ea20 <_malloc_r>
 800ebbe:	6038      	str	r0, [r7, #0]
 800ebc0:	6138      	str	r0, [r7, #16]
 800ebc2:	2800      	cmp	r0, #0
 800ebc4:	d105      	bne.n	800ebd2 <_svfiprintf_r+0x32>
 800ebc6:	230c      	movs	r3, #12
 800ebc8:	9a03      	ldr	r2, [sp, #12]
 800ebca:	3801      	subs	r0, #1
 800ebcc:	6013      	str	r3, [r2, #0]
 800ebce:	b021      	add	sp, #132	; 0x84
 800ebd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ebd2:	2340      	movs	r3, #64	; 0x40
 800ebd4:	617b      	str	r3, [r7, #20]
 800ebd6:	2300      	movs	r3, #0
 800ebd8:	ac08      	add	r4, sp, #32
 800ebda:	6163      	str	r3, [r4, #20]
 800ebdc:	3320      	adds	r3, #32
 800ebde:	7663      	strb	r3, [r4, #25]
 800ebe0:	3310      	adds	r3, #16
 800ebe2:	76a3      	strb	r3, [r4, #26]
 800ebe4:	9507      	str	r5, [sp, #28]
 800ebe6:	0035      	movs	r5, r6
 800ebe8:	782b      	ldrb	r3, [r5, #0]
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d001      	beq.n	800ebf2 <_svfiprintf_r+0x52>
 800ebee:	2b25      	cmp	r3, #37	; 0x25
 800ebf0:	d147      	bne.n	800ec82 <_svfiprintf_r+0xe2>
 800ebf2:	1bab      	subs	r3, r5, r6
 800ebf4:	9305      	str	r3, [sp, #20]
 800ebf6:	42b5      	cmp	r5, r6
 800ebf8:	d00c      	beq.n	800ec14 <_svfiprintf_r+0x74>
 800ebfa:	0032      	movs	r2, r6
 800ebfc:	0039      	movs	r1, r7
 800ebfe:	9803      	ldr	r0, [sp, #12]
 800ec00:	f7ff ff6c 	bl	800eadc <__ssputs_r>
 800ec04:	1c43      	adds	r3, r0, #1
 800ec06:	d100      	bne.n	800ec0a <_svfiprintf_r+0x6a>
 800ec08:	e0ae      	b.n	800ed68 <_svfiprintf_r+0x1c8>
 800ec0a:	6962      	ldr	r2, [r4, #20]
 800ec0c:	9b05      	ldr	r3, [sp, #20]
 800ec0e:	4694      	mov	ip, r2
 800ec10:	4463      	add	r3, ip
 800ec12:	6163      	str	r3, [r4, #20]
 800ec14:	782b      	ldrb	r3, [r5, #0]
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d100      	bne.n	800ec1c <_svfiprintf_r+0x7c>
 800ec1a:	e0a5      	b.n	800ed68 <_svfiprintf_r+0x1c8>
 800ec1c:	2201      	movs	r2, #1
 800ec1e:	2300      	movs	r3, #0
 800ec20:	4252      	negs	r2, r2
 800ec22:	6062      	str	r2, [r4, #4]
 800ec24:	a904      	add	r1, sp, #16
 800ec26:	3254      	adds	r2, #84	; 0x54
 800ec28:	1852      	adds	r2, r2, r1
 800ec2a:	1c6e      	adds	r6, r5, #1
 800ec2c:	6023      	str	r3, [r4, #0]
 800ec2e:	60e3      	str	r3, [r4, #12]
 800ec30:	60a3      	str	r3, [r4, #8]
 800ec32:	7013      	strb	r3, [r2, #0]
 800ec34:	65a3      	str	r3, [r4, #88]	; 0x58
 800ec36:	2205      	movs	r2, #5
 800ec38:	7831      	ldrb	r1, [r6, #0]
 800ec3a:	4854      	ldr	r0, [pc, #336]	; (800ed8c <_svfiprintf_r+0x1ec>)
 800ec3c:	f7ff fae6 	bl	800e20c <memchr>
 800ec40:	1c75      	adds	r5, r6, #1
 800ec42:	2800      	cmp	r0, #0
 800ec44:	d11f      	bne.n	800ec86 <_svfiprintf_r+0xe6>
 800ec46:	6822      	ldr	r2, [r4, #0]
 800ec48:	06d3      	lsls	r3, r2, #27
 800ec4a:	d504      	bpl.n	800ec56 <_svfiprintf_r+0xb6>
 800ec4c:	2353      	movs	r3, #83	; 0x53
 800ec4e:	a904      	add	r1, sp, #16
 800ec50:	185b      	adds	r3, r3, r1
 800ec52:	2120      	movs	r1, #32
 800ec54:	7019      	strb	r1, [r3, #0]
 800ec56:	0713      	lsls	r3, r2, #28
 800ec58:	d504      	bpl.n	800ec64 <_svfiprintf_r+0xc4>
 800ec5a:	2353      	movs	r3, #83	; 0x53
 800ec5c:	a904      	add	r1, sp, #16
 800ec5e:	185b      	adds	r3, r3, r1
 800ec60:	212b      	movs	r1, #43	; 0x2b
 800ec62:	7019      	strb	r1, [r3, #0]
 800ec64:	7833      	ldrb	r3, [r6, #0]
 800ec66:	2b2a      	cmp	r3, #42	; 0x2a
 800ec68:	d016      	beq.n	800ec98 <_svfiprintf_r+0xf8>
 800ec6a:	0035      	movs	r5, r6
 800ec6c:	2100      	movs	r1, #0
 800ec6e:	200a      	movs	r0, #10
 800ec70:	68e3      	ldr	r3, [r4, #12]
 800ec72:	782a      	ldrb	r2, [r5, #0]
 800ec74:	1c6e      	adds	r6, r5, #1
 800ec76:	3a30      	subs	r2, #48	; 0x30
 800ec78:	2a09      	cmp	r2, #9
 800ec7a:	d94e      	bls.n	800ed1a <_svfiprintf_r+0x17a>
 800ec7c:	2900      	cmp	r1, #0
 800ec7e:	d111      	bne.n	800eca4 <_svfiprintf_r+0x104>
 800ec80:	e017      	b.n	800ecb2 <_svfiprintf_r+0x112>
 800ec82:	3501      	adds	r5, #1
 800ec84:	e7b0      	b.n	800ebe8 <_svfiprintf_r+0x48>
 800ec86:	4b41      	ldr	r3, [pc, #260]	; (800ed8c <_svfiprintf_r+0x1ec>)
 800ec88:	6822      	ldr	r2, [r4, #0]
 800ec8a:	1ac0      	subs	r0, r0, r3
 800ec8c:	2301      	movs	r3, #1
 800ec8e:	4083      	lsls	r3, r0
 800ec90:	4313      	orrs	r3, r2
 800ec92:	002e      	movs	r6, r5
 800ec94:	6023      	str	r3, [r4, #0]
 800ec96:	e7ce      	b.n	800ec36 <_svfiprintf_r+0x96>
 800ec98:	9b07      	ldr	r3, [sp, #28]
 800ec9a:	1d19      	adds	r1, r3, #4
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	9107      	str	r1, [sp, #28]
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	db01      	blt.n	800eca8 <_svfiprintf_r+0x108>
 800eca4:	930b      	str	r3, [sp, #44]	; 0x2c
 800eca6:	e004      	b.n	800ecb2 <_svfiprintf_r+0x112>
 800eca8:	425b      	negs	r3, r3
 800ecaa:	60e3      	str	r3, [r4, #12]
 800ecac:	2302      	movs	r3, #2
 800ecae:	4313      	orrs	r3, r2
 800ecb0:	6023      	str	r3, [r4, #0]
 800ecb2:	782b      	ldrb	r3, [r5, #0]
 800ecb4:	2b2e      	cmp	r3, #46	; 0x2e
 800ecb6:	d10a      	bne.n	800ecce <_svfiprintf_r+0x12e>
 800ecb8:	786b      	ldrb	r3, [r5, #1]
 800ecba:	2b2a      	cmp	r3, #42	; 0x2a
 800ecbc:	d135      	bne.n	800ed2a <_svfiprintf_r+0x18a>
 800ecbe:	9b07      	ldr	r3, [sp, #28]
 800ecc0:	3502      	adds	r5, #2
 800ecc2:	1d1a      	adds	r2, r3, #4
 800ecc4:	681b      	ldr	r3, [r3, #0]
 800ecc6:	9207      	str	r2, [sp, #28]
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	db2b      	blt.n	800ed24 <_svfiprintf_r+0x184>
 800eccc:	9309      	str	r3, [sp, #36]	; 0x24
 800ecce:	4e30      	ldr	r6, [pc, #192]	; (800ed90 <_svfiprintf_r+0x1f0>)
 800ecd0:	2203      	movs	r2, #3
 800ecd2:	0030      	movs	r0, r6
 800ecd4:	7829      	ldrb	r1, [r5, #0]
 800ecd6:	f7ff fa99 	bl	800e20c <memchr>
 800ecda:	2800      	cmp	r0, #0
 800ecdc:	d006      	beq.n	800ecec <_svfiprintf_r+0x14c>
 800ecde:	2340      	movs	r3, #64	; 0x40
 800ece0:	1b80      	subs	r0, r0, r6
 800ece2:	4083      	lsls	r3, r0
 800ece4:	6822      	ldr	r2, [r4, #0]
 800ece6:	3501      	adds	r5, #1
 800ece8:	4313      	orrs	r3, r2
 800ecea:	6023      	str	r3, [r4, #0]
 800ecec:	7829      	ldrb	r1, [r5, #0]
 800ecee:	2206      	movs	r2, #6
 800ecf0:	4828      	ldr	r0, [pc, #160]	; (800ed94 <_svfiprintf_r+0x1f4>)
 800ecf2:	1c6e      	adds	r6, r5, #1
 800ecf4:	7621      	strb	r1, [r4, #24]
 800ecf6:	f7ff fa89 	bl	800e20c <memchr>
 800ecfa:	2800      	cmp	r0, #0
 800ecfc:	d03c      	beq.n	800ed78 <_svfiprintf_r+0x1d8>
 800ecfe:	4b26      	ldr	r3, [pc, #152]	; (800ed98 <_svfiprintf_r+0x1f8>)
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d125      	bne.n	800ed50 <_svfiprintf_r+0x1b0>
 800ed04:	2207      	movs	r2, #7
 800ed06:	9b07      	ldr	r3, [sp, #28]
 800ed08:	3307      	adds	r3, #7
 800ed0a:	4393      	bics	r3, r2
 800ed0c:	3308      	adds	r3, #8
 800ed0e:	9307      	str	r3, [sp, #28]
 800ed10:	6963      	ldr	r3, [r4, #20]
 800ed12:	9a04      	ldr	r2, [sp, #16]
 800ed14:	189b      	adds	r3, r3, r2
 800ed16:	6163      	str	r3, [r4, #20]
 800ed18:	e765      	b.n	800ebe6 <_svfiprintf_r+0x46>
 800ed1a:	4343      	muls	r3, r0
 800ed1c:	0035      	movs	r5, r6
 800ed1e:	2101      	movs	r1, #1
 800ed20:	189b      	adds	r3, r3, r2
 800ed22:	e7a6      	b.n	800ec72 <_svfiprintf_r+0xd2>
 800ed24:	2301      	movs	r3, #1
 800ed26:	425b      	negs	r3, r3
 800ed28:	e7d0      	b.n	800eccc <_svfiprintf_r+0x12c>
 800ed2a:	2300      	movs	r3, #0
 800ed2c:	200a      	movs	r0, #10
 800ed2e:	001a      	movs	r2, r3
 800ed30:	3501      	adds	r5, #1
 800ed32:	6063      	str	r3, [r4, #4]
 800ed34:	7829      	ldrb	r1, [r5, #0]
 800ed36:	1c6e      	adds	r6, r5, #1
 800ed38:	3930      	subs	r1, #48	; 0x30
 800ed3a:	2909      	cmp	r1, #9
 800ed3c:	d903      	bls.n	800ed46 <_svfiprintf_r+0x1a6>
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d0c5      	beq.n	800ecce <_svfiprintf_r+0x12e>
 800ed42:	9209      	str	r2, [sp, #36]	; 0x24
 800ed44:	e7c3      	b.n	800ecce <_svfiprintf_r+0x12e>
 800ed46:	4342      	muls	r2, r0
 800ed48:	0035      	movs	r5, r6
 800ed4a:	2301      	movs	r3, #1
 800ed4c:	1852      	adds	r2, r2, r1
 800ed4e:	e7f1      	b.n	800ed34 <_svfiprintf_r+0x194>
 800ed50:	ab07      	add	r3, sp, #28
 800ed52:	9300      	str	r3, [sp, #0]
 800ed54:	003a      	movs	r2, r7
 800ed56:	0021      	movs	r1, r4
 800ed58:	4b10      	ldr	r3, [pc, #64]	; (800ed9c <_svfiprintf_r+0x1fc>)
 800ed5a:	9803      	ldr	r0, [sp, #12]
 800ed5c:	f7fd ffae 	bl	800ccbc <_printf_float>
 800ed60:	9004      	str	r0, [sp, #16]
 800ed62:	9b04      	ldr	r3, [sp, #16]
 800ed64:	3301      	adds	r3, #1
 800ed66:	d1d3      	bne.n	800ed10 <_svfiprintf_r+0x170>
 800ed68:	89bb      	ldrh	r3, [r7, #12]
 800ed6a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800ed6c:	065b      	lsls	r3, r3, #25
 800ed6e:	d400      	bmi.n	800ed72 <_svfiprintf_r+0x1d2>
 800ed70:	e72d      	b.n	800ebce <_svfiprintf_r+0x2e>
 800ed72:	2001      	movs	r0, #1
 800ed74:	4240      	negs	r0, r0
 800ed76:	e72a      	b.n	800ebce <_svfiprintf_r+0x2e>
 800ed78:	ab07      	add	r3, sp, #28
 800ed7a:	9300      	str	r3, [sp, #0]
 800ed7c:	003a      	movs	r2, r7
 800ed7e:	0021      	movs	r1, r4
 800ed80:	4b06      	ldr	r3, [pc, #24]	; (800ed9c <_svfiprintf_r+0x1fc>)
 800ed82:	9803      	ldr	r0, [sp, #12]
 800ed84:	f7fe fa58 	bl	800d238 <_printf_i>
 800ed88:	e7ea      	b.n	800ed60 <_svfiprintf_r+0x1c0>
 800ed8a:	46c0      	nop			; (mov r8, r8)
 800ed8c:	0801289c 	.word	0x0801289c
 800ed90:	080128a2 	.word	0x080128a2
 800ed94:	080128a6 	.word	0x080128a6
 800ed98:	0800ccbd 	.word	0x0800ccbd
 800ed9c:	0800eadd 	.word	0x0800eadd

0800eda0 <_sbrk_r>:
 800eda0:	2300      	movs	r3, #0
 800eda2:	b570      	push	{r4, r5, r6, lr}
 800eda4:	4d06      	ldr	r5, [pc, #24]	; (800edc0 <_sbrk_r+0x20>)
 800eda6:	0004      	movs	r4, r0
 800eda8:	0008      	movs	r0, r1
 800edaa:	602b      	str	r3, [r5, #0]
 800edac:	f7fa fcea 	bl	8009784 <_sbrk>
 800edb0:	1c43      	adds	r3, r0, #1
 800edb2:	d103      	bne.n	800edbc <_sbrk_r+0x1c>
 800edb4:	682b      	ldr	r3, [r5, #0]
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d000      	beq.n	800edbc <_sbrk_r+0x1c>
 800edba:	6023      	str	r3, [r4, #0]
 800edbc:	bd70      	pop	{r4, r5, r6, pc}
 800edbe:	46c0      	nop			; (mov r8, r8)
 800edc0:	200005c8 	.word	0x200005c8

0800edc4 <__assert_func>:
 800edc4:	b530      	push	{r4, r5, lr}
 800edc6:	0014      	movs	r4, r2
 800edc8:	001a      	movs	r2, r3
 800edca:	4b09      	ldr	r3, [pc, #36]	; (800edf0 <__assert_func+0x2c>)
 800edcc:	0005      	movs	r5, r0
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	b085      	sub	sp, #20
 800edd2:	68d8      	ldr	r0, [r3, #12]
 800edd4:	4b07      	ldr	r3, [pc, #28]	; (800edf4 <__assert_func+0x30>)
 800edd6:	2c00      	cmp	r4, #0
 800edd8:	d101      	bne.n	800edde <__assert_func+0x1a>
 800edda:	4b07      	ldr	r3, [pc, #28]	; (800edf8 <__assert_func+0x34>)
 800eddc:	001c      	movs	r4, r3
 800edde:	9301      	str	r3, [sp, #4]
 800ede0:	9100      	str	r1, [sp, #0]
 800ede2:	002b      	movs	r3, r5
 800ede4:	4905      	ldr	r1, [pc, #20]	; (800edfc <__assert_func+0x38>)
 800ede6:	9402      	str	r4, [sp, #8]
 800ede8:	f000 f80a 	bl	800ee00 <fiprintf>
 800edec:	f000 fab2 	bl	800f354 <abort>
 800edf0:	20000010 	.word	0x20000010
 800edf4:	080128ad 	.word	0x080128ad
 800edf8:	080128e8 	.word	0x080128e8
 800edfc:	080128ba 	.word	0x080128ba

0800ee00 <fiprintf>:
 800ee00:	b40e      	push	{r1, r2, r3}
 800ee02:	b503      	push	{r0, r1, lr}
 800ee04:	0001      	movs	r1, r0
 800ee06:	ab03      	add	r3, sp, #12
 800ee08:	4804      	ldr	r0, [pc, #16]	; (800ee1c <fiprintf+0x1c>)
 800ee0a:	cb04      	ldmia	r3!, {r2}
 800ee0c:	6800      	ldr	r0, [r0, #0]
 800ee0e:	9301      	str	r3, [sp, #4]
 800ee10:	f000 f88a 	bl	800ef28 <_vfiprintf_r>
 800ee14:	b002      	add	sp, #8
 800ee16:	bc08      	pop	{r3}
 800ee18:	b003      	add	sp, #12
 800ee1a:	4718      	bx	r3
 800ee1c:	20000010 	.word	0x20000010

0800ee20 <__ascii_mbtowc>:
 800ee20:	b082      	sub	sp, #8
 800ee22:	2900      	cmp	r1, #0
 800ee24:	d100      	bne.n	800ee28 <__ascii_mbtowc+0x8>
 800ee26:	a901      	add	r1, sp, #4
 800ee28:	1e10      	subs	r0, r2, #0
 800ee2a:	d006      	beq.n	800ee3a <__ascii_mbtowc+0x1a>
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	d006      	beq.n	800ee3e <__ascii_mbtowc+0x1e>
 800ee30:	7813      	ldrb	r3, [r2, #0]
 800ee32:	600b      	str	r3, [r1, #0]
 800ee34:	7810      	ldrb	r0, [r2, #0]
 800ee36:	1e43      	subs	r3, r0, #1
 800ee38:	4198      	sbcs	r0, r3
 800ee3a:	b002      	add	sp, #8
 800ee3c:	4770      	bx	lr
 800ee3e:	2002      	movs	r0, #2
 800ee40:	4240      	negs	r0, r0
 800ee42:	e7fa      	b.n	800ee3a <__ascii_mbtowc+0x1a>

0800ee44 <memmove>:
 800ee44:	b510      	push	{r4, lr}
 800ee46:	4288      	cmp	r0, r1
 800ee48:	d902      	bls.n	800ee50 <memmove+0xc>
 800ee4a:	188b      	adds	r3, r1, r2
 800ee4c:	4298      	cmp	r0, r3
 800ee4e:	d303      	bcc.n	800ee58 <memmove+0x14>
 800ee50:	2300      	movs	r3, #0
 800ee52:	e007      	b.n	800ee64 <memmove+0x20>
 800ee54:	5c8b      	ldrb	r3, [r1, r2]
 800ee56:	5483      	strb	r3, [r0, r2]
 800ee58:	3a01      	subs	r2, #1
 800ee5a:	d2fb      	bcs.n	800ee54 <memmove+0x10>
 800ee5c:	bd10      	pop	{r4, pc}
 800ee5e:	5ccc      	ldrb	r4, [r1, r3]
 800ee60:	54c4      	strb	r4, [r0, r3]
 800ee62:	3301      	adds	r3, #1
 800ee64:	429a      	cmp	r2, r3
 800ee66:	d1fa      	bne.n	800ee5e <memmove+0x1a>
 800ee68:	e7f8      	b.n	800ee5c <memmove+0x18>
	...

0800ee6c <__malloc_lock>:
 800ee6c:	b510      	push	{r4, lr}
 800ee6e:	4802      	ldr	r0, [pc, #8]	; (800ee78 <__malloc_lock+0xc>)
 800ee70:	f000 fc47 	bl	800f702 <__retarget_lock_acquire_recursive>
 800ee74:	bd10      	pop	{r4, pc}
 800ee76:	46c0      	nop			; (mov r8, r8)
 800ee78:	200005d0 	.word	0x200005d0

0800ee7c <__malloc_unlock>:
 800ee7c:	b510      	push	{r4, lr}
 800ee7e:	4802      	ldr	r0, [pc, #8]	; (800ee88 <__malloc_unlock+0xc>)
 800ee80:	f000 fc40 	bl	800f704 <__retarget_lock_release_recursive>
 800ee84:	bd10      	pop	{r4, pc}
 800ee86:	46c0      	nop			; (mov r8, r8)
 800ee88:	200005d0 	.word	0x200005d0

0800ee8c <_realloc_r>:
 800ee8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee8e:	0007      	movs	r7, r0
 800ee90:	000d      	movs	r5, r1
 800ee92:	0016      	movs	r6, r2
 800ee94:	2900      	cmp	r1, #0
 800ee96:	d105      	bne.n	800eea4 <_realloc_r+0x18>
 800ee98:	0011      	movs	r1, r2
 800ee9a:	f7ff fdc1 	bl	800ea20 <_malloc_r>
 800ee9e:	0004      	movs	r4, r0
 800eea0:	0020      	movs	r0, r4
 800eea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eea4:	2a00      	cmp	r2, #0
 800eea6:	d103      	bne.n	800eeb0 <_realloc_r+0x24>
 800eea8:	f7ff fd70 	bl	800e98c <_free_r>
 800eeac:	0034      	movs	r4, r6
 800eeae:	e7f7      	b.n	800eea0 <_realloc_r+0x14>
 800eeb0:	f000 fc96 	bl	800f7e0 <_malloc_usable_size_r>
 800eeb4:	002c      	movs	r4, r5
 800eeb6:	42b0      	cmp	r0, r6
 800eeb8:	d2f2      	bcs.n	800eea0 <_realloc_r+0x14>
 800eeba:	0031      	movs	r1, r6
 800eebc:	0038      	movs	r0, r7
 800eebe:	f7ff fdaf 	bl	800ea20 <_malloc_r>
 800eec2:	1e04      	subs	r4, r0, #0
 800eec4:	d0ec      	beq.n	800eea0 <_realloc_r+0x14>
 800eec6:	0029      	movs	r1, r5
 800eec8:	0032      	movs	r2, r6
 800eeca:	f7ff f9aa 	bl	800e222 <memcpy>
 800eece:	0029      	movs	r1, r5
 800eed0:	0038      	movs	r0, r7
 800eed2:	f7ff fd5b 	bl	800e98c <_free_r>
 800eed6:	e7e3      	b.n	800eea0 <_realloc_r+0x14>

0800eed8 <__sfputc_r>:
 800eed8:	6893      	ldr	r3, [r2, #8]
 800eeda:	b510      	push	{r4, lr}
 800eedc:	3b01      	subs	r3, #1
 800eede:	6093      	str	r3, [r2, #8]
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	da04      	bge.n	800eeee <__sfputc_r+0x16>
 800eee4:	6994      	ldr	r4, [r2, #24]
 800eee6:	42a3      	cmp	r3, r4
 800eee8:	db07      	blt.n	800eefa <__sfputc_r+0x22>
 800eeea:	290a      	cmp	r1, #10
 800eeec:	d005      	beq.n	800eefa <__sfputc_r+0x22>
 800eeee:	6813      	ldr	r3, [r2, #0]
 800eef0:	1c58      	adds	r0, r3, #1
 800eef2:	6010      	str	r0, [r2, #0]
 800eef4:	7019      	strb	r1, [r3, #0]
 800eef6:	0008      	movs	r0, r1
 800eef8:	bd10      	pop	{r4, pc}
 800eefa:	f000 f94f 	bl	800f19c <__swbuf_r>
 800eefe:	0001      	movs	r1, r0
 800ef00:	e7f9      	b.n	800eef6 <__sfputc_r+0x1e>

0800ef02 <__sfputs_r>:
 800ef02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef04:	0006      	movs	r6, r0
 800ef06:	000f      	movs	r7, r1
 800ef08:	0014      	movs	r4, r2
 800ef0a:	18d5      	adds	r5, r2, r3
 800ef0c:	42ac      	cmp	r4, r5
 800ef0e:	d101      	bne.n	800ef14 <__sfputs_r+0x12>
 800ef10:	2000      	movs	r0, #0
 800ef12:	e007      	b.n	800ef24 <__sfputs_r+0x22>
 800ef14:	7821      	ldrb	r1, [r4, #0]
 800ef16:	003a      	movs	r2, r7
 800ef18:	0030      	movs	r0, r6
 800ef1a:	f7ff ffdd 	bl	800eed8 <__sfputc_r>
 800ef1e:	3401      	adds	r4, #1
 800ef20:	1c43      	adds	r3, r0, #1
 800ef22:	d1f3      	bne.n	800ef0c <__sfputs_r+0xa>
 800ef24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ef28 <_vfiprintf_r>:
 800ef28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef2a:	b0a1      	sub	sp, #132	; 0x84
 800ef2c:	0006      	movs	r6, r0
 800ef2e:	000c      	movs	r4, r1
 800ef30:	001f      	movs	r7, r3
 800ef32:	9203      	str	r2, [sp, #12]
 800ef34:	2800      	cmp	r0, #0
 800ef36:	d004      	beq.n	800ef42 <_vfiprintf_r+0x1a>
 800ef38:	6983      	ldr	r3, [r0, #24]
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	d101      	bne.n	800ef42 <_vfiprintf_r+0x1a>
 800ef3e:	f000 fb3f 	bl	800f5c0 <__sinit>
 800ef42:	4b8e      	ldr	r3, [pc, #568]	; (800f17c <_vfiprintf_r+0x254>)
 800ef44:	429c      	cmp	r4, r3
 800ef46:	d11c      	bne.n	800ef82 <_vfiprintf_r+0x5a>
 800ef48:	6874      	ldr	r4, [r6, #4]
 800ef4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ef4c:	07db      	lsls	r3, r3, #31
 800ef4e:	d405      	bmi.n	800ef5c <_vfiprintf_r+0x34>
 800ef50:	89a3      	ldrh	r3, [r4, #12]
 800ef52:	059b      	lsls	r3, r3, #22
 800ef54:	d402      	bmi.n	800ef5c <_vfiprintf_r+0x34>
 800ef56:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ef58:	f000 fbd3 	bl	800f702 <__retarget_lock_acquire_recursive>
 800ef5c:	89a3      	ldrh	r3, [r4, #12]
 800ef5e:	071b      	lsls	r3, r3, #28
 800ef60:	d502      	bpl.n	800ef68 <_vfiprintf_r+0x40>
 800ef62:	6923      	ldr	r3, [r4, #16]
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d11d      	bne.n	800efa4 <_vfiprintf_r+0x7c>
 800ef68:	0021      	movs	r1, r4
 800ef6a:	0030      	movs	r0, r6
 800ef6c:	f000 f97a 	bl	800f264 <__swsetup_r>
 800ef70:	2800      	cmp	r0, #0
 800ef72:	d017      	beq.n	800efa4 <_vfiprintf_r+0x7c>
 800ef74:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ef76:	07db      	lsls	r3, r3, #31
 800ef78:	d50d      	bpl.n	800ef96 <_vfiprintf_r+0x6e>
 800ef7a:	2001      	movs	r0, #1
 800ef7c:	4240      	negs	r0, r0
 800ef7e:	b021      	add	sp, #132	; 0x84
 800ef80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef82:	4b7f      	ldr	r3, [pc, #508]	; (800f180 <_vfiprintf_r+0x258>)
 800ef84:	429c      	cmp	r4, r3
 800ef86:	d101      	bne.n	800ef8c <_vfiprintf_r+0x64>
 800ef88:	68b4      	ldr	r4, [r6, #8]
 800ef8a:	e7de      	b.n	800ef4a <_vfiprintf_r+0x22>
 800ef8c:	4b7d      	ldr	r3, [pc, #500]	; (800f184 <_vfiprintf_r+0x25c>)
 800ef8e:	429c      	cmp	r4, r3
 800ef90:	d1db      	bne.n	800ef4a <_vfiprintf_r+0x22>
 800ef92:	68f4      	ldr	r4, [r6, #12]
 800ef94:	e7d9      	b.n	800ef4a <_vfiprintf_r+0x22>
 800ef96:	89a3      	ldrh	r3, [r4, #12]
 800ef98:	059b      	lsls	r3, r3, #22
 800ef9a:	d4ee      	bmi.n	800ef7a <_vfiprintf_r+0x52>
 800ef9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ef9e:	f000 fbb1 	bl	800f704 <__retarget_lock_release_recursive>
 800efa2:	e7ea      	b.n	800ef7a <_vfiprintf_r+0x52>
 800efa4:	2300      	movs	r3, #0
 800efa6:	ad08      	add	r5, sp, #32
 800efa8:	616b      	str	r3, [r5, #20]
 800efaa:	3320      	adds	r3, #32
 800efac:	766b      	strb	r3, [r5, #25]
 800efae:	3310      	adds	r3, #16
 800efb0:	76ab      	strb	r3, [r5, #26]
 800efb2:	9707      	str	r7, [sp, #28]
 800efb4:	9f03      	ldr	r7, [sp, #12]
 800efb6:	783b      	ldrb	r3, [r7, #0]
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d001      	beq.n	800efc0 <_vfiprintf_r+0x98>
 800efbc:	2b25      	cmp	r3, #37	; 0x25
 800efbe:	d14e      	bne.n	800f05e <_vfiprintf_r+0x136>
 800efc0:	9b03      	ldr	r3, [sp, #12]
 800efc2:	1afb      	subs	r3, r7, r3
 800efc4:	9305      	str	r3, [sp, #20]
 800efc6:	9b03      	ldr	r3, [sp, #12]
 800efc8:	429f      	cmp	r7, r3
 800efca:	d00d      	beq.n	800efe8 <_vfiprintf_r+0xc0>
 800efcc:	9b05      	ldr	r3, [sp, #20]
 800efce:	0021      	movs	r1, r4
 800efd0:	0030      	movs	r0, r6
 800efd2:	9a03      	ldr	r2, [sp, #12]
 800efd4:	f7ff ff95 	bl	800ef02 <__sfputs_r>
 800efd8:	1c43      	adds	r3, r0, #1
 800efda:	d100      	bne.n	800efde <_vfiprintf_r+0xb6>
 800efdc:	e0b5      	b.n	800f14a <_vfiprintf_r+0x222>
 800efde:	696a      	ldr	r2, [r5, #20]
 800efe0:	9b05      	ldr	r3, [sp, #20]
 800efe2:	4694      	mov	ip, r2
 800efe4:	4463      	add	r3, ip
 800efe6:	616b      	str	r3, [r5, #20]
 800efe8:	783b      	ldrb	r3, [r7, #0]
 800efea:	2b00      	cmp	r3, #0
 800efec:	d100      	bne.n	800eff0 <_vfiprintf_r+0xc8>
 800efee:	e0ac      	b.n	800f14a <_vfiprintf_r+0x222>
 800eff0:	2201      	movs	r2, #1
 800eff2:	1c7b      	adds	r3, r7, #1
 800eff4:	9303      	str	r3, [sp, #12]
 800eff6:	2300      	movs	r3, #0
 800eff8:	4252      	negs	r2, r2
 800effa:	606a      	str	r2, [r5, #4]
 800effc:	a904      	add	r1, sp, #16
 800effe:	3254      	adds	r2, #84	; 0x54
 800f000:	1852      	adds	r2, r2, r1
 800f002:	602b      	str	r3, [r5, #0]
 800f004:	60eb      	str	r3, [r5, #12]
 800f006:	60ab      	str	r3, [r5, #8]
 800f008:	7013      	strb	r3, [r2, #0]
 800f00a:	65ab      	str	r3, [r5, #88]	; 0x58
 800f00c:	9b03      	ldr	r3, [sp, #12]
 800f00e:	2205      	movs	r2, #5
 800f010:	7819      	ldrb	r1, [r3, #0]
 800f012:	485d      	ldr	r0, [pc, #372]	; (800f188 <_vfiprintf_r+0x260>)
 800f014:	f7ff f8fa 	bl	800e20c <memchr>
 800f018:	9b03      	ldr	r3, [sp, #12]
 800f01a:	1c5f      	adds	r7, r3, #1
 800f01c:	2800      	cmp	r0, #0
 800f01e:	d120      	bne.n	800f062 <_vfiprintf_r+0x13a>
 800f020:	682a      	ldr	r2, [r5, #0]
 800f022:	06d3      	lsls	r3, r2, #27
 800f024:	d504      	bpl.n	800f030 <_vfiprintf_r+0x108>
 800f026:	2353      	movs	r3, #83	; 0x53
 800f028:	a904      	add	r1, sp, #16
 800f02a:	185b      	adds	r3, r3, r1
 800f02c:	2120      	movs	r1, #32
 800f02e:	7019      	strb	r1, [r3, #0]
 800f030:	0713      	lsls	r3, r2, #28
 800f032:	d504      	bpl.n	800f03e <_vfiprintf_r+0x116>
 800f034:	2353      	movs	r3, #83	; 0x53
 800f036:	a904      	add	r1, sp, #16
 800f038:	185b      	adds	r3, r3, r1
 800f03a:	212b      	movs	r1, #43	; 0x2b
 800f03c:	7019      	strb	r1, [r3, #0]
 800f03e:	9b03      	ldr	r3, [sp, #12]
 800f040:	781b      	ldrb	r3, [r3, #0]
 800f042:	2b2a      	cmp	r3, #42	; 0x2a
 800f044:	d016      	beq.n	800f074 <_vfiprintf_r+0x14c>
 800f046:	2100      	movs	r1, #0
 800f048:	68eb      	ldr	r3, [r5, #12]
 800f04a:	9f03      	ldr	r7, [sp, #12]
 800f04c:	783a      	ldrb	r2, [r7, #0]
 800f04e:	1c78      	adds	r0, r7, #1
 800f050:	3a30      	subs	r2, #48	; 0x30
 800f052:	4684      	mov	ip, r0
 800f054:	2a09      	cmp	r2, #9
 800f056:	d94f      	bls.n	800f0f8 <_vfiprintf_r+0x1d0>
 800f058:	2900      	cmp	r1, #0
 800f05a:	d111      	bne.n	800f080 <_vfiprintf_r+0x158>
 800f05c:	e017      	b.n	800f08e <_vfiprintf_r+0x166>
 800f05e:	3701      	adds	r7, #1
 800f060:	e7a9      	b.n	800efb6 <_vfiprintf_r+0x8e>
 800f062:	4b49      	ldr	r3, [pc, #292]	; (800f188 <_vfiprintf_r+0x260>)
 800f064:	682a      	ldr	r2, [r5, #0]
 800f066:	1ac0      	subs	r0, r0, r3
 800f068:	2301      	movs	r3, #1
 800f06a:	4083      	lsls	r3, r0
 800f06c:	4313      	orrs	r3, r2
 800f06e:	602b      	str	r3, [r5, #0]
 800f070:	9703      	str	r7, [sp, #12]
 800f072:	e7cb      	b.n	800f00c <_vfiprintf_r+0xe4>
 800f074:	9b07      	ldr	r3, [sp, #28]
 800f076:	1d19      	adds	r1, r3, #4
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	9107      	str	r1, [sp, #28]
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	db01      	blt.n	800f084 <_vfiprintf_r+0x15c>
 800f080:	930b      	str	r3, [sp, #44]	; 0x2c
 800f082:	e004      	b.n	800f08e <_vfiprintf_r+0x166>
 800f084:	425b      	negs	r3, r3
 800f086:	60eb      	str	r3, [r5, #12]
 800f088:	2302      	movs	r3, #2
 800f08a:	4313      	orrs	r3, r2
 800f08c:	602b      	str	r3, [r5, #0]
 800f08e:	783b      	ldrb	r3, [r7, #0]
 800f090:	2b2e      	cmp	r3, #46	; 0x2e
 800f092:	d10a      	bne.n	800f0aa <_vfiprintf_r+0x182>
 800f094:	787b      	ldrb	r3, [r7, #1]
 800f096:	2b2a      	cmp	r3, #42	; 0x2a
 800f098:	d137      	bne.n	800f10a <_vfiprintf_r+0x1e2>
 800f09a:	9b07      	ldr	r3, [sp, #28]
 800f09c:	3702      	adds	r7, #2
 800f09e:	1d1a      	adds	r2, r3, #4
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	9207      	str	r2, [sp, #28]
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	db2d      	blt.n	800f104 <_vfiprintf_r+0x1dc>
 800f0a8:	9309      	str	r3, [sp, #36]	; 0x24
 800f0aa:	2203      	movs	r2, #3
 800f0ac:	7839      	ldrb	r1, [r7, #0]
 800f0ae:	4837      	ldr	r0, [pc, #220]	; (800f18c <_vfiprintf_r+0x264>)
 800f0b0:	f7ff f8ac 	bl	800e20c <memchr>
 800f0b4:	2800      	cmp	r0, #0
 800f0b6:	d007      	beq.n	800f0c8 <_vfiprintf_r+0x1a0>
 800f0b8:	4b34      	ldr	r3, [pc, #208]	; (800f18c <_vfiprintf_r+0x264>)
 800f0ba:	682a      	ldr	r2, [r5, #0]
 800f0bc:	1ac0      	subs	r0, r0, r3
 800f0be:	2340      	movs	r3, #64	; 0x40
 800f0c0:	4083      	lsls	r3, r0
 800f0c2:	4313      	orrs	r3, r2
 800f0c4:	3701      	adds	r7, #1
 800f0c6:	602b      	str	r3, [r5, #0]
 800f0c8:	7839      	ldrb	r1, [r7, #0]
 800f0ca:	1c7b      	adds	r3, r7, #1
 800f0cc:	2206      	movs	r2, #6
 800f0ce:	4830      	ldr	r0, [pc, #192]	; (800f190 <_vfiprintf_r+0x268>)
 800f0d0:	9303      	str	r3, [sp, #12]
 800f0d2:	7629      	strb	r1, [r5, #24]
 800f0d4:	f7ff f89a 	bl	800e20c <memchr>
 800f0d8:	2800      	cmp	r0, #0
 800f0da:	d045      	beq.n	800f168 <_vfiprintf_r+0x240>
 800f0dc:	4b2d      	ldr	r3, [pc, #180]	; (800f194 <_vfiprintf_r+0x26c>)
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d127      	bne.n	800f132 <_vfiprintf_r+0x20a>
 800f0e2:	2207      	movs	r2, #7
 800f0e4:	9b07      	ldr	r3, [sp, #28]
 800f0e6:	3307      	adds	r3, #7
 800f0e8:	4393      	bics	r3, r2
 800f0ea:	3308      	adds	r3, #8
 800f0ec:	9307      	str	r3, [sp, #28]
 800f0ee:	696b      	ldr	r3, [r5, #20]
 800f0f0:	9a04      	ldr	r2, [sp, #16]
 800f0f2:	189b      	adds	r3, r3, r2
 800f0f4:	616b      	str	r3, [r5, #20]
 800f0f6:	e75d      	b.n	800efb4 <_vfiprintf_r+0x8c>
 800f0f8:	210a      	movs	r1, #10
 800f0fa:	434b      	muls	r3, r1
 800f0fc:	4667      	mov	r7, ip
 800f0fe:	189b      	adds	r3, r3, r2
 800f100:	3909      	subs	r1, #9
 800f102:	e7a3      	b.n	800f04c <_vfiprintf_r+0x124>
 800f104:	2301      	movs	r3, #1
 800f106:	425b      	negs	r3, r3
 800f108:	e7ce      	b.n	800f0a8 <_vfiprintf_r+0x180>
 800f10a:	2300      	movs	r3, #0
 800f10c:	001a      	movs	r2, r3
 800f10e:	3701      	adds	r7, #1
 800f110:	606b      	str	r3, [r5, #4]
 800f112:	7839      	ldrb	r1, [r7, #0]
 800f114:	1c78      	adds	r0, r7, #1
 800f116:	3930      	subs	r1, #48	; 0x30
 800f118:	4684      	mov	ip, r0
 800f11a:	2909      	cmp	r1, #9
 800f11c:	d903      	bls.n	800f126 <_vfiprintf_r+0x1fe>
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d0c3      	beq.n	800f0aa <_vfiprintf_r+0x182>
 800f122:	9209      	str	r2, [sp, #36]	; 0x24
 800f124:	e7c1      	b.n	800f0aa <_vfiprintf_r+0x182>
 800f126:	230a      	movs	r3, #10
 800f128:	435a      	muls	r2, r3
 800f12a:	4667      	mov	r7, ip
 800f12c:	1852      	adds	r2, r2, r1
 800f12e:	3b09      	subs	r3, #9
 800f130:	e7ef      	b.n	800f112 <_vfiprintf_r+0x1ea>
 800f132:	ab07      	add	r3, sp, #28
 800f134:	9300      	str	r3, [sp, #0]
 800f136:	0022      	movs	r2, r4
 800f138:	0029      	movs	r1, r5
 800f13a:	0030      	movs	r0, r6
 800f13c:	4b16      	ldr	r3, [pc, #88]	; (800f198 <_vfiprintf_r+0x270>)
 800f13e:	f7fd fdbd 	bl	800ccbc <_printf_float>
 800f142:	9004      	str	r0, [sp, #16]
 800f144:	9b04      	ldr	r3, [sp, #16]
 800f146:	3301      	adds	r3, #1
 800f148:	d1d1      	bne.n	800f0ee <_vfiprintf_r+0x1c6>
 800f14a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f14c:	07db      	lsls	r3, r3, #31
 800f14e:	d405      	bmi.n	800f15c <_vfiprintf_r+0x234>
 800f150:	89a3      	ldrh	r3, [r4, #12]
 800f152:	059b      	lsls	r3, r3, #22
 800f154:	d402      	bmi.n	800f15c <_vfiprintf_r+0x234>
 800f156:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f158:	f000 fad4 	bl	800f704 <__retarget_lock_release_recursive>
 800f15c:	89a3      	ldrh	r3, [r4, #12]
 800f15e:	065b      	lsls	r3, r3, #25
 800f160:	d500      	bpl.n	800f164 <_vfiprintf_r+0x23c>
 800f162:	e70a      	b.n	800ef7a <_vfiprintf_r+0x52>
 800f164:	980d      	ldr	r0, [sp, #52]	; 0x34
 800f166:	e70a      	b.n	800ef7e <_vfiprintf_r+0x56>
 800f168:	ab07      	add	r3, sp, #28
 800f16a:	9300      	str	r3, [sp, #0]
 800f16c:	0022      	movs	r2, r4
 800f16e:	0029      	movs	r1, r5
 800f170:	0030      	movs	r0, r6
 800f172:	4b09      	ldr	r3, [pc, #36]	; (800f198 <_vfiprintf_r+0x270>)
 800f174:	f7fe f860 	bl	800d238 <_printf_i>
 800f178:	e7e3      	b.n	800f142 <_vfiprintf_r+0x21a>
 800f17a:	46c0      	nop			; (mov r8, r8)
 800f17c:	08012a14 	.word	0x08012a14
 800f180:	08012a34 	.word	0x08012a34
 800f184:	080129f4 	.word	0x080129f4
 800f188:	0801289c 	.word	0x0801289c
 800f18c:	080128a2 	.word	0x080128a2
 800f190:	080128a6 	.word	0x080128a6
 800f194:	0800ccbd 	.word	0x0800ccbd
 800f198:	0800ef03 	.word	0x0800ef03

0800f19c <__swbuf_r>:
 800f19c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f19e:	0005      	movs	r5, r0
 800f1a0:	000e      	movs	r6, r1
 800f1a2:	0014      	movs	r4, r2
 800f1a4:	2800      	cmp	r0, #0
 800f1a6:	d004      	beq.n	800f1b2 <__swbuf_r+0x16>
 800f1a8:	6983      	ldr	r3, [r0, #24]
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d101      	bne.n	800f1b2 <__swbuf_r+0x16>
 800f1ae:	f000 fa07 	bl	800f5c0 <__sinit>
 800f1b2:	4b22      	ldr	r3, [pc, #136]	; (800f23c <__swbuf_r+0xa0>)
 800f1b4:	429c      	cmp	r4, r3
 800f1b6:	d12e      	bne.n	800f216 <__swbuf_r+0x7a>
 800f1b8:	686c      	ldr	r4, [r5, #4]
 800f1ba:	69a3      	ldr	r3, [r4, #24]
 800f1bc:	60a3      	str	r3, [r4, #8]
 800f1be:	89a3      	ldrh	r3, [r4, #12]
 800f1c0:	071b      	lsls	r3, r3, #28
 800f1c2:	d532      	bpl.n	800f22a <__swbuf_r+0x8e>
 800f1c4:	6923      	ldr	r3, [r4, #16]
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d02f      	beq.n	800f22a <__swbuf_r+0x8e>
 800f1ca:	6823      	ldr	r3, [r4, #0]
 800f1cc:	6922      	ldr	r2, [r4, #16]
 800f1ce:	b2f7      	uxtb	r7, r6
 800f1d0:	1a98      	subs	r0, r3, r2
 800f1d2:	6963      	ldr	r3, [r4, #20]
 800f1d4:	b2f6      	uxtb	r6, r6
 800f1d6:	4283      	cmp	r3, r0
 800f1d8:	dc05      	bgt.n	800f1e6 <__swbuf_r+0x4a>
 800f1da:	0021      	movs	r1, r4
 800f1dc:	0028      	movs	r0, r5
 800f1de:	f000 f94d 	bl	800f47c <_fflush_r>
 800f1e2:	2800      	cmp	r0, #0
 800f1e4:	d127      	bne.n	800f236 <__swbuf_r+0x9a>
 800f1e6:	68a3      	ldr	r3, [r4, #8]
 800f1e8:	3001      	adds	r0, #1
 800f1ea:	3b01      	subs	r3, #1
 800f1ec:	60a3      	str	r3, [r4, #8]
 800f1ee:	6823      	ldr	r3, [r4, #0]
 800f1f0:	1c5a      	adds	r2, r3, #1
 800f1f2:	6022      	str	r2, [r4, #0]
 800f1f4:	701f      	strb	r7, [r3, #0]
 800f1f6:	6963      	ldr	r3, [r4, #20]
 800f1f8:	4283      	cmp	r3, r0
 800f1fa:	d004      	beq.n	800f206 <__swbuf_r+0x6a>
 800f1fc:	89a3      	ldrh	r3, [r4, #12]
 800f1fe:	07db      	lsls	r3, r3, #31
 800f200:	d507      	bpl.n	800f212 <__swbuf_r+0x76>
 800f202:	2e0a      	cmp	r6, #10
 800f204:	d105      	bne.n	800f212 <__swbuf_r+0x76>
 800f206:	0021      	movs	r1, r4
 800f208:	0028      	movs	r0, r5
 800f20a:	f000 f937 	bl	800f47c <_fflush_r>
 800f20e:	2800      	cmp	r0, #0
 800f210:	d111      	bne.n	800f236 <__swbuf_r+0x9a>
 800f212:	0030      	movs	r0, r6
 800f214:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f216:	4b0a      	ldr	r3, [pc, #40]	; (800f240 <__swbuf_r+0xa4>)
 800f218:	429c      	cmp	r4, r3
 800f21a:	d101      	bne.n	800f220 <__swbuf_r+0x84>
 800f21c:	68ac      	ldr	r4, [r5, #8]
 800f21e:	e7cc      	b.n	800f1ba <__swbuf_r+0x1e>
 800f220:	4b08      	ldr	r3, [pc, #32]	; (800f244 <__swbuf_r+0xa8>)
 800f222:	429c      	cmp	r4, r3
 800f224:	d1c9      	bne.n	800f1ba <__swbuf_r+0x1e>
 800f226:	68ec      	ldr	r4, [r5, #12]
 800f228:	e7c7      	b.n	800f1ba <__swbuf_r+0x1e>
 800f22a:	0021      	movs	r1, r4
 800f22c:	0028      	movs	r0, r5
 800f22e:	f000 f819 	bl	800f264 <__swsetup_r>
 800f232:	2800      	cmp	r0, #0
 800f234:	d0c9      	beq.n	800f1ca <__swbuf_r+0x2e>
 800f236:	2601      	movs	r6, #1
 800f238:	4276      	negs	r6, r6
 800f23a:	e7ea      	b.n	800f212 <__swbuf_r+0x76>
 800f23c:	08012a14 	.word	0x08012a14
 800f240:	08012a34 	.word	0x08012a34
 800f244:	080129f4 	.word	0x080129f4

0800f248 <__ascii_wctomb>:
 800f248:	0003      	movs	r3, r0
 800f24a:	1e08      	subs	r0, r1, #0
 800f24c:	d005      	beq.n	800f25a <__ascii_wctomb+0x12>
 800f24e:	2aff      	cmp	r2, #255	; 0xff
 800f250:	d904      	bls.n	800f25c <__ascii_wctomb+0x14>
 800f252:	228a      	movs	r2, #138	; 0x8a
 800f254:	2001      	movs	r0, #1
 800f256:	601a      	str	r2, [r3, #0]
 800f258:	4240      	negs	r0, r0
 800f25a:	4770      	bx	lr
 800f25c:	2001      	movs	r0, #1
 800f25e:	700a      	strb	r2, [r1, #0]
 800f260:	e7fb      	b.n	800f25a <__ascii_wctomb+0x12>
	...

0800f264 <__swsetup_r>:
 800f264:	4b37      	ldr	r3, [pc, #220]	; (800f344 <__swsetup_r+0xe0>)
 800f266:	b570      	push	{r4, r5, r6, lr}
 800f268:	681d      	ldr	r5, [r3, #0]
 800f26a:	0006      	movs	r6, r0
 800f26c:	000c      	movs	r4, r1
 800f26e:	2d00      	cmp	r5, #0
 800f270:	d005      	beq.n	800f27e <__swsetup_r+0x1a>
 800f272:	69ab      	ldr	r3, [r5, #24]
 800f274:	2b00      	cmp	r3, #0
 800f276:	d102      	bne.n	800f27e <__swsetup_r+0x1a>
 800f278:	0028      	movs	r0, r5
 800f27a:	f000 f9a1 	bl	800f5c0 <__sinit>
 800f27e:	4b32      	ldr	r3, [pc, #200]	; (800f348 <__swsetup_r+0xe4>)
 800f280:	429c      	cmp	r4, r3
 800f282:	d10f      	bne.n	800f2a4 <__swsetup_r+0x40>
 800f284:	686c      	ldr	r4, [r5, #4]
 800f286:	230c      	movs	r3, #12
 800f288:	5ee2      	ldrsh	r2, [r4, r3]
 800f28a:	b293      	uxth	r3, r2
 800f28c:	0711      	lsls	r1, r2, #28
 800f28e:	d42d      	bmi.n	800f2ec <__swsetup_r+0x88>
 800f290:	06d9      	lsls	r1, r3, #27
 800f292:	d411      	bmi.n	800f2b8 <__swsetup_r+0x54>
 800f294:	2309      	movs	r3, #9
 800f296:	2001      	movs	r0, #1
 800f298:	6033      	str	r3, [r6, #0]
 800f29a:	3337      	adds	r3, #55	; 0x37
 800f29c:	4313      	orrs	r3, r2
 800f29e:	81a3      	strh	r3, [r4, #12]
 800f2a0:	4240      	negs	r0, r0
 800f2a2:	bd70      	pop	{r4, r5, r6, pc}
 800f2a4:	4b29      	ldr	r3, [pc, #164]	; (800f34c <__swsetup_r+0xe8>)
 800f2a6:	429c      	cmp	r4, r3
 800f2a8:	d101      	bne.n	800f2ae <__swsetup_r+0x4a>
 800f2aa:	68ac      	ldr	r4, [r5, #8]
 800f2ac:	e7eb      	b.n	800f286 <__swsetup_r+0x22>
 800f2ae:	4b28      	ldr	r3, [pc, #160]	; (800f350 <__swsetup_r+0xec>)
 800f2b0:	429c      	cmp	r4, r3
 800f2b2:	d1e8      	bne.n	800f286 <__swsetup_r+0x22>
 800f2b4:	68ec      	ldr	r4, [r5, #12]
 800f2b6:	e7e6      	b.n	800f286 <__swsetup_r+0x22>
 800f2b8:	075b      	lsls	r3, r3, #29
 800f2ba:	d513      	bpl.n	800f2e4 <__swsetup_r+0x80>
 800f2bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f2be:	2900      	cmp	r1, #0
 800f2c0:	d008      	beq.n	800f2d4 <__swsetup_r+0x70>
 800f2c2:	0023      	movs	r3, r4
 800f2c4:	3344      	adds	r3, #68	; 0x44
 800f2c6:	4299      	cmp	r1, r3
 800f2c8:	d002      	beq.n	800f2d0 <__swsetup_r+0x6c>
 800f2ca:	0030      	movs	r0, r6
 800f2cc:	f7ff fb5e 	bl	800e98c <_free_r>
 800f2d0:	2300      	movs	r3, #0
 800f2d2:	6363      	str	r3, [r4, #52]	; 0x34
 800f2d4:	2224      	movs	r2, #36	; 0x24
 800f2d6:	89a3      	ldrh	r3, [r4, #12]
 800f2d8:	4393      	bics	r3, r2
 800f2da:	81a3      	strh	r3, [r4, #12]
 800f2dc:	2300      	movs	r3, #0
 800f2de:	6063      	str	r3, [r4, #4]
 800f2e0:	6923      	ldr	r3, [r4, #16]
 800f2e2:	6023      	str	r3, [r4, #0]
 800f2e4:	2308      	movs	r3, #8
 800f2e6:	89a2      	ldrh	r2, [r4, #12]
 800f2e8:	4313      	orrs	r3, r2
 800f2ea:	81a3      	strh	r3, [r4, #12]
 800f2ec:	6923      	ldr	r3, [r4, #16]
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d10b      	bne.n	800f30a <__swsetup_r+0xa6>
 800f2f2:	21a0      	movs	r1, #160	; 0xa0
 800f2f4:	2280      	movs	r2, #128	; 0x80
 800f2f6:	89a3      	ldrh	r3, [r4, #12]
 800f2f8:	0089      	lsls	r1, r1, #2
 800f2fa:	0092      	lsls	r2, r2, #2
 800f2fc:	400b      	ands	r3, r1
 800f2fe:	4293      	cmp	r3, r2
 800f300:	d003      	beq.n	800f30a <__swsetup_r+0xa6>
 800f302:	0021      	movs	r1, r4
 800f304:	0030      	movs	r0, r6
 800f306:	f000 fa27 	bl	800f758 <__smakebuf_r>
 800f30a:	220c      	movs	r2, #12
 800f30c:	5ea3      	ldrsh	r3, [r4, r2]
 800f30e:	2001      	movs	r0, #1
 800f310:	001a      	movs	r2, r3
 800f312:	b299      	uxth	r1, r3
 800f314:	4002      	ands	r2, r0
 800f316:	4203      	tst	r3, r0
 800f318:	d00f      	beq.n	800f33a <__swsetup_r+0xd6>
 800f31a:	2200      	movs	r2, #0
 800f31c:	60a2      	str	r2, [r4, #8]
 800f31e:	6962      	ldr	r2, [r4, #20]
 800f320:	4252      	negs	r2, r2
 800f322:	61a2      	str	r2, [r4, #24]
 800f324:	2000      	movs	r0, #0
 800f326:	6922      	ldr	r2, [r4, #16]
 800f328:	4282      	cmp	r2, r0
 800f32a:	d1ba      	bne.n	800f2a2 <__swsetup_r+0x3e>
 800f32c:	060a      	lsls	r2, r1, #24
 800f32e:	d5b8      	bpl.n	800f2a2 <__swsetup_r+0x3e>
 800f330:	2240      	movs	r2, #64	; 0x40
 800f332:	4313      	orrs	r3, r2
 800f334:	81a3      	strh	r3, [r4, #12]
 800f336:	3801      	subs	r0, #1
 800f338:	e7b3      	b.n	800f2a2 <__swsetup_r+0x3e>
 800f33a:	0788      	lsls	r0, r1, #30
 800f33c:	d400      	bmi.n	800f340 <__swsetup_r+0xdc>
 800f33e:	6962      	ldr	r2, [r4, #20]
 800f340:	60a2      	str	r2, [r4, #8]
 800f342:	e7ef      	b.n	800f324 <__swsetup_r+0xc0>
 800f344:	20000010 	.word	0x20000010
 800f348:	08012a14 	.word	0x08012a14
 800f34c:	08012a34 	.word	0x08012a34
 800f350:	080129f4 	.word	0x080129f4

0800f354 <abort>:
 800f354:	2006      	movs	r0, #6
 800f356:	b510      	push	{r4, lr}
 800f358:	f000 fa74 	bl	800f844 <raise>
 800f35c:	2001      	movs	r0, #1
 800f35e:	f7fa f9a0 	bl	80096a2 <_exit>
	...

0800f364 <__sflush_r>:
 800f364:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f366:	898b      	ldrh	r3, [r1, #12]
 800f368:	0005      	movs	r5, r0
 800f36a:	000c      	movs	r4, r1
 800f36c:	071a      	lsls	r2, r3, #28
 800f36e:	d45f      	bmi.n	800f430 <__sflush_r+0xcc>
 800f370:	684a      	ldr	r2, [r1, #4]
 800f372:	2a00      	cmp	r2, #0
 800f374:	dc04      	bgt.n	800f380 <__sflush_r+0x1c>
 800f376:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800f378:	2a00      	cmp	r2, #0
 800f37a:	dc01      	bgt.n	800f380 <__sflush_r+0x1c>
 800f37c:	2000      	movs	r0, #0
 800f37e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f380:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800f382:	2f00      	cmp	r7, #0
 800f384:	d0fa      	beq.n	800f37c <__sflush_r+0x18>
 800f386:	2200      	movs	r2, #0
 800f388:	2180      	movs	r1, #128	; 0x80
 800f38a:	682e      	ldr	r6, [r5, #0]
 800f38c:	602a      	str	r2, [r5, #0]
 800f38e:	001a      	movs	r2, r3
 800f390:	0149      	lsls	r1, r1, #5
 800f392:	400a      	ands	r2, r1
 800f394:	420b      	tst	r3, r1
 800f396:	d034      	beq.n	800f402 <__sflush_r+0x9e>
 800f398:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f39a:	89a3      	ldrh	r3, [r4, #12]
 800f39c:	075b      	lsls	r3, r3, #29
 800f39e:	d506      	bpl.n	800f3ae <__sflush_r+0x4a>
 800f3a0:	6863      	ldr	r3, [r4, #4]
 800f3a2:	1ac0      	subs	r0, r0, r3
 800f3a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d001      	beq.n	800f3ae <__sflush_r+0x4a>
 800f3aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f3ac:	1ac0      	subs	r0, r0, r3
 800f3ae:	0002      	movs	r2, r0
 800f3b0:	6a21      	ldr	r1, [r4, #32]
 800f3b2:	2300      	movs	r3, #0
 800f3b4:	0028      	movs	r0, r5
 800f3b6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800f3b8:	47b8      	blx	r7
 800f3ba:	89a1      	ldrh	r1, [r4, #12]
 800f3bc:	1c43      	adds	r3, r0, #1
 800f3be:	d106      	bne.n	800f3ce <__sflush_r+0x6a>
 800f3c0:	682b      	ldr	r3, [r5, #0]
 800f3c2:	2b1d      	cmp	r3, #29
 800f3c4:	d831      	bhi.n	800f42a <__sflush_r+0xc6>
 800f3c6:	4a2c      	ldr	r2, [pc, #176]	; (800f478 <__sflush_r+0x114>)
 800f3c8:	40da      	lsrs	r2, r3
 800f3ca:	07d3      	lsls	r3, r2, #31
 800f3cc:	d52d      	bpl.n	800f42a <__sflush_r+0xc6>
 800f3ce:	2300      	movs	r3, #0
 800f3d0:	6063      	str	r3, [r4, #4]
 800f3d2:	6923      	ldr	r3, [r4, #16]
 800f3d4:	6023      	str	r3, [r4, #0]
 800f3d6:	04cb      	lsls	r3, r1, #19
 800f3d8:	d505      	bpl.n	800f3e6 <__sflush_r+0x82>
 800f3da:	1c43      	adds	r3, r0, #1
 800f3dc:	d102      	bne.n	800f3e4 <__sflush_r+0x80>
 800f3de:	682b      	ldr	r3, [r5, #0]
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	d100      	bne.n	800f3e6 <__sflush_r+0x82>
 800f3e4:	6560      	str	r0, [r4, #84]	; 0x54
 800f3e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f3e8:	602e      	str	r6, [r5, #0]
 800f3ea:	2900      	cmp	r1, #0
 800f3ec:	d0c6      	beq.n	800f37c <__sflush_r+0x18>
 800f3ee:	0023      	movs	r3, r4
 800f3f0:	3344      	adds	r3, #68	; 0x44
 800f3f2:	4299      	cmp	r1, r3
 800f3f4:	d002      	beq.n	800f3fc <__sflush_r+0x98>
 800f3f6:	0028      	movs	r0, r5
 800f3f8:	f7ff fac8 	bl	800e98c <_free_r>
 800f3fc:	2000      	movs	r0, #0
 800f3fe:	6360      	str	r0, [r4, #52]	; 0x34
 800f400:	e7bd      	b.n	800f37e <__sflush_r+0x1a>
 800f402:	2301      	movs	r3, #1
 800f404:	0028      	movs	r0, r5
 800f406:	6a21      	ldr	r1, [r4, #32]
 800f408:	47b8      	blx	r7
 800f40a:	1c43      	adds	r3, r0, #1
 800f40c:	d1c5      	bne.n	800f39a <__sflush_r+0x36>
 800f40e:	682b      	ldr	r3, [r5, #0]
 800f410:	2b00      	cmp	r3, #0
 800f412:	d0c2      	beq.n	800f39a <__sflush_r+0x36>
 800f414:	2b1d      	cmp	r3, #29
 800f416:	d001      	beq.n	800f41c <__sflush_r+0xb8>
 800f418:	2b16      	cmp	r3, #22
 800f41a:	d101      	bne.n	800f420 <__sflush_r+0xbc>
 800f41c:	602e      	str	r6, [r5, #0]
 800f41e:	e7ad      	b.n	800f37c <__sflush_r+0x18>
 800f420:	2340      	movs	r3, #64	; 0x40
 800f422:	89a2      	ldrh	r2, [r4, #12]
 800f424:	4313      	orrs	r3, r2
 800f426:	81a3      	strh	r3, [r4, #12]
 800f428:	e7a9      	b.n	800f37e <__sflush_r+0x1a>
 800f42a:	2340      	movs	r3, #64	; 0x40
 800f42c:	430b      	orrs	r3, r1
 800f42e:	e7fa      	b.n	800f426 <__sflush_r+0xc2>
 800f430:	690f      	ldr	r7, [r1, #16]
 800f432:	2f00      	cmp	r7, #0
 800f434:	d0a2      	beq.n	800f37c <__sflush_r+0x18>
 800f436:	680a      	ldr	r2, [r1, #0]
 800f438:	600f      	str	r7, [r1, #0]
 800f43a:	1bd2      	subs	r2, r2, r7
 800f43c:	9201      	str	r2, [sp, #4]
 800f43e:	2200      	movs	r2, #0
 800f440:	079b      	lsls	r3, r3, #30
 800f442:	d100      	bne.n	800f446 <__sflush_r+0xe2>
 800f444:	694a      	ldr	r2, [r1, #20]
 800f446:	60a2      	str	r2, [r4, #8]
 800f448:	9b01      	ldr	r3, [sp, #4]
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	dc00      	bgt.n	800f450 <__sflush_r+0xec>
 800f44e:	e795      	b.n	800f37c <__sflush_r+0x18>
 800f450:	003a      	movs	r2, r7
 800f452:	0028      	movs	r0, r5
 800f454:	9b01      	ldr	r3, [sp, #4]
 800f456:	6a21      	ldr	r1, [r4, #32]
 800f458:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f45a:	47b0      	blx	r6
 800f45c:	2800      	cmp	r0, #0
 800f45e:	dc06      	bgt.n	800f46e <__sflush_r+0x10a>
 800f460:	2340      	movs	r3, #64	; 0x40
 800f462:	2001      	movs	r0, #1
 800f464:	89a2      	ldrh	r2, [r4, #12]
 800f466:	4240      	negs	r0, r0
 800f468:	4313      	orrs	r3, r2
 800f46a:	81a3      	strh	r3, [r4, #12]
 800f46c:	e787      	b.n	800f37e <__sflush_r+0x1a>
 800f46e:	9b01      	ldr	r3, [sp, #4]
 800f470:	183f      	adds	r7, r7, r0
 800f472:	1a1b      	subs	r3, r3, r0
 800f474:	9301      	str	r3, [sp, #4]
 800f476:	e7e7      	b.n	800f448 <__sflush_r+0xe4>
 800f478:	20400001 	.word	0x20400001

0800f47c <_fflush_r>:
 800f47c:	690b      	ldr	r3, [r1, #16]
 800f47e:	b570      	push	{r4, r5, r6, lr}
 800f480:	0005      	movs	r5, r0
 800f482:	000c      	movs	r4, r1
 800f484:	2b00      	cmp	r3, #0
 800f486:	d102      	bne.n	800f48e <_fflush_r+0x12>
 800f488:	2500      	movs	r5, #0
 800f48a:	0028      	movs	r0, r5
 800f48c:	bd70      	pop	{r4, r5, r6, pc}
 800f48e:	2800      	cmp	r0, #0
 800f490:	d004      	beq.n	800f49c <_fflush_r+0x20>
 800f492:	6983      	ldr	r3, [r0, #24]
 800f494:	2b00      	cmp	r3, #0
 800f496:	d101      	bne.n	800f49c <_fflush_r+0x20>
 800f498:	f000 f892 	bl	800f5c0 <__sinit>
 800f49c:	4b14      	ldr	r3, [pc, #80]	; (800f4f0 <_fflush_r+0x74>)
 800f49e:	429c      	cmp	r4, r3
 800f4a0:	d11b      	bne.n	800f4da <_fflush_r+0x5e>
 800f4a2:	686c      	ldr	r4, [r5, #4]
 800f4a4:	220c      	movs	r2, #12
 800f4a6:	5ea3      	ldrsh	r3, [r4, r2]
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d0ed      	beq.n	800f488 <_fflush_r+0xc>
 800f4ac:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f4ae:	07d2      	lsls	r2, r2, #31
 800f4b0:	d404      	bmi.n	800f4bc <_fflush_r+0x40>
 800f4b2:	059b      	lsls	r3, r3, #22
 800f4b4:	d402      	bmi.n	800f4bc <_fflush_r+0x40>
 800f4b6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f4b8:	f000 f923 	bl	800f702 <__retarget_lock_acquire_recursive>
 800f4bc:	0028      	movs	r0, r5
 800f4be:	0021      	movs	r1, r4
 800f4c0:	f7ff ff50 	bl	800f364 <__sflush_r>
 800f4c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f4c6:	0005      	movs	r5, r0
 800f4c8:	07db      	lsls	r3, r3, #31
 800f4ca:	d4de      	bmi.n	800f48a <_fflush_r+0xe>
 800f4cc:	89a3      	ldrh	r3, [r4, #12]
 800f4ce:	059b      	lsls	r3, r3, #22
 800f4d0:	d4db      	bmi.n	800f48a <_fflush_r+0xe>
 800f4d2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f4d4:	f000 f916 	bl	800f704 <__retarget_lock_release_recursive>
 800f4d8:	e7d7      	b.n	800f48a <_fflush_r+0xe>
 800f4da:	4b06      	ldr	r3, [pc, #24]	; (800f4f4 <_fflush_r+0x78>)
 800f4dc:	429c      	cmp	r4, r3
 800f4de:	d101      	bne.n	800f4e4 <_fflush_r+0x68>
 800f4e0:	68ac      	ldr	r4, [r5, #8]
 800f4e2:	e7df      	b.n	800f4a4 <_fflush_r+0x28>
 800f4e4:	4b04      	ldr	r3, [pc, #16]	; (800f4f8 <_fflush_r+0x7c>)
 800f4e6:	429c      	cmp	r4, r3
 800f4e8:	d1dc      	bne.n	800f4a4 <_fflush_r+0x28>
 800f4ea:	68ec      	ldr	r4, [r5, #12]
 800f4ec:	e7da      	b.n	800f4a4 <_fflush_r+0x28>
 800f4ee:	46c0      	nop			; (mov r8, r8)
 800f4f0:	08012a14 	.word	0x08012a14
 800f4f4:	08012a34 	.word	0x08012a34
 800f4f8:	080129f4 	.word	0x080129f4

0800f4fc <std>:
 800f4fc:	2300      	movs	r3, #0
 800f4fe:	b510      	push	{r4, lr}
 800f500:	0004      	movs	r4, r0
 800f502:	6003      	str	r3, [r0, #0]
 800f504:	6043      	str	r3, [r0, #4]
 800f506:	6083      	str	r3, [r0, #8]
 800f508:	8181      	strh	r1, [r0, #12]
 800f50a:	6643      	str	r3, [r0, #100]	; 0x64
 800f50c:	0019      	movs	r1, r3
 800f50e:	81c2      	strh	r2, [r0, #14]
 800f510:	6103      	str	r3, [r0, #16]
 800f512:	6143      	str	r3, [r0, #20]
 800f514:	6183      	str	r3, [r0, #24]
 800f516:	2208      	movs	r2, #8
 800f518:	305c      	adds	r0, #92	; 0x5c
 800f51a:	f7fd fb1d 	bl	800cb58 <memset>
 800f51e:	4b05      	ldr	r3, [pc, #20]	; (800f534 <std+0x38>)
 800f520:	6263      	str	r3, [r4, #36]	; 0x24
 800f522:	4b05      	ldr	r3, [pc, #20]	; (800f538 <std+0x3c>)
 800f524:	6224      	str	r4, [r4, #32]
 800f526:	62a3      	str	r3, [r4, #40]	; 0x28
 800f528:	4b04      	ldr	r3, [pc, #16]	; (800f53c <std+0x40>)
 800f52a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f52c:	4b04      	ldr	r3, [pc, #16]	; (800f540 <std+0x44>)
 800f52e:	6323      	str	r3, [r4, #48]	; 0x30
 800f530:	bd10      	pop	{r4, pc}
 800f532:	46c0      	nop			; (mov r8, r8)
 800f534:	0800f885 	.word	0x0800f885
 800f538:	0800f8ad 	.word	0x0800f8ad
 800f53c:	0800f8e5 	.word	0x0800f8e5
 800f540:	0800f911 	.word	0x0800f911

0800f544 <_cleanup_r>:
 800f544:	b510      	push	{r4, lr}
 800f546:	4902      	ldr	r1, [pc, #8]	; (800f550 <_cleanup_r+0xc>)
 800f548:	f000 f8ba 	bl	800f6c0 <_fwalk_reent>
 800f54c:	bd10      	pop	{r4, pc}
 800f54e:	46c0      	nop			; (mov r8, r8)
 800f550:	0800f47d 	.word	0x0800f47d

0800f554 <__sfmoreglue>:
 800f554:	b570      	push	{r4, r5, r6, lr}
 800f556:	2568      	movs	r5, #104	; 0x68
 800f558:	1e4a      	subs	r2, r1, #1
 800f55a:	4355      	muls	r5, r2
 800f55c:	000e      	movs	r6, r1
 800f55e:	0029      	movs	r1, r5
 800f560:	3174      	adds	r1, #116	; 0x74
 800f562:	f7ff fa5d 	bl	800ea20 <_malloc_r>
 800f566:	1e04      	subs	r4, r0, #0
 800f568:	d008      	beq.n	800f57c <__sfmoreglue+0x28>
 800f56a:	2100      	movs	r1, #0
 800f56c:	002a      	movs	r2, r5
 800f56e:	6001      	str	r1, [r0, #0]
 800f570:	6046      	str	r6, [r0, #4]
 800f572:	300c      	adds	r0, #12
 800f574:	60a0      	str	r0, [r4, #8]
 800f576:	3268      	adds	r2, #104	; 0x68
 800f578:	f7fd faee 	bl	800cb58 <memset>
 800f57c:	0020      	movs	r0, r4
 800f57e:	bd70      	pop	{r4, r5, r6, pc}

0800f580 <__sfp_lock_acquire>:
 800f580:	b510      	push	{r4, lr}
 800f582:	4802      	ldr	r0, [pc, #8]	; (800f58c <__sfp_lock_acquire+0xc>)
 800f584:	f000 f8bd 	bl	800f702 <__retarget_lock_acquire_recursive>
 800f588:	bd10      	pop	{r4, pc}
 800f58a:	46c0      	nop			; (mov r8, r8)
 800f58c:	200005d4 	.word	0x200005d4

0800f590 <__sfp_lock_release>:
 800f590:	b510      	push	{r4, lr}
 800f592:	4802      	ldr	r0, [pc, #8]	; (800f59c <__sfp_lock_release+0xc>)
 800f594:	f000 f8b6 	bl	800f704 <__retarget_lock_release_recursive>
 800f598:	bd10      	pop	{r4, pc}
 800f59a:	46c0      	nop			; (mov r8, r8)
 800f59c:	200005d4 	.word	0x200005d4

0800f5a0 <__sinit_lock_acquire>:
 800f5a0:	b510      	push	{r4, lr}
 800f5a2:	4802      	ldr	r0, [pc, #8]	; (800f5ac <__sinit_lock_acquire+0xc>)
 800f5a4:	f000 f8ad 	bl	800f702 <__retarget_lock_acquire_recursive>
 800f5a8:	bd10      	pop	{r4, pc}
 800f5aa:	46c0      	nop			; (mov r8, r8)
 800f5ac:	200005cf 	.word	0x200005cf

0800f5b0 <__sinit_lock_release>:
 800f5b0:	b510      	push	{r4, lr}
 800f5b2:	4802      	ldr	r0, [pc, #8]	; (800f5bc <__sinit_lock_release+0xc>)
 800f5b4:	f000 f8a6 	bl	800f704 <__retarget_lock_release_recursive>
 800f5b8:	bd10      	pop	{r4, pc}
 800f5ba:	46c0      	nop			; (mov r8, r8)
 800f5bc:	200005cf 	.word	0x200005cf

0800f5c0 <__sinit>:
 800f5c0:	b513      	push	{r0, r1, r4, lr}
 800f5c2:	0004      	movs	r4, r0
 800f5c4:	f7ff ffec 	bl	800f5a0 <__sinit_lock_acquire>
 800f5c8:	69a3      	ldr	r3, [r4, #24]
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d002      	beq.n	800f5d4 <__sinit+0x14>
 800f5ce:	f7ff ffef 	bl	800f5b0 <__sinit_lock_release>
 800f5d2:	bd13      	pop	{r0, r1, r4, pc}
 800f5d4:	64a3      	str	r3, [r4, #72]	; 0x48
 800f5d6:	64e3      	str	r3, [r4, #76]	; 0x4c
 800f5d8:	6523      	str	r3, [r4, #80]	; 0x50
 800f5da:	4b13      	ldr	r3, [pc, #76]	; (800f628 <__sinit+0x68>)
 800f5dc:	4a13      	ldr	r2, [pc, #76]	; (800f62c <__sinit+0x6c>)
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	62a2      	str	r2, [r4, #40]	; 0x28
 800f5e2:	9301      	str	r3, [sp, #4]
 800f5e4:	42a3      	cmp	r3, r4
 800f5e6:	d101      	bne.n	800f5ec <__sinit+0x2c>
 800f5e8:	2301      	movs	r3, #1
 800f5ea:	61a3      	str	r3, [r4, #24]
 800f5ec:	0020      	movs	r0, r4
 800f5ee:	f000 f81f 	bl	800f630 <__sfp>
 800f5f2:	6060      	str	r0, [r4, #4]
 800f5f4:	0020      	movs	r0, r4
 800f5f6:	f000 f81b 	bl	800f630 <__sfp>
 800f5fa:	60a0      	str	r0, [r4, #8]
 800f5fc:	0020      	movs	r0, r4
 800f5fe:	f000 f817 	bl	800f630 <__sfp>
 800f602:	2200      	movs	r2, #0
 800f604:	2104      	movs	r1, #4
 800f606:	60e0      	str	r0, [r4, #12]
 800f608:	6860      	ldr	r0, [r4, #4]
 800f60a:	f7ff ff77 	bl	800f4fc <std>
 800f60e:	2201      	movs	r2, #1
 800f610:	2109      	movs	r1, #9
 800f612:	68a0      	ldr	r0, [r4, #8]
 800f614:	f7ff ff72 	bl	800f4fc <std>
 800f618:	2202      	movs	r2, #2
 800f61a:	2112      	movs	r1, #18
 800f61c:	68e0      	ldr	r0, [r4, #12]
 800f61e:	f7ff ff6d 	bl	800f4fc <std>
 800f622:	2301      	movs	r3, #1
 800f624:	61a3      	str	r3, [r4, #24]
 800f626:	e7d2      	b.n	800f5ce <__sinit+0xe>
 800f628:	08012674 	.word	0x08012674
 800f62c:	0800f545 	.word	0x0800f545

0800f630 <__sfp>:
 800f630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f632:	0007      	movs	r7, r0
 800f634:	f7ff ffa4 	bl	800f580 <__sfp_lock_acquire>
 800f638:	4b1f      	ldr	r3, [pc, #124]	; (800f6b8 <__sfp+0x88>)
 800f63a:	681e      	ldr	r6, [r3, #0]
 800f63c:	69b3      	ldr	r3, [r6, #24]
 800f63e:	2b00      	cmp	r3, #0
 800f640:	d102      	bne.n	800f648 <__sfp+0x18>
 800f642:	0030      	movs	r0, r6
 800f644:	f7ff ffbc 	bl	800f5c0 <__sinit>
 800f648:	3648      	adds	r6, #72	; 0x48
 800f64a:	68b4      	ldr	r4, [r6, #8]
 800f64c:	6873      	ldr	r3, [r6, #4]
 800f64e:	3b01      	subs	r3, #1
 800f650:	d504      	bpl.n	800f65c <__sfp+0x2c>
 800f652:	6833      	ldr	r3, [r6, #0]
 800f654:	2b00      	cmp	r3, #0
 800f656:	d022      	beq.n	800f69e <__sfp+0x6e>
 800f658:	6836      	ldr	r6, [r6, #0]
 800f65a:	e7f6      	b.n	800f64a <__sfp+0x1a>
 800f65c:	220c      	movs	r2, #12
 800f65e:	5ea5      	ldrsh	r5, [r4, r2]
 800f660:	2d00      	cmp	r5, #0
 800f662:	d11a      	bne.n	800f69a <__sfp+0x6a>
 800f664:	0020      	movs	r0, r4
 800f666:	4b15      	ldr	r3, [pc, #84]	; (800f6bc <__sfp+0x8c>)
 800f668:	3058      	adds	r0, #88	; 0x58
 800f66a:	60e3      	str	r3, [r4, #12]
 800f66c:	6665      	str	r5, [r4, #100]	; 0x64
 800f66e:	f000 f847 	bl	800f700 <__retarget_lock_init_recursive>
 800f672:	f7ff ff8d 	bl	800f590 <__sfp_lock_release>
 800f676:	0020      	movs	r0, r4
 800f678:	2208      	movs	r2, #8
 800f67a:	0029      	movs	r1, r5
 800f67c:	6025      	str	r5, [r4, #0]
 800f67e:	60a5      	str	r5, [r4, #8]
 800f680:	6065      	str	r5, [r4, #4]
 800f682:	6125      	str	r5, [r4, #16]
 800f684:	6165      	str	r5, [r4, #20]
 800f686:	61a5      	str	r5, [r4, #24]
 800f688:	305c      	adds	r0, #92	; 0x5c
 800f68a:	f7fd fa65 	bl	800cb58 <memset>
 800f68e:	6365      	str	r5, [r4, #52]	; 0x34
 800f690:	63a5      	str	r5, [r4, #56]	; 0x38
 800f692:	64a5      	str	r5, [r4, #72]	; 0x48
 800f694:	64e5      	str	r5, [r4, #76]	; 0x4c
 800f696:	0020      	movs	r0, r4
 800f698:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f69a:	3468      	adds	r4, #104	; 0x68
 800f69c:	e7d7      	b.n	800f64e <__sfp+0x1e>
 800f69e:	2104      	movs	r1, #4
 800f6a0:	0038      	movs	r0, r7
 800f6a2:	f7ff ff57 	bl	800f554 <__sfmoreglue>
 800f6a6:	1e04      	subs	r4, r0, #0
 800f6a8:	6030      	str	r0, [r6, #0]
 800f6aa:	d1d5      	bne.n	800f658 <__sfp+0x28>
 800f6ac:	f7ff ff70 	bl	800f590 <__sfp_lock_release>
 800f6b0:	230c      	movs	r3, #12
 800f6b2:	603b      	str	r3, [r7, #0]
 800f6b4:	e7ef      	b.n	800f696 <__sfp+0x66>
 800f6b6:	46c0      	nop			; (mov r8, r8)
 800f6b8:	08012674 	.word	0x08012674
 800f6bc:	ffff0001 	.word	0xffff0001

0800f6c0 <_fwalk_reent>:
 800f6c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f6c2:	0004      	movs	r4, r0
 800f6c4:	0006      	movs	r6, r0
 800f6c6:	2700      	movs	r7, #0
 800f6c8:	9101      	str	r1, [sp, #4]
 800f6ca:	3448      	adds	r4, #72	; 0x48
 800f6cc:	6863      	ldr	r3, [r4, #4]
 800f6ce:	68a5      	ldr	r5, [r4, #8]
 800f6d0:	9300      	str	r3, [sp, #0]
 800f6d2:	9b00      	ldr	r3, [sp, #0]
 800f6d4:	3b01      	subs	r3, #1
 800f6d6:	9300      	str	r3, [sp, #0]
 800f6d8:	d504      	bpl.n	800f6e4 <_fwalk_reent+0x24>
 800f6da:	6824      	ldr	r4, [r4, #0]
 800f6dc:	2c00      	cmp	r4, #0
 800f6de:	d1f5      	bne.n	800f6cc <_fwalk_reent+0xc>
 800f6e0:	0038      	movs	r0, r7
 800f6e2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f6e4:	89ab      	ldrh	r3, [r5, #12]
 800f6e6:	2b01      	cmp	r3, #1
 800f6e8:	d908      	bls.n	800f6fc <_fwalk_reent+0x3c>
 800f6ea:	220e      	movs	r2, #14
 800f6ec:	5eab      	ldrsh	r3, [r5, r2]
 800f6ee:	3301      	adds	r3, #1
 800f6f0:	d004      	beq.n	800f6fc <_fwalk_reent+0x3c>
 800f6f2:	0029      	movs	r1, r5
 800f6f4:	0030      	movs	r0, r6
 800f6f6:	9b01      	ldr	r3, [sp, #4]
 800f6f8:	4798      	blx	r3
 800f6fa:	4307      	orrs	r7, r0
 800f6fc:	3568      	adds	r5, #104	; 0x68
 800f6fe:	e7e8      	b.n	800f6d2 <_fwalk_reent+0x12>

0800f700 <__retarget_lock_init_recursive>:
 800f700:	4770      	bx	lr

0800f702 <__retarget_lock_acquire_recursive>:
 800f702:	4770      	bx	lr

0800f704 <__retarget_lock_release_recursive>:
 800f704:	4770      	bx	lr
	...

0800f708 <__swhatbuf_r>:
 800f708:	b570      	push	{r4, r5, r6, lr}
 800f70a:	000e      	movs	r6, r1
 800f70c:	001d      	movs	r5, r3
 800f70e:	230e      	movs	r3, #14
 800f710:	5ec9      	ldrsh	r1, [r1, r3]
 800f712:	0014      	movs	r4, r2
 800f714:	b096      	sub	sp, #88	; 0x58
 800f716:	2900      	cmp	r1, #0
 800f718:	da07      	bge.n	800f72a <__swhatbuf_r+0x22>
 800f71a:	2300      	movs	r3, #0
 800f71c:	602b      	str	r3, [r5, #0]
 800f71e:	89b3      	ldrh	r3, [r6, #12]
 800f720:	061b      	lsls	r3, r3, #24
 800f722:	d411      	bmi.n	800f748 <__swhatbuf_r+0x40>
 800f724:	2380      	movs	r3, #128	; 0x80
 800f726:	00db      	lsls	r3, r3, #3
 800f728:	e00f      	b.n	800f74a <__swhatbuf_r+0x42>
 800f72a:	466a      	mov	r2, sp
 800f72c:	f000 f91c 	bl	800f968 <_fstat_r>
 800f730:	2800      	cmp	r0, #0
 800f732:	dbf2      	blt.n	800f71a <__swhatbuf_r+0x12>
 800f734:	23f0      	movs	r3, #240	; 0xf0
 800f736:	9901      	ldr	r1, [sp, #4]
 800f738:	021b      	lsls	r3, r3, #8
 800f73a:	4019      	ands	r1, r3
 800f73c:	4b05      	ldr	r3, [pc, #20]	; (800f754 <__swhatbuf_r+0x4c>)
 800f73e:	18c9      	adds	r1, r1, r3
 800f740:	424b      	negs	r3, r1
 800f742:	4159      	adcs	r1, r3
 800f744:	6029      	str	r1, [r5, #0]
 800f746:	e7ed      	b.n	800f724 <__swhatbuf_r+0x1c>
 800f748:	2340      	movs	r3, #64	; 0x40
 800f74a:	2000      	movs	r0, #0
 800f74c:	6023      	str	r3, [r4, #0]
 800f74e:	b016      	add	sp, #88	; 0x58
 800f750:	bd70      	pop	{r4, r5, r6, pc}
 800f752:	46c0      	nop			; (mov r8, r8)
 800f754:	ffffe000 	.word	0xffffe000

0800f758 <__smakebuf_r>:
 800f758:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f75a:	2602      	movs	r6, #2
 800f75c:	898b      	ldrh	r3, [r1, #12]
 800f75e:	0005      	movs	r5, r0
 800f760:	000c      	movs	r4, r1
 800f762:	4233      	tst	r3, r6
 800f764:	d006      	beq.n	800f774 <__smakebuf_r+0x1c>
 800f766:	0023      	movs	r3, r4
 800f768:	3347      	adds	r3, #71	; 0x47
 800f76a:	6023      	str	r3, [r4, #0]
 800f76c:	6123      	str	r3, [r4, #16]
 800f76e:	2301      	movs	r3, #1
 800f770:	6163      	str	r3, [r4, #20]
 800f772:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800f774:	466a      	mov	r2, sp
 800f776:	ab01      	add	r3, sp, #4
 800f778:	f7ff ffc6 	bl	800f708 <__swhatbuf_r>
 800f77c:	9900      	ldr	r1, [sp, #0]
 800f77e:	0007      	movs	r7, r0
 800f780:	0028      	movs	r0, r5
 800f782:	f7ff f94d 	bl	800ea20 <_malloc_r>
 800f786:	2800      	cmp	r0, #0
 800f788:	d108      	bne.n	800f79c <__smakebuf_r+0x44>
 800f78a:	220c      	movs	r2, #12
 800f78c:	5ea3      	ldrsh	r3, [r4, r2]
 800f78e:	059a      	lsls	r2, r3, #22
 800f790:	d4ef      	bmi.n	800f772 <__smakebuf_r+0x1a>
 800f792:	2203      	movs	r2, #3
 800f794:	4393      	bics	r3, r2
 800f796:	431e      	orrs	r6, r3
 800f798:	81a6      	strh	r6, [r4, #12]
 800f79a:	e7e4      	b.n	800f766 <__smakebuf_r+0xe>
 800f79c:	4b0f      	ldr	r3, [pc, #60]	; (800f7dc <__smakebuf_r+0x84>)
 800f79e:	62ab      	str	r3, [r5, #40]	; 0x28
 800f7a0:	2380      	movs	r3, #128	; 0x80
 800f7a2:	89a2      	ldrh	r2, [r4, #12]
 800f7a4:	6020      	str	r0, [r4, #0]
 800f7a6:	4313      	orrs	r3, r2
 800f7a8:	81a3      	strh	r3, [r4, #12]
 800f7aa:	9b00      	ldr	r3, [sp, #0]
 800f7ac:	6120      	str	r0, [r4, #16]
 800f7ae:	6163      	str	r3, [r4, #20]
 800f7b0:	9b01      	ldr	r3, [sp, #4]
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d00d      	beq.n	800f7d2 <__smakebuf_r+0x7a>
 800f7b6:	0028      	movs	r0, r5
 800f7b8:	230e      	movs	r3, #14
 800f7ba:	5ee1      	ldrsh	r1, [r4, r3]
 800f7bc:	f000 f8e6 	bl	800f98c <_isatty_r>
 800f7c0:	2800      	cmp	r0, #0
 800f7c2:	d006      	beq.n	800f7d2 <__smakebuf_r+0x7a>
 800f7c4:	2203      	movs	r2, #3
 800f7c6:	89a3      	ldrh	r3, [r4, #12]
 800f7c8:	4393      	bics	r3, r2
 800f7ca:	001a      	movs	r2, r3
 800f7cc:	2301      	movs	r3, #1
 800f7ce:	4313      	orrs	r3, r2
 800f7d0:	81a3      	strh	r3, [r4, #12]
 800f7d2:	89a0      	ldrh	r0, [r4, #12]
 800f7d4:	4307      	orrs	r7, r0
 800f7d6:	81a7      	strh	r7, [r4, #12]
 800f7d8:	e7cb      	b.n	800f772 <__smakebuf_r+0x1a>
 800f7da:	46c0      	nop			; (mov r8, r8)
 800f7dc:	0800f545 	.word	0x0800f545

0800f7e0 <_malloc_usable_size_r>:
 800f7e0:	1f0b      	subs	r3, r1, #4
 800f7e2:	681b      	ldr	r3, [r3, #0]
 800f7e4:	1f18      	subs	r0, r3, #4
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	da01      	bge.n	800f7ee <_malloc_usable_size_r+0xe>
 800f7ea:	580b      	ldr	r3, [r1, r0]
 800f7ec:	18c0      	adds	r0, r0, r3
 800f7ee:	4770      	bx	lr

0800f7f0 <_raise_r>:
 800f7f0:	b570      	push	{r4, r5, r6, lr}
 800f7f2:	0004      	movs	r4, r0
 800f7f4:	000d      	movs	r5, r1
 800f7f6:	291f      	cmp	r1, #31
 800f7f8:	d904      	bls.n	800f804 <_raise_r+0x14>
 800f7fa:	2316      	movs	r3, #22
 800f7fc:	6003      	str	r3, [r0, #0]
 800f7fe:	2001      	movs	r0, #1
 800f800:	4240      	negs	r0, r0
 800f802:	bd70      	pop	{r4, r5, r6, pc}
 800f804:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800f806:	2b00      	cmp	r3, #0
 800f808:	d004      	beq.n	800f814 <_raise_r+0x24>
 800f80a:	008a      	lsls	r2, r1, #2
 800f80c:	189b      	adds	r3, r3, r2
 800f80e:	681a      	ldr	r2, [r3, #0]
 800f810:	2a00      	cmp	r2, #0
 800f812:	d108      	bne.n	800f826 <_raise_r+0x36>
 800f814:	0020      	movs	r0, r4
 800f816:	f000 f831 	bl	800f87c <_getpid_r>
 800f81a:	002a      	movs	r2, r5
 800f81c:	0001      	movs	r1, r0
 800f81e:	0020      	movs	r0, r4
 800f820:	f000 f81a 	bl	800f858 <_kill_r>
 800f824:	e7ed      	b.n	800f802 <_raise_r+0x12>
 800f826:	2000      	movs	r0, #0
 800f828:	2a01      	cmp	r2, #1
 800f82a:	d0ea      	beq.n	800f802 <_raise_r+0x12>
 800f82c:	1c51      	adds	r1, r2, #1
 800f82e:	d103      	bne.n	800f838 <_raise_r+0x48>
 800f830:	2316      	movs	r3, #22
 800f832:	3001      	adds	r0, #1
 800f834:	6023      	str	r3, [r4, #0]
 800f836:	e7e4      	b.n	800f802 <_raise_r+0x12>
 800f838:	2400      	movs	r4, #0
 800f83a:	0028      	movs	r0, r5
 800f83c:	601c      	str	r4, [r3, #0]
 800f83e:	4790      	blx	r2
 800f840:	0020      	movs	r0, r4
 800f842:	e7de      	b.n	800f802 <_raise_r+0x12>

0800f844 <raise>:
 800f844:	b510      	push	{r4, lr}
 800f846:	4b03      	ldr	r3, [pc, #12]	; (800f854 <raise+0x10>)
 800f848:	0001      	movs	r1, r0
 800f84a:	6818      	ldr	r0, [r3, #0]
 800f84c:	f7ff ffd0 	bl	800f7f0 <_raise_r>
 800f850:	bd10      	pop	{r4, pc}
 800f852:	46c0      	nop			; (mov r8, r8)
 800f854:	20000010 	.word	0x20000010

0800f858 <_kill_r>:
 800f858:	2300      	movs	r3, #0
 800f85a:	b570      	push	{r4, r5, r6, lr}
 800f85c:	4d06      	ldr	r5, [pc, #24]	; (800f878 <_kill_r+0x20>)
 800f85e:	0004      	movs	r4, r0
 800f860:	0008      	movs	r0, r1
 800f862:	0011      	movs	r1, r2
 800f864:	602b      	str	r3, [r5, #0]
 800f866:	f7f9 ff0c 	bl	8009682 <_kill>
 800f86a:	1c43      	adds	r3, r0, #1
 800f86c:	d103      	bne.n	800f876 <_kill_r+0x1e>
 800f86e:	682b      	ldr	r3, [r5, #0]
 800f870:	2b00      	cmp	r3, #0
 800f872:	d000      	beq.n	800f876 <_kill_r+0x1e>
 800f874:	6023      	str	r3, [r4, #0]
 800f876:	bd70      	pop	{r4, r5, r6, pc}
 800f878:	200005c8 	.word	0x200005c8

0800f87c <_getpid_r>:
 800f87c:	b510      	push	{r4, lr}
 800f87e:	f7f9 fefa 	bl	8009676 <_getpid>
 800f882:	bd10      	pop	{r4, pc}

0800f884 <__sread>:
 800f884:	b570      	push	{r4, r5, r6, lr}
 800f886:	000c      	movs	r4, r1
 800f888:	250e      	movs	r5, #14
 800f88a:	5f49      	ldrsh	r1, [r1, r5]
 800f88c:	f000 f8a4 	bl	800f9d8 <_read_r>
 800f890:	2800      	cmp	r0, #0
 800f892:	db03      	blt.n	800f89c <__sread+0x18>
 800f894:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800f896:	181b      	adds	r3, r3, r0
 800f898:	6563      	str	r3, [r4, #84]	; 0x54
 800f89a:	bd70      	pop	{r4, r5, r6, pc}
 800f89c:	89a3      	ldrh	r3, [r4, #12]
 800f89e:	4a02      	ldr	r2, [pc, #8]	; (800f8a8 <__sread+0x24>)
 800f8a0:	4013      	ands	r3, r2
 800f8a2:	81a3      	strh	r3, [r4, #12]
 800f8a4:	e7f9      	b.n	800f89a <__sread+0x16>
 800f8a6:	46c0      	nop			; (mov r8, r8)
 800f8a8:	ffffefff 	.word	0xffffefff

0800f8ac <__swrite>:
 800f8ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8ae:	001f      	movs	r7, r3
 800f8b0:	898b      	ldrh	r3, [r1, #12]
 800f8b2:	0005      	movs	r5, r0
 800f8b4:	000c      	movs	r4, r1
 800f8b6:	0016      	movs	r6, r2
 800f8b8:	05db      	lsls	r3, r3, #23
 800f8ba:	d505      	bpl.n	800f8c8 <__swrite+0x1c>
 800f8bc:	230e      	movs	r3, #14
 800f8be:	5ec9      	ldrsh	r1, [r1, r3]
 800f8c0:	2200      	movs	r2, #0
 800f8c2:	2302      	movs	r3, #2
 800f8c4:	f000 f874 	bl	800f9b0 <_lseek_r>
 800f8c8:	89a3      	ldrh	r3, [r4, #12]
 800f8ca:	4a05      	ldr	r2, [pc, #20]	; (800f8e0 <__swrite+0x34>)
 800f8cc:	0028      	movs	r0, r5
 800f8ce:	4013      	ands	r3, r2
 800f8d0:	81a3      	strh	r3, [r4, #12]
 800f8d2:	0032      	movs	r2, r6
 800f8d4:	230e      	movs	r3, #14
 800f8d6:	5ee1      	ldrsh	r1, [r4, r3]
 800f8d8:	003b      	movs	r3, r7
 800f8da:	f000 f81f 	bl	800f91c <_write_r>
 800f8de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f8e0:	ffffefff 	.word	0xffffefff

0800f8e4 <__sseek>:
 800f8e4:	b570      	push	{r4, r5, r6, lr}
 800f8e6:	000c      	movs	r4, r1
 800f8e8:	250e      	movs	r5, #14
 800f8ea:	5f49      	ldrsh	r1, [r1, r5]
 800f8ec:	f000 f860 	bl	800f9b0 <_lseek_r>
 800f8f0:	89a3      	ldrh	r3, [r4, #12]
 800f8f2:	1c42      	adds	r2, r0, #1
 800f8f4:	d103      	bne.n	800f8fe <__sseek+0x1a>
 800f8f6:	4a05      	ldr	r2, [pc, #20]	; (800f90c <__sseek+0x28>)
 800f8f8:	4013      	ands	r3, r2
 800f8fa:	81a3      	strh	r3, [r4, #12]
 800f8fc:	bd70      	pop	{r4, r5, r6, pc}
 800f8fe:	2280      	movs	r2, #128	; 0x80
 800f900:	0152      	lsls	r2, r2, #5
 800f902:	4313      	orrs	r3, r2
 800f904:	81a3      	strh	r3, [r4, #12]
 800f906:	6560      	str	r0, [r4, #84]	; 0x54
 800f908:	e7f8      	b.n	800f8fc <__sseek+0x18>
 800f90a:	46c0      	nop			; (mov r8, r8)
 800f90c:	ffffefff 	.word	0xffffefff

0800f910 <__sclose>:
 800f910:	b510      	push	{r4, lr}
 800f912:	230e      	movs	r3, #14
 800f914:	5ec9      	ldrsh	r1, [r1, r3]
 800f916:	f000 f815 	bl	800f944 <_close_r>
 800f91a:	bd10      	pop	{r4, pc}

0800f91c <_write_r>:
 800f91c:	b570      	push	{r4, r5, r6, lr}
 800f91e:	0004      	movs	r4, r0
 800f920:	0008      	movs	r0, r1
 800f922:	0011      	movs	r1, r2
 800f924:	001a      	movs	r2, r3
 800f926:	2300      	movs	r3, #0
 800f928:	4d05      	ldr	r5, [pc, #20]	; (800f940 <_write_r+0x24>)
 800f92a:	602b      	str	r3, [r5, #0]
 800f92c:	f7f9 fee2 	bl	80096f4 <_write>
 800f930:	1c43      	adds	r3, r0, #1
 800f932:	d103      	bne.n	800f93c <_write_r+0x20>
 800f934:	682b      	ldr	r3, [r5, #0]
 800f936:	2b00      	cmp	r3, #0
 800f938:	d000      	beq.n	800f93c <_write_r+0x20>
 800f93a:	6023      	str	r3, [r4, #0]
 800f93c:	bd70      	pop	{r4, r5, r6, pc}
 800f93e:	46c0      	nop			; (mov r8, r8)
 800f940:	200005c8 	.word	0x200005c8

0800f944 <_close_r>:
 800f944:	2300      	movs	r3, #0
 800f946:	b570      	push	{r4, r5, r6, lr}
 800f948:	4d06      	ldr	r5, [pc, #24]	; (800f964 <_close_r+0x20>)
 800f94a:	0004      	movs	r4, r0
 800f94c:	0008      	movs	r0, r1
 800f94e:	602b      	str	r3, [r5, #0]
 800f950:	f7f9 feec 	bl	800972c <_close>
 800f954:	1c43      	adds	r3, r0, #1
 800f956:	d103      	bne.n	800f960 <_close_r+0x1c>
 800f958:	682b      	ldr	r3, [r5, #0]
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d000      	beq.n	800f960 <_close_r+0x1c>
 800f95e:	6023      	str	r3, [r4, #0]
 800f960:	bd70      	pop	{r4, r5, r6, pc}
 800f962:	46c0      	nop			; (mov r8, r8)
 800f964:	200005c8 	.word	0x200005c8

0800f968 <_fstat_r>:
 800f968:	2300      	movs	r3, #0
 800f96a:	b570      	push	{r4, r5, r6, lr}
 800f96c:	4d06      	ldr	r5, [pc, #24]	; (800f988 <_fstat_r+0x20>)
 800f96e:	0004      	movs	r4, r0
 800f970:	0008      	movs	r0, r1
 800f972:	0011      	movs	r1, r2
 800f974:	602b      	str	r3, [r5, #0]
 800f976:	f7f9 fee3 	bl	8009740 <_fstat>
 800f97a:	1c43      	adds	r3, r0, #1
 800f97c:	d103      	bne.n	800f986 <_fstat_r+0x1e>
 800f97e:	682b      	ldr	r3, [r5, #0]
 800f980:	2b00      	cmp	r3, #0
 800f982:	d000      	beq.n	800f986 <_fstat_r+0x1e>
 800f984:	6023      	str	r3, [r4, #0]
 800f986:	bd70      	pop	{r4, r5, r6, pc}
 800f988:	200005c8 	.word	0x200005c8

0800f98c <_isatty_r>:
 800f98c:	2300      	movs	r3, #0
 800f98e:	b570      	push	{r4, r5, r6, lr}
 800f990:	4d06      	ldr	r5, [pc, #24]	; (800f9ac <_isatty_r+0x20>)
 800f992:	0004      	movs	r4, r0
 800f994:	0008      	movs	r0, r1
 800f996:	602b      	str	r3, [r5, #0]
 800f998:	f7f9 fee0 	bl	800975c <_isatty>
 800f99c:	1c43      	adds	r3, r0, #1
 800f99e:	d103      	bne.n	800f9a8 <_isatty_r+0x1c>
 800f9a0:	682b      	ldr	r3, [r5, #0]
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d000      	beq.n	800f9a8 <_isatty_r+0x1c>
 800f9a6:	6023      	str	r3, [r4, #0]
 800f9a8:	bd70      	pop	{r4, r5, r6, pc}
 800f9aa:	46c0      	nop			; (mov r8, r8)
 800f9ac:	200005c8 	.word	0x200005c8

0800f9b0 <_lseek_r>:
 800f9b0:	b570      	push	{r4, r5, r6, lr}
 800f9b2:	0004      	movs	r4, r0
 800f9b4:	0008      	movs	r0, r1
 800f9b6:	0011      	movs	r1, r2
 800f9b8:	001a      	movs	r2, r3
 800f9ba:	2300      	movs	r3, #0
 800f9bc:	4d05      	ldr	r5, [pc, #20]	; (800f9d4 <_lseek_r+0x24>)
 800f9be:	602b      	str	r3, [r5, #0]
 800f9c0:	f7f9 fed5 	bl	800976e <_lseek>
 800f9c4:	1c43      	adds	r3, r0, #1
 800f9c6:	d103      	bne.n	800f9d0 <_lseek_r+0x20>
 800f9c8:	682b      	ldr	r3, [r5, #0]
 800f9ca:	2b00      	cmp	r3, #0
 800f9cc:	d000      	beq.n	800f9d0 <_lseek_r+0x20>
 800f9ce:	6023      	str	r3, [r4, #0]
 800f9d0:	bd70      	pop	{r4, r5, r6, pc}
 800f9d2:	46c0      	nop			; (mov r8, r8)
 800f9d4:	200005c8 	.word	0x200005c8

0800f9d8 <_read_r>:
 800f9d8:	b570      	push	{r4, r5, r6, lr}
 800f9da:	0004      	movs	r4, r0
 800f9dc:	0008      	movs	r0, r1
 800f9de:	0011      	movs	r1, r2
 800f9e0:	001a      	movs	r2, r3
 800f9e2:	2300      	movs	r3, #0
 800f9e4:	4d05      	ldr	r5, [pc, #20]	; (800f9fc <_read_r+0x24>)
 800f9e6:	602b      	str	r3, [r5, #0]
 800f9e8:	f7f9 fe67 	bl	80096ba <_read>
 800f9ec:	1c43      	adds	r3, r0, #1
 800f9ee:	d103      	bne.n	800f9f8 <_read_r+0x20>
 800f9f0:	682b      	ldr	r3, [r5, #0]
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d000      	beq.n	800f9f8 <_read_r+0x20>
 800f9f6:	6023      	str	r3, [r4, #0]
 800f9f8:	bd70      	pop	{r4, r5, r6, pc}
 800f9fa:	46c0      	nop			; (mov r8, r8)
 800f9fc:	200005c8 	.word	0x200005c8

0800fa00 <atan>:
 800fa00:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fa02:	4b98      	ldr	r3, [pc, #608]	; (800fc64 <atan+0x264>)
 800fa04:	b085      	sub	sp, #20
 800fa06:	004e      	lsls	r6, r1, #1
 800fa08:	0004      	movs	r4, r0
 800fa0a:	000d      	movs	r5, r1
 800fa0c:	9103      	str	r1, [sp, #12]
 800fa0e:	0876      	lsrs	r6, r6, #1
 800fa10:	429e      	cmp	r6, r3
 800fa12:	dd18      	ble.n	800fa46 <atan+0x46>
 800fa14:	4b94      	ldr	r3, [pc, #592]	; (800fc68 <atan+0x268>)
 800fa16:	429e      	cmp	r6, r3
 800fa18:	dc02      	bgt.n	800fa20 <atan+0x20>
 800fa1a:	d10a      	bne.n	800fa32 <atan+0x32>
 800fa1c:	2800      	cmp	r0, #0
 800fa1e:	d008      	beq.n	800fa32 <atan+0x32>
 800fa20:	0022      	movs	r2, r4
 800fa22:	002b      	movs	r3, r5
 800fa24:	0020      	movs	r0, r4
 800fa26:	0029      	movs	r1, r5
 800fa28:	f7f1 fc3a 	bl	80012a0 <__aeabi_dadd>
 800fa2c:	0004      	movs	r4, r0
 800fa2e:	000d      	movs	r5, r1
 800fa30:	e005      	b.n	800fa3e <atan+0x3e>
 800fa32:	9b03      	ldr	r3, [sp, #12]
 800fa34:	4c8d      	ldr	r4, [pc, #564]	; (800fc6c <atan+0x26c>)
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	dd00      	ble.n	800fa3c <atan+0x3c>
 800fa3a:	e110      	b.n	800fc5e <atan+0x25e>
 800fa3c:	4d8c      	ldr	r5, [pc, #560]	; (800fc70 <atan+0x270>)
 800fa3e:	0020      	movs	r0, r4
 800fa40:	0029      	movs	r1, r5
 800fa42:	b005      	add	sp, #20
 800fa44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa46:	4b8b      	ldr	r3, [pc, #556]	; (800fc74 <atan+0x274>)
 800fa48:	429e      	cmp	r6, r3
 800fa4a:	dc0f      	bgt.n	800fa6c <atan+0x6c>
 800fa4c:	4b8a      	ldr	r3, [pc, #552]	; (800fc78 <atan+0x278>)
 800fa4e:	429e      	cmp	r6, r3
 800fa50:	dc09      	bgt.n	800fa66 <atan+0x66>
 800fa52:	4a8a      	ldr	r2, [pc, #552]	; (800fc7c <atan+0x27c>)
 800fa54:	4b8a      	ldr	r3, [pc, #552]	; (800fc80 <atan+0x280>)
 800fa56:	f7f1 fc23 	bl	80012a0 <__aeabi_dadd>
 800fa5a:	2200      	movs	r2, #0
 800fa5c:	4b89      	ldr	r3, [pc, #548]	; (800fc84 <atan+0x284>)
 800fa5e:	f7f0 fd0b 	bl	8000478 <__aeabi_dcmpgt>
 800fa62:	2800      	cmp	r0, #0
 800fa64:	d1eb      	bne.n	800fa3e <atan+0x3e>
 800fa66:	2301      	movs	r3, #1
 800fa68:	425b      	negs	r3, r3
 800fa6a:	e025      	b.n	800fab8 <atan+0xb8>
 800fa6c:	f000 f98a 	bl	800fd84 <fabs>
 800fa70:	4b85      	ldr	r3, [pc, #532]	; (800fc88 <atan+0x288>)
 800fa72:	0004      	movs	r4, r0
 800fa74:	000d      	movs	r5, r1
 800fa76:	429e      	cmp	r6, r3
 800fa78:	dd00      	ble.n	800fa7c <atan+0x7c>
 800fa7a:	e0aa      	b.n	800fbd2 <atan+0x1d2>
 800fa7c:	4b83      	ldr	r3, [pc, #524]	; (800fc8c <atan+0x28c>)
 800fa7e:	429e      	cmp	r6, r3
 800fa80:	dd00      	ble.n	800fa84 <atan+0x84>
 800fa82:	e090      	b.n	800fba6 <atan+0x1a6>
 800fa84:	0002      	movs	r2, r0
 800fa86:	000b      	movs	r3, r1
 800fa88:	f7f1 fc0a 	bl	80012a0 <__aeabi_dadd>
 800fa8c:	2200      	movs	r2, #0
 800fa8e:	4b7d      	ldr	r3, [pc, #500]	; (800fc84 <atan+0x284>)
 800fa90:	f7f2 fde2 	bl	8002658 <__aeabi_dsub>
 800fa94:	2380      	movs	r3, #128	; 0x80
 800fa96:	0006      	movs	r6, r0
 800fa98:	000f      	movs	r7, r1
 800fa9a:	2200      	movs	r2, #0
 800fa9c:	0020      	movs	r0, r4
 800fa9e:	0029      	movs	r1, r5
 800faa0:	05db      	lsls	r3, r3, #23
 800faa2:	f7f1 fbfd 	bl	80012a0 <__aeabi_dadd>
 800faa6:	000b      	movs	r3, r1
 800faa8:	0002      	movs	r2, r0
 800faaa:	0039      	movs	r1, r7
 800faac:	0030      	movs	r0, r6
 800faae:	f7f1 ff61 	bl	8001974 <__aeabi_ddiv>
 800fab2:	2300      	movs	r3, #0
 800fab4:	0004      	movs	r4, r0
 800fab6:	000d      	movs	r5, r1
 800fab8:	0022      	movs	r2, r4
 800faba:	9302      	str	r3, [sp, #8]
 800fabc:	0020      	movs	r0, r4
 800fabe:	002b      	movs	r3, r5
 800fac0:	0029      	movs	r1, r5
 800fac2:	f7f2 fb5d 	bl	8002180 <__aeabi_dmul>
 800fac6:	0002      	movs	r2, r0
 800fac8:	000b      	movs	r3, r1
 800faca:	9000      	str	r0, [sp, #0]
 800facc:	9101      	str	r1, [sp, #4]
 800face:	f7f2 fb57 	bl	8002180 <__aeabi_dmul>
 800fad2:	0006      	movs	r6, r0
 800fad4:	000f      	movs	r7, r1
 800fad6:	4a6e      	ldr	r2, [pc, #440]	; (800fc90 <atan+0x290>)
 800fad8:	4b6e      	ldr	r3, [pc, #440]	; (800fc94 <atan+0x294>)
 800fada:	f7f2 fb51 	bl	8002180 <__aeabi_dmul>
 800fade:	4a6e      	ldr	r2, [pc, #440]	; (800fc98 <atan+0x298>)
 800fae0:	4b6e      	ldr	r3, [pc, #440]	; (800fc9c <atan+0x29c>)
 800fae2:	f7f1 fbdd 	bl	80012a0 <__aeabi_dadd>
 800fae6:	0032      	movs	r2, r6
 800fae8:	003b      	movs	r3, r7
 800faea:	f7f2 fb49 	bl	8002180 <__aeabi_dmul>
 800faee:	4a6c      	ldr	r2, [pc, #432]	; (800fca0 <atan+0x2a0>)
 800faf0:	4b6c      	ldr	r3, [pc, #432]	; (800fca4 <atan+0x2a4>)
 800faf2:	f7f1 fbd5 	bl	80012a0 <__aeabi_dadd>
 800faf6:	0032      	movs	r2, r6
 800faf8:	003b      	movs	r3, r7
 800fafa:	f7f2 fb41 	bl	8002180 <__aeabi_dmul>
 800fafe:	4a6a      	ldr	r2, [pc, #424]	; (800fca8 <atan+0x2a8>)
 800fb00:	4b6a      	ldr	r3, [pc, #424]	; (800fcac <atan+0x2ac>)
 800fb02:	f7f1 fbcd 	bl	80012a0 <__aeabi_dadd>
 800fb06:	0032      	movs	r2, r6
 800fb08:	003b      	movs	r3, r7
 800fb0a:	f7f2 fb39 	bl	8002180 <__aeabi_dmul>
 800fb0e:	4a68      	ldr	r2, [pc, #416]	; (800fcb0 <atan+0x2b0>)
 800fb10:	4b68      	ldr	r3, [pc, #416]	; (800fcb4 <atan+0x2b4>)
 800fb12:	f7f1 fbc5 	bl	80012a0 <__aeabi_dadd>
 800fb16:	0032      	movs	r2, r6
 800fb18:	003b      	movs	r3, r7
 800fb1a:	f7f2 fb31 	bl	8002180 <__aeabi_dmul>
 800fb1e:	4a66      	ldr	r2, [pc, #408]	; (800fcb8 <atan+0x2b8>)
 800fb20:	4b66      	ldr	r3, [pc, #408]	; (800fcbc <atan+0x2bc>)
 800fb22:	f7f1 fbbd 	bl	80012a0 <__aeabi_dadd>
 800fb26:	9a00      	ldr	r2, [sp, #0]
 800fb28:	9b01      	ldr	r3, [sp, #4]
 800fb2a:	f7f2 fb29 	bl	8002180 <__aeabi_dmul>
 800fb2e:	4a64      	ldr	r2, [pc, #400]	; (800fcc0 <atan+0x2c0>)
 800fb30:	9000      	str	r0, [sp, #0]
 800fb32:	9101      	str	r1, [sp, #4]
 800fb34:	4b63      	ldr	r3, [pc, #396]	; (800fcc4 <atan+0x2c4>)
 800fb36:	0030      	movs	r0, r6
 800fb38:	0039      	movs	r1, r7
 800fb3a:	f7f2 fb21 	bl	8002180 <__aeabi_dmul>
 800fb3e:	4a62      	ldr	r2, [pc, #392]	; (800fcc8 <atan+0x2c8>)
 800fb40:	4b62      	ldr	r3, [pc, #392]	; (800fccc <atan+0x2cc>)
 800fb42:	f7f2 fd89 	bl	8002658 <__aeabi_dsub>
 800fb46:	0032      	movs	r2, r6
 800fb48:	003b      	movs	r3, r7
 800fb4a:	f7f2 fb19 	bl	8002180 <__aeabi_dmul>
 800fb4e:	4a60      	ldr	r2, [pc, #384]	; (800fcd0 <atan+0x2d0>)
 800fb50:	4b60      	ldr	r3, [pc, #384]	; (800fcd4 <atan+0x2d4>)
 800fb52:	f7f2 fd81 	bl	8002658 <__aeabi_dsub>
 800fb56:	0032      	movs	r2, r6
 800fb58:	003b      	movs	r3, r7
 800fb5a:	f7f2 fb11 	bl	8002180 <__aeabi_dmul>
 800fb5e:	4a5e      	ldr	r2, [pc, #376]	; (800fcd8 <atan+0x2d8>)
 800fb60:	4b5e      	ldr	r3, [pc, #376]	; (800fcdc <atan+0x2dc>)
 800fb62:	f7f2 fd79 	bl	8002658 <__aeabi_dsub>
 800fb66:	0032      	movs	r2, r6
 800fb68:	003b      	movs	r3, r7
 800fb6a:	f7f2 fb09 	bl	8002180 <__aeabi_dmul>
 800fb6e:	4a5c      	ldr	r2, [pc, #368]	; (800fce0 <atan+0x2e0>)
 800fb70:	4b5c      	ldr	r3, [pc, #368]	; (800fce4 <atan+0x2e4>)
 800fb72:	f7f2 fd71 	bl	8002658 <__aeabi_dsub>
 800fb76:	0032      	movs	r2, r6
 800fb78:	003b      	movs	r3, r7
 800fb7a:	f7f2 fb01 	bl	8002180 <__aeabi_dmul>
 800fb7e:	0002      	movs	r2, r0
 800fb80:	000b      	movs	r3, r1
 800fb82:	9800      	ldr	r0, [sp, #0]
 800fb84:	9901      	ldr	r1, [sp, #4]
 800fb86:	f7f1 fb8b 	bl	80012a0 <__aeabi_dadd>
 800fb8a:	002b      	movs	r3, r5
 800fb8c:	0022      	movs	r2, r4
 800fb8e:	f7f2 faf7 	bl	8002180 <__aeabi_dmul>
 800fb92:	9b02      	ldr	r3, [sp, #8]
 800fb94:	3301      	adds	r3, #1
 800fb96:	d143      	bne.n	800fc20 <atan+0x220>
 800fb98:	0002      	movs	r2, r0
 800fb9a:	000b      	movs	r3, r1
 800fb9c:	0020      	movs	r0, r4
 800fb9e:	0029      	movs	r1, r5
 800fba0:	f7f2 fd5a 	bl	8002658 <__aeabi_dsub>
 800fba4:	e742      	b.n	800fa2c <atan+0x2c>
 800fba6:	2200      	movs	r2, #0
 800fba8:	4b36      	ldr	r3, [pc, #216]	; (800fc84 <atan+0x284>)
 800fbaa:	f7f2 fd55 	bl	8002658 <__aeabi_dsub>
 800fbae:	2200      	movs	r2, #0
 800fbb0:	0006      	movs	r6, r0
 800fbb2:	000f      	movs	r7, r1
 800fbb4:	0020      	movs	r0, r4
 800fbb6:	0029      	movs	r1, r5
 800fbb8:	4b32      	ldr	r3, [pc, #200]	; (800fc84 <atan+0x284>)
 800fbba:	f7f1 fb71 	bl	80012a0 <__aeabi_dadd>
 800fbbe:	000b      	movs	r3, r1
 800fbc0:	0002      	movs	r2, r0
 800fbc2:	0039      	movs	r1, r7
 800fbc4:	0030      	movs	r0, r6
 800fbc6:	f7f1 fed5 	bl	8001974 <__aeabi_ddiv>
 800fbca:	2301      	movs	r3, #1
 800fbcc:	0004      	movs	r4, r0
 800fbce:	000d      	movs	r5, r1
 800fbd0:	e772      	b.n	800fab8 <atan+0xb8>
 800fbd2:	4b45      	ldr	r3, [pc, #276]	; (800fce8 <atan+0x2e8>)
 800fbd4:	429e      	cmp	r6, r3
 800fbd6:	dc19      	bgt.n	800fc0c <atan+0x20c>
 800fbd8:	2200      	movs	r2, #0
 800fbda:	4b44      	ldr	r3, [pc, #272]	; (800fcec <atan+0x2ec>)
 800fbdc:	f7f2 fd3c 	bl	8002658 <__aeabi_dsub>
 800fbe0:	2200      	movs	r2, #0
 800fbe2:	0006      	movs	r6, r0
 800fbe4:	000f      	movs	r7, r1
 800fbe6:	0020      	movs	r0, r4
 800fbe8:	0029      	movs	r1, r5
 800fbea:	4b40      	ldr	r3, [pc, #256]	; (800fcec <atan+0x2ec>)
 800fbec:	f7f2 fac8 	bl	8002180 <__aeabi_dmul>
 800fbf0:	2200      	movs	r2, #0
 800fbf2:	4b24      	ldr	r3, [pc, #144]	; (800fc84 <atan+0x284>)
 800fbf4:	f7f1 fb54 	bl	80012a0 <__aeabi_dadd>
 800fbf8:	000b      	movs	r3, r1
 800fbfa:	0002      	movs	r2, r0
 800fbfc:	0039      	movs	r1, r7
 800fbfe:	0030      	movs	r0, r6
 800fc00:	f7f1 feb8 	bl	8001974 <__aeabi_ddiv>
 800fc04:	2302      	movs	r3, #2
 800fc06:	0004      	movs	r4, r0
 800fc08:	000d      	movs	r5, r1
 800fc0a:	e755      	b.n	800fab8 <atan+0xb8>
 800fc0c:	000b      	movs	r3, r1
 800fc0e:	0002      	movs	r2, r0
 800fc10:	4937      	ldr	r1, [pc, #220]	; (800fcf0 <atan+0x2f0>)
 800fc12:	2000      	movs	r0, #0
 800fc14:	f7f1 feae 	bl	8001974 <__aeabi_ddiv>
 800fc18:	2303      	movs	r3, #3
 800fc1a:	0004      	movs	r4, r0
 800fc1c:	000d      	movs	r5, r1
 800fc1e:	e74b      	b.n	800fab8 <atan+0xb8>
 800fc20:	9b02      	ldr	r3, [sp, #8]
 800fc22:	4f34      	ldr	r7, [pc, #208]	; (800fcf4 <atan+0x2f4>)
 800fc24:	00de      	lsls	r6, r3, #3
 800fc26:	4b34      	ldr	r3, [pc, #208]	; (800fcf8 <atan+0x2f8>)
 800fc28:	19bf      	adds	r7, r7, r6
 800fc2a:	199e      	adds	r6, r3, r6
 800fc2c:	6832      	ldr	r2, [r6, #0]
 800fc2e:	6873      	ldr	r3, [r6, #4]
 800fc30:	f7f2 fd12 	bl	8002658 <__aeabi_dsub>
 800fc34:	0022      	movs	r2, r4
 800fc36:	002b      	movs	r3, r5
 800fc38:	f7f2 fd0e 	bl	8002658 <__aeabi_dsub>
 800fc3c:	000b      	movs	r3, r1
 800fc3e:	0002      	movs	r2, r0
 800fc40:	6838      	ldr	r0, [r7, #0]
 800fc42:	6879      	ldr	r1, [r7, #4]
 800fc44:	f7f2 fd08 	bl	8002658 <__aeabi_dsub>
 800fc48:	9b03      	ldr	r3, [sp, #12]
 800fc4a:	0004      	movs	r4, r0
 800fc4c:	000d      	movs	r5, r1
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	db00      	blt.n	800fc54 <atan+0x254>
 800fc52:	e6f4      	b.n	800fa3e <atan+0x3e>
 800fc54:	2180      	movs	r1, #128	; 0x80
 800fc56:	0609      	lsls	r1, r1, #24
 800fc58:	186b      	adds	r3, r5, r1
 800fc5a:	001d      	movs	r5, r3
 800fc5c:	e6ef      	b.n	800fa3e <atan+0x3e>
 800fc5e:	4d27      	ldr	r5, [pc, #156]	; (800fcfc <atan+0x2fc>)
 800fc60:	e6ed      	b.n	800fa3e <atan+0x3e>
 800fc62:	46c0      	nop			; (mov r8, r8)
 800fc64:	440fffff 	.word	0x440fffff
 800fc68:	7ff00000 	.word	0x7ff00000
 800fc6c:	54442d18 	.word	0x54442d18
 800fc70:	bff921fb 	.word	0xbff921fb
 800fc74:	3fdbffff 	.word	0x3fdbffff
 800fc78:	3e1fffff 	.word	0x3e1fffff
 800fc7c:	8800759c 	.word	0x8800759c
 800fc80:	7e37e43c 	.word	0x7e37e43c
 800fc84:	3ff00000 	.word	0x3ff00000
 800fc88:	3ff2ffff 	.word	0x3ff2ffff
 800fc8c:	3fe5ffff 	.word	0x3fe5ffff
 800fc90:	e322da11 	.word	0xe322da11
 800fc94:	3f90ad3a 	.word	0x3f90ad3a
 800fc98:	24760deb 	.word	0x24760deb
 800fc9c:	3fa97b4b 	.word	0x3fa97b4b
 800fca0:	a0d03d51 	.word	0xa0d03d51
 800fca4:	3fb10d66 	.word	0x3fb10d66
 800fca8:	c54c206e 	.word	0xc54c206e
 800fcac:	3fb745cd 	.word	0x3fb745cd
 800fcb0:	920083ff 	.word	0x920083ff
 800fcb4:	3fc24924 	.word	0x3fc24924
 800fcb8:	5555550d 	.word	0x5555550d
 800fcbc:	3fd55555 	.word	0x3fd55555
 800fcc0:	2c6a6c2f 	.word	0x2c6a6c2f
 800fcc4:	bfa2b444 	.word	0xbfa2b444
 800fcc8:	52defd9a 	.word	0x52defd9a
 800fccc:	3fadde2d 	.word	0x3fadde2d
 800fcd0:	af749a6d 	.word	0xaf749a6d
 800fcd4:	3fb3b0f2 	.word	0x3fb3b0f2
 800fcd8:	fe231671 	.word	0xfe231671
 800fcdc:	3fbc71c6 	.word	0x3fbc71c6
 800fce0:	9998ebc4 	.word	0x9998ebc4
 800fce4:	3fc99999 	.word	0x3fc99999
 800fce8:	40037fff 	.word	0x40037fff
 800fcec:	3ff80000 	.word	0x3ff80000
 800fcf0:	bff00000 	.word	0xbff00000
 800fcf4:	08012a58 	.word	0x08012a58
 800fcf8:	08012a78 	.word	0x08012a78
 800fcfc:	3ff921fb 	.word	0x3ff921fb

0800fd00 <cos>:
 800fd00:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fd02:	4a1e      	ldr	r2, [pc, #120]	; (800fd7c <cos+0x7c>)
 800fd04:	004b      	lsls	r3, r1, #1
 800fd06:	b087      	sub	sp, #28
 800fd08:	085b      	lsrs	r3, r3, #1
 800fd0a:	4293      	cmp	r3, r2
 800fd0c:	dc04      	bgt.n	800fd18 <cos+0x18>
 800fd0e:	2200      	movs	r2, #0
 800fd10:	2300      	movs	r3, #0
 800fd12:	f001 fbbf 	bl	8011494 <__kernel_cos>
 800fd16:	e006      	b.n	800fd26 <cos+0x26>
 800fd18:	4a19      	ldr	r2, [pc, #100]	; (800fd80 <cos+0x80>)
 800fd1a:	4293      	cmp	r3, r2
 800fd1c:	dd05      	ble.n	800fd2a <cos+0x2a>
 800fd1e:	0002      	movs	r2, r0
 800fd20:	000b      	movs	r3, r1
 800fd22:	f7f2 fc99 	bl	8002658 <__aeabi_dsub>
 800fd26:	b007      	add	sp, #28
 800fd28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fd2a:	aa02      	add	r2, sp, #8
 800fd2c:	f001 f912 	bl	8010f54 <__ieee754_rem_pio2>
 800fd30:	9c04      	ldr	r4, [sp, #16]
 800fd32:	9d05      	ldr	r5, [sp, #20]
 800fd34:	2303      	movs	r3, #3
 800fd36:	4003      	ands	r3, r0
 800fd38:	2b01      	cmp	r3, #1
 800fd3a:	d008      	beq.n	800fd4e <cos+0x4e>
 800fd3c:	9802      	ldr	r0, [sp, #8]
 800fd3e:	9903      	ldr	r1, [sp, #12]
 800fd40:	2b02      	cmp	r3, #2
 800fd42:	d00f      	beq.n	800fd64 <cos+0x64>
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	d112      	bne.n	800fd6e <cos+0x6e>
 800fd48:	0022      	movs	r2, r4
 800fd4a:	002b      	movs	r3, r5
 800fd4c:	e7e1      	b.n	800fd12 <cos+0x12>
 800fd4e:	9300      	str	r3, [sp, #0]
 800fd50:	0022      	movs	r2, r4
 800fd52:	9802      	ldr	r0, [sp, #8]
 800fd54:	9903      	ldr	r1, [sp, #12]
 800fd56:	002b      	movs	r3, r5
 800fd58:	f001 ffd2 	bl	8011d00 <__kernel_sin>
 800fd5c:	2380      	movs	r3, #128	; 0x80
 800fd5e:	061b      	lsls	r3, r3, #24
 800fd60:	18c9      	adds	r1, r1, r3
 800fd62:	e7e0      	b.n	800fd26 <cos+0x26>
 800fd64:	0022      	movs	r2, r4
 800fd66:	002b      	movs	r3, r5
 800fd68:	f001 fb94 	bl	8011494 <__kernel_cos>
 800fd6c:	e7f6      	b.n	800fd5c <cos+0x5c>
 800fd6e:	2301      	movs	r3, #1
 800fd70:	0022      	movs	r2, r4
 800fd72:	9300      	str	r3, [sp, #0]
 800fd74:	002b      	movs	r3, r5
 800fd76:	f001 ffc3 	bl	8011d00 <__kernel_sin>
 800fd7a:	e7d4      	b.n	800fd26 <cos+0x26>
 800fd7c:	3fe921fb 	.word	0x3fe921fb
 800fd80:	7fefffff 	.word	0x7fefffff

0800fd84 <fabs>:
 800fd84:	004b      	lsls	r3, r1, #1
 800fd86:	0859      	lsrs	r1, r3, #1
 800fd88:	4770      	bx	lr
	...

0800fd8c <sin>:
 800fd8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fd8e:	4a20      	ldr	r2, [pc, #128]	; (800fe10 <sin+0x84>)
 800fd90:	004b      	lsls	r3, r1, #1
 800fd92:	b087      	sub	sp, #28
 800fd94:	085b      	lsrs	r3, r3, #1
 800fd96:	4293      	cmp	r3, r2
 800fd98:	dc06      	bgt.n	800fda8 <sin+0x1c>
 800fd9a:	2300      	movs	r3, #0
 800fd9c:	2200      	movs	r2, #0
 800fd9e:	9300      	str	r3, [sp, #0]
 800fda0:	2300      	movs	r3, #0
 800fda2:	f001 ffad 	bl	8011d00 <__kernel_sin>
 800fda6:	e006      	b.n	800fdb6 <sin+0x2a>
 800fda8:	4a1a      	ldr	r2, [pc, #104]	; (800fe14 <sin+0x88>)
 800fdaa:	4293      	cmp	r3, r2
 800fdac:	dd05      	ble.n	800fdba <sin+0x2e>
 800fdae:	0002      	movs	r2, r0
 800fdb0:	000b      	movs	r3, r1
 800fdb2:	f7f2 fc51 	bl	8002658 <__aeabi_dsub>
 800fdb6:	b007      	add	sp, #28
 800fdb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fdba:	aa02      	add	r2, sp, #8
 800fdbc:	f001 f8ca 	bl	8010f54 <__ieee754_rem_pio2>
 800fdc0:	9c04      	ldr	r4, [sp, #16]
 800fdc2:	9d05      	ldr	r5, [sp, #20]
 800fdc4:	2303      	movs	r3, #3
 800fdc6:	4003      	ands	r3, r0
 800fdc8:	2b01      	cmp	r3, #1
 800fdca:	d00a      	beq.n	800fde2 <sin+0x56>
 800fdcc:	9802      	ldr	r0, [sp, #8]
 800fdce:	9903      	ldr	r1, [sp, #12]
 800fdd0:	2b02      	cmp	r3, #2
 800fdd2:	d00d      	beq.n	800fdf0 <sin+0x64>
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d115      	bne.n	800fe04 <sin+0x78>
 800fdd8:	3301      	adds	r3, #1
 800fdda:	9300      	str	r3, [sp, #0]
 800fddc:	0022      	movs	r2, r4
 800fdde:	002b      	movs	r3, r5
 800fde0:	e7df      	b.n	800fda2 <sin+0x16>
 800fde2:	0022      	movs	r2, r4
 800fde4:	9802      	ldr	r0, [sp, #8]
 800fde6:	9903      	ldr	r1, [sp, #12]
 800fde8:	002b      	movs	r3, r5
 800fdea:	f001 fb53 	bl	8011494 <__kernel_cos>
 800fdee:	e7e2      	b.n	800fdb6 <sin+0x2a>
 800fdf0:	2301      	movs	r3, #1
 800fdf2:	0022      	movs	r2, r4
 800fdf4:	9300      	str	r3, [sp, #0]
 800fdf6:	002b      	movs	r3, r5
 800fdf8:	f001 ff82 	bl	8011d00 <__kernel_sin>
 800fdfc:	2380      	movs	r3, #128	; 0x80
 800fdfe:	061b      	lsls	r3, r3, #24
 800fe00:	18c9      	adds	r1, r1, r3
 800fe02:	e7d8      	b.n	800fdb6 <sin+0x2a>
 800fe04:	0022      	movs	r2, r4
 800fe06:	002b      	movs	r3, r5
 800fe08:	f001 fb44 	bl	8011494 <__kernel_cos>
 800fe0c:	e7f6      	b.n	800fdfc <sin+0x70>
 800fe0e:	46c0      	nop			; (mov r8, r8)
 800fe10:	3fe921fb 	.word	0x3fe921fb
 800fe14:	7fefffff 	.word	0x7fefffff

0800fe18 <asin>:
 800fe18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe1a:	0004      	movs	r4, r0
 800fe1c:	000d      	movs	r5, r1
 800fe1e:	f000 f915 	bl	801004c <__ieee754_asin>
 800fe22:	4b12      	ldr	r3, [pc, #72]	; (800fe6c <asin+0x54>)
 800fe24:	0006      	movs	r6, r0
 800fe26:	781b      	ldrb	r3, [r3, #0]
 800fe28:	000f      	movs	r7, r1
 800fe2a:	b25b      	sxtb	r3, r3
 800fe2c:	3301      	adds	r3, #1
 800fe2e:	d01a      	beq.n	800fe66 <asin+0x4e>
 800fe30:	0022      	movs	r2, r4
 800fe32:	002b      	movs	r3, r5
 800fe34:	0020      	movs	r0, r4
 800fe36:	0029      	movs	r1, r5
 800fe38:	f7f2 ffa0 	bl	8002d7c <__aeabi_dcmpun>
 800fe3c:	2800      	cmp	r0, #0
 800fe3e:	d112      	bne.n	800fe66 <asin+0x4e>
 800fe40:	0020      	movs	r0, r4
 800fe42:	0029      	movs	r1, r5
 800fe44:	f7ff ff9e 	bl	800fd84 <fabs>
 800fe48:	2200      	movs	r2, #0
 800fe4a:	4b09      	ldr	r3, [pc, #36]	; (800fe70 <asin+0x58>)
 800fe4c:	f7f0 fb14 	bl	8000478 <__aeabi_dcmpgt>
 800fe50:	2800      	cmp	r0, #0
 800fe52:	d008      	beq.n	800fe66 <asin+0x4e>
 800fe54:	f7fc fe56 	bl	800cb04 <__errno>
 800fe58:	2321      	movs	r3, #33	; 0x21
 800fe5a:	6003      	str	r3, [r0, #0]
 800fe5c:	4805      	ldr	r0, [pc, #20]	; (800fe74 <asin+0x5c>)
 800fe5e:	f002 f88d 	bl	8011f7c <nan>
 800fe62:	0006      	movs	r6, r0
 800fe64:	000f      	movs	r7, r1
 800fe66:	0030      	movs	r0, r6
 800fe68:	0039      	movs	r1, r7
 800fe6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe6c:	200001e0 	.word	0x200001e0
 800fe70:	3ff00000 	.word	0x3ff00000
 800fe74:	080128e8 	.word	0x080128e8

0800fe78 <atan2>:
 800fe78:	b510      	push	{r4, lr}
 800fe7a:	f000 fabf 	bl	80103fc <__ieee754_atan2>
 800fe7e:	bd10      	pop	{r4, pc}

0800fe80 <pow>:
 800fe80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fe82:	001d      	movs	r5, r3
 800fe84:	0014      	movs	r4, r2
 800fe86:	9000      	str	r0, [sp, #0]
 800fe88:	9101      	str	r1, [sp, #4]
 800fe8a:	f000 fb63 	bl	8010554 <__ieee754_pow>
 800fe8e:	4b54      	ldr	r3, [pc, #336]	; (800ffe0 <pow+0x160>)
 800fe90:	0006      	movs	r6, r0
 800fe92:	781b      	ldrb	r3, [r3, #0]
 800fe94:	000f      	movs	r7, r1
 800fe96:	b25b      	sxtb	r3, r3
 800fe98:	3301      	adds	r3, #1
 800fe9a:	d018      	beq.n	800fece <pow+0x4e>
 800fe9c:	0022      	movs	r2, r4
 800fe9e:	002b      	movs	r3, r5
 800fea0:	0020      	movs	r0, r4
 800fea2:	0029      	movs	r1, r5
 800fea4:	f7f2 ff6a 	bl	8002d7c <__aeabi_dcmpun>
 800fea8:	2800      	cmp	r0, #0
 800feaa:	d110      	bne.n	800fece <pow+0x4e>
 800feac:	9a00      	ldr	r2, [sp, #0]
 800feae:	9b01      	ldr	r3, [sp, #4]
 800feb0:	0010      	movs	r0, r2
 800feb2:	0019      	movs	r1, r3
 800feb4:	f7f2 ff62 	bl	8002d7c <__aeabi_dcmpun>
 800feb8:	2200      	movs	r2, #0
 800feba:	2300      	movs	r3, #0
 800febc:	2800      	cmp	r0, #0
 800febe:	d00a      	beq.n	800fed6 <pow+0x56>
 800fec0:	0020      	movs	r0, r4
 800fec2:	0029      	movs	r1, r5
 800fec4:	f7f0 fabe 	bl	8000444 <__aeabi_dcmpeq>
 800fec8:	2800      	cmp	r0, #0
 800feca:	d000      	beq.n	800fece <pow+0x4e>
 800fecc:	e084      	b.n	800ffd8 <pow+0x158>
 800fece:	0030      	movs	r0, r6
 800fed0:	0039      	movs	r1, r7
 800fed2:	b003      	add	sp, #12
 800fed4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fed6:	9800      	ldr	r0, [sp, #0]
 800fed8:	9901      	ldr	r1, [sp, #4]
 800feda:	f7f0 fab3 	bl	8000444 <__aeabi_dcmpeq>
 800fede:	2800      	cmp	r0, #0
 800fee0:	d01c      	beq.n	800ff1c <pow+0x9c>
 800fee2:	2200      	movs	r2, #0
 800fee4:	2300      	movs	r3, #0
 800fee6:	0020      	movs	r0, r4
 800fee8:	0029      	movs	r1, r5
 800feea:	f7f0 faab 	bl	8000444 <__aeabi_dcmpeq>
 800feee:	2800      	cmp	r0, #0
 800fef0:	d172      	bne.n	800ffd8 <pow+0x158>
 800fef2:	0020      	movs	r0, r4
 800fef4:	0029      	movs	r1, r5
 800fef6:	f001 ffaf 	bl	8011e58 <finite>
 800fefa:	2800      	cmp	r0, #0
 800fefc:	d0e7      	beq.n	800fece <pow+0x4e>
 800fefe:	2200      	movs	r2, #0
 800ff00:	2300      	movs	r3, #0
 800ff02:	0020      	movs	r0, r4
 800ff04:	0029      	movs	r1, r5
 800ff06:	f7f0 faa3 	bl	8000450 <__aeabi_dcmplt>
 800ff0a:	2800      	cmp	r0, #0
 800ff0c:	d0df      	beq.n	800fece <pow+0x4e>
 800ff0e:	f7fc fdf9 	bl	800cb04 <__errno>
 800ff12:	2321      	movs	r3, #33	; 0x21
 800ff14:	2600      	movs	r6, #0
 800ff16:	6003      	str	r3, [r0, #0]
 800ff18:	4f32      	ldr	r7, [pc, #200]	; (800ffe4 <pow+0x164>)
 800ff1a:	e7d8      	b.n	800fece <pow+0x4e>
 800ff1c:	0030      	movs	r0, r6
 800ff1e:	0039      	movs	r1, r7
 800ff20:	f001 ff9a 	bl	8011e58 <finite>
 800ff24:	2800      	cmp	r0, #0
 800ff26:	d139      	bne.n	800ff9c <pow+0x11c>
 800ff28:	9800      	ldr	r0, [sp, #0]
 800ff2a:	9901      	ldr	r1, [sp, #4]
 800ff2c:	f001 ff94 	bl	8011e58 <finite>
 800ff30:	2800      	cmp	r0, #0
 800ff32:	d033      	beq.n	800ff9c <pow+0x11c>
 800ff34:	0020      	movs	r0, r4
 800ff36:	0029      	movs	r1, r5
 800ff38:	f001 ff8e 	bl	8011e58 <finite>
 800ff3c:	2800      	cmp	r0, #0
 800ff3e:	d02d      	beq.n	800ff9c <pow+0x11c>
 800ff40:	0032      	movs	r2, r6
 800ff42:	003b      	movs	r3, r7
 800ff44:	0030      	movs	r0, r6
 800ff46:	0039      	movs	r1, r7
 800ff48:	f7f2 ff18 	bl	8002d7c <__aeabi_dcmpun>
 800ff4c:	2800      	cmp	r0, #0
 800ff4e:	d00c      	beq.n	800ff6a <pow+0xea>
 800ff50:	f7fc fdd8 	bl	800cb04 <__errno>
 800ff54:	2321      	movs	r3, #33	; 0x21
 800ff56:	2200      	movs	r2, #0
 800ff58:	6003      	str	r3, [r0, #0]
 800ff5a:	2300      	movs	r3, #0
 800ff5c:	0010      	movs	r0, r2
 800ff5e:	0019      	movs	r1, r3
 800ff60:	f7f1 fd08 	bl	8001974 <__aeabi_ddiv>
 800ff64:	0006      	movs	r6, r0
 800ff66:	000f      	movs	r7, r1
 800ff68:	e7b1      	b.n	800fece <pow+0x4e>
 800ff6a:	f7fc fdcb 	bl	800cb04 <__errno>
 800ff6e:	2322      	movs	r3, #34	; 0x22
 800ff70:	2200      	movs	r2, #0
 800ff72:	6003      	str	r3, [r0, #0]
 800ff74:	2300      	movs	r3, #0
 800ff76:	9800      	ldr	r0, [sp, #0]
 800ff78:	9901      	ldr	r1, [sp, #4]
 800ff7a:	f7f0 fa69 	bl	8000450 <__aeabi_dcmplt>
 800ff7e:	2600      	movs	r6, #0
 800ff80:	2800      	cmp	r0, #0
 800ff82:	d009      	beq.n	800ff98 <pow+0x118>
 800ff84:	0020      	movs	r0, r4
 800ff86:	0029      	movs	r1, r5
 800ff88:	f001 fffe 	bl	8011f88 <rint>
 800ff8c:	0022      	movs	r2, r4
 800ff8e:	002b      	movs	r3, r5
 800ff90:	f7f0 fa58 	bl	8000444 <__aeabi_dcmpeq>
 800ff94:	2800      	cmp	r0, #0
 800ff96:	d0bf      	beq.n	800ff18 <pow+0x98>
 800ff98:	4f13      	ldr	r7, [pc, #76]	; (800ffe8 <pow+0x168>)
 800ff9a:	e798      	b.n	800fece <pow+0x4e>
 800ff9c:	2200      	movs	r2, #0
 800ff9e:	2300      	movs	r3, #0
 800ffa0:	0030      	movs	r0, r6
 800ffa2:	0039      	movs	r1, r7
 800ffa4:	f7f0 fa4e 	bl	8000444 <__aeabi_dcmpeq>
 800ffa8:	2800      	cmp	r0, #0
 800ffaa:	d100      	bne.n	800ffae <pow+0x12e>
 800ffac:	e78f      	b.n	800fece <pow+0x4e>
 800ffae:	9800      	ldr	r0, [sp, #0]
 800ffb0:	9901      	ldr	r1, [sp, #4]
 800ffb2:	f001 ff51 	bl	8011e58 <finite>
 800ffb6:	2800      	cmp	r0, #0
 800ffb8:	d100      	bne.n	800ffbc <pow+0x13c>
 800ffba:	e788      	b.n	800fece <pow+0x4e>
 800ffbc:	0020      	movs	r0, r4
 800ffbe:	0029      	movs	r1, r5
 800ffc0:	f001 ff4a 	bl	8011e58 <finite>
 800ffc4:	2800      	cmp	r0, #0
 800ffc6:	d100      	bne.n	800ffca <pow+0x14a>
 800ffc8:	e781      	b.n	800fece <pow+0x4e>
 800ffca:	f7fc fd9b 	bl	800cb04 <__errno>
 800ffce:	2322      	movs	r3, #34	; 0x22
 800ffd0:	2600      	movs	r6, #0
 800ffd2:	2700      	movs	r7, #0
 800ffd4:	6003      	str	r3, [r0, #0]
 800ffd6:	e77a      	b.n	800fece <pow+0x4e>
 800ffd8:	2600      	movs	r6, #0
 800ffda:	4f04      	ldr	r7, [pc, #16]	; (800ffec <pow+0x16c>)
 800ffdc:	e777      	b.n	800fece <pow+0x4e>
 800ffde:	46c0      	nop			; (mov r8, r8)
 800ffe0:	200001e0 	.word	0x200001e0
 800ffe4:	fff00000 	.word	0xfff00000
 800ffe8:	7ff00000 	.word	0x7ff00000
 800ffec:	3ff00000 	.word	0x3ff00000

0800fff0 <sqrt>:
 800fff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fff2:	0004      	movs	r4, r0
 800fff4:	000d      	movs	r5, r1
 800fff6:	f001 f999 	bl	801132c <__ieee754_sqrt>
 800fffa:	4b13      	ldr	r3, [pc, #76]	; (8010048 <sqrt+0x58>)
 800fffc:	0006      	movs	r6, r0
 800fffe:	781b      	ldrb	r3, [r3, #0]
 8010000:	000f      	movs	r7, r1
 8010002:	b25b      	sxtb	r3, r3
 8010004:	3301      	adds	r3, #1
 8010006:	d01b      	beq.n	8010040 <sqrt+0x50>
 8010008:	0022      	movs	r2, r4
 801000a:	002b      	movs	r3, r5
 801000c:	0020      	movs	r0, r4
 801000e:	0029      	movs	r1, r5
 8010010:	f7f2 feb4 	bl	8002d7c <__aeabi_dcmpun>
 8010014:	2800      	cmp	r0, #0
 8010016:	d113      	bne.n	8010040 <sqrt+0x50>
 8010018:	2200      	movs	r2, #0
 801001a:	2300      	movs	r3, #0
 801001c:	0020      	movs	r0, r4
 801001e:	0029      	movs	r1, r5
 8010020:	f7f0 fa16 	bl	8000450 <__aeabi_dcmplt>
 8010024:	2800      	cmp	r0, #0
 8010026:	d00b      	beq.n	8010040 <sqrt+0x50>
 8010028:	f7fc fd6c 	bl	800cb04 <__errno>
 801002c:	2321      	movs	r3, #33	; 0x21
 801002e:	2200      	movs	r2, #0
 8010030:	6003      	str	r3, [r0, #0]
 8010032:	2300      	movs	r3, #0
 8010034:	0010      	movs	r0, r2
 8010036:	0019      	movs	r1, r3
 8010038:	f7f1 fc9c 	bl	8001974 <__aeabi_ddiv>
 801003c:	0006      	movs	r6, r0
 801003e:	000f      	movs	r7, r1
 8010040:	0030      	movs	r0, r6
 8010042:	0039      	movs	r1, r7
 8010044:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010046:	46c0      	nop			; (mov r8, r8)
 8010048:	200001e0 	.word	0x200001e0

0801004c <__ieee754_asin>:
 801004c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801004e:	4bca      	ldr	r3, [pc, #808]	; (8010378 <__ieee754_asin+0x32c>)
 8010050:	b08b      	sub	sp, #44	; 0x2c
 8010052:	004e      	lsls	r6, r1, #1
 8010054:	0004      	movs	r4, r0
 8010056:	000d      	movs	r5, r1
 8010058:	9107      	str	r1, [sp, #28]
 801005a:	0876      	lsrs	r6, r6, #1
 801005c:	429e      	cmp	r6, r3
 801005e:	dd24      	ble.n	80100aa <__ieee754_asin+0x5e>
 8010060:	4bc6      	ldr	r3, [pc, #792]	; (801037c <__ieee754_asin+0x330>)
 8010062:	18f6      	adds	r6, r6, r3
 8010064:	4306      	orrs	r6, r0
 8010066:	d112      	bne.n	801008e <__ieee754_asin+0x42>
 8010068:	4ac5      	ldr	r2, [pc, #788]	; (8010380 <__ieee754_asin+0x334>)
 801006a:	4bc6      	ldr	r3, [pc, #792]	; (8010384 <__ieee754_asin+0x338>)
 801006c:	f7f2 f888 	bl	8002180 <__aeabi_dmul>
 8010070:	4ac5      	ldr	r2, [pc, #788]	; (8010388 <__ieee754_asin+0x33c>)
 8010072:	0006      	movs	r6, r0
 8010074:	000f      	movs	r7, r1
 8010076:	4bc5      	ldr	r3, [pc, #788]	; (801038c <__ieee754_asin+0x340>)
 8010078:	0020      	movs	r0, r4
 801007a:	0029      	movs	r1, r5
 801007c:	f7f2 f880 	bl	8002180 <__aeabi_dmul>
 8010080:	0002      	movs	r2, r0
 8010082:	000b      	movs	r3, r1
 8010084:	0030      	movs	r0, r6
 8010086:	0039      	movs	r1, r7
 8010088:	f7f1 f90a 	bl	80012a0 <__aeabi_dadd>
 801008c:	e007      	b.n	801009e <__ieee754_asin+0x52>
 801008e:	0002      	movs	r2, r0
 8010090:	000b      	movs	r3, r1
 8010092:	f7f2 fae1 	bl	8002658 <__aeabi_dsub>
 8010096:	0002      	movs	r2, r0
 8010098:	000b      	movs	r3, r1
 801009a:	f7f1 fc6b 	bl	8001974 <__aeabi_ddiv>
 801009e:	0004      	movs	r4, r0
 80100a0:	000d      	movs	r5, r1
 80100a2:	0020      	movs	r0, r4
 80100a4:	0029      	movs	r1, r5
 80100a6:	b00b      	add	sp, #44	; 0x2c
 80100a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80100aa:	4bb9      	ldr	r3, [pc, #740]	; (8010390 <__ieee754_asin+0x344>)
 80100ac:	429e      	cmp	r6, r3
 80100ae:	dc0e      	bgt.n	80100ce <__ieee754_asin+0x82>
 80100b0:	23f9      	movs	r3, #249	; 0xf9
 80100b2:	059b      	lsls	r3, r3, #22
 80100b4:	429e      	cmp	r6, r3
 80100b6:	db00      	blt.n	80100ba <__ieee754_asin+0x6e>
 80100b8:	e09c      	b.n	80101f4 <__ieee754_asin+0x1a8>
 80100ba:	4ab6      	ldr	r2, [pc, #728]	; (8010394 <__ieee754_asin+0x348>)
 80100bc:	4bb6      	ldr	r3, [pc, #728]	; (8010398 <__ieee754_asin+0x34c>)
 80100be:	f7f1 f8ef 	bl	80012a0 <__aeabi_dadd>
 80100c2:	2200      	movs	r2, #0
 80100c4:	4bb5      	ldr	r3, [pc, #724]	; (801039c <__ieee754_asin+0x350>)
 80100c6:	f7f0 f9d7 	bl	8000478 <__aeabi_dcmpgt>
 80100ca:	2800      	cmp	r0, #0
 80100cc:	d1e9      	bne.n	80100a2 <__ieee754_asin+0x56>
 80100ce:	0020      	movs	r0, r4
 80100d0:	0029      	movs	r1, r5
 80100d2:	f7ff fe57 	bl	800fd84 <fabs>
 80100d6:	0002      	movs	r2, r0
 80100d8:	000b      	movs	r3, r1
 80100da:	2000      	movs	r0, #0
 80100dc:	49af      	ldr	r1, [pc, #700]	; (801039c <__ieee754_asin+0x350>)
 80100de:	f7f2 fabb 	bl	8002658 <__aeabi_dsub>
 80100e2:	2200      	movs	r2, #0
 80100e4:	4bae      	ldr	r3, [pc, #696]	; (80103a0 <__ieee754_asin+0x354>)
 80100e6:	f7f2 f84b 	bl	8002180 <__aeabi_dmul>
 80100ea:	0004      	movs	r4, r0
 80100ec:	000d      	movs	r5, r1
 80100ee:	4aad      	ldr	r2, [pc, #692]	; (80103a4 <__ieee754_asin+0x358>)
 80100f0:	4bad      	ldr	r3, [pc, #692]	; (80103a8 <__ieee754_asin+0x35c>)
 80100f2:	f7f2 f845 	bl	8002180 <__aeabi_dmul>
 80100f6:	4aad      	ldr	r2, [pc, #692]	; (80103ac <__ieee754_asin+0x360>)
 80100f8:	4bad      	ldr	r3, [pc, #692]	; (80103b0 <__ieee754_asin+0x364>)
 80100fa:	f7f1 f8d1 	bl	80012a0 <__aeabi_dadd>
 80100fe:	0022      	movs	r2, r4
 8010100:	002b      	movs	r3, r5
 8010102:	f7f2 f83d 	bl	8002180 <__aeabi_dmul>
 8010106:	4aab      	ldr	r2, [pc, #684]	; (80103b4 <__ieee754_asin+0x368>)
 8010108:	4bab      	ldr	r3, [pc, #684]	; (80103b8 <__ieee754_asin+0x36c>)
 801010a:	f7f2 faa5 	bl	8002658 <__aeabi_dsub>
 801010e:	0022      	movs	r2, r4
 8010110:	002b      	movs	r3, r5
 8010112:	f7f2 f835 	bl	8002180 <__aeabi_dmul>
 8010116:	4aa9      	ldr	r2, [pc, #676]	; (80103bc <__ieee754_asin+0x370>)
 8010118:	4ba9      	ldr	r3, [pc, #676]	; (80103c0 <__ieee754_asin+0x374>)
 801011a:	f7f1 f8c1 	bl	80012a0 <__aeabi_dadd>
 801011e:	0022      	movs	r2, r4
 8010120:	002b      	movs	r3, r5
 8010122:	f7f2 f82d 	bl	8002180 <__aeabi_dmul>
 8010126:	4aa7      	ldr	r2, [pc, #668]	; (80103c4 <__ieee754_asin+0x378>)
 8010128:	4ba7      	ldr	r3, [pc, #668]	; (80103c8 <__ieee754_asin+0x37c>)
 801012a:	f7f2 fa95 	bl	8002658 <__aeabi_dsub>
 801012e:	0022      	movs	r2, r4
 8010130:	002b      	movs	r3, r5
 8010132:	f7f2 f825 	bl	8002180 <__aeabi_dmul>
 8010136:	4aa5      	ldr	r2, [pc, #660]	; (80103cc <__ieee754_asin+0x380>)
 8010138:	4ba5      	ldr	r3, [pc, #660]	; (80103d0 <__ieee754_asin+0x384>)
 801013a:	f7f1 f8b1 	bl	80012a0 <__aeabi_dadd>
 801013e:	0022      	movs	r2, r4
 8010140:	002b      	movs	r3, r5
 8010142:	f7f2 f81d 	bl	8002180 <__aeabi_dmul>
 8010146:	4aa3      	ldr	r2, [pc, #652]	; (80103d4 <__ieee754_asin+0x388>)
 8010148:	9002      	str	r0, [sp, #8]
 801014a:	9103      	str	r1, [sp, #12]
 801014c:	4ba2      	ldr	r3, [pc, #648]	; (80103d8 <__ieee754_asin+0x38c>)
 801014e:	0020      	movs	r0, r4
 8010150:	0029      	movs	r1, r5
 8010152:	f7f2 f815 	bl	8002180 <__aeabi_dmul>
 8010156:	4aa1      	ldr	r2, [pc, #644]	; (80103dc <__ieee754_asin+0x390>)
 8010158:	4ba1      	ldr	r3, [pc, #644]	; (80103e0 <__ieee754_asin+0x394>)
 801015a:	f7f2 fa7d 	bl	8002658 <__aeabi_dsub>
 801015e:	0022      	movs	r2, r4
 8010160:	002b      	movs	r3, r5
 8010162:	f7f2 f80d 	bl	8002180 <__aeabi_dmul>
 8010166:	4a9f      	ldr	r2, [pc, #636]	; (80103e4 <__ieee754_asin+0x398>)
 8010168:	4b9f      	ldr	r3, [pc, #636]	; (80103e8 <__ieee754_asin+0x39c>)
 801016a:	f7f1 f899 	bl	80012a0 <__aeabi_dadd>
 801016e:	0022      	movs	r2, r4
 8010170:	002b      	movs	r3, r5
 8010172:	f7f2 f805 	bl	8002180 <__aeabi_dmul>
 8010176:	4a9d      	ldr	r2, [pc, #628]	; (80103ec <__ieee754_asin+0x3a0>)
 8010178:	4b9d      	ldr	r3, [pc, #628]	; (80103f0 <__ieee754_asin+0x3a4>)
 801017a:	f7f2 fa6d 	bl	8002658 <__aeabi_dsub>
 801017e:	0022      	movs	r2, r4
 8010180:	002b      	movs	r3, r5
 8010182:	f7f1 fffd 	bl	8002180 <__aeabi_dmul>
 8010186:	4b85      	ldr	r3, [pc, #532]	; (801039c <__ieee754_asin+0x350>)
 8010188:	2200      	movs	r2, #0
 801018a:	f7f1 f889 	bl	80012a0 <__aeabi_dadd>
 801018e:	9004      	str	r0, [sp, #16]
 8010190:	9105      	str	r1, [sp, #20]
 8010192:	0020      	movs	r0, r4
 8010194:	0029      	movs	r1, r5
 8010196:	f001 f8c9 	bl	801132c <__ieee754_sqrt>
 801019a:	4b96      	ldr	r3, [pc, #600]	; (80103f4 <__ieee754_asin+0x3a8>)
 801019c:	9000      	str	r0, [sp, #0]
 801019e:	9101      	str	r1, [sp, #4]
 80101a0:	429e      	cmp	r6, r3
 80101a2:	dc00      	bgt.n	80101a6 <__ieee754_asin+0x15a>
 80101a4:	e08b      	b.n	80102be <__ieee754_asin+0x272>
 80101a6:	9a04      	ldr	r2, [sp, #16]
 80101a8:	9b05      	ldr	r3, [sp, #20]
 80101aa:	9802      	ldr	r0, [sp, #8]
 80101ac:	9903      	ldr	r1, [sp, #12]
 80101ae:	f7f1 fbe1 	bl	8001974 <__aeabi_ddiv>
 80101b2:	9a00      	ldr	r2, [sp, #0]
 80101b4:	9b01      	ldr	r3, [sp, #4]
 80101b6:	f7f1 ffe3 	bl	8002180 <__aeabi_dmul>
 80101ba:	9a00      	ldr	r2, [sp, #0]
 80101bc:	9b01      	ldr	r3, [sp, #4]
 80101be:	f7f1 f86f 	bl	80012a0 <__aeabi_dadd>
 80101c2:	0002      	movs	r2, r0
 80101c4:	000b      	movs	r3, r1
 80101c6:	f7f1 f86b 	bl	80012a0 <__aeabi_dadd>
 80101ca:	4a6f      	ldr	r2, [pc, #444]	; (8010388 <__ieee754_asin+0x33c>)
 80101cc:	4b6f      	ldr	r3, [pc, #444]	; (801038c <__ieee754_asin+0x340>)
 80101ce:	f7f2 fa43 	bl	8002658 <__aeabi_dsub>
 80101d2:	0002      	movs	r2, r0
 80101d4:	000b      	movs	r3, r1
 80101d6:	486a      	ldr	r0, [pc, #424]	; (8010380 <__ieee754_asin+0x334>)
 80101d8:	496a      	ldr	r1, [pc, #424]	; (8010384 <__ieee754_asin+0x338>)
 80101da:	f7f2 fa3d 	bl	8002658 <__aeabi_dsub>
 80101de:	9b07      	ldr	r3, [sp, #28]
 80101e0:	0004      	movs	r4, r0
 80101e2:	000d      	movs	r5, r1
 80101e4:	2b00      	cmp	r3, #0
 80101e6:	dd00      	ble.n	80101ea <__ieee754_asin+0x19e>
 80101e8:	e75b      	b.n	80100a2 <__ieee754_asin+0x56>
 80101ea:	2180      	movs	r1, #128	; 0x80
 80101ec:	0609      	lsls	r1, r1, #24
 80101ee:	186b      	adds	r3, r5, r1
 80101f0:	001d      	movs	r5, r3
 80101f2:	e756      	b.n	80100a2 <__ieee754_asin+0x56>
 80101f4:	0002      	movs	r2, r0
 80101f6:	000b      	movs	r3, r1
 80101f8:	f7f1 ffc2 	bl	8002180 <__aeabi_dmul>
 80101fc:	0006      	movs	r6, r0
 80101fe:	000f      	movs	r7, r1
 8010200:	4a68      	ldr	r2, [pc, #416]	; (80103a4 <__ieee754_asin+0x358>)
 8010202:	4b69      	ldr	r3, [pc, #420]	; (80103a8 <__ieee754_asin+0x35c>)
 8010204:	f7f1 ffbc 	bl	8002180 <__aeabi_dmul>
 8010208:	4a68      	ldr	r2, [pc, #416]	; (80103ac <__ieee754_asin+0x360>)
 801020a:	4b69      	ldr	r3, [pc, #420]	; (80103b0 <__ieee754_asin+0x364>)
 801020c:	f7f1 f848 	bl	80012a0 <__aeabi_dadd>
 8010210:	0032      	movs	r2, r6
 8010212:	003b      	movs	r3, r7
 8010214:	f7f1 ffb4 	bl	8002180 <__aeabi_dmul>
 8010218:	4a66      	ldr	r2, [pc, #408]	; (80103b4 <__ieee754_asin+0x368>)
 801021a:	4b67      	ldr	r3, [pc, #412]	; (80103b8 <__ieee754_asin+0x36c>)
 801021c:	f7f2 fa1c 	bl	8002658 <__aeabi_dsub>
 8010220:	0032      	movs	r2, r6
 8010222:	003b      	movs	r3, r7
 8010224:	f7f1 ffac 	bl	8002180 <__aeabi_dmul>
 8010228:	4a64      	ldr	r2, [pc, #400]	; (80103bc <__ieee754_asin+0x370>)
 801022a:	4b65      	ldr	r3, [pc, #404]	; (80103c0 <__ieee754_asin+0x374>)
 801022c:	f7f1 f838 	bl	80012a0 <__aeabi_dadd>
 8010230:	0032      	movs	r2, r6
 8010232:	003b      	movs	r3, r7
 8010234:	f7f1 ffa4 	bl	8002180 <__aeabi_dmul>
 8010238:	4a62      	ldr	r2, [pc, #392]	; (80103c4 <__ieee754_asin+0x378>)
 801023a:	4b63      	ldr	r3, [pc, #396]	; (80103c8 <__ieee754_asin+0x37c>)
 801023c:	f7f2 fa0c 	bl	8002658 <__aeabi_dsub>
 8010240:	0032      	movs	r2, r6
 8010242:	003b      	movs	r3, r7
 8010244:	f7f1 ff9c 	bl	8002180 <__aeabi_dmul>
 8010248:	4a60      	ldr	r2, [pc, #384]	; (80103cc <__ieee754_asin+0x380>)
 801024a:	4b61      	ldr	r3, [pc, #388]	; (80103d0 <__ieee754_asin+0x384>)
 801024c:	f7f1 f828 	bl	80012a0 <__aeabi_dadd>
 8010250:	0032      	movs	r2, r6
 8010252:	003b      	movs	r3, r7
 8010254:	f7f1 ff94 	bl	8002180 <__aeabi_dmul>
 8010258:	4a5e      	ldr	r2, [pc, #376]	; (80103d4 <__ieee754_asin+0x388>)
 801025a:	9000      	str	r0, [sp, #0]
 801025c:	9101      	str	r1, [sp, #4]
 801025e:	4b5e      	ldr	r3, [pc, #376]	; (80103d8 <__ieee754_asin+0x38c>)
 8010260:	0030      	movs	r0, r6
 8010262:	0039      	movs	r1, r7
 8010264:	f7f1 ff8c 	bl	8002180 <__aeabi_dmul>
 8010268:	4a5c      	ldr	r2, [pc, #368]	; (80103dc <__ieee754_asin+0x390>)
 801026a:	4b5d      	ldr	r3, [pc, #372]	; (80103e0 <__ieee754_asin+0x394>)
 801026c:	f7f2 f9f4 	bl	8002658 <__aeabi_dsub>
 8010270:	0032      	movs	r2, r6
 8010272:	003b      	movs	r3, r7
 8010274:	f7f1 ff84 	bl	8002180 <__aeabi_dmul>
 8010278:	4a5a      	ldr	r2, [pc, #360]	; (80103e4 <__ieee754_asin+0x398>)
 801027a:	4b5b      	ldr	r3, [pc, #364]	; (80103e8 <__ieee754_asin+0x39c>)
 801027c:	f7f1 f810 	bl	80012a0 <__aeabi_dadd>
 8010280:	0032      	movs	r2, r6
 8010282:	003b      	movs	r3, r7
 8010284:	f7f1 ff7c 	bl	8002180 <__aeabi_dmul>
 8010288:	4a58      	ldr	r2, [pc, #352]	; (80103ec <__ieee754_asin+0x3a0>)
 801028a:	4b59      	ldr	r3, [pc, #356]	; (80103f0 <__ieee754_asin+0x3a4>)
 801028c:	f7f2 f9e4 	bl	8002658 <__aeabi_dsub>
 8010290:	0032      	movs	r2, r6
 8010292:	003b      	movs	r3, r7
 8010294:	f7f1 ff74 	bl	8002180 <__aeabi_dmul>
 8010298:	2200      	movs	r2, #0
 801029a:	4b40      	ldr	r3, [pc, #256]	; (801039c <__ieee754_asin+0x350>)
 801029c:	f7f1 f800 	bl	80012a0 <__aeabi_dadd>
 80102a0:	0002      	movs	r2, r0
 80102a2:	000b      	movs	r3, r1
 80102a4:	9800      	ldr	r0, [sp, #0]
 80102a6:	9901      	ldr	r1, [sp, #4]
 80102a8:	f7f1 fb64 	bl	8001974 <__aeabi_ddiv>
 80102ac:	0022      	movs	r2, r4
 80102ae:	002b      	movs	r3, r5
 80102b0:	f7f1 ff66 	bl	8002180 <__aeabi_dmul>
 80102b4:	0002      	movs	r2, r0
 80102b6:	000b      	movs	r3, r1
 80102b8:	0020      	movs	r0, r4
 80102ba:	0029      	movs	r1, r5
 80102bc:	e6e4      	b.n	8010088 <__ieee754_asin+0x3c>
 80102be:	9a00      	ldr	r2, [sp, #0]
 80102c0:	9b01      	ldr	r3, [sp, #4]
 80102c2:	0010      	movs	r0, r2
 80102c4:	9e00      	ldr	r6, [sp, #0]
 80102c6:	9f01      	ldr	r7, [sp, #4]
 80102c8:	0019      	movs	r1, r3
 80102ca:	f7f0 ffe9 	bl	80012a0 <__aeabi_dadd>
 80102ce:	9a04      	ldr	r2, [sp, #16]
 80102d0:	9b05      	ldr	r3, [sp, #20]
 80102d2:	9008      	str	r0, [sp, #32]
 80102d4:	9109      	str	r1, [sp, #36]	; 0x24
 80102d6:	9802      	ldr	r0, [sp, #8]
 80102d8:	9903      	ldr	r1, [sp, #12]
 80102da:	f7f1 fb4b 	bl	8001974 <__aeabi_ddiv>
 80102de:	0002      	movs	r2, r0
 80102e0:	000b      	movs	r3, r1
 80102e2:	9808      	ldr	r0, [sp, #32]
 80102e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80102e6:	f7f1 ff4b 	bl	8002180 <__aeabi_dmul>
 80102ea:	2600      	movs	r6, #0
 80102ec:	9002      	str	r0, [sp, #8]
 80102ee:	9103      	str	r1, [sp, #12]
 80102f0:	0032      	movs	r2, r6
 80102f2:	003b      	movs	r3, r7
 80102f4:	0030      	movs	r0, r6
 80102f6:	0039      	movs	r1, r7
 80102f8:	f7f1 ff42 	bl	8002180 <__aeabi_dmul>
 80102fc:	0002      	movs	r2, r0
 80102fe:	000b      	movs	r3, r1
 8010300:	0020      	movs	r0, r4
 8010302:	0029      	movs	r1, r5
 8010304:	f7f2 f9a8 	bl	8002658 <__aeabi_dsub>
 8010308:	0032      	movs	r2, r6
 801030a:	0004      	movs	r4, r0
 801030c:	000d      	movs	r5, r1
 801030e:	9800      	ldr	r0, [sp, #0]
 8010310:	9901      	ldr	r1, [sp, #4]
 8010312:	003b      	movs	r3, r7
 8010314:	f7f0 ffc4 	bl	80012a0 <__aeabi_dadd>
 8010318:	0002      	movs	r2, r0
 801031a:	000b      	movs	r3, r1
 801031c:	0020      	movs	r0, r4
 801031e:	0029      	movs	r1, r5
 8010320:	f7f1 fb28 	bl	8001974 <__aeabi_ddiv>
 8010324:	0002      	movs	r2, r0
 8010326:	000b      	movs	r3, r1
 8010328:	f7f0 ffba 	bl	80012a0 <__aeabi_dadd>
 801032c:	0002      	movs	r2, r0
 801032e:	000b      	movs	r3, r1
 8010330:	4815      	ldr	r0, [pc, #84]	; (8010388 <__ieee754_asin+0x33c>)
 8010332:	4916      	ldr	r1, [pc, #88]	; (801038c <__ieee754_asin+0x340>)
 8010334:	f7f2 f990 	bl	8002658 <__aeabi_dsub>
 8010338:	0002      	movs	r2, r0
 801033a:	000b      	movs	r3, r1
 801033c:	9802      	ldr	r0, [sp, #8]
 801033e:	9903      	ldr	r1, [sp, #12]
 8010340:	f7f2 f98a 	bl	8002658 <__aeabi_dsub>
 8010344:	0032      	movs	r2, r6
 8010346:	0004      	movs	r4, r0
 8010348:	000d      	movs	r5, r1
 801034a:	003b      	movs	r3, r7
 801034c:	0030      	movs	r0, r6
 801034e:	0039      	movs	r1, r7
 8010350:	f7f0 ffa6 	bl	80012a0 <__aeabi_dadd>
 8010354:	0002      	movs	r2, r0
 8010356:	000b      	movs	r3, r1
 8010358:	4809      	ldr	r0, [pc, #36]	; (8010380 <__ieee754_asin+0x334>)
 801035a:	4927      	ldr	r1, [pc, #156]	; (80103f8 <__ieee754_asin+0x3ac>)
 801035c:	f7f2 f97c 	bl	8002658 <__aeabi_dsub>
 8010360:	0002      	movs	r2, r0
 8010362:	000b      	movs	r3, r1
 8010364:	0020      	movs	r0, r4
 8010366:	0029      	movs	r1, r5
 8010368:	f7f2 f976 	bl	8002658 <__aeabi_dsub>
 801036c:	0002      	movs	r2, r0
 801036e:	000b      	movs	r3, r1
 8010370:	4803      	ldr	r0, [pc, #12]	; (8010380 <__ieee754_asin+0x334>)
 8010372:	4921      	ldr	r1, [pc, #132]	; (80103f8 <__ieee754_asin+0x3ac>)
 8010374:	e731      	b.n	80101da <__ieee754_asin+0x18e>
 8010376:	46c0      	nop			; (mov r8, r8)
 8010378:	3fefffff 	.word	0x3fefffff
 801037c:	c0100000 	.word	0xc0100000
 8010380:	54442d18 	.word	0x54442d18
 8010384:	3ff921fb 	.word	0x3ff921fb
 8010388:	33145c07 	.word	0x33145c07
 801038c:	3c91a626 	.word	0x3c91a626
 8010390:	3fdfffff 	.word	0x3fdfffff
 8010394:	8800759c 	.word	0x8800759c
 8010398:	7e37e43c 	.word	0x7e37e43c
 801039c:	3ff00000 	.word	0x3ff00000
 80103a0:	3fe00000 	.word	0x3fe00000
 80103a4:	0dfdf709 	.word	0x0dfdf709
 80103a8:	3f023de1 	.word	0x3f023de1
 80103ac:	7501b288 	.word	0x7501b288
 80103b0:	3f49efe0 	.word	0x3f49efe0
 80103b4:	b5688f3b 	.word	0xb5688f3b
 80103b8:	3fa48228 	.word	0x3fa48228
 80103bc:	0e884455 	.word	0x0e884455
 80103c0:	3fc9c155 	.word	0x3fc9c155
 80103c4:	03eb6f7d 	.word	0x03eb6f7d
 80103c8:	3fd4d612 	.word	0x3fd4d612
 80103cc:	55555555 	.word	0x55555555
 80103d0:	3fc55555 	.word	0x3fc55555
 80103d4:	b12e9282 	.word	0xb12e9282
 80103d8:	3fb3b8c5 	.word	0x3fb3b8c5
 80103dc:	1b8d0159 	.word	0x1b8d0159
 80103e0:	3fe6066c 	.word	0x3fe6066c
 80103e4:	9c598ac8 	.word	0x9c598ac8
 80103e8:	40002ae5 	.word	0x40002ae5
 80103ec:	1c8a2d4b 	.word	0x1c8a2d4b
 80103f0:	40033a27 	.word	0x40033a27
 80103f4:	3fef3332 	.word	0x3fef3332
 80103f8:	3fe921fb 	.word	0x3fe921fb

080103fc <__ieee754_atan2>:
 80103fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80103fe:	0016      	movs	r6, r2
 8010400:	001d      	movs	r5, r3
 8010402:	005a      	lsls	r2, r3, #1
 8010404:	9300      	str	r3, [sp, #0]
 8010406:	4273      	negs	r3, r6
 8010408:	4333      	orrs	r3, r6
 801040a:	4f46      	ldr	r7, [pc, #280]	; (8010524 <__ieee754_atan2+0x128>)
 801040c:	0852      	lsrs	r2, r2, #1
 801040e:	0fdb      	lsrs	r3, r3, #31
 8010410:	4313      	orrs	r3, r2
 8010412:	42bb      	cmp	r3, r7
 8010414:	d809      	bhi.n	801042a <__ieee754_atan2+0x2e>
 8010416:	4244      	negs	r4, r0
 8010418:	004b      	lsls	r3, r1, #1
 801041a:	4304      	orrs	r4, r0
 801041c:	085b      	lsrs	r3, r3, #1
 801041e:	0fe4      	lsrs	r4, r4, #31
 8010420:	9100      	str	r1, [sp, #0]
 8010422:	9001      	str	r0, [sp, #4]
 8010424:	431c      	orrs	r4, r3
 8010426:	42bc      	cmp	r4, r7
 8010428:	d905      	bls.n	8010436 <__ieee754_atan2+0x3a>
 801042a:	0032      	movs	r2, r6
 801042c:	002b      	movs	r3, r5
 801042e:	f7f0 ff37 	bl	80012a0 <__aeabi_dadd>
 8010432:	b003      	add	sp, #12
 8010434:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010436:	4c3c      	ldr	r4, [pc, #240]	; (8010528 <__ieee754_atan2+0x12c>)
 8010438:	192c      	adds	r4, r5, r4
 801043a:	4334      	orrs	r4, r6
 801043c:	d102      	bne.n	8010444 <__ieee754_atan2+0x48>
 801043e:	f7ff fadf 	bl	800fa00 <atan>
 8010442:	e7f6      	b.n	8010432 <__ieee754_atan2+0x36>
 8010444:	17ac      	asrs	r4, r5, #30
 8010446:	46a4      	mov	ip, r4
 8010448:	2402      	movs	r4, #2
 801044a:	4667      	mov	r7, ip
 801044c:	403c      	ands	r4, r7
 801044e:	9f00      	ldr	r7, [sp, #0]
 8010450:	0fff      	lsrs	r7, r7, #31
 8010452:	433c      	orrs	r4, r7
 8010454:	9f01      	ldr	r7, [sp, #4]
 8010456:	431f      	orrs	r7, r3
 8010458:	d106      	bne.n	8010468 <__ieee754_atan2+0x6c>
 801045a:	2c02      	cmp	r4, #2
 801045c:	d056      	beq.n	801050c <__ieee754_atan2+0x110>
 801045e:	2c03      	cmp	r4, #3
 8010460:	d1e7      	bne.n	8010432 <__ieee754_atan2+0x36>
 8010462:	4832      	ldr	r0, [pc, #200]	; (801052c <__ieee754_atan2+0x130>)
 8010464:	4932      	ldr	r1, [pc, #200]	; (8010530 <__ieee754_atan2+0x134>)
 8010466:	e7e4      	b.n	8010432 <__ieee754_atan2+0x36>
 8010468:	0017      	movs	r7, r2
 801046a:	4337      	orrs	r7, r6
 801046c:	d105      	bne.n	801047a <__ieee754_atan2+0x7e>
 801046e:	9b00      	ldr	r3, [sp, #0]
 8010470:	482e      	ldr	r0, [pc, #184]	; (801052c <__ieee754_atan2+0x130>)
 8010472:	2b00      	cmp	r3, #0
 8010474:	da53      	bge.n	801051e <__ieee754_atan2+0x122>
 8010476:	492f      	ldr	r1, [pc, #188]	; (8010534 <__ieee754_atan2+0x138>)
 8010478:	e7db      	b.n	8010432 <__ieee754_atan2+0x36>
 801047a:	4f2a      	ldr	r7, [pc, #168]	; (8010524 <__ieee754_atan2+0x128>)
 801047c:	42ba      	cmp	r2, r7
 801047e:	d10f      	bne.n	80104a0 <__ieee754_atan2+0xa4>
 8010480:	3c01      	subs	r4, #1
 8010482:	4293      	cmp	r3, r2
 8010484:	d107      	bne.n	8010496 <__ieee754_atan2+0x9a>
 8010486:	2c02      	cmp	r4, #2
 8010488:	d843      	bhi.n	8010512 <__ieee754_atan2+0x116>
 801048a:	4b2b      	ldr	r3, [pc, #172]	; (8010538 <__ieee754_atan2+0x13c>)
 801048c:	00e4      	lsls	r4, r4, #3
 801048e:	191c      	adds	r4, r3, r4
 8010490:	6820      	ldr	r0, [r4, #0]
 8010492:	6861      	ldr	r1, [r4, #4]
 8010494:	e7cd      	b.n	8010432 <__ieee754_atan2+0x36>
 8010496:	2c02      	cmp	r4, #2
 8010498:	d83e      	bhi.n	8010518 <__ieee754_atan2+0x11c>
 801049a:	4b28      	ldr	r3, [pc, #160]	; (801053c <__ieee754_atan2+0x140>)
 801049c:	00e4      	lsls	r4, r4, #3
 801049e:	e7f6      	b.n	801048e <__ieee754_atan2+0x92>
 80104a0:	4f20      	ldr	r7, [pc, #128]	; (8010524 <__ieee754_atan2+0x128>)
 80104a2:	42bb      	cmp	r3, r7
 80104a4:	d0e3      	beq.n	801046e <__ieee754_atan2+0x72>
 80104a6:	1a9b      	subs	r3, r3, r2
 80104a8:	151b      	asrs	r3, r3, #20
 80104aa:	2b3c      	cmp	r3, #60	; 0x3c
 80104ac:	dc18      	bgt.n	80104e0 <__ieee754_atan2+0xe4>
 80104ae:	2d00      	cmp	r5, #0
 80104b0:	da01      	bge.n	80104b6 <__ieee754_atan2+0xba>
 80104b2:	333c      	adds	r3, #60	; 0x3c
 80104b4:	db17      	blt.n	80104e6 <__ieee754_atan2+0xea>
 80104b6:	0032      	movs	r2, r6
 80104b8:	002b      	movs	r3, r5
 80104ba:	f7f1 fa5b 	bl	8001974 <__aeabi_ddiv>
 80104be:	f7ff fc61 	bl	800fd84 <fabs>
 80104c2:	f7ff fa9d 	bl	800fa00 <atan>
 80104c6:	2c01      	cmp	r4, #1
 80104c8:	d010      	beq.n	80104ec <__ieee754_atan2+0xf0>
 80104ca:	2c02      	cmp	r4, #2
 80104cc:	d013      	beq.n	80104f6 <__ieee754_atan2+0xfa>
 80104ce:	2c00      	cmp	r4, #0
 80104d0:	d0af      	beq.n	8010432 <__ieee754_atan2+0x36>
 80104d2:	4a1b      	ldr	r2, [pc, #108]	; (8010540 <__ieee754_atan2+0x144>)
 80104d4:	4b1b      	ldr	r3, [pc, #108]	; (8010544 <__ieee754_atan2+0x148>)
 80104d6:	f7f2 f8bf 	bl	8002658 <__aeabi_dsub>
 80104da:	4a14      	ldr	r2, [pc, #80]	; (801052c <__ieee754_atan2+0x130>)
 80104dc:	4b1a      	ldr	r3, [pc, #104]	; (8010548 <__ieee754_atan2+0x14c>)
 80104de:	e012      	b.n	8010506 <__ieee754_atan2+0x10a>
 80104e0:	4812      	ldr	r0, [pc, #72]	; (801052c <__ieee754_atan2+0x130>)
 80104e2:	491a      	ldr	r1, [pc, #104]	; (801054c <__ieee754_atan2+0x150>)
 80104e4:	e7ef      	b.n	80104c6 <__ieee754_atan2+0xca>
 80104e6:	2000      	movs	r0, #0
 80104e8:	2100      	movs	r1, #0
 80104ea:	e7ec      	b.n	80104c6 <__ieee754_atan2+0xca>
 80104ec:	2480      	movs	r4, #128	; 0x80
 80104ee:	0624      	lsls	r4, r4, #24
 80104f0:	190b      	adds	r3, r1, r4
 80104f2:	0019      	movs	r1, r3
 80104f4:	e79d      	b.n	8010432 <__ieee754_atan2+0x36>
 80104f6:	4a12      	ldr	r2, [pc, #72]	; (8010540 <__ieee754_atan2+0x144>)
 80104f8:	4b12      	ldr	r3, [pc, #72]	; (8010544 <__ieee754_atan2+0x148>)
 80104fa:	f7f2 f8ad 	bl	8002658 <__aeabi_dsub>
 80104fe:	0002      	movs	r2, r0
 8010500:	000b      	movs	r3, r1
 8010502:	480a      	ldr	r0, [pc, #40]	; (801052c <__ieee754_atan2+0x130>)
 8010504:	4910      	ldr	r1, [pc, #64]	; (8010548 <__ieee754_atan2+0x14c>)
 8010506:	f7f2 f8a7 	bl	8002658 <__aeabi_dsub>
 801050a:	e792      	b.n	8010432 <__ieee754_atan2+0x36>
 801050c:	4807      	ldr	r0, [pc, #28]	; (801052c <__ieee754_atan2+0x130>)
 801050e:	490e      	ldr	r1, [pc, #56]	; (8010548 <__ieee754_atan2+0x14c>)
 8010510:	e78f      	b.n	8010432 <__ieee754_atan2+0x36>
 8010512:	4806      	ldr	r0, [pc, #24]	; (801052c <__ieee754_atan2+0x130>)
 8010514:	490e      	ldr	r1, [pc, #56]	; (8010550 <__ieee754_atan2+0x154>)
 8010516:	e78c      	b.n	8010432 <__ieee754_atan2+0x36>
 8010518:	2000      	movs	r0, #0
 801051a:	2100      	movs	r1, #0
 801051c:	e789      	b.n	8010432 <__ieee754_atan2+0x36>
 801051e:	490b      	ldr	r1, [pc, #44]	; (801054c <__ieee754_atan2+0x150>)
 8010520:	e787      	b.n	8010432 <__ieee754_atan2+0x36>
 8010522:	46c0      	nop			; (mov r8, r8)
 8010524:	7ff00000 	.word	0x7ff00000
 8010528:	c0100000 	.word	0xc0100000
 801052c:	54442d18 	.word	0x54442d18
 8010530:	c00921fb 	.word	0xc00921fb
 8010534:	bff921fb 	.word	0xbff921fb
 8010538:	08012a98 	.word	0x08012a98
 801053c:	08012ab0 	.word	0x08012ab0
 8010540:	33145c07 	.word	0x33145c07
 8010544:	3ca1a626 	.word	0x3ca1a626
 8010548:	400921fb 	.word	0x400921fb
 801054c:	3ff921fb 	.word	0x3ff921fb
 8010550:	3fe921fb 	.word	0x3fe921fb

08010554 <__ieee754_pow>:
 8010554:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010556:	b095      	sub	sp, #84	; 0x54
 8010558:	9202      	str	r2, [sp, #8]
 801055a:	9303      	str	r3, [sp, #12]
 801055c:	9b03      	ldr	r3, [sp, #12]
 801055e:	9a03      	ldr	r2, [sp, #12]
 8010560:	9304      	str	r3, [sp, #16]
 8010562:	9b02      	ldr	r3, [sp, #8]
 8010564:	0055      	lsls	r5, r2, #1
 8010566:	001a      	movs	r2, r3
 8010568:	086d      	lsrs	r5, r5, #1
 801056a:	0007      	movs	r7, r0
 801056c:	000e      	movs	r6, r1
 801056e:	432a      	orrs	r2, r5
 8010570:	d101      	bne.n	8010576 <__ieee754_pow+0x22>
 8010572:	f000 fcb6 	bl	8010ee2 <__ieee754_pow+0x98e>
 8010576:	4a82      	ldr	r2, [pc, #520]	; (8010780 <__ieee754_pow+0x22c>)
 8010578:	004c      	lsls	r4, r1, #1
 801057a:	9108      	str	r1, [sp, #32]
 801057c:	9000      	str	r0, [sp, #0]
 801057e:	0864      	lsrs	r4, r4, #1
 8010580:	4294      	cmp	r4, r2
 8010582:	dc0d      	bgt.n	80105a0 <__ieee754_pow+0x4c>
 8010584:	d104      	bne.n	8010590 <__ieee754_pow+0x3c>
 8010586:	2800      	cmp	r0, #0
 8010588:	d110      	bne.n	80105ac <__ieee754_pow+0x58>
 801058a:	42a5      	cmp	r5, r4
 801058c:	dd03      	ble.n	8010596 <__ieee754_pow+0x42>
 801058e:	e00d      	b.n	80105ac <__ieee754_pow+0x58>
 8010590:	4a7b      	ldr	r2, [pc, #492]	; (8010780 <__ieee754_pow+0x22c>)
 8010592:	4295      	cmp	r5, r2
 8010594:	dc04      	bgt.n	80105a0 <__ieee754_pow+0x4c>
 8010596:	4a7a      	ldr	r2, [pc, #488]	; (8010780 <__ieee754_pow+0x22c>)
 8010598:	4295      	cmp	r5, r2
 801059a:	d10d      	bne.n	80105b8 <__ieee754_pow+0x64>
 801059c:	2b00      	cmp	r3, #0
 801059e:	d00b      	beq.n	80105b8 <__ieee754_pow+0x64>
 80105a0:	4b78      	ldr	r3, [pc, #480]	; (8010784 <__ieee754_pow+0x230>)
 80105a2:	18e4      	adds	r4, r4, r3
 80105a4:	4327      	orrs	r7, r4
 80105a6:	d101      	bne.n	80105ac <__ieee754_pow+0x58>
 80105a8:	f000 fc9b 	bl	8010ee2 <__ieee754_pow+0x98e>
 80105ac:	4876      	ldr	r0, [pc, #472]	; (8010788 <__ieee754_pow+0x234>)
 80105ae:	f001 fce5 	bl	8011f7c <nan>
 80105b2:	9000      	str	r0, [sp, #0]
 80105b4:	9101      	str	r1, [sp, #4]
 80105b6:	e092      	b.n	80106de <__ieee754_pow+0x18a>
 80105b8:	2200      	movs	r2, #0
 80105ba:	9206      	str	r2, [sp, #24]
 80105bc:	2e00      	cmp	r6, #0
 80105be:	da69      	bge.n	8010694 <__ieee754_pow+0x140>
 80105c0:	4a72      	ldr	r2, [pc, #456]	; (801078c <__ieee754_pow+0x238>)
 80105c2:	4295      	cmp	r5, r2
 80105c4:	dc64      	bgt.n	8010690 <__ieee754_pow+0x13c>
 80105c6:	4a72      	ldr	r2, [pc, #456]	; (8010790 <__ieee754_pow+0x23c>)
 80105c8:	4295      	cmp	r5, r2
 80105ca:	dd11      	ble.n	80105f0 <__ieee754_pow+0x9c>
 80105cc:	4971      	ldr	r1, [pc, #452]	; (8010794 <__ieee754_pow+0x240>)
 80105ce:	152a      	asrs	r2, r5, #20
 80105d0:	1852      	adds	r2, r2, r1
 80105d2:	2a14      	cmp	r2, #20
 80105d4:	dd3c      	ble.n	8010650 <__ieee754_pow+0xfc>
 80105d6:	2134      	movs	r1, #52	; 0x34
 80105d8:	1a8a      	subs	r2, r1, r2
 80105da:	9902      	ldr	r1, [sp, #8]
 80105dc:	40d1      	lsrs	r1, r2
 80105de:	0008      	movs	r0, r1
 80105e0:	4090      	lsls	r0, r2
 80105e2:	4298      	cmp	r0, r3
 80105e4:	d104      	bne.n	80105f0 <__ieee754_pow+0x9c>
 80105e6:	2201      	movs	r2, #1
 80105e8:	4011      	ands	r1, r2
 80105ea:	1892      	adds	r2, r2, r2
 80105ec:	1a52      	subs	r2, r2, r1
 80105ee:	9206      	str	r2, [sp, #24]
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d03c      	beq.n	801066e <__ieee754_pow+0x11a>
 80105f4:	0038      	movs	r0, r7
 80105f6:	0031      	movs	r1, r6
 80105f8:	f7ff fbc4 	bl	800fd84 <fabs>
 80105fc:	9000      	str	r0, [sp, #0]
 80105fe:	9101      	str	r1, [sp, #4]
 8010600:	2f00      	cmp	r7, #0
 8010602:	d000      	beq.n	8010606 <__ieee754_pow+0xb2>
 8010604:	e094      	b.n	8010730 <__ieee754_pow+0x1dc>
 8010606:	2c00      	cmp	r4, #0
 8010608:	d005      	beq.n	8010616 <__ieee754_pow+0xc2>
 801060a:	4a63      	ldr	r2, [pc, #396]	; (8010798 <__ieee754_pow+0x244>)
 801060c:	00b3      	lsls	r3, r6, #2
 801060e:	089b      	lsrs	r3, r3, #2
 8010610:	4293      	cmp	r3, r2
 8010612:	d000      	beq.n	8010616 <__ieee754_pow+0xc2>
 8010614:	e08c      	b.n	8010730 <__ieee754_pow+0x1dc>
 8010616:	9b04      	ldr	r3, [sp, #16]
 8010618:	2b00      	cmp	r3, #0
 801061a:	da07      	bge.n	801062c <__ieee754_pow+0xd8>
 801061c:	9a00      	ldr	r2, [sp, #0]
 801061e:	9b01      	ldr	r3, [sp, #4]
 8010620:	2000      	movs	r0, #0
 8010622:	495d      	ldr	r1, [pc, #372]	; (8010798 <__ieee754_pow+0x244>)
 8010624:	f7f1 f9a6 	bl	8001974 <__aeabi_ddiv>
 8010628:	9000      	str	r0, [sp, #0]
 801062a:	9101      	str	r1, [sp, #4]
 801062c:	9b08      	ldr	r3, [sp, #32]
 801062e:	2b00      	cmp	r3, #0
 8010630:	da55      	bge.n	80106de <__ieee754_pow+0x18a>
 8010632:	4b54      	ldr	r3, [pc, #336]	; (8010784 <__ieee754_pow+0x230>)
 8010634:	18e4      	adds	r4, r4, r3
 8010636:	9b06      	ldr	r3, [sp, #24]
 8010638:	431c      	orrs	r4, r3
 801063a:	d000      	beq.n	801063e <__ieee754_pow+0xea>
 801063c:	e06c      	b.n	8010718 <__ieee754_pow+0x1c4>
 801063e:	9a00      	ldr	r2, [sp, #0]
 8010640:	9b01      	ldr	r3, [sp, #4]
 8010642:	0010      	movs	r0, r2
 8010644:	0019      	movs	r1, r3
 8010646:	f7f2 f807 	bl	8002658 <__aeabi_dsub>
 801064a:	0002      	movs	r2, r0
 801064c:	000b      	movs	r3, r1
 801064e:	e01c      	b.n	801068a <__ieee754_pow+0x136>
 8010650:	2b00      	cmp	r3, #0
 8010652:	d1cf      	bne.n	80105f4 <__ieee754_pow+0xa0>
 8010654:	3314      	adds	r3, #20
 8010656:	1a9a      	subs	r2, r3, r2
 8010658:	002b      	movs	r3, r5
 801065a:	4113      	asrs	r3, r2
 801065c:	0019      	movs	r1, r3
 801065e:	4091      	lsls	r1, r2
 8010660:	42a9      	cmp	r1, r5
 8010662:	d104      	bne.n	801066e <__ieee754_pow+0x11a>
 8010664:	2201      	movs	r2, #1
 8010666:	4013      	ands	r3, r2
 8010668:	1892      	adds	r2, r2, r2
 801066a:	1ad3      	subs	r3, r2, r3
 801066c:	9306      	str	r3, [sp, #24]
 801066e:	4b4a      	ldr	r3, [pc, #296]	; (8010798 <__ieee754_pow+0x244>)
 8010670:	429d      	cmp	r5, r3
 8010672:	d138      	bne.n	80106e6 <__ieee754_pow+0x192>
 8010674:	0038      	movs	r0, r7
 8010676:	0031      	movs	r1, r6
 8010678:	9b04      	ldr	r3, [sp, #16]
 801067a:	9000      	str	r0, [sp, #0]
 801067c:	9101      	str	r1, [sp, #4]
 801067e:	2b00      	cmp	r3, #0
 8010680:	da2d      	bge.n	80106de <__ieee754_pow+0x18a>
 8010682:	003a      	movs	r2, r7
 8010684:	0033      	movs	r3, r6
 8010686:	2000      	movs	r0, #0
 8010688:	4943      	ldr	r1, [pc, #268]	; (8010798 <__ieee754_pow+0x244>)
 801068a:	f7f1 f973 	bl	8001974 <__aeabi_ddiv>
 801068e:	e790      	b.n	80105b2 <__ieee754_pow+0x5e>
 8010690:	2202      	movs	r2, #2
 8010692:	9206      	str	r2, [sp, #24]
 8010694:	2b00      	cmp	r3, #0
 8010696:	d1ad      	bne.n	80105f4 <__ieee754_pow+0xa0>
 8010698:	4b39      	ldr	r3, [pc, #228]	; (8010780 <__ieee754_pow+0x22c>)
 801069a:	429d      	cmp	r5, r3
 801069c:	d1e7      	bne.n	801066e <__ieee754_pow+0x11a>
 801069e:	4b39      	ldr	r3, [pc, #228]	; (8010784 <__ieee754_pow+0x230>)
 80106a0:	18e3      	adds	r3, r4, r3
 80106a2:	431f      	orrs	r7, r3
 80106a4:	d101      	bne.n	80106aa <__ieee754_pow+0x156>
 80106a6:	f000 fc1c 	bl	8010ee2 <__ieee754_pow+0x98e>
 80106aa:	4b39      	ldr	r3, [pc, #228]	; (8010790 <__ieee754_pow+0x23c>)
 80106ac:	429c      	cmp	r4, r3
 80106ae:	dd0b      	ble.n	80106c8 <__ieee754_pow+0x174>
 80106b0:	9b02      	ldr	r3, [sp, #8]
 80106b2:	9c03      	ldr	r4, [sp, #12]
 80106b4:	9300      	str	r3, [sp, #0]
 80106b6:	9401      	str	r4, [sp, #4]
 80106b8:	9b04      	ldr	r3, [sp, #16]
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	da0f      	bge.n	80106de <__ieee754_pow+0x18a>
 80106be:	2300      	movs	r3, #0
 80106c0:	2400      	movs	r4, #0
 80106c2:	9300      	str	r3, [sp, #0]
 80106c4:	9401      	str	r4, [sp, #4]
 80106c6:	e00a      	b.n	80106de <__ieee754_pow+0x18a>
 80106c8:	9b04      	ldr	r3, [sp, #16]
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	daf7      	bge.n	80106be <__ieee754_pow+0x16a>
 80106ce:	2280      	movs	r2, #128	; 0x80
 80106d0:	0612      	lsls	r2, r2, #24
 80106d2:	4694      	mov	ip, r2
 80106d4:	9b02      	ldr	r3, [sp, #8]
 80106d6:	9300      	str	r3, [sp, #0]
 80106d8:	9b03      	ldr	r3, [sp, #12]
 80106da:	4463      	add	r3, ip
 80106dc:	9301      	str	r3, [sp, #4]
 80106de:	9800      	ldr	r0, [sp, #0]
 80106e0:	9901      	ldr	r1, [sp, #4]
 80106e2:	b015      	add	sp, #84	; 0x54
 80106e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80106e6:	2380      	movs	r3, #128	; 0x80
 80106e8:	9a04      	ldr	r2, [sp, #16]
 80106ea:	05db      	lsls	r3, r3, #23
 80106ec:	429a      	cmp	r2, r3
 80106ee:	d106      	bne.n	80106fe <__ieee754_pow+0x1aa>
 80106f0:	003a      	movs	r2, r7
 80106f2:	0033      	movs	r3, r6
 80106f4:	0038      	movs	r0, r7
 80106f6:	0031      	movs	r1, r6
 80106f8:	f7f1 fd42 	bl	8002180 <__aeabi_dmul>
 80106fc:	e759      	b.n	80105b2 <__ieee754_pow+0x5e>
 80106fe:	4b27      	ldr	r3, [pc, #156]	; (801079c <__ieee754_pow+0x248>)
 8010700:	9a04      	ldr	r2, [sp, #16]
 8010702:	429a      	cmp	r2, r3
 8010704:	d000      	beq.n	8010708 <__ieee754_pow+0x1b4>
 8010706:	e775      	b.n	80105f4 <__ieee754_pow+0xa0>
 8010708:	2e00      	cmp	r6, #0
 801070a:	da00      	bge.n	801070e <__ieee754_pow+0x1ba>
 801070c:	e772      	b.n	80105f4 <__ieee754_pow+0xa0>
 801070e:	0038      	movs	r0, r7
 8010710:	0031      	movs	r1, r6
 8010712:	f000 fe0b 	bl	801132c <__ieee754_sqrt>
 8010716:	e74c      	b.n	80105b2 <__ieee754_pow+0x5e>
 8010718:	9b06      	ldr	r3, [sp, #24]
 801071a:	2b01      	cmp	r3, #1
 801071c:	d1df      	bne.n	80106de <__ieee754_pow+0x18a>
 801071e:	9800      	ldr	r0, [sp, #0]
 8010720:	2180      	movs	r1, #128	; 0x80
 8010722:	0002      	movs	r2, r0
 8010724:	9801      	ldr	r0, [sp, #4]
 8010726:	0609      	lsls	r1, r1, #24
 8010728:	1843      	adds	r3, r0, r1
 801072a:	9200      	str	r2, [sp, #0]
 801072c:	9301      	str	r3, [sp, #4]
 801072e:	e7d6      	b.n	80106de <__ieee754_pow+0x18a>
 8010730:	0ff3      	lsrs	r3, r6, #31
 8010732:	3b01      	subs	r3, #1
 8010734:	9310      	str	r3, [sp, #64]	; 0x40
 8010736:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8010738:	9b06      	ldr	r3, [sp, #24]
 801073a:	4313      	orrs	r3, r2
 801073c:	d104      	bne.n	8010748 <__ieee754_pow+0x1f4>
 801073e:	003a      	movs	r2, r7
 8010740:	0033      	movs	r3, r6
 8010742:	0038      	movs	r0, r7
 8010744:	0031      	movs	r1, r6
 8010746:	e77e      	b.n	8010646 <__ieee754_pow+0xf2>
 8010748:	4b15      	ldr	r3, [pc, #84]	; (80107a0 <__ieee754_pow+0x24c>)
 801074a:	429d      	cmp	r5, r3
 801074c:	dc00      	bgt.n	8010750 <__ieee754_pow+0x1fc>
 801074e:	e0f5      	b.n	801093c <__ieee754_pow+0x3e8>
 8010750:	4b14      	ldr	r3, [pc, #80]	; (80107a4 <__ieee754_pow+0x250>)
 8010752:	429d      	cmp	r5, r3
 8010754:	dd0a      	ble.n	801076c <__ieee754_pow+0x218>
 8010756:	4b0e      	ldr	r3, [pc, #56]	; (8010790 <__ieee754_pow+0x23c>)
 8010758:	429c      	cmp	r4, r3
 801075a:	dc0d      	bgt.n	8010778 <__ieee754_pow+0x224>
 801075c:	9b04      	ldr	r3, [sp, #16]
 801075e:	2b00      	cmp	r3, #0
 8010760:	daad      	bge.n	80106be <__ieee754_pow+0x16a>
 8010762:	4a11      	ldr	r2, [pc, #68]	; (80107a8 <__ieee754_pow+0x254>)
 8010764:	4b11      	ldr	r3, [pc, #68]	; (80107ac <__ieee754_pow+0x258>)
 8010766:	0010      	movs	r0, r2
 8010768:	0019      	movs	r1, r3
 801076a:	e7c5      	b.n	80106f8 <__ieee754_pow+0x1a4>
 801076c:	4b10      	ldr	r3, [pc, #64]	; (80107b0 <__ieee754_pow+0x25c>)
 801076e:	429c      	cmp	r4, r3
 8010770:	ddf4      	ble.n	801075c <__ieee754_pow+0x208>
 8010772:	4b09      	ldr	r3, [pc, #36]	; (8010798 <__ieee754_pow+0x244>)
 8010774:	429c      	cmp	r4, r3
 8010776:	dd1d      	ble.n	80107b4 <__ieee754_pow+0x260>
 8010778:	9b04      	ldr	r3, [sp, #16]
 801077a:	2b00      	cmp	r3, #0
 801077c:	dcf1      	bgt.n	8010762 <__ieee754_pow+0x20e>
 801077e:	e79e      	b.n	80106be <__ieee754_pow+0x16a>
 8010780:	7ff00000 	.word	0x7ff00000
 8010784:	c0100000 	.word	0xc0100000
 8010788:	080128e8 	.word	0x080128e8
 801078c:	433fffff 	.word	0x433fffff
 8010790:	3fefffff 	.word	0x3fefffff
 8010794:	fffffc01 	.word	0xfffffc01
 8010798:	3ff00000 	.word	0x3ff00000
 801079c:	3fe00000 	.word	0x3fe00000
 80107a0:	41e00000 	.word	0x41e00000
 80107a4:	43f00000 	.word	0x43f00000
 80107a8:	8800759c 	.word	0x8800759c
 80107ac:	7e37e43c 	.word	0x7e37e43c
 80107b0:	3feffffe 	.word	0x3feffffe
 80107b4:	2200      	movs	r2, #0
 80107b6:	9800      	ldr	r0, [sp, #0]
 80107b8:	9901      	ldr	r1, [sp, #4]
 80107ba:	4b52      	ldr	r3, [pc, #328]	; (8010904 <__ieee754_pow+0x3b0>)
 80107bc:	f7f1 ff4c 	bl	8002658 <__aeabi_dsub>
 80107c0:	22c0      	movs	r2, #192	; 0xc0
 80107c2:	4b51      	ldr	r3, [pc, #324]	; (8010908 <__ieee754_pow+0x3b4>)
 80107c4:	05d2      	lsls	r2, r2, #23
 80107c6:	0004      	movs	r4, r0
 80107c8:	000d      	movs	r5, r1
 80107ca:	f7f1 fcd9 	bl	8002180 <__aeabi_dmul>
 80107ce:	4a4f      	ldr	r2, [pc, #316]	; (801090c <__ieee754_pow+0x3b8>)
 80107d0:	9000      	str	r0, [sp, #0]
 80107d2:	9101      	str	r1, [sp, #4]
 80107d4:	4b4e      	ldr	r3, [pc, #312]	; (8010910 <__ieee754_pow+0x3bc>)
 80107d6:	0020      	movs	r0, r4
 80107d8:	0029      	movs	r1, r5
 80107da:	f7f1 fcd1 	bl	8002180 <__aeabi_dmul>
 80107de:	2200      	movs	r2, #0
 80107e0:	9004      	str	r0, [sp, #16]
 80107e2:	9105      	str	r1, [sp, #20]
 80107e4:	4b4b      	ldr	r3, [pc, #300]	; (8010914 <__ieee754_pow+0x3c0>)
 80107e6:	0020      	movs	r0, r4
 80107e8:	0029      	movs	r1, r5
 80107ea:	f7f1 fcc9 	bl	8002180 <__aeabi_dmul>
 80107ee:	0002      	movs	r2, r0
 80107f0:	000b      	movs	r3, r1
 80107f2:	4849      	ldr	r0, [pc, #292]	; (8010918 <__ieee754_pow+0x3c4>)
 80107f4:	4949      	ldr	r1, [pc, #292]	; (801091c <__ieee754_pow+0x3c8>)
 80107f6:	f7f1 ff2f 	bl	8002658 <__aeabi_dsub>
 80107fa:	0022      	movs	r2, r4
 80107fc:	002b      	movs	r3, r5
 80107fe:	f7f1 fcbf 	bl	8002180 <__aeabi_dmul>
 8010802:	0002      	movs	r2, r0
 8010804:	000b      	movs	r3, r1
 8010806:	2000      	movs	r0, #0
 8010808:	4945      	ldr	r1, [pc, #276]	; (8010920 <__ieee754_pow+0x3cc>)
 801080a:	f7f1 ff25 	bl	8002658 <__aeabi_dsub>
 801080e:	0022      	movs	r2, r4
 8010810:	0006      	movs	r6, r0
 8010812:	000f      	movs	r7, r1
 8010814:	002b      	movs	r3, r5
 8010816:	0020      	movs	r0, r4
 8010818:	0029      	movs	r1, r5
 801081a:	f7f1 fcb1 	bl	8002180 <__aeabi_dmul>
 801081e:	0002      	movs	r2, r0
 8010820:	000b      	movs	r3, r1
 8010822:	0030      	movs	r0, r6
 8010824:	0039      	movs	r1, r7
 8010826:	f7f1 fcab 	bl	8002180 <__aeabi_dmul>
 801082a:	4a3e      	ldr	r2, [pc, #248]	; (8010924 <__ieee754_pow+0x3d0>)
 801082c:	4b36      	ldr	r3, [pc, #216]	; (8010908 <__ieee754_pow+0x3b4>)
 801082e:	f7f1 fca7 	bl	8002180 <__aeabi_dmul>
 8010832:	0002      	movs	r2, r0
 8010834:	000b      	movs	r3, r1
 8010836:	9804      	ldr	r0, [sp, #16]
 8010838:	9905      	ldr	r1, [sp, #20]
 801083a:	f7f1 ff0d 	bl	8002658 <__aeabi_dsub>
 801083e:	0002      	movs	r2, r0
 8010840:	000b      	movs	r3, r1
 8010842:	0004      	movs	r4, r0
 8010844:	000d      	movs	r5, r1
 8010846:	9800      	ldr	r0, [sp, #0]
 8010848:	9901      	ldr	r1, [sp, #4]
 801084a:	f7f0 fd29 	bl	80012a0 <__aeabi_dadd>
 801084e:	9a00      	ldr	r2, [sp, #0]
 8010850:	9b01      	ldr	r3, [sp, #4]
 8010852:	2000      	movs	r0, #0
 8010854:	000f      	movs	r7, r1
 8010856:	0006      	movs	r6, r0
 8010858:	f7f1 fefe 	bl	8002658 <__aeabi_dsub>
 801085c:	0002      	movs	r2, r0
 801085e:	000b      	movs	r3, r1
 8010860:	0020      	movs	r0, r4
 8010862:	0029      	movs	r1, r5
 8010864:	f7f1 fef8 	bl	8002658 <__aeabi_dsub>
 8010868:	9b06      	ldr	r3, [sp, #24]
 801086a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801086c:	3b01      	subs	r3, #1
 801086e:	9004      	str	r0, [sp, #16]
 8010870:	9105      	str	r1, [sp, #20]
 8010872:	4313      	orrs	r3, r2
 8010874:	d000      	beq.n	8010878 <__ieee754_pow+0x324>
 8010876:	e1e0      	b.n	8010c3a <__ieee754_pow+0x6e6>
 8010878:	2300      	movs	r3, #0
 801087a:	4c2b      	ldr	r4, [pc, #172]	; (8010928 <__ieee754_pow+0x3d4>)
 801087c:	9300      	str	r3, [sp, #0]
 801087e:	9401      	str	r4, [sp, #4]
 8010880:	9c02      	ldr	r4, [sp, #8]
 8010882:	9d03      	ldr	r5, [sp, #12]
 8010884:	9802      	ldr	r0, [sp, #8]
 8010886:	9903      	ldr	r1, [sp, #12]
 8010888:	2400      	movs	r4, #0
 801088a:	002b      	movs	r3, r5
 801088c:	0022      	movs	r2, r4
 801088e:	f7f1 fee3 	bl	8002658 <__aeabi_dsub>
 8010892:	0032      	movs	r2, r6
 8010894:	003b      	movs	r3, r7
 8010896:	f7f1 fc73 	bl	8002180 <__aeabi_dmul>
 801089a:	9a02      	ldr	r2, [sp, #8]
 801089c:	9b03      	ldr	r3, [sp, #12]
 801089e:	9006      	str	r0, [sp, #24]
 80108a0:	9107      	str	r1, [sp, #28]
 80108a2:	9804      	ldr	r0, [sp, #16]
 80108a4:	9905      	ldr	r1, [sp, #20]
 80108a6:	f7f1 fc6b 	bl	8002180 <__aeabi_dmul>
 80108aa:	0002      	movs	r2, r0
 80108ac:	000b      	movs	r3, r1
 80108ae:	9806      	ldr	r0, [sp, #24]
 80108b0:	9907      	ldr	r1, [sp, #28]
 80108b2:	f7f0 fcf5 	bl	80012a0 <__aeabi_dadd>
 80108b6:	0022      	movs	r2, r4
 80108b8:	002b      	movs	r3, r5
 80108ba:	9004      	str	r0, [sp, #16]
 80108bc:	9105      	str	r1, [sp, #20]
 80108be:	0030      	movs	r0, r6
 80108c0:	0039      	movs	r1, r7
 80108c2:	f7f1 fc5d 	bl	8002180 <__aeabi_dmul>
 80108c6:	0006      	movs	r6, r0
 80108c8:	000f      	movs	r7, r1
 80108ca:	000b      	movs	r3, r1
 80108cc:	0002      	movs	r2, r0
 80108ce:	9804      	ldr	r0, [sp, #16]
 80108d0:	9905      	ldr	r1, [sp, #20]
 80108d2:	9606      	str	r6, [sp, #24]
 80108d4:	9707      	str	r7, [sp, #28]
 80108d6:	f7f0 fce3 	bl	80012a0 <__aeabi_dadd>
 80108da:	4b14      	ldr	r3, [pc, #80]	; (801092c <__ieee754_pow+0x3d8>)
 80108dc:	0005      	movs	r5, r0
 80108de:	000c      	movs	r4, r1
 80108e0:	9108      	str	r1, [sp, #32]
 80108e2:	4299      	cmp	r1, r3
 80108e4:	dc00      	bgt.n	80108e8 <__ieee754_pow+0x394>
 80108e6:	e2da      	b.n	8010e9e <__ieee754_pow+0x94a>
 80108e8:	4b11      	ldr	r3, [pc, #68]	; (8010930 <__ieee754_pow+0x3dc>)
 80108ea:	18cb      	adds	r3, r1, r3
 80108ec:	4303      	orrs	r3, r0
 80108ee:	d100      	bne.n	80108f2 <__ieee754_pow+0x39e>
 80108f0:	e1dc      	b.n	8010cac <__ieee754_pow+0x758>
 80108f2:	9800      	ldr	r0, [sp, #0]
 80108f4:	9901      	ldr	r1, [sp, #4]
 80108f6:	4a0f      	ldr	r2, [pc, #60]	; (8010934 <__ieee754_pow+0x3e0>)
 80108f8:	4b0f      	ldr	r3, [pc, #60]	; (8010938 <__ieee754_pow+0x3e4>)
 80108fa:	f7f1 fc41 	bl	8002180 <__aeabi_dmul>
 80108fe:	4a0d      	ldr	r2, [pc, #52]	; (8010934 <__ieee754_pow+0x3e0>)
 8010900:	4b0d      	ldr	r3, [pc, #52]	; (8010938 <__ieee754_pow+0x3e4>)
 8010902:	e6f9      	b.n	80106f8 <__ieee754_pow+0x1a4>
 8010904:	3ff00000 	.word	0x3ff00000
 8010908:	3ff71547 	.word	0x3ff71547
 801090c:	f85ddf44 	.word	0xf85ddf44
 8010910:	3e54ae0b 	.word	0x3e54ae0b
 8010914:	3fd00000 	.word	0x3fd00000
 8010918:	55555555 	.word	0x55555555
 801091c:	3fd55555 	.word	0x3fd55555
 8010920:	3fe00000 	.word	0x3fe00000
 8010924:	652b82fe 	.word	0x652b82fe
 8010928:	bff00000 	.word	0xbff00000
 801092c:	408fffff 	.word	0x408fffff
 8010930:	bf700000 	.word	0xbf700000
 8010934:	8800759c 	.word	0x8800759c
 8010938:	7e37e43c 	.word	0x7e37e43c
 801093c:	4bc0      	ldr	r3, [pc, #768]	; (8010c40 <__ieee754_pow+0x6ec>)
 801093e:	2200      	movs	r2, #0
 8010940:	4233      	tst	r3, r6
 8010942:	d10a      	bne.n	801095a <__ieee754_pow+0x406>
 8010944:	9800      	ldr	r0, [sp, #0]
 8010946:	9901      	ldr	r1, [sp, #4]
 8010948:	2200      	movs	r2, #0
 801094a:	4bbe      	ldr	r3, [pc, #760]	; (8010c44 <__ieee754_pow+0x6f0>)
 801094c:	f7f1 fc18 	bl	8002180 <__aeabi_dmul>
 8010950:	2235      	movs	r2, #53	; 0x35
 8010952:	9000      	str	r0, [sp, #0]
 8010954:	9101      	str	r1, [sp, #4]
 8010956:	9c01      	ldr	r4, [sp, #4]
 8010958:	4252      	negs	r2, r2
 801095a:	49bb      	ldr	r1, [pc, #748]	; (8010c48 <__ieee754_pow+0x6f4>)
 801095c:	1523      	asrs	r3, r4, #20
 801095e:	185b      	adds	r3, r3, r1
 8010960:	189b      	adds	r3, r3, r2
 8010962:	0324      	lsls	r4, r4, #12
 8010964:	4db9      	ldr	r5, [pc, #740]	; (8010c4c <__ieee754_pow+0x6f8>)
 8010966:	930d      	str	r3, [sp, #52]	; 0x34
 8010968:	4bb9      	ldr	r3, [pc, #740]	; (8010c50 <__ieee754_pow+0x6fc>)
 801096a:	0b22      	lsrs	r2, r4, #12
 801096c:	4315      	orrs	r5, r2
 801096e:	2400      	movs	r4, #0
 8010970:	429a      	cmp	r2, r3
 8010972:	dd09      	ble.n	8010988 <__ieee754_pow+0x434>
 8010974:	4bb7      	ldr	r3, [pc, #732]	; (8010c54 <__ieee754_pow+0x700>)
 8010976:	3401      	adds	r4, #1
 8010978:	429a      	cmp	r2, r3
 801097a:	dd05      	ble.n	8010988 <__ieee754_pow+0x434>
 801097c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801097e:	191b      	adds	r3, r3, r4
 8010980:	2400      	movs	r4, #0
 8010982:	930d      	str	r3, [sp, #52]	; 0x34
 8010984:	4bb4      	ldr	r3, [pc, #720]	; (8010c58 <__ieee754_pow+0x704>)
 8010986:	18ed      	adds	r5, r5, r3
 8010988:	9800      	ldr	r0, [sp, #0]
 801098a:	9901      	ldr	r1, [sp, #4]
 801098c:	0029      	movs	r1, r5
 801098e:	00e3      	lsls	r3, r4, #3
 8010990:	9311      	str	r3, [sp, #68]	; 0x44
 8010992:	4bb2      	ldr	r3, [pc, #712]	; (8010c5c <__ieee754_pow+0x708>)
 8010994:	00e2      	lsls	r2, r4, #3
 8010996:	189b      	adds	r3, r3, r2
 8010998:	681a      	ldr	r2, [r3, #0]
 801099a:	685b      	ldr	r3, [r3, #4]
 801099c:	900e      	str	r0, [sp, #56]	; 0x38
 801099e:	910f      	str	r1, [sp, #60]	; 0x3c
 80109a0:	920a      	str	r2, [sp, #40]	; 0x28
 80109a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80109a4:	f7f1 fe58 	bl	8002658 <__aeabi_dsub>
 80109a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80109aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80109ac:	0006      	movs	r6, r0
 80109ae:	000f      	movs	r7, r1
 80109b0:	980a      	ldr	r0, [sp, #40]	; 0x28
 80109b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80109b4:	f7f0 fc74 	bl	80012a0 <__aeabi_dadd>
 80109b8:	0002      	movs	r2, r0
 80109ba:	000b      	movs	r3, r1
 80109bc:	2000      	movs	r0, #0
 80109be:	49a3      	ldr	r1, [pc, #652]	; (8010c4c <__ieee754_pow+0x6f8>)
 80109c0:	f7f0 ffd8 	bl	8001974 <__aeabi_ddiv>
 80109c4:	0002      	movs	r2, r0
 80109c6:	000b      	movs	r3, r1
 80109c8:	9012      	str	r0, [sp, #72]	; 0x48
 80109ca:	9113      	str	r1, [sp, #76]	; 0x4c
 80109cc:	0030      	movs	r0, r6
 80109ce:	0039      	movs	r1, r7
 80109d0:	f7f1 fbd6 	bl	8002180 <__aeabi_dmul>
 80109d4:	9008      	str	r0, [sp, #32]
 80109d6:	9109      	str	r1, [sp, #36]	; 0x24
 80109d8:	9a08      	ldr	r2, [sp, #32]
 80109da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80109dc:	2180      	movs	r1, #128	; 0x80
 80109de:	9204      	str	r2, [sp, #16]
 80109e0:	9305      	str	r3, [sp, #20]
 80109e2:	2300      	movs	r3, #0
 80109e4:	0589      	lsls	r1, r1, #22
 80109e6:	106d      	asrs	r5, r5, #1
 80109e8:	430d      	orrs	r5, r1
 80109ea:	2180      	movs	r1, #128	; 0x80
 80109ec:	9304      	str	r3, [sp, #16]
 80109ee:	9a04      	ldr	r2, [sp, #16]
 80109f0:	9b05      	ldr	r3, [sp, #20]
 80109f2:	9200      	str	r2, [sp, #0]
 80109f4:	9301      	str	r3, [sp, #4]
 80109f6:	2200      	movs	r2, #0
 80109f8:	0309      	lsls	r1, r1, #12
 80109fa:	186d      	adds	r5, r5, r1
 80109fc:	04a1      	lsls	r1, r4, #18
 80109fe:	186b      	adds	r3, r5, r1
 8010a00:	9800      	ldr	r0, [sp, #0]
 8010a02:	9901      	ldr	r1, [sp, #4]
 8010a04:	0014      	movs	r4, r2
 8010a06:	001d      	movs	r5, r3
 8010a08:	f7f1 fbba 	bl	8002180 <__aeabi_dmul>
 8010a0c:	0002      	movs	r2, r0
 8010a0e:	000b      	movs	r3, r1
 8010a10:	0030      	movs	r0, r6
 8010a12:	0039      	movs	r1, r7
 8010a14:	f7f1 fe20 	bl	8002658 <__aeabi_dsub>
 8010a18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010a1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010a1c:	0006      	movs	r6, r0
 8010a1e:	000f      	movs	r7, r1
 8010a20:	0020      	movs	r0, r4
 8010a22:	0029      	movs	r1, r5
 8010a24:	f7f1 fe18 	bl	8002658 <__aeabi_dsub>
 8010a28:	0002      	movs	r2, r0
 8010a2a:	000b      	movs	r3, r1
 8010a2c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8010a2e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8010a30:	f7f1 fe12 	bl	8002658 <__aeabi_dsub>
 8010a34:	9a00      	ldr	r2, [sp, #0]
 8010a36:	9b01      	ldr	r3, [sp, #4]
 8010a38:	f7f1 fba2 	bl	8002180 <__aeabi_dmul>
 8010a3c:	0002      	movs	r2, r0
 8010a3e:	000b      	movs	r3, r1
 8010a40:	0030      	movs	r0, r6
 8010a42:	0039      	movs	r1, r7
 8010a44:	f7f1 fe08 	bl	8002658 <__aeabi_dsub>
 8010a48:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010a4a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010a4c:	f7f1 fb98 	bl	8002180 <__aeabi_dmul>
 8010a50:	9a08      	ldr	r2, [sp, #32]
 8010a52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010a54:	900a      	str	r0, [sp, #40]	; 0x28
 8010a56:	910b      	str	r1, [sp, #44]	; 0x2c
 8010a58:	0010      	movs	r0, r2
 8010a5a:	0019      	movs	r1, r3
 8010a5c:	f7f1 fb90 	bl	8002180 <__aeabi_dmul>
 8010a60:	0006      	movs	r6, r0
 8010a62:	000f      	movs	r7, r1
 8010a64:	4a7e      	ldr	r2, [pc, #504]	; (8010c60 <__ieee754_pow+0x70c>)
 8010a66:	4b7f      	ldr	r3, [pc, #508]	; (8010c64 <__ieee754_pow+0x710>)
 8010a68:	f7f1 fb8a 	bl	8002180 <__aeabi_dmul>
 8010a6c:	4a7e      	ldr	r2, [pc, #504]	; (8010c68 <__ieee754_pow+0x714>)
 8010a6e:	4b7f      	ldr	r3, [pc, #508]	; (8010c6c <__ieee754_pow+0x718>)
 8010a70:	f7f0 fc16 	bl	80012a0 <__aeabi_dadd>
 8010a74:	0032      	movs	r2, r6
 8010a76:	003b      	movs	r3, r7
 8010a78:	f7f1 fb82 	bl	8002180 <__aeabi_dmul>
 8010a7c:	4a7c      	ldr	r2, [pc, #496]	; (8010c70 <__ieee754_pow+0x71c>)
 8010a7e:	4b7d      	ldr	r3, [pc, #500]	; (8010c74 <__ieee754_pow+0x720>)
 8010a80:	f7f0 fc0e 	bl	80012a0 <__aeabi_dadd>
 8010a84:	0032      	movs	r2, r6
 8010a86:	003b      	movs	r3, r7
 8010a88:	f7f1 fb7a 	bl	8002180 <__aeabi_dmul>
 8010a8c:	4a7a      	ldr	r2, [pc, #488]	; (8010c78 <__ieee754_pow+0x724>)
 8010a8e:	4b7b      	ldr	r3, [pc, #492]	; (8010c7c <__ieee754_pow+0x728>)
 8010a90:	f7f0 fc06 	bl	80012a0 <__aeabi_dadd>
 8010a94:	0032      	movs	r2, r6
 8010a96:	003b      	movs	r3, r7
 8010a98:	f7f1 fb72 	bl	8002180 <__aeabi_dmul>
 8010a9c:	4a78      	ldr	r2, [pc, #480]	; (8010c80 <__ieee754_pow+0x72c>)
 8010a9e:	4b79      	ldr	r3, [pc, #484]	; (8010c84 <__ieee754_pow+0x730>)
 8010aa0:	f7f0 fbfe 	bl	80012a0 <__aeabi_dadd>
 8010aa4:	0032      	movs	r2, r6
 8010aa6:	003b      	movs	r3, r7
 8010aa8:	f7f1 fb6a 	bl	8002180 <__aeabi_dmul>
 8010aac:	4a76      	ldr	r2, [pc, #472]	; (8010c88 <__ieee754_pow+0x734>)
 8010aae:	4b77      	ldr	r3, [pc, #476]	; (8010c8c <__ieee754_pow+0x738>)
 8010ab0:	f7f0 fbf6 	bl	80012a0 <__aeabi_dadd>
 8010ab4:	0032      	movs	r2, r6
 8010ab6:	0004      	movs	r4, r0
 8010ab8:	000d      	movs	r5, r1
 8010aba:	003b      	movs	r3, r7
 8010abc:	0030      	movs	r0, r6
 8010abe:	0039      	movs	r1, r7
 8010ac0:	f7f1 fb5e 	bl	8002180 <__aeabi_dmul>
 8010ac4:	0002      	movs	r2, r0
 8010ac6:	000b      	movs	r3, r1
 8010ac8:	0020      	movs	r0, r4
 8010aca:	0029      	movs	r1, r5
 8010acc:	f7f1 fb58 	bl	8002180 <__aeabi_dmul>
 8010ad0:	9a00      	ldr	r2, [sp, #0]
 8010ad2:	9b01      	ldr	r3, [sp, #4]
 8010ad4:	0004      	movs	r4, r0
 8010ad6:	000d      	movs	r5, r1
 8010ad8:	9808      	ldr	r0, [sp, #32]
 8010ada:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010adc:	f7f0 fbe0 	bl	80012a0 <__aeabi_dadd>
 8010ae0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010ae2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010ae4:	f7f1 fb4c 	bl	8002180 <__aeabi_dmul>
 8010ae8:	0022      	movs	r2, r4
 8010aea:	002b      	movs	r3, r5
 8010aec:	f7f0 fbd8 	bl	80012a0 <__aeabi_dadd>
 8010af0:	9a00      	ldr	r2, [sp, #0]
 8010af2:	9b01      	ldr	r3, [sp, #4]
 8010af4:	900e      	str	r0, [sp, #56]	; 0x38
 8010af6:	910f      	str	r1, [sp, #60]	; 0x3c
 8010af8:	0010      	movs	r0, r2
 8010afa:	0019      	movs	r1, r3
 8010afc:	f7f1 fb40 	bl	8002180 <__aeabi_dmul>
 8010b00:	2200      	movs	r2, #0
 8010b02:	4b63      	ldr	r3, [pc, #396]	; (8010c90 <__ieee754_pow+0x73c>)
 8010b04:	0004      	movs	r4, r0
 8010b06:	000d      	movs	r5, r1
 8010b08:	f7f0 fbca 	bl	80012a0 <__aeabi_dadd>
 8010b0c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010b0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010b10:	f7f0 fbc6 	bl	80012a0 <__aeabi_dadd>
 8010b14:	9e04      	ldr	r6, [sp, #16]
 8010b16:	000f      	movs	r7, r1
 8010b18:	0032      	movs	r2, r6
 8010b1a:	000b      	movs	r3, r1
 8010b1c:	9800      	ldr	r0, [sp, #0]
 8010b1e:	9901      	ldr	r1, [sp, #4]
 8010b20:	f7f1 fb2e 	bl	8002180 <__aeabi_dmul>
 8010b24:	2200      	movs	r2, #0
 8010b26:	9000      	str	r0, [sp, #0]
 8010b28:	9101      	str	r1, [sp, #4]
 8010b2a:	4b59      	ldr	r3, [pc, #356]	; (8010c90 <__ieee754_pow+0x73c>)
 8010b2c:	0030      	movs	r0, r6
 8010b2e:	0039      	movs	r1, r7
 8010b30:	f7f1 fd92 	bl	8002658 <__aeabi_dsub>
 8010b34:	0022      	movs	r2, r4
 8010b36:	002b      	movs	r3, r5
 8010b38:	f7f1 fd8e 	bl	8002658 <__aeabi_dsub>
 8010b3c:	0002      	movs	r2, r0
 8010b3e:	000b      	movs	r3, r1
 8010b40:	980e      	ldr	r0, [sp, #56]	; 0x38
 8010b42:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8010b44:	f7f1 fd88 	bl	8002658 <__aeabi_dsub>
 8010b48:	9a08      	ldr	r2, [sp, #32]
 8010b4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010b4c:	f7f1 fb18 	bl	8002180 <__aeabi_dmul>
 8010b50:	0032      	movs	r2, r6
 8010b52:	0004      	movs	r4, r0
 8010b54:	000d      	movs	r5, r1
 8010b56:	980a      	ldr	r0, [sp, #40]	; 0x28
 8010b58:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010b5a:	003b      	movs	r3, r7
 8010b5c:	f7f1 fb10 	bl	8002180 <__aeabi_dmul>
 8010b60:	0002      	movs	r2, r0
 8010b62:	000b      	movs	r3, r1
 8010b64:	0020      	movs	r0, r4
 8010b66:	0029      	movs	r1, r5
 8010b68:	f7f0 fb9a 	bl	80012a0 <__aeabi_dadd>
 8010b6c:	0004      	movs	r4, r0
 8010b6e:	000d      	movs	r5, r1
 8010b70:	0002      	movs	r2, r0
 8010b72:	000b      	movs	r3, r1
 8010b74:	9800      	ldr	r0, [sp, #0]
 8010b76:	9901      	ldr	r1, [sp, #4]
 8010b78:	f7f0 fb92 	bl	80012a0 <__aeabi_dadd>
 8010b7c:	22e0      	movs	r2, #224	; 0xe0
 8010b7e:	9e04      	ldr	r6, [sp, #16]
 8010b80:	4b44      	ldr	r3, [pc, #272]	; (8010c94 <__ieee754_pow+0x740>)
 8010b82:	0030      	movs	r0, r6
 8010b84:	0612      	lsls	r2, r2, #24
 8010b86:	000f      	movs	r7, r1
 8010b88:	f7f1 fafa 	bl	8002180 <__aeabi_dmul>
 8010b8c:	9008      	str	r0, [sp, #32]
 8010b8e:	9109      	str	r1, [sp, #36]	; 0x24
 8010b90:	9a00      	ldr	r2, [sp, #0]
 8010b92:	9b01      	ldr	r3, [sp, #4]
 8010b94:	0030      	movs	r0, r6
 8010b96:	0039      	movs	r1, r7
 8010b98:	f7f1 fd5e 	bl	8002658 <__aeabi_dsub>
 8010b9c:	0002      	movs	r2, r0
 8010b9e:	000b      	movs	r3, r1
 8010ba0:	0020      	movs	r0, r4
 8010ba2:	0029      	movs	r1, r5
 8010ba4:	f7f1 fd58 	bl	8002658 <__aeabi_dsub>
 8010ba8:	4a3b      	ldr	r2, [pc, #236]	; (8010c98 <__ieee754_pow+0x744>)
 8010baa:	4b3a      	ldr	r3, [pc, #232]	; (8010c94 <__ieee754_pow+0x740>)
 8010bac:	f7f1 fae8 	bl	8002180 <__aeabi_dmul>
 8010bb0:	4a3a      	ldr	r2, [pc, #232]	; (8010c9c <__ieee754_pow+0x748>)
 8010bb2:	0004      	movs	r4, r0
 8010bb4:	000d      	movs	r5, r1
 8010bb6:	0030      	movs	r0, r6
 8010bb8:	0039      	movs	r1, r7
 8010bba:	4b39      	ldr	r3, [pc, #228]	; (8010ca0 <__ieee754_pow+0x74c>)
 8010bbc:	f7f1 fae0 	bl	8002180 <__aeabi_dmul>
 8010bc0:	0002      	movs	r2, r0
 8010bc2:	000b      	movs	r3, r1
 8010bc4:	0020      	movs	r0, r4
 8010bc6:	0029      	movs	r1, r5
 8010bc8:	f7f0 fb6a 	bl	80012a0 <__aeabi_dadd>
 8010bcc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8010bce:	4b35      	ldr	r3, [pc, #212]	; (8010ca4 <__ieee754_pow+0x750>)
 8010bd0:	189b      	adds	r3, r3, r2
 8010bd2:	681a      	ldr	r2, [r3, #0]
 8010bd4:	685b      	ldr	r3, [r3, #4]
 8010bd6:	f7f0 fb63 	bl	80012a0 <__aeabi_dadd>
 8010bda:	900a      	str	r0, [sp, #40]	; 0x28
 8010bdc:	910b      	str	r1, [sp, #44]	; 0x2c
 8010bde:	980d      	ldr	r0, [sp, #52]	; 0x34
 8010be0:	f7f2 f920 	bl	8002e24 <__aeabi_i2d>
 8010be4:	0004      	movs	r4, r0
 8010be6:	000d      	movs	r5, r1
 8010be8:	9808      	ldr	r0, [sp, #32]
 8010bea:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010bec:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8010bee:	4b2e      	ldr	r3, [pc, #184]	; (8010ca8 <__ieee754_pow+0x754>)
 8010bf0:	189b      	adds	r3, r3, r2
 8010bf2:	681a      	ldr	r2, [r3, #0]
 8010bf4:	685b      	ldr	r3, [r3, #4]
 8010bf6:	9200      	str	r2, [sp, #0]
 8010bf8:	9301      	str	r3, [sp, #4]
 8010bfa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010bfc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010bfe:	f7f0 fb4f 	bl	80012a0 <__aeabi_dadd>
 8010c02:	9a00      	ldr	r2, [sp, #0]
 8010c04:	9b01      	ldr	r3, [sp, #4]
 8010c06:	f7f0 fb4b 	bl	80012a0 <__aeabi_dadd>
 8010c0a:	0022      	movs	r2, r4
 8010c0c:	002b      	movs	r3, r5
 8010c0e:	f7f0 fb47 	bl	80012a0 <__aeabi_dadd>
 8010c12:	9804      	ldr	r0, [sp, #16]
 8010c14:	0022      	movs	r2, r4
 8010c16:	002b      	movs	r3, r5
 8010c18:	0006      	movs	r6, r0
 8010c1a:	000f      	movs	r7, r1
 8010c1c:	f7f1 fd1c 	bl	8002658 <__aeabi_dsub>
 8010c20:	9a00      	ldr	r2, [sp, #0]
 8010c22:	9b01      	ldr	r3, [sp, #4]
 8010c24:	f7f1 fd18 	bl	8002658 <__aeabi_dsub>
 8010c28:	9a08      	ldr	r2, [sp, #32]
 8010c2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010c2c:	f7f1 fd14 	bl	8002658 <__aeabi_dsub>
 8010c30:	0002      	movs	r2, r0
 8010c32:	000b      	movs	r3, r1
 8010c34:	980a      	ldr	r0, [sp, #40]	; 0x28
 8010c36:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010c38:	e614      	b.n	8010864 <__ieee754_pow+0x310>
 8010c3a:	2300      	movs	r3, #0
 8010c3c:	4c03      	ldr	r4, [pc, #12]	; (8010c4c <__ieee754_pow+0x6f8>)
 8010c3e:	e61d      	b.n	801087c <__ieee754_pow+0x328>
 8010c40:	7ff00000 	.word	0x7ff00000
 8010c44:	43400000 	.word	0x43400000
 8010c48:	fffffc01 	.word	0xfffffc01
 8010c4c:	3ff00000 	.word	0x3ff00000
 8010c50:	0003988e 	.word	0x0003988e
 8010c54:	000bb679 	.word	0x000bb679
 8010c58:	fff00000 	.word	0xfff00000
 8010c5c:	08012ac8 	.word	0x08012ac8
 8010c60:	4a454eef 	.word	0x4a454eef
 8010c64:	3fca7e28 	.word	0x3fca7e28
 8010c68:	93c9db65 	.word	0x93c9db65
 8010c6c:	3fcd864a 	.word	0x3fcd864a
 8010c70:	a91d4101 	.word	0xa91d4101
 8010c74:	3fd17460 	.word	0x3fd17460
 8010c78:	518f264d 	.word	0x518f264d
 8010c7c:	3fd55555 	.word	0x3fd55555
 8010c80:	db6fabff 	.word	0xdb6fabff
 8010c84:	3fdb6db6 	.word	0x3fdb6db6
 8010c88:	33333303 	.word	0x33333303
 8010c8c:	3fe33333 	.word	0x3fe33333
 8010c90:	40080000 	.word	0x40080000
 8010c94:	3feec709 	.word	0x3feec709
 8010c98:	dc3a03fd 	.word	0xdc3a03fd
 8010c9c:	145b01f5 	.word	0x145b01f5
 8010ca0:	be3e2fe0 	.word	0xbe3e2fe0
 8010ca4:	08012ae8 	.word	0x08012ae8
 8010ca8:	08012ad8 	.word	0x08012ad8
 8010cac:	4a8f      	ldr	r2, [pc, #572]	; (8010eec <__ieee754_pow+0x998>)
 8010cae:	4b90      	ldr	r3, [pc, #576]	; (8010ef0 <__ieee754_pow+0x99c>)
 8010cb0:	9804      	ldr	r0, [sp, #16]
 8010cb2:	9905      	ldr	r1, [sp, #20]
 8010cb4:	f7f0 faf4 	bl	80012a0 <__aeabi_dadd>
 8010cb8:	0032      	movs	r2, r6
 8010cba:	9002      	str	r0, [sp, #8]
 8010cbc:	9103      	str	r1, [sp, #12]
 8010cbe:	003b      	movs	r3, r7
 8010cc0:	0028      	movs	r0, r5
 8010cc2:	0021      	movs	r1, r4
 8010cc4:	f7f1 fcc8 	bl	8002658 <__aeabi_dsub>
 8010cc8:	0002      	movs	r2, r0
 8010cca:	000b      	movs	r3, r1
 8010ccc:	9802      	ldr	r0, [sp, #8]
 8010cce:	9903      	ldr	r1, [sp, #12]
 8010cd0:	f7ef fbd2 	bl	8000478 <__aeabi_dcmpgt>
 8010cd4:	2800      	cmp	r0, #0
 8010cd6:	d000      	beq.n	8010cda <__ieee754_pow+0x786>
 8010cd8:	e60b      	b.n	80108f2 <__ieee754_pow+0x39e>
 8010cda:	2100      	movs	r1, #0
 8010cdc:	4a85      	ldr	r2, [pc, #532]	; (8010ef4 <__ieee754_pow+0x9a0>)
 8010cde:	0063      	lsls	r3, r4, #1
 8010ce0:	085b      	lsrs	r3, r3, #1
 8010ce2:	9102      	str	r1, [sp, #8]
 8010ce4:	4293      	cmp	r3, r2
 8010ce6:	dd25      	ble.n	8010d34 <__ieee754_pow+0x7e0>
 8010ce8:	4a83      	ldr	r2, [pc, #524]	; (8010ef8 <__ieee754_pow+0x9a4>)
 8010cea:	151b      	asrs	r3, r3, #20
 8010cec:	189b      	adds	r3, r3, r2
 8010cee:	2280      	movs	r2, #128	; 0x80
 8010cf0:	0352      	lsls	r2, r2, #13
 8010cf2:	4694      	mov	ip, r2
 8010cf4:	411a      	asrs	r2, r3
 8010cf6:	1914      	adds	r4, r2, r4
 8010cf8:	4b80      	ldr	r3, [pc, #512]	; (8010efc <__ieee754_pow+0x9a8>)
 8010cfa:	0060      	lsls	r0, r4, #1
 8010cfc:	4d80      	ldr	r5, [pc, #512]	; (8010f00 <__ieee754_pow+0x9ac>)
 8010cfe:	0d40      	lsrs	r0, r0, #21
 8010d00:	18c0      	adds	r0, r0, r3
 8010d02:	4105      	asrs	r5, r0
 8010d04:	0021      	movs	r1, r4
 8010d06:	43a9      	bics	r1, r5
 8010d08:	000b      	movs	r3, r1
 8010d0a:	4661      	mov	r1, ip
 8010d0c:	0324      	lsls	r4, r4, #12
 8010d0e:	0b24      	lsrs	r4, r4, #12
 8010d10:	4321      	orrs	r1, r4
 8010d12:	2414      	movs	r4, #20
 8010d14:	1a20      	subs	r0, r4, r0
 8010d16:	4101      	asrs	r1, r0
 8010d18:	9102      	str	r1, [sp, #8]
 8010d1a:	9908      	ldr	r1, [sp, #32]
 8010d1c:	2200      	movs	r2, #0
 8010d1e:	2900      	cmp	r1, #0
 8010d20:	da02      	bge.n	8010d28 <__ieee754_pow+0x7d4>
 8010d22:	9902      	ldr	r1, [sp, #8]
 8010d24:	4249      	negs	r1, r1
 8010d26:	9102      	str	r1, [sp, #8]
 8010d28:	0030      	movs	r0, r6
 8010d2a:	0039      	movs	r1, r7
 8010d2c:	f7f1 fc94 	bl	8002658 <__aeabi_dsub>
 8010d30:	9006      	str	r0, [sp, #24]
 8010d32:	9107      	str	r1, [sp, #28]
 8010d34:	9a04      	ldr	r2, [sp, #16]
 8010d36:	9b05      	ldr	r3, [sp, #20]
 8010d38:	9806      	ldr	r0, [sp, #24]
 8010d3a:	9907      	ldr	r1, [sp, #28]
 8010d3c:	2600      	movs	r6, #0
 8010d3e:	f7f0 faaf 	bl	80012a0 <__aeabi_dadd>
 8010d42:	2200      	movs	r2, #0
 8010d44:	0030      	movs	r0, r6
 8010d46:	4b6f      	ldr	r3, [pc, #444]	; (8010f04 <__ieee754_pow+0x9b0>)
 8010d48:	000f      	movs	r7, r1
 8010d4a:	f7f1 fa19 	bl	8002180 <__aeabi_dmul>
 8010d4e:	9a06      	ldr	r2, [sp, #24]
 8010d50:	9b07      	ldr	r3, [sp, #28]
 8010d52:	9008      	str	r0, [sp, #32]
 8010d54:	9109      	str	r1, [sp, #36]	; 0x24
 8010d56:	0030      	movs	r0, r6
 8010d58:	0039      	movs	r1, r7
 8010d5a:	f7f1 fc7d 	bl	8002658 <__aeabi_dsub>
 8010d5e:	0002      	movs	r2, r0
 8010d60:	000b      	movs	r3, r1
 8010d62:	9804      	ldr	r0, [sp, #16]
 8010d64:	9905      	ldr	r1, [sp, #20]
 8010d66:	f7f1 fc77 	bl	8002658 <__aeabi_dsub>
 8010d6a:	4a67      	ldr	r2, [pc, #412]	; (8010f08 <__ieee754_pow+0x9b4>)
 8010d6c:	4b67      	ldr	r3, [pc, #412]	; (8010f0c <__ieee754_pow+0x9b8>)
 8010d6e:	f7f1 fa07 	bl	8002180 <__aeabi_dmul>
 8010d72:	4a67      	ldr	r2, [pc, #412]	; (8010f10 <__ieee754_pow+0x9bc>)
 8010d74:	0004      	movs	r4, r0
 8010d76:	000d      	movs	r5, r1
 8010d78:	0030      	movs	r0, r6
 8010d7a:	0039      	movs	r1, r7
 8010d7c:	4b65      	ldr	r3, [pc, #404]	; (8010f14 <__ieee754_pow+0x9c0>)
 8010d7e:	f7f1 f9ff 	bl	8002180 <__aeabi_dmul>
 8010d82:	0002      	movs	r2, r0
 8010d84:	000b      	movs	r3, r1
 8010d86:	0020      	movs	r0, r4
 8010d88:	0029      	movs	r1, r5
 8010d8a:	f7f0 fa89 	bl	80012a0 <__aeabi_dadd>
 8010d8e:	0004      	movs	r4, r0
 8010d90:	000d      	movs	r5, r1
 8010d92:	0002      	movs	r2, r0
 8010d94:	000b      	movs	r3, r1
 8010d96:	9808      	ldr	r0, [sp, #32]
 8010d98:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010d9a:	f7f0 fa81 	bl	80012a0 <__aeabi_dadd>
 8010d9e:	9a08      	ldr	r2, [sp, #32]
 8010da0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010da2:	0006      	movs	r6, r0
 8010da4:	000f      	movs	r7, r1
 8010da6:	f7f1 fc57 	bl	8002658 <__aeabi_dsub>
 8010daa:	0002      	movs	r2, r0
 8010dac:	000b      	movs	r3, r1
 8010dae:	0020      	movs	r0, r4
 8010db0:	0029      	movs	r1, r5
 8010db2:	f7f1 fc51 	bl	8002658 <__aeabi_dsub>
 8010db6:	0032      	movs	r2, r6
 8010db8:	9004      	str	r0, [sp, #16]
 8010dba:	9105      	str	r1, [sp, #20]
 8010dbc:	003b      	movs	r3, r7
 8010dbe:	0030      	movs	r0, r6
 8010dc0:	0039      	movs	r1, r7
 8010dc2:	f7f1 f9dd 	bl	8002180 <__aeabi_dmul>
 8010dc6:	0004      	movs	r4, r0
 8010dc8:	000d      	movs	r5, r1
 8010dca:	4a53      	ldr	r2, [pc, #332]	; (8010f18 <__ieee754_pow+0x9c4>)
 8010dcc:	4b53      	ldr	r3, [pc, #332]	; (8010f1c <__ieee754_pow+0x9c8>)
 8010dce:	f7f1 f9d7 	bl	8002180 <__aeabi_dmul>
 8010dd2:	4a53      	ldr	r2, [pc, #332]	; (8010f20 <__ieee754_pow+0x9cc>)
 8010dd4:	4b53      	ldr	r3, [pc, #332]	; (8010f24 <__ieee754_pow+0x9d0>)
 8010dd6:	f7f1 fc3f 	bl	8002658 <__aeabi_dsub>
 8010dda:	0022      	movs	r2, r4
 8010ddc:	002b      	movs	r3, r5
 8010dde:	f7f1 f9cf 	bl	8002180 <__aeabi_dmul>
 8010de2:	4a51      	ldr	r2, [pc, #324]	; (8010f28 <__ieee754_pow+0x9d4>)
 8010de4:	4b51      	ldr	r3, [pc, #324]	; (8010f2c <__ieee754_pow+0x9d8>)
 8010de6:	f7f0 fa5b 	bl	80012a0 <__aeabi_dadd>
 8010dea:	0022      	movs	r2, r4
 8010dec:	002b      	movs	r3, r5
 8010dee:	f7f1 f9c7 	bl	8002180 <__aeabi_dmul>
 8010df2:	4a4f      	ldr	r2, [pc, #316]	; (8010f30 <__ieee754_pow+0x9dc>)
 8010df4:	4b4f      	ldr	r3, [pc, #316]	; (8010f34 <__ieee754_pow+0x9e0>)
 8010df6:	f7f1 fc2f 	bl	8002658 <__aeabi_dsub>
 8010dfa:	0022      	movs	r2, r4
 8010dfc:	002b      	movs	r3, r5
 8010dfe:	f7f1 f9bf 	bl	8002180 <__aeabi_dmul>
 8010e02:	4a4d      	ldr	r2, [pc, #308]	; (8010f38 <__ieee754_pow+0x9e4>)
 8010e04:	4b4d      	ldr	r3, [pc, #308]	; (8010f3c <__ieee754_pow+0x9e8>)
 8010e06:	f7f0 fa4b 	bl	80012a0 <__aeabi_dadd>
 8010e0a:	0022      	movs	r2, r4
 8010e0c:	002b      	movs	r3, r5
 8010e0e:	f7f1 f9b7 	bl	8002180 <__aeabi_dmul>
 8010e12:	0002      	movs	r2, r0
 8010e14:	000b      	movs	r3, r1
 8010e16:	0030      	movs	r0, r6
 8010e18:	0039      	movs	r1, r7
 8010e1a:	f7f1 fc1d 	bl	8002658 <__aeabi_dsub>
 8010e1e:	0004      	movs	r4, r0
 8010e20:	000d      	movs	r5, r1
 8010e22:	0002      	movs	r2, r0
 8010e24:	000b      	movs	r3, r1
 8010e26:	0030      	movs	r0, r6
 8010e28:	0039      	movs	r1, r7
 8010e2a:	f7f1 f9a9 	bl	8002180 <__aeabi_dmul>
 8010e2e:	2380      	movs	r3, #128	; 0x80
 8010e30:	9006      	str	r0, [sp, #24]
 8010e32:	9107      	str	r1, [sp, #28]
 8010e34:	2200      	movs	r2, #0
 8010e36:	0020      	movs	r0, r4
 8010e38:	0029      	movs	r1, r5
 8010e3a:	05db      	lsls	r3, r3, #23
 8010e3c:	f7f1 fc0c 	bl	8002658 <__aeabi_dsub>
 8010e40:	0002      	movs	r2, r0
 8010e42:	000b      	movs	r3, r1
 8010e44:	9806      	ldr	r0, [sp, #24]
 8010e46:	9907      	ldr	r1, [sp, #28]
 8010e48:	f7f0 fd94 	bl	8001974 <__aeabi_ddiv>
 8010e4c:	9a04      	ldr	r2, [sp, #16]
 8010e4e:	9b05      	ldr	r3, [sp, #20]
 8010e50:	0004      	movs	r4, r0
 8010e52:	000d      	movs	r5, r1
 8010e54:	0030      	movs	r0, r6
 8010e56:	0039      	movs	r1, r7
 8010e58:	f7f1 f992 	bl	8002180 <__aeabi_dmul>
 8010e5c:	9a04      	ldr	r2, [sp, #16]
 8010e5e:	9b05      	ldr	r3, [sp, #20]
 8010e60:	f7f0 fa1e 	bl	80012a0 <__aeabi_dadd>
 8010e64:	0002      	movs	r2, r0
 8010e66:	000b      	movs	r3, r1
 8010e68:	0020      	movs	r0, r4
 8010e6a:	0029      	movs	r1, r5
 8010e6c:	f7f1 fbf4 	bl	8002658 <__aeabi_dsub>
 8010e70:	0032      	movs	r2, r6
 8010e72:	003b      	movs	r3, r7
 8010e74:	f7f1 fbf0 	bl	8002658 <__aeabi_dsub>
 8010e78:	0002      	movs	r2, r0
 8010e7a:	000b      	movs	r3, r1
 8010e7c:	2000      	movs	r0, #0
 8010e7e:	4930      	ldr	r1, [pc, #192]	; (8010f40 <__ieee754_pow+0x9ec>)
 8010e80:	f7f1 fbea 	bl	8002658 <__aeabi_dsub>
 8010e84:	9b02      	ldr	r3, [sp, #8]
 8010e86:	051b      	lsls	r3, r3, #20
 8010e88:	185b      	adds	r3, r3, r1
 8010e8a:	151a      	asrs	r2, r3, #20
 8010e8c:	2a00      	cmp	r2, #0
 8010e8e:	dc26      	bgt.n	8010ede <__ieee754_pow+0x98a>
 8010e90:	9a02      	ldr	r2, [sp, #8]
 8010e92:	f001 f901 	bl	8012098 <scalbn>
 8010e96:	9a00      	ldr	r2, [sp, #0]
 8010e98:	9b01      	ldr	r3, [sp, #4]
 8010e9a:	f7ff fc2d 	bl	80106f8 <__ieee754_pow+0x1a4>
 8010e9e:	4a29      	ldr	r2, [pc, #164]	; (8010f44 <__ieee754_pow+0x9f0>)
 8010ea0:	004b      	lsls	r3, r1, #1
 8010ea2:	085b      	lsrs	r3, r3, #1
 8010ea4:	4293      	cmp	r3, r2
 8010ea6:	dc00      	bgt.n	8010eaa <__ieee754_pow+0x956>
 8010ea8:	e717      	b.n	8010cda <__ieee754_pow+0x786>
 8010eaa:	4b27      	ldr	r3, [pc, #156]	; (8010f48 <__ieee754_pow+0x9f4>)
 8010eac:	18cb      	adds	r3, r1, r3
 8010eae:	4303      	orrs	r3, r0
 8010eb0:	d009      	beq.n	8010ec6 <__ieee754_pow+0x972>
 8010eb2:	9800      	ldr	r0, [sp, #0]
 8010eb4:	9901      	ldr	r1, [sp, #4]
 8010eb6:	4a25      	ldr	r2, [pc, #148]	; (8010f4c <__ieee754_pow+0x9f8>)
 8010eb8:	4b25      	ldr	r3, [pc, #148]	; (8010f50 <__ieee754_pow+0x9fc>)
 8010eba:	f7f1 f961 	bl	8002180 <__aeabi_dmul>
 8010ebe:	4a23      	ldr	r2, [pc, #140]	; (8010f4c <__ieee754_pow+0x9f8>)
 8010ec0:	4b23      	ldr	r3, [pc, #140]	; (8010f50 <__ieee754_pow+0x9fc>)
 8010ec2:	f7ff fc19 	bl	80106f8 <__ieee754_pow+0x1a4>
 8010ec6:	0032      	movs	r2, r6
 8010ec8:	003b      	movs	r3, r7
 8010eca:	f7f1 fbc5 	bl	8002658 <__aeabi_dsub>
 8010ece:	9a04      	ldr	r2, [sp, #16]
 8010ed0:	9b05      	ldr	r3, [sp, #20]
 8010ed2:	f7ef fadb 	bl	800048c <__aeabi_dcmpge>
 8010ed6:	2800      	cmp	r0, #0
 8010ed8:	d100      	bne.n	8010edc <__ieee754_pow+0x988>
 8010eda:	e6fe      	b.n	8010cda <__ieee754_pow+0x786>
 8010edc:	e7e9      	b.n	8010eb2 <__ieee754_pow+0x95e>
 8010ede:	0019      	movs	r1, r3
 8010ee0:	e7d9      	b.n	8010e96 <__ieee754_pow+0x942>
 8010ee2:	2300      	movs	r3, #0
 8010ee4:	4c16      	ldr	r4, [pc, #88]	; (8010f40 <__ieee754_pow+0x9ec>)
 8010ee6:	f7ff fbec 	bl	80106c2 <__ieee754_pow+0x16e>
 8010eea:	46c0      	nop			; (mov r8, r8)
 8010eec:	652b82fe 	.word	0x652b82fe
 8010ef0:	3c971547 	.word	0x3c971547
 8010ef4:	3fe00000 	.word	0x3fe00000
 8010ef8:	fffffc02 	.word	0xfffffc02
 8010efc:	fffffc01 	.word	0xfffffc01
 8010f00:	000fffff 	.word	0x000fffff
 8010f04:	3fe62e43 	.word	0x3fe62e43
 8010f08:	fefa39ef 	.word	0xfefa39ef
 8010f0c:	3fe62e42 	.word	0x3fe62e42
 8010f10:	0ca86c39 	.word	0x0ca86c39
 8010f14:	be205c61 	.word	0xbe205c61
 8010f18:	72bea4d0 	.word	0x72bea4d0
 8010f1c:	3e663769 	.word	0x3e663769
 8010f20:	c5d26bf1 	.word	0xc5d26bf1
 8010f24:	3ebbbd41 	.word	0x3ebbbd41
 8010f28:	af25de2c 	.word	0xaf25de2c
 8010f2c:	3f11566a 	.word	0x3f11566a
 8010f30:	16bebd93 	.word	0x16bebd93
 8010f34:	3f66c16c 	.word	0x3f66c16c
 8010f38:	5555553e 	.word	0x5555553e
 8010f3c:	3fc55555 	.word	0x3fc55555
 8010f40:	3ff00000 	.word	0x3ff00000
 8010f44:	4090cbff 	.word	0x4090cbff
 8010f48:	3f6f3400 	.word	0x3f6f3400
 8010f4c:	c2f8f359 	.word	0xc2f8f359
 8010f50:	01a56e1f 	.word	0x01a56e1f

08010f54 <__ieee754_rem_pio2>:
 8010f54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010f56:	004b      	lsls	r3, r1, #1
 8010f58:	b091      	sub	sp, #68	; 0x44
 8010f5a:	085b      	lsrs	r3, r3, #1
 8010f5c:	9302      	str	r3, [sp, #8]
 8010f5e:	0017      	movs	r7, r2
 8010f60:	4bb6      	ldr	r3, [pc, #728]	; (801123c <__ieee754_rem_pio2+0x2e8>)
 8010f62:	9a02      	ldr	r2, [sp, #8]
 8010f64:	0004      	movs	r4, r0
 8010f66:	000d      	movs	r5, r1
 8010f68:	9109      	str	r1, [sp, #36]	; 0x24
 8010f6a:	429a      	cmp	r2, r3
 8010f6c:	dc09      	bgt.n	8010f82 <__ieee754_rem_pio2+0x2e>
 8010f6e:	0002      	movs	r2, r0
 8010f70:	000b      	movs	r3, r1
 8010f72:	603a      	str	r2, [r7, #0]
 8010f74:	607b      	str	r3, [r7, #4]
 8010f76:	2200      	movs	r2, #0
 8010f78:	2300      	movs	r3, #0
 8010f7a:	60ba      	str	r2, [r7, #8]
 8010f7c:	60fb      	str	r3, [r7, #12]
 8010f7e:	2600      	movs	r6, #0
 8010f80:	e025      	b.n	8010fce <__ieee754_rem_pio2+0x7a>
 8010f82:	4baf      	ldr	r3, [pc, #700]	; (8011240 <__ieee754_rem_pio2+0x2ec>)
 8010f84:	9a02      	ldr	r2, [sp, #8]
 8010f86:	429a      	cmp	r2, r3
 8010f88:	dd00      	ble.n	8010f8c <__ieee754_rem_pio2+0x38>
 8010f8a:	e06e      	b.n	801106a <__ieee754_rem_pio2+0x116>
 8010f8c:	4ead      	ldr	r6, [pc, #692]	; (8011244 <__ieee754_rem_pio2+0x2f0>)
 8010f8e:	4aae      	ldr	r2, [pc, #696]	; (8011248 <__ieee754_rem_pio2+0x2f4>)
 8010f90:	2d00      	cmp	r5, #0
 8010f92:	dd35      	ble.n	8011000 <__ieee754_rem_pio2+0xac>
 8010f94:	0020      	movs	r0, r4
 8010f96:	0029      	movs	r1, r5
 8010f98:	4baa      	ldr	r3, [pc, #680]	; (8011244 <__ieee754_rem_pio2+0x2f0>)
 8010f9a:	f7f1 fb5d 	bl	8002658 <__aeabi_dsub>
 8010f9e:	9b02      	ldr	r3, [sp, #8]
 8010fa0:	0004      	movs	r4, r0
 8010fa2:	000d      	movs	r5, r1
 8010fa4:	42b3      	cmp	r3, r6
 8010fa6:	d015      	beq.n	8010fd4 <__ieee754_rem_pio2+0x80>
 8010fa8:	4aa8      	ldr	r2, [pc, #672]	; (801124c <__ieee754_rem_pio2+0x2f8>)
 8010faa:	4ba9      	ldr	r3, [pc, #676]	; (8011250 <__ieee754_rem_pio2+0x2fc>)
 8010fac:	f7f1 fb54 	bl	8002658 <__aeabi_dsub>
 8010fb0:	0002      	movs	r2, r0
 8010fb2:	000b      	movs	r3, r1
 8010fb4:	0020      	movs	r0, r4
 8010fb6:	603a      	str	r2, [r7, #0]
 8010fb8:	607b      	str	r3, [r7, #4]
 8010fba:	0029      	movs	r1, r5
 8010fbc:	f7f1 fb4c 	bl	8002658 <__aeabi_dsub>
 8010fc0:	4aa2      	ldr	r2, [pc, #648]	; (801124c <__ieee754_rem_pio2+0x2f8>)
 8010fc2:	4ba3      	ldr	r3, [pc, #652]	; (8011250 <__ieee754_rem_pio2+0x2fc>)
 8010fc4:	f7f1 fb48 	bl	8002658 <__aeabi_dsub>
 8010fc8:	2601      	movs	r6, #1
 8010fca:	60b8      	str	r0, [r7, #8]
 8010fcc:	60f9      	str	r1, [r7, #12]
 8010fce:	0030      	movs	r0, r6
 8010fd0:	b011      	add	sp, #68	; 0x44
 8010fd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010fd4:	22d3      	movs	r2, #211	; 0xd3
 8010fd6:	4b9e      	ldr	r3, [pc, #632]	; (8011250 <__ieee754_rem_pio2+0x2fc>)
 8010fd8:	0552      	lsls	r2, r2, #21
 8010fda:	f7f1 fb3d 	bl	8002658 <__aeabi_dsub>
 8010fde:	4a9d      	ldr	r2, [pc, #628]	; (8011254 <__ieee754_rem_pio2+0x300>)
 8010fe0:	4b9d      	ldr	r3, [pc, #628]	; (8011258 <__ieee754_rem_pio2+0x304>)
 8010fe2:	0004      	movs	r4, r0
 8010fe4:	000d      	movs	r5, r1
 8010fe6:	f7f1 fb37 	bl	8002658 <__aeabi_dsub>
 8010fea:	0002      	movs	r2, r0
 8010fec:	000b      	movs	r3, r1
 8010fee:	0020      	movs	r0, r4
 8010ff0:	603a      	str	r2, [r7, #0]
 8010ff2:	607b      	str	r3, [r7, #4]
 8010ff4:	0029      	movs	r1, r5
 8010ff6:	f7f1 fb2f 	bl	8002658 <__aeabi_dsub>
 8010ffa:	4a96      	ldr	r2, [pc, #600]	; (8011254 <__ieee754_rem_pio2+0x300>)
 8010ffc:	4b96      	ldr	r3, [pc, #600]	; (8011258 <__ieee754_rem_pio2+0x304>)
 8010ffe:	e7e1      	b.n	8010fc4 <__ieee754_rem_pio2+0x70>
 8011000:	0020      	movs	r0, r4
 8011002:	0029      	movs	r1, r5
 8011004:	4b8f      	ldr	r3, [pc, #572]	; (8011244 <__ieee754_rem_pio2+0x2f0>)
 8011006:	f7f0 f94b 	bl	80012a0 <__aeabi_dadd>
 801100a:	9b02      	ldr	r3, [sp, #8]
 801100c:	0004      	movs	r4, r0
 801100e:	000d      	movs	r5, r1
 8011010:	42b3      	cmp	r3, r6
 8011012:	d014      	beq.n	801103e <__ieee754_rem_pio2+0xea>
 8011014:	4a8d      	ldr	r2, [pc, #564]	; (801124c <__ieee754_rem_pio2+0x2f8>)
 8011016:	4b8e      	ldr	r3, [pc, #568]	; (8011250 <__ieee754_rem_pio2+0x2fc>)
 8011018:	f7f0 f942 	bl	80012a0 <__aeabi_dadd>
 801101c:	0002      	movs	r2, r0
 801101e:	000b      	movs	r3, r1
 8011020:	0020      	movs	r0, r4
 8011022:	603a      	str	r2, [r7, #0]
 8011024:	607b      	str	r3, [r7, #4]
 8011026:	0029      	movs	r1, r5
 8011028:	f7f1 fb16 	bl	8002658 <__aeabi_dsub>
 801102c:	4a87      	ldr	r2, [pc, #540]	; (801124c <__ieee754_rem_pio2+0x2f8>)
 801102e:	4b88      	ldr	r3, [pc, #544]	; (8011250 <__ieee754_rem_pio2+0x2fc>)
 8011030:	f7f0 f936 	bl	80012a0 <__aeabi_dadd>
 8011034:	2601      	movs	r6, #1
 8011036:	60b8      	str	r0, [r7, #8]
 8011038:	60f9      	str	r1, [r7, #12]
 801103a:	4276      	negs	r6, r6
 801103c:	e7c7      	b.n	8010fce <__ieee754_rem_pio2+0x7a>
 801103e:	22d3      	movs	r2, #211	; 0xd3
 8011040:	4b83      	ldr	r3, [pc, #524]	; (8011250 <__ieee754_rem_pio2+0x2fc>)
 8011042:	0552      	lsls	r2, r2, #21
 8011044:	f7f0 f92c 	bl	80012a0 <__aeabi_dadd>
 8011048:	4a82      	ldr	r2, [pc, #520]	; (8011254 <__ieee754_rem_pio2+0x300>)
 801104a:	4b83      	ldr	r3, [pc, #524]	; (8011258 <__ieee754_rem_pio2+0x304>)
 801104c:	0004      	movs	r4, r0
 801104e:	000d      	movs	r5, r1
 8011050:	f7f0 f926 	bl	80012a0 <__aeabi_dadd>
 8011054:	0002      	movs	r2, r0
 8011056:	000b      	movs	r3, r1
 8011058:	0020      	movs	r0, r4
 801105a:	603a      	str	r2, [r7, #0]
 801105c:	607b      	str	r3, [r7, #4]
 801105e:	0029      	movs	r1, r5
 8011060:	f7f1 fafa 	bl	8002658 <__aeabi_dsub>
 8011064:	4a7b      	ldr	r2, [pc, #492]	; (8011254 <__ieee754_rem_pio2+0x300>)
 8011066:	4b7c      	ldr	r3, [pc, #496]	; (8011258 <__ieee754_rem_pio2+0x304>)
 8011068:	e7e2      	b.n	8011030 <__ieee754_rem_pio2+0xdc>
 801106a:	4b7c      	ldr	r3, [pc, #496]	; (801125c <__ieee754_rem_pio2+0x308>)
 801106c:	9a02      	ldr	r2, [sp, #8]
 801106e:	429a      	cmp	r2, r3
 8011070:	dd00      	ble.n	8011074 <__ieee754_rem_pio2+0x120>
 8011072:	e0d3      	b.n	801121c <__ieee754_rem_pio2+0x2c8>
 8011074:	0020      	movs	r0, r4
 8011076:	0029      	movs	r1, r5
 8011078:	f7fe fe84 	bl	800fd84 <fabs>
 801107c:	4a78      	ldr	r2, [pc, #480]	; (8011260 <__ieee754_rem_pio2+0x30c>)
 801107e:	4b79      	ldr	r3, [pc, #484]	; (8011264 <__ieee754_rem_pio2+0x310>)
 8011080:	0004      	movs	r4, r0
 8011082:	000d      	movs	r5, r1
 8011084:	f7f1 f87c 	bl	8002180 <__aeabi_dmul>
 8011088:	2200      	movs	r2, #0
 801108a:	4b77      	ldr	r3, [pc, #476]	; (8011268 <__ieee754_rem_pio2+0x314>)
 801108c:	f7f0 f908 	bl	80012a0 <__aeabi_dadd>
 8011090:	f7f1 fe92 	bl	8002db8 <__aeabi_d2iz>
 8011094:	0006      	movs	r6, r0
 8011096:	f7f1 fec5 	bl	8002e24 <__aeabi_i2d>
 801109a:	4a6b      	ldr	r2, [pc, #428]	; (8011248 <__ieee754_rem_pio2+0x2f4>)
 801109c:	4b69      	ldr	r3, [pc, #420]	; (8011244 <__ieee754_rem_pio2+0x2f0>)
 801109e:	9006      	str	r0, [sp, #24]
 80110a0:	9107      	str	r1, [sp, #28]
 80110a2:	f7f1 f86d 	bl	8002180 <__aeabi_dmul>
 80110a6:	0002      	movs	r2, r0
 80110a8:	000b      	movs	r3, r1
 80110aa:	0020      	movs	r0, r4
 80110ac:	0029      	movs	r1, r5
 80110ae:	f7f1 fad3 	bl	8002658 <__aeabi_dsub>
 80110b2:	4a66      	ldr	r2, [pc, #408]	; (801124c <__ieee754_rem_pio2+0x2f8>)
 80110b4:	9004      	str	r0, [sp, #16]
 80110b6:	9105      	str	r1, [sp, #20]
 80110b8:	9806      	ldr	r0, [sp, #24]
 80110ba:	9907      	ldr	r1, [sp, #28]
 80110bc:	4b64      	ldr	r3, [pc, #400]	; (8011250 <__ieee754_rem_pio2+0x2fc>)
 80110be:	f7f1 f85f 	bl	8002180 <__aeabi_dmul>
 80110c2:	0004      	movs	r4, r0
 80110c4:	000d      	movs	r5, r1
 80110c6:	2e1f      	cmp	r6, #31
 80110c8:	dc0f      	bgt.n	80110ea <__ieee754_rem_pio2+0x196>
 80110ca:	4a68      	ldr	r2, [pc, #416]	; (801126c <__ieee754_rem_pio2+0x318>)
 80110cc:	1e73      	subs	r3, r6, #1
 80110ce:	009b      	lsls	r3, r3, #2
 80110d0:	589b      	ldr	r3, [r3, r2]
 80110d2:	9a02      	ldr	r2, [sp, #8]
 80110d4:	4293      	cmp	r3, r2
 80110d6:	d008      	beq.n	80110ea <__ieee754_rem_pio2+0x196>
 80110d8:	9804      	ldr	r0, [sp, #16]
 80110da:	9905      	ldr	r1, [sp, #20]
 80110dc:	0022      	movs	r2, r4
 80110de:	002b      	movs	r3, r5
 80110e0:	f7f1 faba 	bl	8002658 <__aeabi_dsub>
 80110e4:	6038      	str	r0, [r7, #0]
 80110e6:	6079      	str	r1, [r7, #4]
 80110e8:	e012      	b.n	8011110 <__ieee754_rem_pio2+0x1bc>
 80110ea:	0022      	movs	r2, r4
 80110ec:	9804      	ldr	r0, [sp, #16]
 80110ee:	9905      	ldr	r1, [sp, #20]
 80110f0:	002b      	movs	r3, r5
 80110f2:	f7f1 fab1 	bl	8002658 <__aeabi_dsub>
 80110f6:	9b02      	ldr	r3, [sp, #8]
 80110f8:	151b      	asrs	r3, r3, #20
 80110fa:	9308      	str	r3, [sp, #32]
 80110fc:	9a08      	ldr	r2, [sp, #32]
 80110fe:	004b      	lsls	r3, r1, #1
 8011100:	0d5b      	lsrs	r3, r3, #21
 8011102:	1ad3      	subs	r3, r2, r3
 8011104:	2b10      	cmp	r3, #16
 8011106:	dc21      	bgt.n	801114c <__ieee754_rem_pio2+0x1f8>
 8011108:	0002      	movs	r2, r0
 801110a:	000b      	movs	r3, r1
 801110c:	603a      	str	r2, [r7, #0]
 801110e:	607b      	str	r3, [r7, #4]
 8011110:	9804      	ldr	r0, [sp, #16]
 8011112:	9905      	ldr	r1, [sp, #20]
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	683a      	ldr	r2, [r7, #0]
 8011118:	9302      	str	r3, [sp, #8]
 801111a:	9b02      	ldr	r3, [sp, #8]
 801111c:	f7f1 fa9c 	bl	8002658 <__aeabi_dsub>
 8011120:	0022      	movs	r2, r4
 8011122:	002b      	movs	r3, r5
 8011124:	f7f1 fa98 	bl	8002658 <__aeabi_dsub>
 8011128:	000b      	movs	r3, r1
 801112a:	0002      	movs	r2, r0
 801112c:	60ba      	str	r2, [r7, #8]
 801112e:	60fb      	str	r3, [r7, #12]
 8011130:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011132:	2b00      	cmp	r3, #0
 8011134:	db00      	blt.n	8011138 <__ieee754_rem_pio2+0x1e4>
 8011136:	e74a      	b.n	8010fce <__ieee754_rem_pio2+0x7a>
 8011138:	2280      	movs	r2, #128	; 0x80
 801113a:	0612      	lsls	r2, r2, #24
 801113c:	4694      	mov	ip, r2
 801113e:	9b02      	ldr	r3, [sp, #8]
 8011140:	1889      	adds	r1, r1, r2
 8011142:	4463      	add	r3, ip
 8011144:	607b      	str	r3, [r7, #4]
 8011146:	60b8      	str	r0, [r7, #8]
 8011148:	60f9      	str	r1, [r7, #12]
 801114a:	e776      	b.n	801103a <__ieee754_rem_pio2+0xe6>
 801114c:	22d3      	movs	r2, #211	; 0xd3
 801114e:	9806      	ldr	r0, [sp, #24]
 8011150:	9907      	ldr	r1, [sp, #28]
 8011152:	4b3f      	ldr	r3, [pc, #252]	; (8011250 <__ieee754_rem_pio2+0x2fc>)
 8011154:	0552      	lsls	r2, r2, #21
 8011156:	f7f1 f813 	bl	8002180 <__aeabi_dmul>
 801115a:	0004      	movs	r4, r0
 801115c:	000d      	movs	r5, r1
 801115e:	0002      	movs	r2, r0
 8011160:	000b      	movs	r3, r1
 8011162:	9804      	ldr	r0, [sp, #16]
 8011164:	9905      	ldr	r1, [sp, #20]
 8011166:	f7f1 fa77 	bl	8002658 <__aeabi_dsub>
 801116a:	0002      	movs	r2, r0
 801116c:	000b      	movs	r3, r1
 801116e:	9002      	str	r0, [sp, #8]
 8011170:	9103      	str	r1, [sp, #12]
 8011172:	9804      	ldr	r0, [sp, #16]
 8011174:	9905      	ldr	r1, [sp, #20]
 8011176:	f7f1 fa6f 	bl	8002658 <__aeabi_dsub>
 801117a:	0022      	movs	r2, r4
 801117c:	002b      	movs	r3, r5
 801117e:	f7f1 fa6b 	bl	8002658 <__aeabi_dsub>
 8011182:	0004      	movs	r4, r0
 8011184:	000d      	movs	r5, r1
 8011186:	9806      	ldr	r0, [sp, #24]
 8011188:	9907      	ldr	r1, [sp, #28]
 801118a:	4a32      	ldr	r2, [pc, #200]	; (8011254 <__ieee754_rem_pio2+0x300>)
 801118c:	4b32      	ldr	r3, [pc, #200]	; (8011258 <__ieee754_rem_pio2+0x304>)
 801118e:	f7f0 fff7 	bl	8002180 <__aeabi_dmul>
 8011192:	0022      	movs	r2, r4
 8011194:	002b      	movs	r3, r5
 8011196:	f7f1 fa5f 	bl	8002658 <__aeabi_dsub>
 801119a:	0002      	movs	r2, r0
 801119c:	000b      	movs	r3, r1
 801119e:	0004      	movs	r4, r0
 80111a0:	000d      	movs	r5, r1
 80111a2:	9802      	ldr	r0, [sp, #8]
 80111a4:	9903      	ldr	r1, [sp, #12]
 80111a6:	f7f1 fa57 	bl	8002658 <__aeabi_dsub>
 80111aa:	9a08      	ldr	r2, [sp, #32]
 80111ac:	004b      	lsls	r3, r1, #1
 80111ae:	0d5b      	lsrs	r3, r3, #21
 80111b0:	1ad3      	subs	r3, r2, r3
 80111b2:	2b31      	cmp	r3, #49	; 0x31
 80111b4:	dc08      	bgt.n	80111c8 <__ieee754_rem_pio2+0x274>
 80111b6:	0002      	movs	r2, r0
 80111b8:	000b      	movs	r3, r1
 80111ba:	603a      	str	r2, [r7, #0]
 80111bc:	607b      	str	r3, [r7, #4]
 80111be:	9a02      	ldr	r2, [sp, #8]
 80111c0:	9b03      	ldr	r3, [sp, #12]
 80111c2:	9204      	str	r2, [sp, #16]
 80111c4:	9305      	str	r3, [sp, #20]
 80111c6:	e7a3      	b.n	8011110 <__ieee754_rem_pio2+0x1bc>
 80111c8:	22b8      	movs	r2, #184	; 0xb8
 80111ca:	9806      	ldr	r0, [sp, #24]
 80111cc:	9907      	ldr	r1, [sp, #28]
 80111ce:	4b22      	ldr	r3, [pc, #136]	; (8011258 <__ieee754_rem_pio2+0x304>)
 80111d0:	0592      	lsls	r2, r2, #22
 80111d2:	f7f0 ffd5 	bl	8002180 <__aeabi_dmul>
 80111d6:	0004      	movs	r4, r0
 80111d8:	000d      	movs	r5, r1
 80111da:	0002      	movs	r2, r0
 80111dc:	000b      	movs	r3, r1
 80111de:	9802      	ldr	r0, [sp, #8]
 80111e0:	9903      	ldr	r1, [sp, #12]
 80111e2:	f7f1 fa39 	bl	8002658 <__aeabi_dsub>
 80111e6:	0002      	movs	r2, r0
 80111e8:	000b      	movs	r3, r1
 80111ea:	9004      	str	r0, [sp, #16]
 80111ec:	9105      	str	r1, [sp, #20]
 80111ee:	9802      	ldr	r0, [sp, #8]
 80111f0:	9903      	ldr	r1, [sp, #12]
 80111f2:	f7f1 fa31 	bl	8002658 <__aeabi_dsub>
 80111f6:	0022      	movs	r2, r4
 80111f8:	002b      	movs	r3, r5
 80111fa:	f7f1 fa2d 	bl	8002658 <__aeabi_dsub>
 80111fe:	0004      	movs	r4, r0
 8011200:	000d      	movs	r5, r1
 8011202:	9806      	ldr	r0, [sp, #24]
 8011204:	9907      	ldr	r1, [sp, #28]
 8011206:	4a1a      	ldr	r2, [pc, #104]	; (8011270 <__ieee754_rem_pio2+0x31c>)
 8011208:	4b1a      	ldr	r3, [pc, #104]	; (8011274 <__ieee754_rem_pio2+0x320>)
 801120a:	f7f0 ffb9 	bl	8002180 <__aeabi_dmul>
 801120e:	0022      	movs	r2, r4
 8011210:	002b      	movs	r3, r5
 8011212:	f7f1 fa21 	bl	8002658 <__aeabi_dsub>
 8011216:	0004      	movs	r4, r0
 8011218:	000d      	movs	r5, r1
 801121a:	e75d      	b.n	80110d8 <__ieee754_rem_pio2+0x184>
 801121c:	4b16      	ldr	r3, [pc, #88]	; (8011278 <__ieee754_rem_pio2+0x324>)
 801121e:	9a02      	ldr	r2, [sp, #8]
 8011220:	429a      	cmp	r2, r3
 8011222:	dd2b      	ble.n	801127c <__ieee754_rem_pio2+0x328>
 8011224:	0022      	movs	r2, r4
 8011226:	002b      	movs	r3, r5
 8011228:	0020      	movs	r0, r4
 801122a:	0029      	movs	r1, r5
 801122c:	f7f1 fa14 	bl	8002658 <__aeabi_dsub>
 8011230:	60b8      	str	r0, [r7, #8]
 8011232:	60f9      	str	r1, [r7, #12]
 8011234:	6038      	str	r0, [r7, #0]
 8011236:	6079      	str	r1, [r7, #4]
 8011238:	e6a1      	b.n	8010f7e <__ieee754_rem_pio2+0x2a>
 801123a:	46c0      	nop			; (mov r8, r8)
 801123c:	3fe921fb 	.word	0x3fe921fb
 8011240:	4002d97b 	.word	0x4002d97b
 8011244:	3ff921fb 	.word	0x3ff921fb
 8011248:	54400000 	.word	0x54400000
 801124c:	1a626331 	.word	0x1a626331
 8011250:	3dd0b461 	.word	0x3dd0b461
 8011254:	2e037073 	.word	0x2e037073
 8011258:	3ba3198a 	.word	0x3ba3198a
 801125c:	413921fb 	.word	0x413921fb
 8011260:	6dc9c883 	.word	0x6dc9c883
 8011264:	3fe45f30 	.word	0x3fe45f30
 8011268:	3fe00000 	.word	0x3fe00000
 801126c:	08012af8 	.word	0x08012af8
 8011270:	252049c1 	.word	0x252049c1
 8011274:	397b839a 	.word	0x397b839a
 8011278:	7fefffff 	.word	0x7fefffff
 801127c:	9a02      	ldr	r2, [sp, #8]
 801127e:	0020      	movs	r0, r4
 8011280:	1516      	asrs	r6, r2, #20
 8011282:	4a27      	ldr	r2, [pc, #156]	; (8011320 <__ieee754_rem_pio2+0x3cc>)
 8011284:	18b6      	adds	r6, r6, r2
 8011286:	9a02      	ldr	r2, [sp, #8]
 8011288:	0533      	lsls	r3, r6, #20
 801128a:	1ad5      	subs	r5, r2, r3
 801128c:	0029      	movs	r1, r5
 801128e:	f7f1 fd93 	bl	8002db8 <__aeabi_d2iz>
 8011292:	f7f1 fdc7 	bl	8002e24 <__aeabi_i2d>
 8011296:	0002      	movs	r2, r0
 8011298:	000b      	movs	r3, r1
 801129a:	0020      	movs	r0, r4
 801129c:	0029      	movs	r1, r5
 801129e:	920a      	str	r2, [sp, #40]	; 0x28
 80112a0:	930b      	str	r3, [sp, #44]	; 0x2c
 80112a2:	f7f1 f9d9 	bl	8002658 <__aeabi_dsub>
 80112a6:	2200      	movs	r2, #0
 80112a8:	4b1e      	ldr	r3, [pc, #120]	; (8011324 <__ieee754_rem_pio2+0x3d0>)
 80112aa:	f7f0 ff69 	bl	8002180 <__aeabi_dmul>
 80112ae:	000d      	movs	r5, r1
 80112b0:	0004      	movs	r4, r0
 80112b2:	f7f1 fd81 	bl	8002db8 <__aeabi_d2iz>
 80112b6:	f7f1 fdb5 	bl	8002e24 <__aeabi_i2d>
 80112ba:	0002      	movs	r2, r0
 80112bc:	000b      	movs	r3, r1
 80112be:	0020      	movs	r0, r4
 80112c0:	0029      	movs	r1, r5
 80112c2:	920c      	str	r2, [sp, #48]	; 0x30
 80112c4:	930d      	str	r3, [sp, #52]	; 0x34
 80112c6:	f7f1 f9c7 	bl	8002658 <__aeabi_dsub>
 80112ca:	2200      	movs	r2, #0
 80112cc:	4b15      	ldr	r3, [pc, #84]	; (8011324 <__ieee754_rem_pio2+0x3d0>)
 80112ce:	f7f0 ff57 	bl	8002180 <__aeabi_dmul>
 80112d2:	2503      	movs	r5, #3
 80112d4:	900e      	str	r0, [sp, #56]	; 0x38
 80112d6:	910f      	str	r1, [sp, #60]	; 0x3c
 80112d8:	ac0a      	add	r4, sp, #40	; 0x28
 80112da:	2200      	movs	r2, #0
 80112dc:	6920      	ldr	r0, [r4, #16]
 80112de:	6961      	ldr	r1, [r4, #20]
 80112e0:	2300      	movs	r3, #0
 80112e2:	9502      	str	r5, [sp, #8]
 80112e4:	3c08      	subs	r4, #8
 80112e6:	3d01      	subs	r5, #1
 80112e8:	f7ef f8ac 	bl	8000444 <__aeabi_dcmpeq>
 80112ec:	2800      	cmp	r0, #0
 80112ee:	d1f4      	bne.n	80112da <__ieee754_rem_pio2+0x386>
 80112f0:	4b0d      	ldr	r3, [pc, #52]	; (8011328 <__ieee754_rem_pio2+0x3d4>)
 80112f2:	0032      	movs	r2, r6
 80112f4:	9301      	str	r3, [sp, #4]
 80112f6:	2302      	movs	r3, #2
 80112f8:	0039      	movs	r1, r7
 80112fa:	9300      	str	r3, [sp, #0]
 80112fc:	a80a      	add	r0, sp, #40	; 0x28
 80112fe:	9b02      	ldr	r3, [sp, #8]
 8011300:	f000 f988 	bl	8011614 <__kernel_rem_pio2>
 8011304:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011306:	0006      	movs	r6, r0
 8011308:	2b00      	cmp	r3, #0
 801130a:	db00      	blt.n	801130e <__ieee754_rem_pio2+0x3ba>
 801130c:	e65f      	b.n	8010fce <__ieee754_rem_pio2+0x7a>
 801130e:	2280      	movs	r2, #128	; 0x80
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	0612      	lsls	r2, r2, #24
 8011314:	189b      	adds	r3, r3, r2
 8011316:	607b      	str	r3, [r7, #4]
 8011318:	68fb      	ldr	r3, [r7, #12]
 801131a:	189b      	adds	r3, r3, r2
 801131c:	60fb      	str	r3, [r7, #12]
 801131e:	e68c      	b.n	801103a <__ieee754_rem_pio2+0xe6>
 8011320:	fffffbea 	.word	0xfffffbea
 8011324:	41700000 	.word	0x41700000
 8011328:	08012b78 	.word	0x08012b78

0801132c <__ieee754_sqrt>:
 801132c:	4b56      	ldr	r3, [pc, #344]	; (8011488 <__ieee754_sqrt+0x15c>)
 801132e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011330:	0002      	movs	r2, r0
 8011332:	0005      	movs	r5, r0
 8011334:	0018      	movs	r0, r3
 8011336:	000c      	movs	r4, r1
 8011338:	b085      	sub	sp, #20
 801133a:	4008      	ands	r0, r1
 801133c:	4298      	cmp	r0, r3
 801133e:	d10f      	bne.n	8011360 <__ieee754_sqrt+0x34>
 8011340:	000b      	movs	r3, r1
 8011342:	0028      	movs	r0, r5
 8011344:	f7f0 ff1c 	bl	8002180 <__aeabi_dmul>
 8011348:	0002      	movs	r2, r0
 801134a:	000b      	movs	r3, r1
 801134c:	0028      	movs	r0, r5
 801134e:	0021      	movs	r1, r4
 8011350:	f7ef ffa6 	bl	80012a0 <__aeabi_dadd>
 8011354:	0005      	movs	r5, r0
 8011356:	000c      	movs	r4, r1
 8011358:	0028      	movs	r0, r5
 801135a:	0021      	movs	r1, r4
 801135c:	b005      	add	sp, #20
 801135e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011360:	2900      	cmp	r1, #0
 8011362:	dc10      	bgt.n	8011386 <__ieee754_sqrt+0x5a>
 8011364:	004b      	lsls	r3, r1, #1
 8011366:	085b      	lsrs	r3, r3, #1
 8011368:	432b      	orrs	r3, r5
 801136a:	d0f5      	beq.n	8011358 <__ieee754_sqrt+0x2c>
 801136c:	2000      	movs	r0, #0
 801136e:	4281      	cmp	r1, r0
 8011370:	d100      	bne.n	8011374 <__ieee754_sqrt+0x48>
 8011372:	e080      	b.n	8011476 <__ieee754_sqrt+0x14a>
 8011374:	000b      	movs	r3, r1
 8011376:	0028      	movs	r0, r5
 8011378:	f7f1 f96e 	bl	8002658 <__aeabi_dsub>
 801137c:	0002      	movs	r2, r0
 801137e:	000b      	movs	r3, r1
 8011380:	f7f0 faf8 	bl	8001974 <__aeabi_ddiv>
 8011384:	e7e6      	b.n	8011354 <__ieee754_sqrt+0x28>
 8011386:	1508      	asrs	r0, r1, #20
 8011388:	d075      	beq.n	8011476 <__ieee754_sqrt+0x14a>
 801138a:	4b40      	ldr	r3, [pc, #256]	; (801148c <__ieee754_sqrt+0x160>)
 801138c:	0309      	lsls	r1, r1, #12
 801138e:	18c4      	adds	r4, r0, r3
 8011390:	2380      	movs	r3, #128	; 0x80
 8011392:	0b09      	lsrs	r1, r1, #12
 8011394:	035b      	lsls	r3, r3, #13
 8011396:	4319      	orrs	r1, r3
 8011398:	07c3      	lsls	r3, r0, #31
 801139a:	d403      	bmi.n	80113a4 <__ieee754_sqrt+0x78>
 801139c:	0fd3      	lsrs	r3, r2, #31
 801139e:	0049      	lsls	r1, r1, #1
 80113a0:	18c9      	adds	r1, r1, r3
 80113a2:	0052      	lsls	r2, r2, #1
 80113a4:	1063      	asrs	r3, r4, #1
 80113a6:	2400      	movs	r4, #0
 80113a8:	0049      	lsls	r1, r1, #1
 80113aa:	9303      	str	r3, [sp, #12]
 80113ac:	0fd3      	lsrs	r3, r2, #31
 80113ae:	18cb      	adds	r3, r1, r3
 80113b0:	2180      	movs	r1, #128	; 0x80
 80113b2:	2516      	movs	r5, #22
 80113b4:	0020      	movs	r0, r4
 80113b6:	0052      	lsls	r2, r2, #1
 80113b8:	0389      	lsls	r1, r1, #14
 80113ba:	1846      	adds	r6, r0, r1
 80113bc:	429e      	cmp	r6, r3
 80113be:	dc02      	bgt.n	80113c6 <__ieee754_sqrt+0x9a>
 80113c0:	1870      	adds	r0, r6, r1
 80113c2:	1b9b      	subs	r3, r3, r6
 80113c4:	1864      	adds	r4, r4, r1
 80113c6:	0fd6      	lsrs	r6, r2, #31
 80113c8:	005b      	lsls	r3, r3, #1
 80113ca:	3d01      	subs	r5, #1
 80113cc:	18f3      	adds	r3, r6, r3
 80113ce:	0052      	lsls	r2, r2, #1
 80113d0:	0849      	lsrs	r1, r1, #1
 80113d2:	2d00      	cmp	r5, #0
 80113d4:	d1f1      	bne.n	80113ba <__ieee754_sqrt+0x8e>
 80113d6:	2620      	movs	r6, #32
 80113d8:	2780      	movs	r7, #128	; 0x80
 80113da:	0029      	movs	r1, r5
 80113dc:	9601      	str	r6, [sp, #4]
 80113de:	063f      	lsls	r7, r7, #24
 80113e0:	197e      	adds	r6, r7, r5
 80113e2:	46b4      	mov	ip, r6
 80113e4:	4283      	cmp	r3, r0
 80113e6:	dc02      	bgt.n	80113ee <__ieee754_sqrt+0xc2>
 80113e8:	d114      	bne.n	8011414 <__ieee754_sqrt+0xe8>
 80113ea:	4296      	cmp	r6, r2
 80113ec:	d812      	bhi.n	8011414 <__ieee754_sqrt+0xe8>
 80113ee:	4665      	mov	r5, ip
 80113f0:	4666      	mov	r6, ip
 80113f2:	19ed      	adds	r5, r5, r7
 80113f4:	9002      	str	r0, [sp, #8]
 80113f6:	2e00      	cmp	r6, #0
 80113f8:	da03      	bge.n	8011402 <__ieee754_sqrt+0xd6>
 80113fa:	43ee      	mvns	r6, r5
 80113fc:	0ff6      	lsrs	r6, r6, #31
 80113fe:	1986      	adds	r6, r0, r6
 8011400:	9602      	str	r6, [sp, #8]
 8011402:	1a1b      	subs	r3, r3, r0
 8011404:	4562      	cmp	r2, ip
 8011406:	4180      	sbcs	r0, r0
 8011408:	4240      	negs	r0, r0
 801140a:	1a1b      	subs	r3, r3, r0
 801140c:	4660      	mov	r0, ip
 801140e:	1a12      	subs	r2, r2, r0
 8011410:	9802      	ldr	r0, [sp, #8]
 8011412:	19c9      	adds	r1, r1, r7
 8011414:	0fd6      	lsrs	r6, r2, #31
 8011416:	005b      	lsls	r3, r3, #1
 8011418:	18f3      	adds	r3, r6, r3
 801141a:	9e01      	ldr	r6, [sp, #4]
 801141c:	0052      	lsls	r2, r2, #1
 801141e:	3e01      	subs	r6, #1
 8011420:	087f      	lsrs	r7, r7, #1
 8011422:	9601      	str	r6, [sp, #4]
 8011424:	2e00      	cmp	r6, #0
 8011426:	d1db      	bne.n	80113e0 <__ieee754_sqrt+0xb4>
 8011428:	4313      	orrs	r3, r2
 801142a:	d003      	beq.n	8011434 <__ieee754_sqrt+0x108>
 801142c:	1c4b      	adds	r3, r1, #1
 801142e:	d127      	bne.n	8011480 <__ieee754_sqrt+0x154>
 8011430:	0031      	movs	r1, r6
 8011432:	3401      	adds	r4, #1
 8011434:	4b16      	ldr	r3, [pc, #88]	; (8011490 <__ieee754_sqrt+0x164>)
 8011436:	1060      	asrs	r0, r4, #1
 8011438:	18c0      	adds	r0, r0, r3
 801143a:	0849      	lsrs	r1, r1, #1
 801143c:	07e3      	lsls	r3, r4, #31
 801143e:	d502      	bpl.n	8011446 <__ieee754_sqrt+0x11a>
 8011440:	2380      	movs	r3, #128	; 0x80
 8011442:	061b      	lsls	r3, r3, #24
 8011444:	4319      	orrs	r1, r3
 8011446:	9b03      	ldr	r3, [sp, #12]
 8011448:	000d      	movs	r5, r1
 801144a:	051c      	lsls	r4, r3, #20
 801144c:	1823      	adds	r3, r4, r0
 801144e:	001c      	movs	r4, r3
 8011450:	e782      	b.n	8011358 <__ieee754_sqrt+0x2c>
 8011452:	0ad1      	lsrs	r1, r2, #11
 8011454:	3b15      	subs	r3, #21
 8011456:	0552      	lsls	r2, r2, #21
 8011458:	2900      	cmp	r1, #0
 801145a:	d0fa      	beq.n	8011452 <__ieee754_sqrt+0x126>
 801145c:	2480      	movs	r4, #128	; 0x80
 801145e:	0364      	lsls	r4, r4, #13
 8011460:	4221      	tst	r1, r4
 8011462:	d00a      	beq.n	801147a <__ieee754_sqrt+0x14e>
 8011464:	2420      	movs	r4, #32
 8011466:	0016      	movs	r6, r2
 8011468:	1a24      	subs	r4, r4, r0
 801146a:	40e6      	lsrs	r6, r4
 801146c:	1e45      	subs	r5, r0, #1
 801146e:	4082      	lsls	r2, r0
 8011470:	4331      	orrs	r1, r6
 8011472:	1b58      	subs	r0, r3, r5
 8011474:	e789      	b.n	801138a <__ieee754_sqrt+0x5e>
 8011476:	2300      	movs	r3, #0
 8011478:	e7ee      	b.n	8011458 <__ieee754_sqrt+0x12c>
 801147a:	0049      	lsls	r1, r1, #1
 801147c:	3001      	adds	r0, #1
 801147e:	e7ef      	b.n	8011460 <__ieee754_sqrt+0x134>
 8011480:	2301      	movs	r3, #1
 8011482:	3101      	adds	r1, #1
 8011484:	4399      	bics	r1, r3
 8011486:	e7d5      	b.n	8011434 <__ieee754_sqrt+0x108>
 8011488:	7ff00000 	.word	0x7ff00000
 801148c:	fffffc01 	.word	0xfffffc01
 8011490:	3fe00000 	.word	0x3fe00000

08011494 <__kernel_cos>:
 8011494:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011496:	b087      	sub	sp, #28
 8011498:	9204      	str	r2, [sp, #16]
 801149a:	9305      	str	r3, [sp, #20]
 801149c:	004b      	lsls	r3, r1, #1
 801149e:	085b      	lsrs	r3, r3, #1
 80114a0:	9300      	str	r3, [sp, #0]
 80114a2:	23f9      	movs	r3, #249	; 0xf9
 80114a4:	9a00      	ldr	r2, [sp, #0]
 80114a6:	0007      	movs	r7, r0
 80114a8:	000e      	movs	r6, r1
 80114aa:	059b      	lsls	r3, r3, #22
 80114ac:	429a      	cmp	r2, r3
 80114ae:	da04      	bge.n	80114ba <__kernel_cos+0x26>
 80114b0:	f7f1 fc82 	bl	8002db8 <__aeabi_d2iz>
 80114b4:	2800      	cmp	r0, #0
 80114b6:	d100      	bne.n	80114ba <__kernel_cos+0x26>
 80114b8:	e084      	b.n	80115c4 <__kernel_cos+0x130>
 80114ba:	003a      	movs	r2, r7
 80114bc:	0033      	movs	r3, r6
 80114be:	0038      	movs	r0, r7
 80114c0:	0031      	movs	r1, r6
 80114c2:	f7f0 fe5d 	bl	8002180 <__aeabi_dmul>
 80114c6:	2200      	movs	r2, #0
 80114c8:	4b40      	ldr	r3, [pc, #256]	; (80115cc <__kernel_cos+0x138>)
 80114ca:	0004      	movs	r4, r0
 80114cc:	000d      	movs	r5, r1
 80114ce:	f7f0 fe57 	bl	8002180 <__aeabi_dmul>
 80114d2:	4a3f      	ldr	r2, [pc, #252]	; (80115d0 <__kernel_cos+0x13c>)
 80114d4:	9002      	str	r0, [sp, #8]
 80114d6:	9103      	str	r1, [sp, #12]
 80114d8:	4b3e      	ldr	r3, [pc, #248]	; (80115d4 <__kernel_cos+0x140>)
 80114da:	0020      	movs	r0, r4
 80114dc:	0029      	movs	r1, r5
 80114de:	f7f0 fe4f 	bl	8002180 <__aeabi_dmul>
 80114e2:	4a3d      	ldr	r2, [pc, #244]	; (80115d8 <__kernel_cos+0x144>)
 80114e4:	4b3d      	ldr	r3, [pc, #244]	; (80115dc <__kernel_cos+0x148>)
 80114e6:	f7ef fedb 	bl	80012a0 <__aeabi_dadd>
 80114ea:	0022      	movs	r2, r4
 80114ec:	002b      	movs	r3, r5
 80114ee:	f7f0 fe47 	bl	8002180 <__aeabi_dmul>
 80114f2:	4a3b      	ldr	r2, [pc, #236]	; (80115e0 <__kernel_cos+0x14c>)
 80114f4:	4b3b      	ldr	r3, [pc, #236]	; (80115e4 <__kernel_cos+0x150>)
 80114f6:	f7f1 f8af 	bl	8002658 <__aeabi_dsub>
 80114fa:	0022      	movs	r2, r4
 80114fc:	002b      	movs	r3, r5
 80114fe:	f7f0 fe3f 	bl	8002180 <__aeabi_dmul>
 8011502:	4a39      	ldr	r2, [pc, #228]	; (80115e8 <__kernel_cos+0x154>)
 8011504:	4b39      	ldr	r3, [pc, #228]	; (80115ec <__kernel_cos+0x158>)
 8011506:	f7ef fecb 	bl	80012a0 <__aeabi_dadd>
 801150a:	0022      	movs	r2, r4
 801150c:	002b      	movs	r3, r5
 801150e:	f7f0 fe37 	bl	8002180 <__aeabi_dmul>
 8011512:	4a37      	ldr	r2, [pc, #220]	; (80115f0 <__kernel_cos+0x15c>)
 8011514:	4b37      	ldr	r3, [pc, #220]	; (80115f4 <__kernel_cos+0x160>)
 8011516:	f7f1 f89f 	bl	8002658 <__aeabi_dsub>
 801151a:	0022      	movs	r2, r4
 801151c:	002b      	movs	r3, r5
 801151e:	f7f0 fe2f 	bl	8002180 <__aeabi_dmul>
 8011522:	4a35      	ldr	r2, [pc, #212]	; (80115f8 <__kernel_cos+0x164>)
 8011524:	4b35      	ldr	r3, [pc, #212]	; (80115fc <__kernel_cos+0x168>)
 8011526:	f7ef febb 	bl	80012a0 <__aeabi_dadd>
 801152a:	0022      	movs	r2, r4
 801152c:	002b      	movs	r3, r5
 801152e:	f7f0 fe27 	bl	8002180 <__aeabi_dmul>
 8011532:	0022      	movs	r2, r4
 8011534:	002b      	movs	r3, r5
 8011536:	f7f0 fe23 	bl	8002180 <__aeabi_dmul>
 801153a:	9a04      	ldr	r2, [sp, #16]
 801153c:	9b05      	ldr	r3, [sp, #20]
 801153e:	0004      	movs	r4, r0
 8011540:	000d      	movs	r5, r1
 8011542:	0038      	movs	r0, r7
 8011544:	0031      	movs	r1, r6
 8011546:	f7f0 fe1b 	bl	8002180 <__aeabi_dmul>
 801154a:	0002      	movs	r2, r0
 801154c:	000b      	movs	r3, r1
 801154e:	0020      	movs	r0, r4
 8011550:	0029      	movs	r1, r5
 8011552:	f7f1 f881 	bl	8002658 <__aeabi_dsub>
 8011556:	4b2a      	ldr	r3, [pc, #168]	; (8011600 <__kernel_cos+0x16c>)
 8011558:	9a00      	ldr	r2, [sp, #0]
 801155a:	0004      	movs	r4, r0
 801155c:	000d      	movs	r5, r1
 801155e:	429a      	cmp	r2, r3
 8011560:	dc0d      	bgt.n	801157e <__kernel_cos+0xea>
 8011562:	0002      	movs	r2, r0
 8011564:	000b      	movs	r3, r1
 8011566:	9802      	ldr	r0, [sp, #8]
 8011568:	9903      	ldr	r1, [sp, #12]
 801156a:	f7f1 f875 	bl	8002658 <__aeabi_dsub>
 801156e:	0002      	movs	r2, r0
 8011570:	2000      	movs	r0, #0
 8011572:	000b      	movs	r3, r1
 8011574:	4923      	ldr	r1, [pc, #140]	; (8011604 <__kernel_cos+0x170>)
 8011576:	f7f1 f86f 	bl	8002658 <__aeabi_dsub>
 801157a:	b007      	add	sp, #28
 801157c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801157e:	4b22      	ldr	r3, [pc, #136]	; (8011608 <__kernel_cos+0x174>)
 8011580:	9a00      	ldr	r2, [sp, #0]
 8011582:	2600      	movs	r6, #0
 8011584:	429a      	cmp	r2, r3
 8011586:	dc1b      	bgt.n	80115c0 <__kernel_cos+0x12c>
 8011588:	0013      	movs	r3, r2
 801158a:	4a20      	ldr	r2, [pc, #128]	; (801160c <__kernel_cos+0x178>)
 801158c:	4694      	mov	ip, r2
 801158e:	4463      	add	r3, ip
 8011590:	001f      	movs	r7, r3
 8011592:	0032      	movs	r2, r6
 8011594:	003b      	movs	r3, r7
 8011596:	2000      	movs	r0, #0
 8011598:	491a      	ldr	r1, [pc, #104]	; (8011604 <__kernel_cos+0x170>)
 801159a:	f7f1 f85d 	bl	8002658 <__aeabi_dsub>
 801159e:	0032      	movs	r2, r6
 80115a0:	003b      	movs	r3, r7
 80115a2:	9000      	str	r0, [sp, #0]
 80115a4:	9101      	str	r1, [sp, #4]
 80115a6:	9802      	ldr	r0, [sp, #8]
 80115a8:	9903      	ldr	r1, [sp, #12]
 80115aa:	f7f1 f855 	bl	8002658 <__aeabi_dsub>
 80115ae:	0022      	movs	r2, r4
 80115b0:	002b      	movs	r3, r5
 80115b2:	f7f1 f851 	bl	8002658 <__aeabi_dsub>
 80115b6:	0002      	movs	r2, r0
 80115b8:	000b      	movs	r3, r1
 80115ba:	9800      	ldr	r0, [sp, #0]
 80115bc:	9901      	ldr	r1, [sp, #4]
 80115be:	e7da      	b.n	8011576 <__kernel_cos+0xe2>
 80115c0:	4f13      	ldr	r7, [pc, #76]	; (8011610 <__kernel_cos+0x17c>)
 80115c2:	e7e6      	b.n	8011592 <__kernel_cos+0xfe>
 80115c4:	2000      	movs	r0, #0
 80115c6:	490f      	ldr	r1, [pc, #60]	; (8011604 <__kernel_cos+0x170>)
 80115c8:	e7d7      	b.n	801157a <__kernel_cos+0xe6>
 80115ca:	46c0      	nop			; (mov r8, r8)
 80115cc:	3fe00000 	.word	0x3fe00000
 80115d0:	be8838d4 	.word	0xbe8838d4
 80115d4:	bda8fae9 	.word	0xbda8fae9
 80115d8:	bdb4b1c4 	.word	0xbdb4b1c4
 80115dc:	3e21ee9e 	.word	0x3e21ee9e
 80115e0:	809c52ad 	.word	0x809c52ad
 80115e4:	3e927e4f 	.word	0x3e927e4f
 80115e8:	19cb1590 	.word	0x19cb1590
 80115ec:	3efa01a0 	.word	0x3efa01a0
 80115f0:	16c15177 	.word	0x16c15177
 80115f4:	3f56c16c 	.word	0x3f56c16c
 80115f8:	5555554c 	.word	0x5555554c
 80115fc:	3fa55555 	.word	0x3fa55555
 8011600:	3fd33332 	.word	0x3fd33332
 8011604:	3ff00000 	.word	0x3ff00000
 8011608:	3fe90000 	.word	0x3fe90000
 801160c:	ffe00000 	.word	0xffe00000
 8011610:	3fd20000 	.word	0x3fd20000

08011614 <__kernel_rem_pio2>:
 8011614:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011616:	4cd0      	ldr	r4, [pc, #832]	; (8011958 <__kernel_rem_pio2+0x344>)
 8011618:	44a5      	add	sp, r4
 801161a:	930d      	str	r3, [sp, #52]	; 0x34
 801161c:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 801161e:	0014      	movs	r4, r2
 8011620:	009a      	lsls	r2, r3, #2
 8011622:	4bce      	ldr	r3, [pc, #824]	; (801195c <__kernel_rem_pio2+0x348>)
 8011624:	900e      	str	r0, [sp, #56]	; 0x38
 8011626:	58d3      	ldr	r3, [r2, r3]
 8011628:	9107      	str	r1, [sp, #28]
 801162a:	9308      	str	r3, [sp, #32]
 801162c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801162e:	3b01      	subs	r3, #1
 8011630:	930c      	str	r3, [sp, #48]	; 0x30
 8011632:	2300      	movs	r3, #0
 8011634:	9300      	str	r3, [sp, #0]
 8011636:	0023      	movs	r3, r4
 8011638:	3314      	adds	r3, #20
 801163a:	db04      	blt.n	8011646 <__kernel_rem_pio2+0x32>
 801163c:	2118      	movs	r1, #24
 801163e:	1ee0      	subs	r0, r4, #3
 8011640:	f7ee fe04 	bl	800024c <__divsi3>
 8011644:	9000      	str	r0, [sp, #0]
 8011646:	2218      	movs	r2, #24
 8011648:	9b00      	ldr	r3, [sp, #0]
 801164a:	4252      	negs	r2, r2
 801164c:	3301      	adds	r3, #1
 801164e:	435a      	muls	r2, r3
 8011650:	1913      	adds	r3, r2, r4
 8011652:	9302      	str	r3, [sp, #8]
 8011654:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011656:	9b00      	ldr	r3, [sp, #0]
 8011658:	ae26      	add	r6, sp, #152	; 0x98
 801165a:	1a9d      	subs	r5, r3, r2
 801165c:	002c      	movs	r4, r5
 801165e:	9b08      	ldr	r3, [sp, #32]
 8011660:	189f      	adds	r7, r3, r2
 8011662:	1b63      	subs	r3, r4, r5
 8011664:	429f      	cmp	r7, r3
 8011666:	da17      	bge.n	8011698 <__kernel_rem_pio2+0x84>
 8011668:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801166a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801166c:	9304      	str	r3, [sp, #16]
 801166e:	ab76      	add	r3, sp, #472	; 0x1d8
 8011670:	930a      	str	r3, [sp, #40]	; 0x28
 8011672:	2301      	movs	r3, #1
 8011674:	1a9b      	subs	r3, r3, r2
 8011676:	930b      	str	r3, [sp, #44]	; 0x2c
 8011678:	ab28      	add	r3, sp, #160	; 0xa0
 801167a:	930f      	str	r3, [sp, #60]	; 0x3c
 801167c:	9a04      	ldr	r2, [sp, #16]
 801167e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011680:	189b      	adds	r3, r3, r2
 8011682:	9a08      	ldr	r2, [sp, #32]
 8011684:	429a      	cmp	r2, r3
 8011686:	db31      	blt.n	80116ec <__kernel_rem_pio2+0xd8>
 8011688:	9b04      	ldr	r3, [sp, #16]
 801168a:	2400      	movs	r4, #0
 801168c:	00de      	lsls	r6, r3, #3
 801168e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011690:	2500      	movs	r5, #0
 8011692:	2700      	movs	r7, #0
 8011694:	199e      	adds	r6, r3, r6
 8011696:	e01e      	b.n	80116d6 <__kernel_rem_pio2+0xc2>
 8011698:	2c00      	cmp	r4, #0
 801169a:	db07      	blt.n	80116ac <__kernel_rem_pio2+0x98>
 801169c:	9aa5      	ldr	r2, [sp, #660]	; 0x294
 801169e:	00a3      	lsls	r3, r4, #2
 80116a0:	58d0      	ldr	r0, [r2, r3]
 80116a2:	f7f1 fbbf 	bl	8002e24 <__aeabi_i2d>
 80116a6:	c603      	stmia	r6!, {r0, r1}
 80116a8:	3401      	adds	r4, #1
 80116aa:	e7da      	b.n	8011662 <__kernel_rem_pio2+0x4e>
 80116ac:	2000      	movs	r0, #0
 80116ae:	2100      	movs	r1, #0
 80116b0:	e7f9      	b.n	80116a6 <__kernel_rem_pio2+0x92>
 80116b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80116b4:	00f9      	lsls	r1, r7, #3
 80116b6:	1859      	adds	r1, r3, r1
 80116b8:	6808      	ldr	r0, [r1, #0]
 80116ba:	6849      	ldr	r1, [r1, #4]
 80116bc:	6832      	ldr	r2, [r6, #0]
 80116be:	6873      	ldr	r3, [r6, #4]
 80116c0:	f7f0 fd5e 	bl	8002180 <__aeabi_dmul>
 80116c4:	0002      	movs	r2, r0
 80116c6:	000b      	movs	r3, r1
 80116c8:	0020      	movs	r0, r4
 80116ca:	0029      	movs	r1, r5
 80116cc:	f7ef fde8 	bl	80012a0 <__aeabi_dadd>
 80116d0:	0004      	movs	r4, r0
 80116d2:	000d      	movs	r5, r1
 80116d4:	3701      	adds	r7, #1
 80116d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80116d8:	3e08      	subs	r6, #8
 80116da:	429f      	cmp	r7, r3
 80116dc:	dde9      	ble.n	80116b2 <__kernel_rem_pio2+0x9e>
 80116de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80116e0:	c330      	stmia	r3!, {r4, r5}
 80116e2:	930a      	str	r3, [sp, #40]	; 0x28
 80116e4:	9b04      	ldr	r3, [sp, #16]
 80116e6:	3301      	adds	r3, #1
 80116e8:	9304      	str	r3, [sp, #16]
 80116ea:	e7c7      	b.n	801167c <__kernel_rem_pio2+0x68>
 80116ec:	9b08      	ldr	r3, [sp, #32]
 80116ee:	aa12      	add	r2, sp, #72	; 0x48
 80116f0:	009b      	lsls	r3, r3, #2
 80116f2:	189b      	adds	r3, r3, r2
 80116f4:	9310      	str	r3, [sp, #64]	; 0x40
 80116f6:	9b00      	ldr	r3, [sp, #0]
 80116f8:	0098      	lsls	r0, r3, #2
 80116fa:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80116fc:	181b      	adds	r3, r3, r0
 80116fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8011700:	9b08      	ldr	r3, [sp, #32]
 8011702:	9304      	str	r3, [sp, #16]
 8011704:	9b04      	ldr	r3, [sp, #16]
 8011706:	aa76      	add	r2, sp, #472	; 0x1d8
 8011708:	00db      	lsls	r3, r3, #3
 801170a:	18d3      	adds	r3, r2, r3
 801170c:	681c      	ldr	r4, [r3, #0]
 801170e:	685d      	ldr	r5, [r3, #4]
 8011710:	ab12      	add	r3, sp, #72	; 0x48
 8011712:	9300      	str	r3, [sp, #0]
 8011714:	930b      	str	r3, [sp, #44]	; 0x2c
 8011716:	9b04      	ldr	r3, [sp, #16]
 8011718:	9211      	str	r2, [sp, #68]	; 0x44
 801171a:	930a      	str	r3, [sp, #40]	; 0x28
 801171c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801171e:	2b00      	cmp	r3, #0
 8011720:	dc74      	bgt.n	801180c <__kernel_rem_pio2+0x1f8>
 8011722:	0020      	movs	r0, r4
 8011724:	0029      	movs	r1, r5
 8011726:	9a02      	ldr	r2, [sp, #8]
 8011728:	f000 fcb6 	bl	8012098 <scalbn>
 801172c:	23ff      	movs	r3, #255	; 0xff
 801172e:	2200      	movs	r2, #0
 8011730:	059b      	lsls	r3, r3, #22
 8011732:	0004      	movs	r4, r0
 8011734:	000d      	movs	r5, r1
 8011736:	f7f0 fd23 	bl	8002180 <__aeabi_dmul>
 801173a:	f000 fb95 	bl	8011e68 <floor>
 801173e:	2200      	movs	r2, #0
 8011740:	4b87      	ldr	r3, [pc, #540]	; (8011960 <__kernel_rem_pio2+0x34c>)
 8011742:	f7f0 fd1d 	bl	8002180 <__aeabi_dmul>
 8011746:	0002      	movs	r2, r0
 8011748:	000b      	movs	r3, r1
 801174a:	0020      	movs	r0, r4
 801174c:	0029      	movs	r1, r5
 801174e:	f7f0 ff83 	bl	8002658 <__aeabi_dsub>
 8011752:	000d      	movs	r5, r1
 8011754:	0004      	movs	r4, r0
 8011756:	f7f1 fb2f 	bl	8002db8 <__aeabi_d2iz>
 801175a:	900b      	str	r0, [sp, #44]	; 0x2c
 801175c:	f7f1 fb62 	bl	8002e24 <__aeabi_i2d>
 8011760:	000b      	movs	r3, r1
 8011762:	0002      	movs	r2, r0
 8011764:	0029      	movs	r1, r5
 8011766:	0020      	movs	r0, r4
 8011768:	f7f0 ff76 	bl	8002658 <__aeabi_dsub>
 801176c:	9b02      	ldr	r3, [sp, #8]
 801176e:	0006      	movs	r6, r0
 8011770:	000f      	movs	r7, r1
 8011772:	2b00      	cmp	r3, #0
 8011774:	dd74      	ble.n	8011860 <__kernel_rem_pio2+0x24c>
 8011776:	2118      	movs	r1, #24
 8011778:	9b04      	ldr	r3, [sp, #16]
 801177a:	aa12      	add	r2, sp, #72	; 0x48
 801177c:	3b01      	subs	r3, #1
 801177e:	009b      	lsls	r3, r3, #2
 8011780:	589a      	ldr	r2, [r3, r2]
 8011782:	9802      	ldr	r0, [sp, #8]
 8011784:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8011786:	1a09      	subs	r1, r1, r0
 8011788:	0010      	movs	r0, r2
 801178a:	4108      	asrs	r0, r1
 801178c:	1824      	adds	r4, r4, r0
 801178e:	4088      	lsls	r0, r1
 8011790:	a912      	add	r1, sp, #72	; 0x48
 8011792:	1a12      	subs	r2, r2, r0
 8011794:	505a      	str	r2, [r3, r1]
 8011796:	2317      	movs	r3, #23
 8011798:	9902      	ldr	r1, [sp, #8]
 801179a:	940b      	str	r4, [sp, #44]	; 0x2c
 801179c:	1a5b      	subs	r3, r3, r1
 801179e:	411a      	asrs	r2, r3
 80117a0:	920a      	str	r2, [sp, #40]	; 0x28
 80117a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80117a4:	2b00      	cmp	r3, #0
 80117a6:	dd6d      	ble.n	8011884 <__kernel_rem_pio2+0x270>
 80117a8:	2200      	movs	r2, #0
 80117aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80117ac:	2080      	movs	r0, #128	; 0x80
 80117ae:	3301      	adds	r3, #1
 80117b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80117b2:	4b6c      	ldr	r3, [pc, #432]	; (8011964 <__kernel_rem_pio2+0x350>)
 80117b4:	0014      	movs	r4, r2
 80117b6:	469c      	mov	ip, r3
 80117b8:	2501      	movs	r5, #1
 80117ba:	0440      	lsls	r0, r0, #17
 80117bc:	9b04      	ldr	r3, [sp, #16]
 80117be:	4293      	cmp	r3, r2
 80117c0:	dd00      	ble.n	80117c4 <__kernel_rem_pio2+0x1b0>
 80117c2:	e098      	b.n	80118f6 <__kernel_rem_pio2+0x2e2>
 80117c4:	9b02      	ldr	r3, [sp, #8]
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	dd05      	ble.n	80117d6 <__kernel_rem_pio2+0x1c2>
 80117ca:	2b01      	cmp	r3, #1
 80117cc:	d100      	bne.n	80117d0 <__kernel_rem_pio2+0x1bc>
 80117ce:	e0a8      	b.n	8011922 <__kernel_rem_pio2+0x30e>
 80117d0:	2b02      	cmp	r3, #2
 80117d2:	d100      	bne.n	80117d6 <__kernel_rem_pio2+0x1c2>
 80117d4:	e0b0      	b.n	8011938 <__kernel_rem_pio2+0x324>
 80117d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80117d8:	2b02      	cmp	r3, #2
 80117da:	d153      	bne.n	8011884 <__kernel_rem_pio2+0x270>
 80117dc:	0032      	movs	r2, r6
 80117de:	003b      	movs	r3, r7
 80117e0:	2000      	movs	r0, #0
 80117e2:	4961      	ldr	r1, [pc, #388]	; (8011968 <__kernel_rem_pio2+0x354>)
 80117e4:	f7f0 ff38 	bl	8002658 <__aeabi_dsub>
 80117e8:	0006      	movs	r6, r0
 80117ea:	000f      	movs	r7, r1
 80117ec:	2c00      	cmp	r4, #0
 80117ee:	d049      	beq.n	8011884 <__kernel_rem_pio2+0x270>
 80117f0:	9a02      	ldr	r2, [sp, #8]
 80117f2:	2000      	movs	r0, #0
 80117f4:	495c      	ldr	r1, [pc, #368]	; (8011968 <__kernel_rem_pio2+0x354>)
 80117f6:	f000 fc4f 	bl	8012098 <scalbn>
 80117fa:	0002      	movs	r2, r0
 80117fc:	000b      	movs	r3, r1
 80117fe:	0030      	movs	r0, r6
 8011800:	0039      	movs	r1, r7
 8011802:	f7f0 ff29 	bl	8002658 <__aeabi_dsub>
 8011806:	0006      	movs	r6, r0
 8011808:	000f      	movs	r7, r1
 801180a:	e03b      	b.n	8011884 <__kernel_rem_pio2+0x270>
 801180c:	2200      	movs	r2, #0
 801180e:	4b57      	ldr	r3, [pc, #348]	; (801196c <__kernel_rem_pio2+0x358>)
 8011810:	0020      	movs	r0, r4
 8011812:	0029      	movs	r1, r5
 8011814:	f7f0 fcb4 	bl	8002180 <__aeabi_dmul>
 8011818:	f7f1 face 	bl	8002db8 <__aeabi_d2iz>
 801181c:	f7f1 fb02 	bl	8002e24 <__aeabi_i2d>
 8011820:	2200      	movs	r2, #0
 8011822:	4b53      	ldr	r3, [pc, #332]	; (8011970 <__kernel_rem_pio2+0x35c>)
 8011824:	0006      	movs	r6, r0
 8011826:	000f      	movs	r7, r1
 8011828:	f7f0 fcaa 	bl	8002180 <__aeabi_dmul>
 801182c:	0002      	movs	r2, r0
 801182e:	000b      	movs	r3, r1
 8011830:	0020      	movs	r0, r4
 8011832:	0029      	movs	r1, r5
 8011834:	f7f0 ff10 	bl	8002658 <__aeabi_dsub>
 8011838:	f7f1 fabe 	bl	8002db8 <__aeabi_d2iz>
 801183c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801183e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8011840:	c301      	stmia	r3!, {r0}
 8011842:	930b      	str	r3, [sp, #44]	; 0x2c
 8011844:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011846:	0030      	movs	r0, r6
 8011848:	3b01      	subs	r3, #1
 801184a:	930a      	str	r3, [sp, #40]	; 0x28
 801184c:	00db      	lsls	r3, r3, #3
 801184e:	18d3      	adds	r3, r2, r3
 8011850:	0039      	movs	r1, r7
 8011852:	681a      	ldr	r2, [r3, #0]
 8011854:	685b      	ldr	r3, [r3, #4]
 8011856:	f7ef fd23 	bl	80012a0 <__aeabi_dadd>
 801185a:	0004      	movs	r4, r0
 801185c:	000d      	movs	r5, r1
 801185e:	e75d      	b.n	801171c <__kernel_rem_pio2+0x108>
 8011860:	9b02      	ldr	r3, [sp, #8]
 8011862:	2b00      	cmp	r3, #0
 8011864:	d107      	bne.n	8011876 <__kernel_rem_pio2+0x262>
 8011866:	9b04      	ldr	r3, [sp, #16]
 8011868:	aa12      	add	r2, sp, #72	; 0x48
 801186a:	3b01      	subs	r3, #1
 801186c:	009b      	lsls	r3, r3, #2
 801186e:	5898      	ldr	r0, [r3, r2]
 8011870:	15c3      	asrs	r3, r0, #23
 8011872:	930a      	str	r3, [sp, #40]	; 0x28
 8011874:	e795      	b.n	80117a2 <__kernel_rem_pio2+0x18e>
 8011876:	2200      	movs	r2, #0
 8011878:	4b3e      	ldr	r3, [pc, #248]	; (8011974 <__kernel_rem_pio2+0x360>)
 801187a:	f7ee fe07 	bl	800048c <__aeabi_dcmpge>
 801187e:	2800      	cmp	r0, #0
 8011880:	d136      	bne.n	80118f0 <__kernel_rem_pio2+0x2dc>
 8011882:	900a      	str	r0, [sp, #40]	; 0x28
 8011884:	2200      	movs	r2, #0
 8011886:	2300      	movs	r3, #0
 8011888:	0030      	movs	r0, r6
 801188a:	0039      	movs	r1, r7
 801188c:	f7ee fdda 	bl	8000444 <__aeabi_dcmpeq>
 8011890:	2800      	cmp	r0, #0
 8011892:	d100      	bne.n	8011896 <__kernel_rem_pio2+0x282>
 8011894:	e0b9      	b.n	8011a0a <__kernel_rem_pio2+0x3f6>
 8011896:	2200      	movs	r2, #0
 8011898:	9b04      	ldr	r3, [sp, #16]
 801189a:	3b01      	subs	r3, #1
 801189c:	9300      	str	r3, [sp, #0]
 801189e:	9908      	ldr	r1, [sp, #32]
 80118a0:	428b      	cmp	r3, r1
 80118a2:	da52      	bge.n	801194a <__kernel_rem_pio2+0x336>
 80118a4:	2a00      	cmp	r2, #0
 80118a6:	d100      	bne.n	80118aa <__kernel_rem_pio2+0x296>
 80118a8:	e095      	b.n	80119d6 <__kernel_rem_pio2+0x3c2>
 80118aa:	9b02      	ldr	r3, [sp, #8]
 80118ac:	aa12      	add	r2, sp, #72	; 0x48
 80118ae:	3b18      	subs	r3, #24
 80118b0:	9302      	str	r3, [sp, #8]
 80118b2:	9b00      	ldr	r3, [sp, #0]
 80118b4:	009b      	lsls	r3, r3, #2
 80118b6:	589b      	ldr	r3, [r3, r2]
 80118b8:	2b00      	cmp	r3, #0
 80118ba:	d100      	bne.n	80118be <__kernel_rem_pio2+0x2aa>
 80118bc:	e0a1      	b.n	8011a02 <__kernel_rem_pio2+0x3ee>
 80118be:	2000      	movs	r0, #0
 80118c0:	9a02      	ldr	r2, [sp, #8]
 80118c2:	4929      	ldr	r1, [pc, #164]	; (8011968 <__kernel_rem_pio2+0x354>)
 80118c4:	f000 fbe8 	bl	8012098 <scalbn>
 80118c8:	0006      	movs	r6, r0
 80118ca:	000f      	movs	r7, r1
 80118cc:	9c00      	ldr	r4, [sp, #0]
 80118ce:	2c00      	cmp	r4, #0
 80118d0:	db00      	blt.n	80118d4 <__kernel_rem_pio2+0x2c0>
 80118d2:	e0d9      	b.n	8011a88 <__kernel_rem_pio2+0x474>
 80118d4:	2600      	movs	r6, #0
 80118d6:	9d00      	ldr	r5, [sp, #0]
 80118d8:	2d00      	cmp	r5, #0
 80118da:	da00      	bge.n	80118de <__kernel_rem_pio2+0x2ca>
 80118dc:	e10c      	b.n	8011af8 <__kernel_rem_pio2+0x4e4>
 80118de:	ab76      	add	r3, sp, #472	; 0x1d8
 80118e0:	00ef      	lsls	r7, r5, #3
 80118e2:	2400      	movs	r4, #0
 80118e4:	18ff      	adds	r7, r7, r3
 80118e6:	2300      	movs	r3, #0
 80118e8:	9302      	str	r3, [sp, #8]
 80118ea:	9403      	str	r4, [sp, #12]
 80118ec:	2400      	movs	r4, #0
 80118ee:	e0f4      	b.n	8011ada <__kernel_rem_pio2+0x4c6>
 80118f0:	2302      	movs	r3, #2
 80118f2:	930a      	str	r3, [sp, #40]	; 0x28
 80118f4:	e758      	b.n	80117a8 <__kernel_rem_pio2+0x194>
 80118f6:	9b00      	ldr	r3, [sp, #0]
 80118f8:	681b      	ldr	r3, [r3, #0]
 80118fa:	2c00      	cmp	r4, #0
 80118fc:	d10b      	bne.n	8011916 <__kernel_rem_pio2+0x302>
 80118fe:	2b00      	cmp	r3, #0
 8011900:	d003      	beq.n	801190a <__kernel_rem_pio2+0x2f6>
 8011902:	9c00      	ldr	r4, [sp, #0]
 8011904:	1ac3      	subs	r3, r0, r3
 8011906:	6023      	str	r3, [r4, #0]
 8011908:	002b      	movs	r3, r5
 801190a:	9c00      	ldr	r4, [sp, #0]
 801190c:	3201      	adds	r2, #1
 801190e:	3404      	adds	r4, #4
 8011910:	9400      	str	r4, [sp, #0]
 8011912:	001c      	movs	r4, r3
 8011914:	e752      	b.n	80117bc <__kernel_rem_pio2+0x1a8>
 8011916:	4661      	mov	r1, ip
 8011918:	1acb      	subs	r3, r1, r3
 801191a:	9900      	ldr	r1, [sp, #0]
 801191c:	600b      	str	r3, [r1, #0]
 801191e:	0023      	movs	r3, r4
 8011920:	e7f3      	b.n	801190a <__kernel_rem_pio2+0x2f6>
 8011922:	9b04      	ldr	r3, [sp, #16]
 8011924:	aa12      	add	r2, sp, #72	; 0x48
 8011926:	3b01      	subs	r3, #1
 8011928:	009b      	lsls	r3, r3, #2
 801192a:	589a      	ldr	r2, [r3, r2]
 801192c:	9200      	str	r2, [sp, #0]
 801192e:	0252      	lsls	r2, r2, #9
 8011930:	0a52      	lsrs	r2, r2, #9
 8011932:	a912      	add	r1, sp, #72	; 0x48
 8011934:	505a      	str	r2, [r3, r1]
 8011936:	e74e      	b.n	80117d6 <__kernel_rem_pio2+0x1c2>
 8011938:	9b04      	ldr	r3, [sp, #16]
 801193a:	aa12      	add	r2, sp, #72	; 0x48
 801193c:	3b01      	subs	r3, #1
 801193e:	009b      	lsls	r3, r3, #2
 8011940:	589a      	ldr	r2, [r3, r2]
 8011942:	9200      	str	r2, [sp, #0]
 8011944:	0292      	lsls	r2, r2, #10
 8011946:	0a92      	lsrs	r2, r2, #10
 8011948:	e7f3      	b.n	8011932 <__kernel_rem_pio2+0x31e>
 801194a:	0099      	lsls	r1, r3, #2
 801194c:	a812      	add	r0, sp, #72	; 0x48
 801194e:	5809      	ldr	r1, [r1, r0]
 8011950:	3b01      	subs	r3, #1
 8011952:	430a      	orrs	r2, r1
 8011954:	e7a3      	b.n	801189e <__kernel_rem_pio2+0x28a>
 8011956:	46c0      	nop			; (mov r8, r8)
 8011958:	fffffd84 	.word	0xfffffd84
 801195c:	08012cc0 	.word	0x08012cc0
 8011960:	40200000 	.word	0x40200000
 8011964:	00ffffff 	.word	0x00ffffff
 8011968:	3ff00000 	.word	0x3ff00000
 801196c:	3e700000 	.word	0x3e700000
 8011970:	41700000 	.word	0x41700000
 8011974:	3fe00000 	.word	0x3fe00000
 8011978:	3301      	adds	r3, #1
 801197a:	9910      	ldr	r1, [sp, #64]	; 0x40
 801197c:	009a      	lsls	r2, r3, #2
 801197e:	4252      	negs	r2, r2
 8011980:	588a      	ldr	r2, [r1, r2]
 8011982:	2a00      	cmp	r2, #0
 8011984:	d0f8      	beq.n	8011978 <__kernel_rem_pio2+0x364>
 8011986:	9a04      	ldr	r2, [sp, #16]
 8011988:	990d      	ldr	r1, [sp, #52]	; 0x34
 801198a:	1c57      	adds	r7, r2, #1
 801198c:	1854      	adds	r4, r2, r1
 801198e:	00e4      	lsls	r4, r4, #3
 8011990:	aa26      	add	r2, sp, #152	; 0x98
 8011992:	1914      	adds	r4, r2, r4
 8011994:	9a04      	ldr	r2, [sp, #16]
 8011996:	18d3      	adds	r3, r2, r3
 8011998:	9304      	str	r3, [sp, #16]
 801199a:	9b04      	ldr	r3, [sp, #16]
 801199c:	42bb      	cmp	r3, r7
 801199e:	da00      	bge.n	80119a2 <__kernel_rem_pio2+0x38e>
 80119a0:	e6b0      	b.n	8011704 <__kernel_rem_pio2+0xf0>
 80119a2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80119a4:	00bb      	lsls	r3, r7, #2
 80119a6:	58d0      	ldr	r0, [r2, r3]
 80119a8:	f7f1 fa3c 	bl	8002e24 <__aeabi_i2d>
 80119ac:	2200      	movs	r2, #0
 80119ae:	2300      	movs	r3, #0
 80119b0:	0026      	movs	r6, r4
 80119b2:	2500      	movs	r5, #0
 80119b4:	6020      	str	r0, [r4, #0]
 80119b6:	6061      	str	r1, [r4, #4]
 80119b8:	9200      	str	r2, [sp, #0]
 80119ba:	9301      	str	r3, [sp, #4]
 80119bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80119be:	429d      	cmp	r5, r3
 80119c0:	dd0b      	ble.n	80119da <__kernel_rem_pio2+0x3c6>
 80119c2:	00fb      	lsls	r3, r7, #3
 80119c4:	aa76      	add	r2, sp, #472	; 0x1d8
 80119c6:	18d3      	adds	r3, r2, r3
 80119c8:	3701      	adds	r7, #1
 80119ca:	9900      	ldr	r1, [sp, #0]
 80119cc:	9a01      	ldr	r2, [sp, #4]
 80119ce:	3408      	adds	r4, #8
 80119d0:	6019      	str	r1, [r3, #0]
 80119d2:	605a      	str	r2, [r3, #4]
 80119d4:	e7e1      	b.n	801199a <__kernel_rem_pio2+0x386>
 80119d6:	2301      	movs	r3, #1
 80119d8:	e7cf      	b.n	801197a <__kernel_rem_pio2+0x366>
 80119da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80119dc:	00e9      	lsls	r1, r5, #3
 80119de:	1859      	adds	r1, r3, r1
 80119e0:	6808      	ldr	r0, [r1, #0]
 80119e2:	6849      	ldr	r1, [r1, #4]
 80119e4:	6832      	ldr	r2, [r6, #0]
 80119e6:	6873      	ldr	r3, [r6, #4]
 80119e8:	f7f0 fbca 	bl	8002180 <__aeabi_dmul>
 80119ec:	0002      	movs	r2, r0
 80119ee:	000b      	movs	r3, r1
 80119f0:	9800      	ldr	r0, [sp, #0]
 80119f2:	9901      	ldr	r1, [sp, #4]
 80119f4:	f7ef fc54 	bl	80012a0 <__aeabi_dadd>
 80119f8:	3501      	adds	r5, #1
 80119fa:	9000      	str	r0, [sp, #0]
 80119fc:	9101      	str	r1, [sp, #4]
 80119fe:	3e08      	subs	r6, #8
 8011a00:	e7dc      	b.n	80119bc <__kernel_rem_pio2+0x3a8>
 8011a02:	9b00      	ldr	r3, [sp, #0]
 8011a04:	3b01      	subs	r3, #1
 8011a06:	9300      	str	r3, [sp, #0]
 8011a08:	e74f      	b.n	80118aa <__kernel_rem_pio2+0x296>
 8011a0a:	9b02      	ldr	r3, [sp, #8]
 8011a0c:	0030      	movs	r0, r6
 8011a0e:	425a      	negs	r2, r3
 8011a10:	0039      	movs	r1, r7
 8011a12:	f000 fb41 	bl	8012098 <scalbn>
 8011a16:	2200      	movs	r2, #0
 8011a18:	4bb6      	ldr	r3, [pc, #728]	; (8011cf4 <__kernel_rem_pio2+0x6e0>)
 8011a1a:	0004      	movs	r4, r0
 8011a1c:	000d      	movs	r5, r1
 8011a1e:	f7ee fd35 	bl	800048c <__aeabi_dcmpge>
 8011a22:	2800      	cmp	r0, #0
 8011a24:	d025      	beq.n	8011a72 <__kernel_rem_pio2+0x45e>
 8011a26:	2200      	movs	r2, #0
 8011a28:	4bb3      	ldr	r3, [pc, #716]	; (8011cf8 <__kernel_rem_pio2+0x6e4>)
 8011a2a:	0020      	movs	r0, r4
 8011a2c:	0029      	movs	r1, r5
 8011a2e:	f7f0 fba7 	bl	8002180 <__aeabi_dmul>
 8011a32:	f7f1 f9c1 	bl	8002db8 <__aeabi_d2iz>
 8011a36:	9b04      	ldr	r3, [sp, #16]
 8011a38:	0006      	movs	r6, r0
 8011a3a:	009f      	lsls	r7, r3, #2
 8011a3c:	f7f1 f9f2 	bl	8002e24 <__aeabi_i2d>
 8011a40:	2200      	movs	r2, #0
 8011a42:	4bac      	ldr	r3, [pc, #688]	; (8011cf4 <__kernel_rem_pio2+0x6e0>)
 8011a44:	f7f0 fb9c 	bl	8002180 <__aeabi_dmul>
 8011a48:	0002      	movs	r2, r0
 8011a4a:	000b      	movs	r3, r1
 8011a4c:	0020      	movs	r0, r4
 8011a4e:	0029      	movs	r1, r5
 8011a50:	f7f0 fe02 	bl	8002658 <__aeabi_dsub>
 8011a54:	f7f1 f9b0 	bl	8002db8 <__aeabi_d2iz>
 8011a58:	ab12      	add	r3, sp, #72	; 0x48
 8011a5a:	51d8      	str	r0, [r3, r7]
 8011a5c:	9b04      	ldr	r3, [sp, #16]
 8011a5e:	aa12      	add	r2, sp, #72	; 0x48
 8011a60:	3301      	adds	r3, #1
 8011a62:	9300      	str	r3, [sp, #0]
 8011a64:	9b02      	ldr	r3, [sp, #8]
 8011a66:	3318      	adds	r3, #24
 8011a68:	9302      	str	r3, [sp, #8]
 8011a6a:	9b00      	ldr	r3, [sp, #0]
 8011a6c:	009b      	lsls	r3, r3, #2
 8011a6e:	509e      	str	r6, [r3, r2]
 8011a70:	e725      	b.n	80118be <__kernel_rem_pio2+0x2aa>
 8011a72:	9b04      	ldr	r3, [sp, #16]
 8011a74:	0020      	movs	r0, r4
 8011a76:	0029      	movs	r1, r5
 8011a78:	009e      	lsls	r6, r3, #2
 8011a7a:	f7f1 f99d 	bl	8002db8 <__aeabi_d2iz>
 8011a7e:	ab12      	add	r3, sp, #72	; 0x48
 8011a80:	5198      	str	r0, [r3, r6]
 8011a82:	9b04      	ldr	r3, [sp, #16]
 8011a84:	9300      	str	r3, [sp, #0]
 8011a86:	e71a      	b.n	80118be <__kernel_rem_pio2+0x2aa>
 8011a88:	00e5      	lsls	r5, r4, #3
 8011a8a:	ab76      	add	r3, sp, #472	; 0x1d8
 8011a8c:	aa12      	add	r2, sp, #72	; 0x48
 8011a8e:	195d      	adds	r5, r3, r5
 8011a90:	00a3      	lsls	r3, r4, #2
 8011a92:	5898      	ldr	r0, [r3, r2]
 8011a94:	f7f1 f9c6 	bl	8002e24 <__aeabi_i2d>
 8011a98:	0032      	movs	r2, r6
 8011a9a:	003b      	movs	r3, r7
 8011a9c:	f7f0 fb70 	bl	8002180 <__aeabi_dmul>
 8011aa0:	2200      	movs	r2, #0
 8011aa2:	6028      	str	r0, [r5, #0]
 8011aa4:	6069      	str	r1, [r5, #4]
 8011aa6:	4b94      	ldr	r3, [pc, #592]	; (8011cf8 <__kernel_rem_pio2+0x6e4>)
 8011aa8:	0030      	movs	r0, r6
 8011aaa:	0039      	movs	r1, r7
 8011aac:	f7f0 fb68 	bl	8002180 <__aeabi_dmul>
 8011ab0:	3c01      	subs	r4, #1
 8011ab2:	0006      	movs	r6, r0
 8011ab4:	000f      	movs	r7, r1
 8011ab6:	e70a      	b.n	80118ce <__kernel_rem_pio2+0x2ba>
 8011ab8:	4b90      	ldr	r3, [pc, #576]	; (8011cfc <__kernel_rem_pio2+0x6e8>)
 8011aba:	00e1      	lsls	r1, r4, #3
 8011abc:	1859      	adds	r1, r3, r1
 8011abe:	6808      	ldr	r0, [r1, #0]
 8011ac0:	6849      	ldr	r1, [r1, #4]
 8011ac2:	cf0c      	ldmia	r7!, {r2, r3}
 8011ac4:	f7f0 fb5c 	bl	8002180 <__aeabi_dmul>
 8011ac8:	0002      	movs	r2, r0
 8011aca:	000b      	movs	r3, r1
 8011acc:	9802      	ldr	r0, [sp, #8]
 8011ace:	9903      	ldr	r1, [sp, #12]
 8011ad0:	f7ef fbe6 	bl	80012a0 <__aeabi_dadd>
 8011ad4:	9002      	str	r0, [sp, #8]
 8011ad6:	9103      	str	r1, [sp, #12]
 8011ad8:	3401      	adds	r4, #1
 8011ada:	9b08      	ldr	r3, [sp, #32]
 8011adc:	429c      	cmp	r4, r3
 8011ade:	dc01      	bgt.n	8011ae4 <__kernel_rem_pio2+0x4d0>
 8011ae0:	42a6      	cmp	r6, r4
 8011ae2:	dae9      	bge.n	8011ab8 <__kernel_rem_pio2+0x4a4>
 8011ae4:	00f3      	lsls	r3, r6, #3
 8011ae6:	aa4e      	add	r2, sp, #312	; 0x138
 8011ae8:	18d3      	adds	r3, r2, r3
 8011aea:	3d01      	subs	r5, #1
 8011aec:	9902      	ldr	r1, [sp, #8]
 8011aee:	9a03      	ldr	r2, [sp, #12]
 8011af0:	3601      	adds	r6, #1
 8011af2:	6019      	str	r1, [r3, #0]
 8011af4:	605a      	str	r2, [r3, #4]
 8011af6:	e6ef      	b.n	80118d8 <__kernel_rem_pio2+0x2c4>
 8011af8:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8011afa:	2b02      	cmp	r3, #2
 8011afc:	dc0b      	bgt.n	8011b16 <__kernel_rem_pio2+0x502>
 8011afe:	2b00      	cmp	r3, #0
 8011b00:	dd00      	ble.n	8011b04 <__kernel_rem_pio2+0x4f0>
 8011b02:	e08a      	b.n	8011c1a <__kernel_rem_pio2+0x606>
 8011b04:	d055      	beq.n	8011bb2 <__kernel_rem_pio2+0x59e>
 8011b06:	2007      	movs	r0, #7
 8011b08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011b0a:	4003      	ands	r3, r0
 8011b0c:	0018      	movs	r0, r3
 8011b0e:	239f      	movs	r3, #159	; 0x9f
 8011b10:	009b      	lsls	r3, r3, #2
 8011b12:	449d      	add	sp, r3
 8011b14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011b16:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8011b18:	2b03      	cmp	r3, #3
 8011b1a:	d1f4      	bne.n	8011b06 <__kernel_rem_pio2+0x4f2>
 8011b1c:	9b00      	ldr	r3, [sp, #0]
 8011b1e:	00dc      	lsls	r4, r3, #3
 8011b20:	ab4e      	add	r3, sp, #312	; 0x138
 8011b22:	191c      	adds	r4, r3, r4
 8011b24:	0025      	movs	r5, r4
 8011b26:	9b00      	ldr	r3, [sp, #0]
 8011b28:	9302      	str	r3, [sp, #8]
 8011b2a:	9b02      	ldr	r3, [sp, #8]
 8011b2c:	3d08      	subs	r5, #8
 8011b2e:	2b00      	cmp	r3, #0
 8011b30:	dd00      	ble.n	8011b34 <__kernel_rem_pio2+0x520>
 8011b32:	e083      	b.n	8011c3c <__kernel_rem_pio2+0x628>
 8011b34:	9d00      	ldr	r5, [sp, #0]
 8011b36:	3c08      	subs	r4, #8
 8011b38:	2d01      	cmp	r5, #1
 8011b3a:	dd00      	ble.n	8011b3e <__kernel_rem_pio2+0x52a>
 8011b3c:	e0a0      	b.n	8011c80 <__kernel_rem_pio2+0x66c>
 8011b3e:	2400      	movs	r4, #0
 8011b40:	0021      	movs	r1, r4
 8011b42:	9b00      	ldr	r3, [sp, #0]
 8011b44:	2b01      	cmp	r3, #1
 8011b46:	dd00      	ble.n	8011b4a <__kernel_rem_pio2+0x536>
 8011b48:	e0b8      	b.n	8011cbc <__kernel_rem_pio2+0x6a8>
 8011b4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011b4c:	9f4e      	ldr	r7, [sp, #312]	; 0x138
 8011b4e:	9e4f      	ldr	r6, [sp, #316]	; 0x13c
 8011b50:	9d50      	ldr	r5, [sp, #320]	; 0x140
 8011b52:	9851      	ldr	r0, [sp, #324]	; 0x144
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	d000      	beq.n	8011b5a <__kernel_rem_pio2+0x546>
 8011b58:	e0be      	b.n	8011cd8 <__kernel_rem_pio2+0x6c4>
 8011b5a:	0033      	movs	r3, r6
 8011b5c:	003a      	movs	r2, r7
 8011b5e:	9e07      	ldr	r6, [sp, #28]
 8011b60:	6032      	str	r2, [r6, #0]
 8011b62:	6073      	str	r3, [r6, #4]
 8011b64:	002a      	movs	r2, r5
 8011b66:	0003      	movs	r3, r0
 8011b68:	60b2      	str	r2, [r6, #8]
 8011b6a:	60f3      	str	r3, [r6, #12]
 8011b6c:	0022      	movs	r2, r4
 8011b6e:	000b      	movs	r3, r1
 8011b70:	6132      	str	r2, [r6, #16]
 8011b72:	6173      	str	r3, [r6, #20]
 8011b74:	e7c7      	b.n	8011b06 <__kernel_rem_pio2+0x4f2>
 8011b76:	9b00      	ldr	r3, [sp, #0]
 8011b78:	aa4e      	add	r2, sp, #312	; 0x138
 8011b7a:	00db      	lsls	r3, r3, #3
 8011b7c:	18d3      	adds	r3, r2, r3
 8011b7e:	0028      	movs	r0, r5
 8011b80:	681a      	ldr	r2, [r3, #0]
 8011b82:	685b      	ldr	r3, [r3, #4]
 8011b84:	0021      	movs	r1, r4
 8011b86:	f7ef fb8b 	bl	80012a0 <__aeabi_dadd>
 8011b8a:	0005      	movs	r5, r0
 8011b8c:	000c      	movs	r4, r1
 8011b8e:	9b00      	ldr	r3, [sp, #0]
 8011b90:	3b01      	subs	r3, #1
 8011b92:	9300      	str	r3, [sp, #0]
 8011b94:	9b00      	ldr	r3, [sp, #0]
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	daed      	bge.n	8011b76 <__kernel_rem_pio2+0x562>
 8011b9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011b9c:	2b00      	cmp	r3, #0
 8011b9e:	d002      	beq.n	8011ba6 <__kernel_rem_pio2+0x592>
 8011ba0:	2380      	movs	r3, #128	; 0x80
 8011ba2:	061b      	lsls	r3, r3, #24
 8011ba4:	18e4      	adds	r4, r4, r3
 8011ba6:	002a      	movs	r2, r5
 8011ba8:	0023      	movs	r3, r4
 8011baa:	9907      	ldr	r1, [sp, #28]
 8011bac:	600a      	str	r2, [r1, #0]
 8011bae:	604b      	str	r3, [r1, #4]
 8011bb0:	e7a9      	b.n	8011b06 <__kernel_rem_pio2+0x4f2>
 8011bb2:	9da4      	ldr	r5, [sp, #656]	; 0x290
 8011bb4:	002c      	movs	r4, r5
 8011bb6:	e7ed      	b.n	8011b94 <__kernel_rem_pio2+0x580>
 8011bb8:	00e3      	lsls	r3, r4, #3
 8011bba:	aa4e      	add	r2, sp, #312	; 0x138
 8011bbc:	18d3      	adds	r3, r2, r3
 8011bbe:	0030      	movs	r0, r6
 8011bc0:	681a      	ldr	r2, [r3, #0]
 8011bc2:	685b      	ldr	r3, [r3, #4]
 8011bc4:	0029      	movs	r1, r5
 8011bc6:	f7ef fb6b 	bl	80012a0 <__aeabi_dadd>
 8011bca:	0006      	movs	r6, r0
 8011bcc:	000d      	movs	r5, r1
 8011bce:	3c01      	subs	r4, #1
 8011bd0:	2c00      	cmp	r4, #0
 8011bd2:	daf1      	bge.n	8011bb8 <__kernel_rem_pio2+0x5a4>
 8011bd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011bd6:	0029      	movs	r1, r5
 8011bd8:	2b00      	cmp	r3, #0
 8011bda:	d002      	beq.n	8011be2 <__kernel_rem_pio2+0x5ce>
 8011bdc:	2380      	movs	r3, #128	; 0x80
 8011bde:	061b      	lsls	r3, r3, #24
 8011be0:	18e9      	adds	r1, r5, r3
 8011be2:	0032      	movs	r2, r6
 8011be4:	000b      	movs	r3, r1
 8011be6:	9907      	ldr	r1, [sp, #28]
 8011be8:	2401      	movs	r4, #1
 8011bea:	600a      	str	r2, [r1, #0]
 8011bec:	604b      	str	r3, [r1, #4]
 8011bee:	984e      	ldr	r0, [sp, #312]	; 0x138
 8011bf0:	994f      	ldr	r1, [sp, #316]	; 0x13c
 8011bf2:	002b      	movs	r3, r5
 8011bf4:	f7f0 fd30 	bl	8002658 <__aeabi_dsub>
 8011bf8:	0006      	movs	r6, r0
 8011bfa:	000d      	movs	r5, r1
 8011bfc:	9b00      	ldr	r3, [sp, #0]
 8011bfe:	42a3      	cmp	r3, r4
 8011c00:	da0f      	bge.n	8011c22 <__kernel_rem_pio2+0x60e>
 8011c02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011c04:	2b00      	cmp	r3, #0
 8011c06:	d002      	beq.n	8011c0e <__kernel_rem_pio2+0x5fa>
 8011c08:	2380      	movs	r3, #128	; 0x80
 8011c0a:	061b      	lsls	r3, r3, #24
 8011c0c:	18ed      	adds	r5, r5, r3
 8011c0e:	0032      	movs	r2, r6
 8011c10:	002b      	movs	r3, r5
 8011c12:	9907      	ldr	r1, [sp, #28]
 8011c14:	608a      	str	r2, [r1, #8]
 8011c16:	60cb      	str	r3, [r1, #12]
 8011c18:	e775      	b.n	8011b06 <__kernel_rem_pio2+0x4f2>
 8011c1a:	2600      	movs	r6, #0
 8011c1c:	9c00      	ldr	r4, [sp, #0]
 8011c1e:	0035      	movs	r5, r6
 8011c20:	e7d6      	b.n	8011bd0 <__kernel_rem_pio2+0x5bc>
 8011c22:	00e3      	lsls	r3, r4, #3
 8011c24:	aa4e      	add	r2, sp, #312	; 0x138
 8011c26:	18d3      	adds	r3, r2, r3
 8011c28:	0030      	movs	r0, r6
 8011c2a:	681a      	ldr	r2, [r3, #0]
 8011c2c:	685b      	ldr	r3, [r3, #4]
 8011c2e:	0029      	movs	r1, r5
 8011c30:	f7ef fb36 	bl	80012a0 <__aeabi_dadd>
 8011c34:	3401      	adds	r4, #1
 8011c36:	0006      	movs	r6, r0
 8011c38:	000d      	movs	r5, r1
 8011c3a:	e7df      	b.n	8011bfc <__kernel_rem_pio2+0x5e8>
 8011c3c:	9b02      	ldr	r3, [sp, #8]
 8011c3e:	68ae      	ldr	r6, [r5, #8]
 8011c40:	68ef      	ldr	r7, [r5, #12]
 8011c42:	3b01      	subs	r3, #1
 8011c44:	9302      	str	r3, [sp, #8]
 8011c46:	682a      	ldr	r2, [r5, #0]
 8011c48:	686b      	ldr	r3, [r5, #4]
 8011c4a:	9204      	str	r2, [sp, #16]
 8011c4c:	9305      	str	r3, [sp, #20]
 8011c4e:	9804      	ldr	r0, [sp, #16]
 8011c50:	9905      	ldr	r1, [sp, #20]
 8011c52:	0032      	movs	r2, r6
 8011c54:	003b      	movs	r3, r7
 8011c56:	f7ef fb23 	bl	80012a0 <__aeabi_dadd>
 8011c5a:	0002      	movs	r2, r0
 8011c5c:	000b      	movs	r3, r1
 8011c5e:	9008      	str	r0, [sp, #32]
 8011c60:	9109      	str	r1, [sp, #36]	; 0x24
 8011c62:	9804      	ldr	r0, [sp, #16]
 8011c64:	9905      	ldr	r1, [sp, #20]
 8011c66:	f7f0 fcf7 	bl	8002658 <__aeabi_dsub>
 8011c6a:	0032      	movs	r2, r6
 8011c6c:	003b      	movs	r3, r7
 8011c6e:	f7ef fb17 	bl	80012a0 <__aeabi_dadd>
 8011c72:	9a08      	ldr	r2, [sp, #32]
 8011c74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011c76:	60a8      	str	r0, [r5, #8]
 8011c78:	60e9      	str	r1, [r5, #12]
 8011c7a:	602a      	str	r2, [r5, #0]
 8011c7c:	606b      	str	r3, [r5, #4]
 8011c7e:	e754      	b.n	8011b2a <__kernel_rem_pio2+0x516>
 8011c80:	6826      	ldr	r6, [r4, #0]
 8011c82:	6867      	ldr	r7, [r4, #4]
 8011c84:	68a2      	ldr	r2, [r4, #8]
 8011c86:	68e3      	ldr	r3, [r4, #12]
 8011c88:	0030      	movs	r0, r6
 8011c8a:	0039      	movs	r1, r7
 8011c8c:	9202      	str	r2, [sp, #8]
 8011c8e:	9303      	str	r3, [sp, #12]
 8011c90:	f7ef fb06 	bl	80012a0 <__aeabi_dadd>
 8011c94:	0002      	movs	r2, r0
 8011c96:	000b      	movs	r3, r1
 8011c98:	9004      	str	r0, [sp, #16]
 8011c9a:	9105      	str	r1, [sp, #20]
 8011c9c:	0030      	movs	r0, r6
 8011c9e:	0039      	movs	r1, r7
 8011ca0:	f7f0 fcda 	bl	8002658 <__aeabi_dsub>
 8011ca4:	9a02      	ldr	r2, [sp, #8]
 8011ca6:	9b03      	ldr	r3, [sp, #12]
 8011ca8:	f7ef fafa 	bl	80012a0 <__aeabi_dadd>
 8011cac:	9a04      	ldr	r2, [sp, #16]
 8011cae:	9b05      	ldr	r3, [sp, #20]
 8011cb0:	60a0      	str	r0, [r4, #8]
 8011cb2:	60e1      	str	r1, [r4, #12]
 8011cb4:	6022      	str	r2, [r4, #0]
 8011cb6:	6063      	str	r3, [r4, #4]
 8011cb8:	3d01      	subs	r5, #1
 8011cba:	e73c      	b.n	8011b36 <__kernel_rem_pio2+0x522>
 8011cbc:	9b00      	ldr	r3, [sp, #0]
 8011cbe:	aa4e      	add	r2, sp, #312	; 0x138
 8011cc0:	00db      	lsls	r3, r3, #3
 8011cc2:	18d3      	adds	r3, r2, r3
 8011cc4:	0020      	movs	r0, r4
 8011cc6:	681a      	ldr	r2, [r3, #0]
 8011cc8:	685b      	ldr	r3, [r3, #4]
 8011cca:	f7ef fae9 	bl	80012a0 <__aeabi_dadd>
 8011cce:	9b00      	ldr	r3, [sp, #0]
 8011cd0:	0004      	movs	r4, r0
 8011cd2:	3b01      	subs	r3, #1
 8011cd4:	9300      	str	r3, [sp, #0]
 8011cd6:	e734      	b.n	8011b42 <__kernel_rem_pio2+0x52e>
 8011cd8:	9b07      	ldr	r3, [sp, #28]
 8011cda:	9a07      	ldr	r2, [sp, #28]
 8011cdc:	601f      	str	r7, [r3, #0]
 8011cde:	2380      	movs	r3, #128	; 0x80
 8011ce0:	061b      	lsls	r3, r3, #24
 8011ce2:	18f6      	adds	r6, r6, r3
 8011ce4:	18c0      	adds	r0, r0, r3
 8011ce6:	18c9      	adds	r1, r1, r3
 8011ce8:	6056      	str	r6, [r2, #4]
 8011cea:	6095      	str	r5, [r2, #8]
 8011cec:	60d0      	str	r0, [r2, #12]
 8011cee:	6114      	str	r4, [r2, #16]
 8011cf0:	6151      	str	r1, [r2, #20]
 8011cf2:	e708      	b.n	8011b06 <__kernel_rem_pio2+0x4f2>
 8011cf4:	41700000 	.word	0x41700000
 8011cf8:	3e700000 	.word	0x3e700000
 8011cfc:	08012c80 	.word	0x08012c80

08011d00 <__kernel_sin>:
 8011d00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011d02:	b089      	sub	sp, #36	; 0x24
 8011d04:	9202      	str	r2, [sp, #8]
 8011d06:	9303      	str	r3, [sp, #12]
 8011d08:	22f9      	movs	r2, #249	; 0xf9
 8011d0a:	004b      	lsls	r3, r1, #1
 8011d0c:	0007      	movs	r7, r0
 8011d0e:	000e      	movs	r6, r1
 8011d10:	085b      	lsrs	r3, r3, #1
 8011d12:	0592      	lsls	r2, r2, #22
 8011d14:	4293      	cmp	r3, r2
 8011d16:	da03      	bge.n	8011d20 <__kernel_sin+0x20>
 8011d18:	f7f1 f84e 	bl	8002db8 <__aeabi_d2iz>
 8011d1c:	2800      	cmp	r0, #0
 8011d1e:	d04c      	beq.n	8011dba <__kernel_sin+0xba>
 8011d20:	003a      	movs	r2, r7
 8011d22:	0033      	movs	r3, r6
 8011d24:	0038      	movs	r0, r7
 8011d26:	0031      	movs	r1, r6
 8011d28:	f7f0 fa2a 	bl	8002180 <__aeabi_dmul>
 8011d2c:	0004      	movs	r4, r0
 8011d2e:	000d      	movs	r5, r1
 8011d30:	0002      	movs	r2, r0
 8011d32:	000b      	movs	r3, r1
 8011d34:	0038      	movs	r0, r7
 8011d36:	0031      	movs	r1, r6
 8011d38:	f7f0 fa22 	bl	8002180 <__aeabi_dmul>
 8011d3c:	4a39      	ldr	r2, [pc, #228]	; (8011e24 <__kernel_sin+0x124>)
 8011d3e:	9000      	str	r0, [sp, #0]
 8011d40:	9101      	str	r1, [sp, #4]
 8011d42:	4b39      	ldr	r3, [pc, #228]	; (8011e28 <__kernel_sin+0x128>)
 8011d44:	0020      	movs	r0, r4
 8011d46:	0029      	movs	r1, r5
 8011d48:	f7f0 fa1a 	bl	8002180 <__aeabi_dmul>
 8011d4c:	4a37      	ldr	r2, [pc, #220]	; (8011e2c <__kernel_sin+0x12c>)
 8011d4e:	4b38      	ldr	r3, [pc, #224]	; (8011e30 <__kernel_sin+0x130>)
 8011d50:	f7f0 fc82 	bl	8002658 <__aeabi_dsub>
 8011d54:	0022      	movs	r2, r4
 8011d56:	002b      	movs	r3, r5
 8011d58:	f7f0 fa12 	bl	8002180 <__aeabi_dmul>
 8011d5c:	4a35      	ldr	r2, [pc, #212]	; (8011e34 <__kernel_sin+0x134>)
 8011d5e:	4b36      	ldr	r3, [pc, #216]	; (8011e38 <__kernel_sin+0x138>)
 8011d60:	f7ef fa9e 	bl	80012a0 <__aeabi_dadd>
 8011d64:	0022      	movs	r2, r4
 8011d66:	002b      	movs	r3, r5
 8011d68:	f7f0 fa0a 	bl	8002180 <__aeabi_dmul>
 8011d6c:	4a33      	ldr	r2, [pc, #204]	; (8011e3c <__kernel_sin+0x13c>)
 8011d6e:	4b34      	ldr	r3, [pc, #208]	; (8011e40 <__kernel_sin+0x140>)
 8011d70:	f7f0 fc72 	bl	8002658 <__aeabi_dsub>
 8011d74:	0022      	movs	r2, r4
 8011d76:	002b      	movs	r3, r5
 8011d78:	f7f0 fa02 	bl	8002180 <__aeabi_dmul>
 8011d7c:	4b31      	ldr	r3, [pc, #196]	; (8011e44 <__kernel_sin+0x144>)
 8011d7e:	4a32      	ldr	r2, [pc, #200]	; (8011e48 <__kernel_sin+0x148>)
 8011d80:	f7ef fa8e 	bl	80012a0 <__aeabi_dadd>
 8011d84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011d86:	9004      	str	r0, [sp, #16]
 8011d88:	9105      	str	r1, [sp, #20]
 8011d8a:	2b00      	cmp	r3, #0
 8011d8c:	d119      	bne.n	8011dc2 <__kernel_sin+0xc2>
 8011d8e:	0002      	movs	r2, r0
 8011d90:	000b      	movs	r3, r1
 8011d92:	0020      	movs	r0, r4
 8011d94:	0029      	movs	r1, r5
 8011d96:	f7f0 f9f3 	bl	8002180 <__aeabi_dmul>
 8011d9a:	4a2c      	ldr	r2, [pc, #176]	; (8011e4c <__kernel_sin+0x14c>)
 8011d9c:	4b2c      	ldr	r3, [pc, #176]	; (8011e50 <__kernel_sin+0x150>)
 8011d9e:	f7f0 fc5b 	bl	8002658 <__aeabi_dsub>
 8011da2:	9a00      	ldr	r2, [sp, #0]
 8011da4:	9b01      	ldr	r3, [sp, #4]
 8011da6:	f7f0 f9eb 	bl	8002180 <__aeabi_dmul>
 8011daa:	0002      	movs	r2, r0
 8011dac:	000b      	movs	r3, r1
 8011dae:	0038      	movs	r0, r7
 8011db0:	0031      	movs	r1, r6
 8011db2:	f7ef fa75 	bl	80012a0 <__aeabi_dadd>
 8011db6:	0007      	movs	r7, r0
 8011db8:	000e      	movs	r6, r1
 8011dba:	0038      	movs	r0, r7
 8011dbc:	0031      	movs	r1, r6
 8011dbe:	b009      	add	sp, #36	; 0x24
 8011dc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011dc2:	2200      	movs	r2, #0
 8011dc4:	9802      	ldr	r0, [sp, #8]
 8011dc6:	9903      	ldr	r1, [sp, #12]
 8011dc8:	4b22      	ldr	r3, [pc, #136]	; (8011e54 <__kernel_sin+0x154>)
 8011dca:	f7f0 f9d9 	bl	8002180 <__aeabi_dmul>
 8011dce:	9a04      	ldr	r2, [sp, #16]
 8011dd0:	9b05      	ldr	r3, [sp, #20]
 8011dd2:	9006      	str	r0, [sp, #24]
 8011dd4:	9107      	str	r1, [sp, #28]
 8011dd6:	9800      	ldr	r0, [sp, #0]
 8011dd8:	9901      	ldr	r1, [sp, #4]
 8011dda:	f7f0 f9d1 	bl	8002180 <__aeabi_dmul>
 8011dde:	0002      	movs	r2, r0
 8011de0:	000b      	movs	r3, r1
 8011de2:	9806      	ldr	r0, [sp, #24]
 8011de4:	9907      	ldr	r1, [sp, #28]
 8011de6:	f7f0 fc37 	bl	8002658 <__aeabi_dsub>
 8011dea:	0022      	movs	r2, r4
 8011dec:	002b      	movs	r3, r5
 8011dee:	f7f0 f9c7 	bl	8002180 <__aeabi_dmul>
 8011df2:	9a02      	ldr	r2, [sp, #8]
 8011df4:	9b03      	ldr	r3, [sp, #12]
 8011df6:	f7f0 fc2f 	bl	8002658 <__aeabi_dsub>
 8011dfa:	4a14      	ldr	r2, [pc, #80]	; (8011e4c <__kernel_sin+0x14c>)
 8011dfc:	0004      	movs	r4, r0
 8011dfe:	000d      	movs	r5, r1
 8011e00:	9800      	ldr	r0, [sp, #0]
 8011e02:	9901      	ldr	r1, [sp, #4]
 8011e04:	4b12      	ldr	r3, [pc, #72]	; (8011e50 <__kernel_sin+0x150>)
 8011e06:	f7f0 f9bb 	bl	8002180 <__aeabi_dmul>
 8011e0a:	0002      	movs	r2, r0
 8011e0c:	000b      	movs	r3, r1
 8011e0e:	0020      	movs	r0, r4
 8011e10:	0029      	movs	r1, r5
 8011e12:	f7ef fa45 	bl	80012a0 <__aeabi_dadd>
 8011e16:	0002      	movs	r2, r0
 8011e18:	000b      	movs	r3, r1
 8011e1a:	0038      	movs	r0, r7
 8011e1c:	0031      	movs	r1, r6
 8011e1e:	f7f0 fc1b 	bl	8002658 <__aeabi_dsub>
 8011e22:	e7c8      	b.n	8011db6 <__kernel_sin+0xb6>
 8011e24:	5acfd57c 	.word	0x5acfd57c
 8011e28:	3de5d93a 	.word	0x3de5d93a
 8011e2c:	8a2b9ceb 	.word	0x8a2b9ceb
 8011e30:	3e5ae5e6 	.word	0x3e5ae5e6
 8011e34:	57b1fe7d 	.word	0x57b1fe7d
 8011e38:	3ec71de3 	.word	0x3ec71de3
 8011e3c:	19c161d5 	.word	0x19c161d5
 8011e40:	3f2a01a0 	.word	0x3f2a01a0
 8011e44:	3f811111 	.word	0x3f811111
 8011e48:	1110f8a6 	.word	0x1110f8a6
 8011e4c:	55555549 	.word	0x55555549
 8011e50:	3fc55555 	.word	0x3fc55555
 8011e54:	3fe00000 	.word	0x3fe00000

08011e58 <finite>:
 8011e58:	4b02      	ldr	r3, [pc, #8]	; (8011e64 <finite+0xc>)
 8011e5a:	0048      	lsls	r0, r1, #1
 8011e5c:	0840      	lsrs	r0, r0, #1
 8011e5e:	18c0      	adds	r0, r0, r3
 8011e60:	0fc0      	lsrs	r0, r0, #31
 8011e62:	4770      	bx	lr
 8011e64:	80100000 	.word	0x80100000

08011e68 <floor>:
 8011e68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011e6a:	004b      	lsls	r3, r1, #1
 8011e6c:	4a3d      	ldr	r2, [pc, #244]	; (8011f64 <floor+0xfc>)
 8011e6e:	0d5b      	lsrs	r3, r3, #21
 8011e70:	189f      	adds	r7, r3, r2
 8011e72:	4684      	mov	ip, r0
 8011e74:	000e      	movs	r6, r1
 8011e76:	000d      	movs	r5, r1
 8011e78:	0004      	movs	r4, r0
 8011e7a:	9001      	str	r0, [sp, #4]
 8011e7c:	2f13      	cmp	r7, #19
 8011e7e:	dc34      	bgt.n	8011eea <floor+0x82>
 8011e80:	2f00      	cmp	r7, #0
 8011e82:	da16      	bge.n	8011eb2 <floor+0x4a>
 8011e84:	4a38      	ldr	r2, [pc, #224]	; (8011f68 <floor+0x100>)
 8011e86:	4b39      	ldr	r3, [pc, #228]	; (8011f6c <floor+0x104>)
 8011e88:	4660      	mov	r0, ip
 8011e8a:	0031      	movs	r1, r6
 8011e8c:	f7ef fa08 	bl	80012a0 <__aeabi_dadd>
 8011e90:	2200      	movs	r2, #0
 8011e92:	2300      	movs	r3, #0
 8011e94:	f7ee faf0 	bl	8000478 <__aeabi_dcmpgt>
 8011e98:	2800      	cmp	r0, #0
 8011e9a:	d007      	beq.n	8011eac <floor+0x44>
 8011e9c:	2e00      	cmp	r6, #0
 8011e9e:	da5d      	bge.n	8011f5c <floor+0xf4>
 8011ea0:	0073      	lsls	r3, r6, #1
 8011ea2:	085b      	lsrs	r3, r3, #1
 8011ea4:	431c      	orrs	r4, r3
 8011ea6:	d001      	beq.n	8011eac <floor+0x44>
 8011ea8:	2400      	movs	r4, #0
 8011eaa:	4d31      	ldr	r5, [pc, #196]	; (8011f70 <floor+0x108>)
 8011eac:	46a4      	mov	ip, r4
 8011eae:	002e      	movs	r6, r5
 8011eb0:	e029      	b.n	8011f06 <floor+0x9e>
 8011eb2:	4b30      	ldr	r3, [pc, #192]	; (8011f74 <floor+0x10c>)
 8011eb4:	413b      	asrs	r3, r7
 8011eb6:	9300      	str	r3, [sp, #0]
 8011eb8:	400b      	ands	r3, r1
 8011eba:	4303      	orrs	r3, r0
 8011ebc:	d023      	beq.n	8011f06 <floor+0x9e>
 8011ebe:	4a2a      	ldr	r2, [pc, #168]	; (8011f68 <floor+0x100>)
 8011ec0:	4b2a      	ldr	r3, [pc, #168]	; (8011f6c <floor+0x104>)
 8011ec2:	4660      	mov	r0, ip
 8011ec4:	0031      	movs	r1, r6
 8011ec6:	f7ef f9eb 	bl	80012a0 <__aeabi_dadd>
 8011eca:	2200      	movs	r2, #0
 8011ecc:	2300      	movs	r3, #0
 8011ece:	f7ee fad3 	bl	8000478 <__aeabi_dcmpgt>
 8011ed2:	2800      	cmp	r0, #0
 8011ed4:	d0ea      	beq.n	8011eac <floor+0x44>
 8011ed6:	2e00      	cmp	r6, #0
 8011ed8:	da03      	bge.n	8011ee2 <floor+0x7a>
 8011eda:	2380      	movs	r3, #128	; 0x80
 8011edc:	035b      	lsls	r3, r3, #13
 8011ede:	413b      	asrs	r3, r7
 8011ee0:	18f5      	adds	r5, r6, r3
 8011ee2:	9b00      	ldr	r3, [sp, #0]
 8011ee4:	2400      	movs	r4, #0
 8011ee6:	439d      	bics	r5, r3
 8011ee8:	e7e0      	b.n	8011eac <floor+0x44>
 8011eea:	2f33      	cmp	r7, #51	; 0x33
 8011eec:	dd0f      	ble.n	8011f0e <floor+0xa6>
 8011eee:	2380      	movs	r3, #128	; 0x80
 8011ef0:	00db      	lsls	r3, r3, #3
 8011ef2:	429f      	cmp	r7, r3
 8011ef4:	d107      	bne.n	8011f06 <floor+0x9e>
 8011ef6:	0002      	movs	r2, r0
 8011ef8:	000b      	movs	r3, r1
 8011efa:	4660      	mov	r0, ip
 8011efc:	0031      	movs	r1, r6
 8011efe:	f7ef f9cf 	bl	80012a0 <__aeabi_dadd>
 8011f02:	4684      	mov	ip, r0
 8011f04:	000e      	movs	r6, r1
 8011f06:	4660      	mov	r0, ip
 8011f08:	0031      	movs	r1, r6
 8011f0a:	b003      	add	sp, #12
 8011f0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011f0e:	4a1a      	ldr	r2, [pc, #104]	; (8011f78 <floor+0x110>)
 8011f10:	189b      	adds	r3, r3, r2
 8011f12:	2201      	movs	r2, #1
 8011f14:	4252      	negs	r2, r2
 8011f16:	40da      	lsrs	r2, r3
 8011f18:	9200      	str	r2, [sp, #0]
 8011f1a:	4210      	tst	r0, r2
 8011f1c:	d0f3      	beq.n	8011f06 <floor+0x9e>
 8011f1e:	4a12      	ldr	r2, [pc, #72]	; (8011f68 <floor+0x100>)
 8011f20:	4b12      	ldr	r3, [pc, #72]	; (8011f6c <floor+0x104>)
 8011f22:	4660      	mov	r0, ip
 8011f24:	0031      	movs	r1, r6
 8011f26:	f7ef f9bb 	bl	80012a0 <__aeabi_dadd>
 8011f2a:	2200      	movs	r2, #0
 8011f2c:	2300      	movs	r3, #0
 8011f2e:	f7ee faa3 	bl	8000478 <__aeabi_dcmpgt>
 8011f32:	2800      	cmp	r0, #0
 8011f34:	d0ba      	beq.n	8011eac <floor+0x44>
 8011f36:	2e00      	cmp	r6, #0
 8011f38:	da02      	bge.n	8011f40 <floor+0xd8>
 8011f3a:	2f14      	cmp	r7, #20
 8011f3c:	d103      	bne.n	8011f46 <floor+0xde>
 8011f3e:	3501      	adds	r5, #1
 8011f40:	9b00      	ldr	r3, [sp, #0]
 8011f42:	439c      	bics	r4, r3
 8011f44:	e7b2      	b.n	8011eac <floor+0x44>
 8011f46:	2334      	movs	r3, #52	; 0x34
 8011f48:	1bdf      	subs	r7, r3, r7
 8011f4a:	3b33      	subs	r3, #51	; 0x33
 8011f4c:	40bb      	lsls	r3, r7
 8011f4e:	18e4      	adds	r4, r4, r3
 8011f50:	9b01      	ldr	r3, [sp, #4]
 8011f52:	429c      	cmp	r4, r3
 8011f54:	419b      	sbcs	r3, r3
 8011f56:	425b      	negs	r3, r3
 8011f58:	18f5      	adds	r5, r6, r3
 8011f5a:	e7f1      	b.n	8011f40 <floor+0xd8>
 8011f5c:	2400      	movs	r4, #0
 8011f5e:	0025      	movs	r5, r4
 8011f60:	e7a4      	b.n	8011eac <floor+0x44>
 8011f62:	46c0      	nop			; (mov r8, r8)
 8011f64:	fffffc01 	.word	0xfffffc01
 8011f68:	8800759c 	.word	0x8800759c
 8011f6c:	7e37e43c 	.word	0x7e37e43c
 8011f70:	bff00000 	.word	0xbff00000
 8011f74:	000fffff 	.word	0x000fffff
 8011f78:	fffffbed 	.word	0xfffffbed

08011f7c <nan>:
 8011f7c:	2000      	movs	r0, #0
 8011f7e:	4901      	ldr	r1, [pc, #4]	; (8011f84 <nan+0x8>)
 8011f80:	4770      	bx	lr
 8011f82:	46c0      	nop			; (mov r8, r8)
 8011f84:	7ff80000 	.word	0x7ff80000

08011f88 <rint>:
 8011f88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011f8a:	004a      	lsls	r2, r1, #1
 8011f8c:	4e3e      	ldr	r6, [pc, #248]	; (8012088 <rint+0x100>)
 8011f8e:	0d52      	lsrs	r2, r2, #21
 8011f90:	b085      	sub	sp, #20
 8011f92:	1996      	adds	r6, r2, r6
 8011f94:	000d      	movs	r5, r1
 8011f96:	0003      	movs	r3, r0
 8011f98:	9101      	str	r1, [sp, #4]
 8011f9a:	0fcc      	lsrs	r4, r1, #31
 8011f9c:	2e13      	cmp	r6, #19
 8011f9e:	dc57      	bgt.n	8012050 <rint+0xc8>
 8011fa0:	2e00      	cmp	r6, #0
 8011fa2:	da2a      	bge.n	8011ffa <rint+0x72>
 8011fa4:	004a      	lsls	r2, r1, #1
 8011fa6:	0852      	lsrs	r2, r2, #1
 8011fa8:	4302      	orrs	r2, r0
 8011faa:	d024      	beq.n	8011ff6 <rint+0x6e>
 8011fac:	030a      	lsls	r2, r1, #12
 8011fae:	0b12      	lsrs	r2, r2, #12
 8011fb0:	4302      	orrs	r2, r0
 8011fb2:	4253      	negs	r3, r2
 8011fb4:	4313      	orrs	r3, r2
 8011fb6:	2280      	movs	r2, #128	; 0x80
 8011fb8:	0c4d      	lsrs	r5, r1, #17
 8011fba:	0312      	lsls	r2, r2, #12
 8011fbc:	0b1b      	lsrs	r3, r3, #12
 8011fbe:	4013      	ands	r3, r2
 8011fc0:	046d      	lsls	r5, r5, #17
 8011fc2:	432b      	orrs	r3, r5
 8011fc4:	0019      	movs	r1, r3
 8011fc6:	4b31      	ldr	r3, [pc, #196]	; (801208c <rint+0x104>)
 8011fc8:	00e2      	lsls	r2, r4, #3
 8011fca:	189b      	adds	r3, r3, r2
 8011fcc:	681e      	ldr	r6, [r3, #0]
 8011fce:	685f      	ldr	r7, [r3, #4]
 8011fd0:	0002      	movs	r2, r0
 8011fd2:	000b      	movs	r3, r1
 8011fd4:	0030      	movs	r0, r6
 8011fd6:	0039      	movs	r1, r7
 8011fd8:	f7ef f962 	bl	80012a0 <__aeabi_dadd>
 8011fdc:	9002      	str	r0, [sp, #8]
 8011fde:	9103      	str	r1, [sp, #12]
 8011fe0:	9802      	ldr	r0, [sp, #8]
 8011fe2:	9903      	ldr	r1, [sp, #12]
 8011fe4:	003b      	movs	r3, r7
 8011fe6:	0032      	movs	r2, r6
 8011fe8:	f7f0 fb36 	bl	8002658 <__aeabi_dsub>
 8011fec:	004b      	lsls	r3, r1, #1
 8011fee:	085b      	lsrs	r3, r3, #1
 8011ff0:	07e4      	lsls	r4, r4, #31
 8011ff2:	4323      	orrs	r3, r4
 8011ff4:	0019      	movs	r1, r3
 8011ff6:	b005      	add	sp, #20
 8011ff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011ffa:	4a25      	ldr	r2, [pc, #148]	; (8012090 <rint+0x108>)
 8011ffc:	4132      	asrs	r2, r6
 8011ffe:	0017      	movs	r7, r2
 8012000:	400f      	ands	r7, r1
 8012002:	4307      	orrs	r7, r0
 8012004:	d0f7      	beq.n	8011ff6 <rint+0x6e>
 8012006:	0852      	lsrs	r2, r2, #1
 8012008:	0011      	movs	r1, r2
 801200a:	4029      	ands	r1, r5
 801200c:	430b      	orrs	r3, r1
 801200e:	d00a      	beq.n	8012026 <rint+0x9e>
 8012010:	2300      	movs	r3, #0
 8012012:	2e13      	cmp	r6, #19
 8012014:	d101      	bne.n	801201a <rint+0x92>
 8012016:	2380      	movs	r3, #128	; 0x80
 8012018:	061b      	lsls	r3, r3, #24
 801201a:	2780      	movs	r7, #128	; 0x80
 801201c:	02ff      	lsls	r7, r7, #11
 801201e:	4137      	asrs	r7, r6
 8012020:	4395      	bics	r5, r2
 8012022:	432f      	orrs	r7, r5
 8012024:	9701      	str	r7, [sp, #4]
 8012026:	9901      	ldr	r1, [sp, #4]
 8012028:	001a      	movs	r2, r3
 801202a:	000b      	movs	r3, r1
 801202c:	4917      	ldr	r1, [pc, #92]	; (801208c <rint+0x104>)
 801202e:	00e4      	lsls	r4, r4, #3
 8012030:	190c      	adds	r4, r1, r4
 8012032:	6865      	ldr	r5, [r4, #4]
 8012034:	6824      	ldr	r4, [r4, #0]
 8012036:	0020      	movs	r0, r4
 8012038:	0029      	movs	r1, r5
 801203a:	f7ef f931 	bl	80012a0 <__aeabi_dadd>
 801203e:	9002      	str	r0, [sp, #8]
 8012040:	9103      	str	r1, [sp, #12]
 8012042:	9802      	ldr	r0, [sp, #8]
 8012044:	9903      	ldr	r1, [sp, #12]
 8012046:	0022      	movs	r2, r4
 8012048:	002b      	movs	r3, r5
 801204a:	f7f0 fb05 	bl	8002658 <__aeabi_dsub>
 801204e:	e7d2      	b.n	8011ff6 <rint+0x6e>
 8012050:	2e33      	cmp	r6, #51	; 0x33
 8012052:	dd08      	ble.n	8012066 <rint+0xde>
 8012054:	2380      	movs	r3, #128	; 0x80
 8012056:	00db      	lsls	r3, r3, #3
 8012058:	429e      	cmp	r6, r3
 801205a:	d1cc      	bne.n	8011ff6 <rint+0x6e>
 801205c:	0002      	movs	r2, r0
 801205e:	000b      	movs	r3, r1
 8012060:	f7ef f91e 	bl	80012a0 <__aeabi_dadd>
 8012064:	e7c7      	b.n	8011ff6 <rint+0x6e>
 8012066:	2601      	movs	r6, #1
 8012068:	4d0a      	ldr	r5, [pc, #40]	; (8012094 <rint+0x10c>)
 801206a:	4276      	negs	r6, r6
 801206c:	1952      	adds	r2, r2, r5
 801206e:	40d6      	lsrs	r6, r2
 8012070:	4206      	tst	r6, r0
 8012072:	d0c0      	beq.n	8011ff6 <rint+0x6e>
 8012074:	0876      	lsrs	r6, r6, #1
 8012076:	4206      	tst	r6, r0
 8012078:	d0d5      	beq.n	8012026 <rint+0x9e>
 801207a:	2180      	movs	r1, #128	; 0x80
 801207c:	05c9      	lsls	r1, r1, #23
 801207e:	4111      	asrs	r1, r2
 8012080:	43b3      	bics	r3, r6
 8012082:	430b      	orrs	r3, r1
 8012084:	e7cf      	b.n	8012026 <rint+0x9e>
 8012086:	46c0      	nop			; (mov r8, r8)
 8012088:	fffffc01 	.word	0xfffffc01
 801208c:	08012cd0 	.word	0x08012cd0
 8012090:	000fffff 	.word	0x000fffff
 8012094:	fffffbed 	.word	0xfffffbed

08012098 <scalbn>:
 8012098:	004b      	lsls	r3, r1, #1
 801209a:	b570      	push	{r4, r5, r6, lr}
 801209c:	0d5b      	lsrs	r3, r3, #21
 801209e:	0014      	movs	r4, r2
 80120a0:	000a      	movs	r2, r1
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	d10d      	bne.n	80120c2 <scalbn+0x2a>
 80120a6:	004b      	lsls	r3, r1, #1
 80120a8:	085b      	lsrs	r3, r3, #1
 80120aa:	4303      	orrs	r3, r0
 80120ac:	d010      	beq.n	80120d0 <scalbn+0x38>
 80120ae:	4b27      	ldr	r3, [pc, #156]	; (801214c <scalbn+0xb4>)
 80120b0:	2200      	movs	r2, #0
 80120b2:	f7f0 f865 	bl	8002180 <__aeabi_dmul>
 80120b6:	4b26      	ldr	r3, [pc, #152]	; (8012150 <scalbn+0xb8>)
 80120b8:	429c      	cmp	r4, r3
 80120ba:	da0a      	bge.n	80120d2 <scalbn+0x3a>
 80120bc:	4a25      	ldr	r2, [pc, #148]	; (8012154 <scalbn+0xbc>)
 80120be:	4b26      	ldr	r3, [pc, #152]	; (8012158 <scalbn+0xc0>)
 80120c0:	e019      	b.n	80120f6 <scalbn+0x5e>
 80120c2:	4d26      	ldr	r5, [pc, #152]	; (801215c <scalbn+0xc4>)
 80120c4:	42ab      	cmp	r3, r5
 80120c6:	d108      	bne.n	80120da <scalbn+0x42>
 80120c8:	0002      	movs	r2, r0
 80120ca:	000b      	movs	r3, r1
 80120cc:	f7ef f8e8 	bl	80012a0 <__aeabi_dadd>
 80120d0:	bd70      	pop	{r4, r5, r6, pc}
 80120d2:	000a      	movs	r2, r1
 80120d4:	004b      	lsls	r3, r1, #1
 80120d6:	0d5b      	lsrs	r3, r3, #21
 80120d8:	3b36      	subs	r3, #54	; 0x36
 80120da:	4d21      	ldr	r5, [pc, #132]	; (8012160 <scalbn+0xc8>)
 80120dc:	18e3      	adds	r3, r4, r3
 80120de:	42ab      	cmp	r3, r5
 80120e0:	dd0c      	ble.n	80120fc <scalbn+0x64>
 80120e2:	4c20      	ldr	r4, [pc, #128]	; (8012164 <scalbn+0xcc>)
 80120e4:	4d20      	ldr	r5, [pc, #128]	; (8012168 <scalbn+0xd0>)
 80120e6:	2900      	cmp	r1, #0
 80120e8:	da01      	bge.n	80120ee <scalbn+0x56>
 80120ea:	4c1e      	ldr	r4, [pc, #120]	; (8012164 <scalbn+0xcc>)
 80120ec:	4d1f      	ldr	r5, [pc, #124]	; (801216c <scalbn+0xd4>)
 80120ee:	0020      	movs	r0, r4
 80120f0:	0029      	movs	r1, r5
 80120f2:	4a1c      	ldr	r2, [pc, #112]	; (8012164 <scalbn+0xcc>)
 80120f4:	4b1c      	ldr	r3, [pc, #112]	; (8012168 <scalbn+0xd0>)
 80120f6:	f7f0 f843 	bl	8002180 <__aeabi_dmul>
 80120fa:	e7e9      	b.n	80120d0 <scalbn+0x38>
 80120fc:	2b00      	cmp	r3, #0
 80120fe:	dd05      	ble.n	801210c <scalbn+0x74>
 8012100:	4c1b      	ldr	r4, [pc, #108]	; (8012170 <scalbn+0xd8>)
 8012102:	051b      	lsls	r3, r3, #20
 8012104:	4022      	ands	r2, r4
 8012106:	431a      	orrs	r2, r3
 8012108:	0011      	movs	r1, r2
 801210a:	e7e1      	b.n	80120d0 <scalbn+0x38>
 801210c:	001d      	movs	r5, r3
 801210e:	3535      	adds	r5, #53	; 0x35
 8012110:	da13      	bge.n	801213a <scalbn+0xa2>
 8012112:	4a18      	ldr	r2, [pc, #96]	; (8012174 <scalbn+0xdc>)
 8012114:	0fcb      	lsrs	r3, r1, #31
 8012116:	4294      	cmp	r4, r2
 8012118:	dd08      	ble.n	801212c <scalbn+0x94>
 801211a:	4812      	ldr	r0, [pc, #72]	; (8012164 <scalbn+0xcc>)
 801211c:	4912      	ldr	r1, [pc, #72]	; (8012168 <scalbn+0xd0>)
 801211e:	2b00      	cmp	r3, #0
 8012120:	d001      	beq.n	8012126 <scalbn+0x8e>
 8012122:	4810      	ldr	r0, [pc, #64]	; (8012164 <scalbn+0xcc>)
 8012124:	4911      	ldr	r1, [pc, #68]	; (801216c <scalbn+0xd4>)
 8012126:	4a0f      	ldr	r2, [pc, #60]	; (8012164 <scalbn+0xcc>)
 8012128:	4b0f      	ldr	r3, [pc, #60]	; (8012168 <scalbn+0xd0>)
 801212a:	e7e4      	b.n	80120f6 <scalbn+0x5e>
 801212c:	4809      	ldr	r0, [pc, #36]	; (8012154 <scalbn+0xbc>)
 801212e:	490a      	ldr	r1, [pc, #40]	; (8012158 <scalbn+0xc0>)
 8012130:	2b00      	cmp	r3, #0
 8012132:	d0c3      	beq.n	80120bc <scalbn+0x24>
 8012134:	4807      	ldr	r0, [pc, #28]	; (8012154 <scalbn+0xbc>)
 8012136:	4910      	ldr	r1, [pc, #64]	; (8012178 <scalbn+0xe0>)
 8012138:	e7c0      	b.n	80120bc <scalbn+0x24>
 801213a:	4c0d      	ldr	r4, [pc, #52]	; (8012170 <scalbn+0xd8>)
 801213c:	3336      	adds	r3, #54	; 0x36
 801213e:	4022      	ands	r2, r4
 8012140:	051b      	lsls	r3, r3, #20
 8012142:	4313      	orrs	r3, r2
 8012144:	0019      	movs	r1, r3
 8012146:	2200      	movs	r2, #0
 8012148:	4b0c      	ldr	r3, [pc, #48]	; (801217c <scalbn+0xe4>)
 801214a:	e7d4      	b.n	80120f6 <scalbn+0x5e>
 801214c:	43500000 	.word	0x43500000
 8012150:	ffff3cb0 	.word	0xffff3cb0
 8012154:	c2f8f359 	.word	0xc2f8f359
 8012158:	01a56e1f 	.word	0x01a56e1f
 801215c:	000007ff 	.word	0x000007ff
 8012160:	000007fe 	.word	0x000007fe
 8012164:	8800759c 	.word	0x8800759c
 8012168:	7e37e43c 	.word	0x7e37e43c
 801216c:	fe37e43c 	.word	0xfe37e43c
 8012170:	800fffff 	.word	0x800fffff
 8012174:	0000c350 	.word	0x0000c350
 8012178:	81a56e1f 	.word	0x81a56e1f
 801217c:	3c900000 	.word	0x3c900000

08012180 <_init>:
 8012180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012182:	46c0      	nop			; (mov r8, r8)
 8012184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012186:	bc08      	pop	{r3}
 8012188:	469e      	mov	lr, r3
 801218a:	4770      	bx	lr

0801218c <_fini>:
 801218c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801218e:	46c0      	nop			; (mov r8, r8)
 8012190:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012192:	bc08      	pop	{r3}
 8012194:	469e      	mov	lr, r3
 8012196:	4770      	bx	lr
