INFO: [VRFC 10-163] Analyzing VHDL file "/home/sfarhat/Bureau/4A/Projet_Syst-me_Info23/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sfarhat/Bureau/4A/Projet_Syst-me_Info23/Microprocessor/Microprocessor.srcs/sources_1/new/MEMORY_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMORY_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sfarhat/Bureau/4A/Projet_Syst-me_Info23/Microprocessor/Microprocessor.srcs/sources_1/new/MICROPROCESSOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sfarhat/Bureau/4A/Projet_Syst-me_Info23/Microprocessor/Microprocessor.srcs/sources_1/new/PIPELINE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PIPELINE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sfarhat/Bureau/4A/Projet_Syst-me_Info23/Microprocessor/Microprocessor.srcs/sources_1/new/REGISTER_FILE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sfarhat/Bureau/4A/Projet_Syst-me_Info23/Microprocessor/Microprocessor.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sfarhat/Bureau/4A/Projet_Syst-me_Info23/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
