<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="matrix_multiply_16x16.cpp:47:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 256 has been inferred" BundleName="gmem_a" VarName="A" LoopLoc="matrix_multiply_16x16.cpp:47:26" LoopName="VITIS_LOOP_47_1" ParentFunc="matrix_multiply_16x16(ap_int&lt;8&gt; (*) [16], ap_int&lt;8&gt; (*) [16], ap_int&lt;16&gt; (*) [16])" Length="256" Direction="read" AccessID="A3seq" OrigID="for.inc.load.7" OrigAccess-DebugLoc="matrix_multiply_16x16.cpp:50:41" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="matrix_multiply_16x16.cpp:70:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 256 has been inferred" BundleName="gmem_c" VarName="C" LoopLoc="matrix_multiply_16x16.cpp:70:26" LoopName="VITIS_LOOP_70_5" ParentFunc="matrix_multiply_16x16(ap_int&lt;8&gt; (*) [16], ap_int&lt;8&gt; (*) [16], ap_int&lt;16&gt; (*) [16])" Length="256" Direction="write" AccessID="C4seq" OrigID="for.inc58.store.9" OrigAccess-DebugLoc="matrix_multiply_16x16.cpp:73:25" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="matrix_multiply_16x16.cpp:59:30" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem_b" VarName="B" LoopLoc="matrix_multiply_16x16.cpp:59:30" LoopName="VITIS_LOOP_59_4" ParentFunc="matrix_multiply_16x16(ap_int&lt;8&gt; (*) [16], ap_int&lt;8&gt; (*) [16], ap_int&lt;16&gt; (*) [16])" OrigID="for.inc32.load.5" OrigAccess-DebugLoc="matrix_multiply_16x16.cpp:60:41" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="matrix_multiply_16x16.cpp:49:30" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_a" VarName="A" LoopLoc="matrix_multiply_16x16.cpp:49:30" LoopName="VITIS_LOOP_49_2" ParentFunc="matrix_multiply_16x16(ap_int&lt;8&gt; (*) [16], ap_int&lt;8&gt; (*) [16], ap_int&lt;16&gt; (*) [16])" OrigID="A3seq" OrigAccess-DebugLoc="matrix_multiply_16x16.cpp:47:31" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="matrix_multiply_16x16.cpp:72:30" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_c" VarName="C" LoopLoc="matrix_multiply_16x16.cpp:72:30" LoopName="VITIS_LOOP_72_6" ParentFunc="matrix_multiply_16x16(ap_int&lt;8&gt; (*) [16], ap_int&lt;8&gt; (*) [16], ap_int&lt;16&gt; (*) [16])" OrigID="C4seq" OrigAccess-DebugLoc="matrix_multiply_16x16.cpp:70:31" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="matrix_multiply_16x16.cpp:47:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 256 and bit width 8 in loop 'VITIS_LOOP_47_1'(matrix_multiply_16x16.cpp:47:26) has been inferred on bundle 'gmem_a'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_a" LoopLoc="matrix_multiply_16x16.cpp:47:26" LoopName="VITIS_LOOP_47_1" Length="256" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="matrix_multiply_16x16.cpp:70:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 256 and bit width 16 in loop 'VITIS_LOOP_70_5'(matrix_multiply_16x16.cpp:70:26) has been inferred on bundle 'gmem_c'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_c" LoopLoc="matrix_multiply_16x16.cpp:70:26" LoopName="VITIS_LOOP_70_5" Length="256" Width="16" Direction="write"/>
</VitisHLS:BurstInfo>

