
run:
	iverilog -o my_design -c counter.fl
	vvp my_design

synth:
	yosys counter.ys
