verilog xil_defaultlib --include "../../../../vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../vivado.srcs/sources_1/bd/design_1/ipshared/798b/hdl" --include "../../../../vivado.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1" \
"../../../bd/design_1/ipshared/70e6/hdl/Upsampling_Bayes_v1_0_S00_AXIS.v" \
"../../../bd/design_1/ipshared/70e6/hdl/Upsampling_Bayes_v1_0_M00_AXIS.v" \
"../../../bd/design_1/ipshared/70e6/hdl/Upsampling_Bayes_v1_0.v" \
"../../../bd/design_1/ip/design_1_Upsampling_Bayes_0_1/sim/design_1_Upsampling_Bayes_0_1.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \
"../../../../vivado.srcs/sources_1/bd/design_1/ipshared/9097/src/mmcme2_drp.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" \
"../../../bd/design_1/ip/design_1_xbar_3/sim/design_1_xbar_3.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_cc_1/sim/design_1_auto_cc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
