

================================================================
== Vitis HLS Report for 'matrixmul_3_Pipeline_loop_input_A1_loop_input_A2'
================================================================
* Date:           Thu May 22 14:54:06 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        matrixmul_3
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynq
* Target device:  xa7z020-clg400-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.731 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_input_A1_loop_input_A2  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [../mat_mul.cpp:142]   --->   Operation 5 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [../mat_mul.cpp:142]   --->   Operation 6 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_A, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln142 = store i4 0, i4 %row" [../mat_mul.cpp:142]   --->   Operation 10 'store' 'store_ln142' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln142 = store i4 0, i4 %col" [../mat_mul.cpp:142]   --->   Operation 11 'store' 'store_ln142' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln147 = br void %for.inc" [../mat_mul.cpp:147]   --->   Operation 12 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [../mat_mul.cpp:147]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.87ns)   --->   "%icmp_ln147 = icmp_eq  i7 %indvar_flatten_load, i7 64" [../mat_mul.cpp:147]   --->   Operation 14 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.87ns)   --->   "%add_ln147_1 = add i7 %indvar_flatten_load, i7 1" [../mat_mul.cpp:147]   --->   Operation 15 'add' 'add_ln147_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %for.inc6, void %for.inc21.preheader.exitStub" [../mat_mul.cpp:147]   --->   Operation 16 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln147 = store i7 %add_ln147_1, i7 %indvar_flatten" [../mat_mul.cpp:147]   --->   Operation 17 'store' 'store_ln147' <Predicate = (!icmp_ln147)> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln147)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.73>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%col_load = load i4 %col" [../mat_mul.cpp:148]   --->   Operation 18 'load' 'col_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%row_load = load i4 %row" [../mat_mul.cpp:147]   --->   Operation 19 'load' 'row_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln147 = add i4 %row_load, i4 1" [../mat_mul.cpp:147]   --->   Operation 20 'add' 'add_ln147' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_input_A1_loop_input_A2_str"   --->   Operation 21 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%icmp_ln148 = icmp_eq  i4 %col_load, i4 8" [../mat_mul.cpp:148]   --->   Operation 23 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.02ns)   --->   "%select_ln142 = select i1 %icmp_ln148, i4 0, i4 %col_load" [../mat_mul.cpp:142]   --->   Operation 24 'select' 'select_ln142' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.02ns)   --->   "%select_ln147 = select i1 %icmp_ln148, i4 %add_ln147, i4 %row_load" [../mat_mul.cpp:147]   --->   Operation 25 'select' 'select_ln147' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i4 %select_ln147" [../mat_mul.cpp:147]   --->   Operation 26 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%input_A_addr = getelementptr i32 %input_A, i64 0, i64 %zext_ln147" [../mat_mul.cpp:147]   --->   Operation 27 'getelementptr' 'input_A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%input_A_1_addr = getelementptr i32 %input_A_1, i64 0, i64 %zext_ln147" [../mat_mul.cpp:147]   --->   Operation 28 'getelementptr' 'input_A_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%input_A_2_addr = getelementptr i32 %input_A_2, i64 0, i64 %zext_ln147" [../mat_mul.cpp:147]   --->   Operation 29 'getelementptr' 'input_A_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%input_A_3_addr = getelementptr i32 %input_A_3, i64 0, i64 %zext_ln147" [../mat_mul.cpp:147]   --->   Operation 30 'getelementptr' 'input_A_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%input_A_4_addr = getelementptr i32 %input_A_4, i64 0, i64 %zext_ln147" [../mat_mul.cpp:147]   --->   Operation 31 'getelementptr' 'input_A_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%input_A_5_addr = getelementptr i32 %input_A_5, i64 0, i64 %zext_ln147" [../mat_mul.cpp:147]   --->   Operation 32 'getelementptr' 'input_A_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%input_A_6_addr = getelementptr i32 %input_A_6, i64 0, i64 %zext_ln147" [../mat_mul.cpp:147]   --->   Operation 33 'getelementptr' 'input_A_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%input_A_7_addr = getelementptr i32 %input_A_7, i64 0, i64 %zext_ln147" [../mat_mul.cpp:147]   --->   Operation 34 'getelementptr' 'input_A_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i4 %select_ln142" [../mat_mul.cpp:148]   --->   Operation 35 'trunc' 'trunc_ln148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../mat_mul.cpp:142]   --->   Operation 36 'specpipeline' 'specpipeline_ln142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.51ns)   --->   "%in_A_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_A" [../mat_mul.cpp:151]   --->   Operation 37 'read' 'in_A_read' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.48> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%local_stream_data = trunc i64 %in_A_read" [../mat_mul.cpp:151]   --->   Operation 38 'trunc' 'local_stream_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.65ns)   --->   "%switch_ln152 = switch i3 %trunc_ln148, void %arrayidx56.case.7, i3 0, void %arrayidx56.case.0, i3 1, void %arrayidx56.case.1, i3 2, void %arrayidx56.case.2, i3 3, void %arrayidx56.case.3, i3 4, void %arrayidx56.case.4, i3 5, void %arrayidx56.case.5, i3 6, void %arrayidx56.case.6" [../mat_mul.cpp:152]   --->   Operation 39 'switch' 'switch_ln152' <Predicate = true> <Delay = 1.65>
ST_2 : Operation 40 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln152 = store i32 %local_stream_data, i3 %input_A_6_addr" [../mat_mul.cpp:152]   --->   Operation 40 'store' 'store_ln152' <Predicate = (trunc_ln148 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln152 = br void %arrayidx56.exit" [../mat_mul.cpp:152]   --->   Operation 41 'br' 'br_ln152' <Predicate = (trunc_ln148 == 6)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln152 = store i32 %local_stream_data, i3 %input_A_5_addr" [../mat_mul.cpp:152]   --->   Operation 42 'store' 'store_ln152' <Predicate = (trunc_ln148 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln152 = br void %arrayidx56.exit" [../mat_mul.cpp:152]   --->   Operation 43 'br' 'br_ln152' <Predicate = (trunc_ln148 == 5)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln152 = store i32 %local_stream_data, i3 %input_A_4_addr" [../mat_mul.cpp:152]   --->   Operation 44 'store' 'store_ln152' <Predicate = (trunc_ln148 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln152 = br void %arrayidx56.exit" [../mat_mul.cpp:152]   --->   Operation 45 'br' 'br_ln152' <Predicate = (trunc_ln148 == 4)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln152 = store i32 %local_stream_data, i3 %input_A_3_addr" [../mat_mul.cpp:152]   --->   Operation 46 'store' 'store_ln152' <Predicate = (trunc_ln148 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln152 = br void %arrayidx56.exit" [../mat_mul.cpp:152]   --->   Operation 47 'br' 'br_ln152' <Predicate = (trunc_ln148 == 3)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln152 = store i32 %local_stream_data, i3 %input_A_2_addr" [../mat_mul.cpp:152]   --->   Operation 48 'store' 'store_ln152' <Predicate = (trunc_ln148 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln152 = br void %arrayidx56.exit" [../mat_mul.cpp:152]   --->   Operation 49 'br' 'br_ln152' <Predicate = (trunc_ln148 == 2)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln152 = store i32 %local_stream_data, i3 %input_A_1_addr" [../mat_mul.cpp:152]   --->   Operation 50 'store' 'store_ln152' <Predicate = (trunc_ln148 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln152 = br void %arrayidx56.exit" [../mat_mul.cpp:152]   --->   Operation 51 'br' 'br_ln152' <Predicate = (trunc_ln148 == 1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln152 = store i32 %local_stream_data, i3 %input_A_addr" [../mat_mul.cpp:152]   --->   Operation 52 'store' 'store_ln152' <Predicate = (trunc_ln148 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln152 = br void %arrayidx56.exit" [../mat_mul.cpp:152]   --->   Operation 53 'br' 'br_ln152' <Predicate = (trunc_ln148 == 0)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln152 = store i32 %local_stream_data, i3 %input_A_7_addr" [../mat_mul.cpp:152]   --->   Operation 54 'store' 'store_ln152' <Predicate = (trunc_ln148 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln152 = br void %arrayidx56.exit" [../mat_mul.cpp:152]   --->   Operation 55 'br' 'br_ln152' <Predicate = (trunc_ln148 == 7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.73ns)   --->   "%add_ln148 = add i4 %select_ln142, i4 1" [../mat_mul.cpp:148]   --->   Operation 56 'add' 'add_ln148' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln142 = store i4 %select_ln147, i4 %row" [../mat_mul.cpp:142]   --->   Operation 57 'store' 'store_ln142' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln142 = store i4 %add_ln148, i4 %col" [../mat_mul.cpp:142]   --->   Operation 58 'store' 'store_ln142' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln148 = br void %for.inc" [../mat_mul.cpp:148]   --->   Operation 59 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.046ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [14]  (1.588 ns)
	'load' operation 7 bit ('indvar_flatten_load', ../mat_mul.cpp:147) on local variable 'indvar_flatten' [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln147', ../mat_mul.cpp:147) [20]  (1.870 ns)
	'store' operation 0 bit ('store_ln147', ../mat_mul.cpp:147) of variable 'add_ln147_1', ../mat_mul.cpp:147 on local variable 'indvar_flatten' [72]  (1.588 ns)

 <State 2>: 6.731ns
The critical path consists of the following:
	'load' operation 4 bit ('col_load', ../mat_mul.cpp:148) on local variable 'col', ../mat_mul.cpp:142 [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln148', ../mat_mul.cpp:148) [29]  (1.735 ns)
	'select' operation 4 bit ('select_ln142', ../mat_mul.cpp:142) [30]  (1.024 ns)
	'store' operation 0 bit ('store_ln152', ../mat_mul.cpp:152) of variable 'local_stream.data', ../mat_mul.cpp:151 on array 'input_A_2' [59]  (2.322 ns)
	blocking operation 1.65 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
