

================================================================
== Vitis HLS Report for 'computing'
================================================================
* Date:           Sat Dec  9 20:27:37 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        final_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.812 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_213_1  |    16384|    16384|         1|          1|          1|  16384|       yes|
        |- VITIS_LOOP_221_2  |      512|      512|         1|          1|          1|    512|       yes|
        |- VITIS_LOOP_236_3  |        ?|        ?|        18|         16|          1|      ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 16, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 16, D = 18, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 26 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 25 6 
24 --> 26 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%hash_table_0 = alloca i64 1" [Server/LZW_new.cpp:203->Server/LZW_new.cpp:275]   --->   Operation 27 'alloca' 'hash_table_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%hash_table_1 = alloca i64 1" [Server/LZW_new.cpp:203->Server/LZW_new.cpp:275]   --->   Operation 28 'alloca' 'hash_table_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%my_assoc_mem_upper_key_mem = alloca i64 1" [Server/LZW_new.cpp:204->Server/LZW_new.cpp:275]   --->   Operation 29 'alloca' 'my_assoc_mem_upper_key_mem' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%my_assoc_mem_middle_key_mem = alloca i64 1" [Server/LZW_new.cpp:204->Server/LZW_new.cpp:275]   --->   Operation 30 'alloca' 'my_assoc_mem_middle_key_mem' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%my_assoc_mem_lower_key_mem = alloca i64 1" [Server/LZW_new.cpp:204->Server/LZW_new.cpp:275]   --->   Operation 31 'alloca' 'my_assoc_mem_lower_key_mem' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%my_assoc_mem_value = alloca i64 1" [Server/LZW_new.cpp:204->Server/LZW_new.cpp:275]   --->   Operation 32 'alloca' 'my_assoc_mem_value' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty_6, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_6, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputsize, void @empty_6, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_6, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputsize, void @empty_6, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty_6, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%br_ln213 = br void" [Server/LZW_new.cpp:213->Server/LZW_new.cpp:275]   --->   Operation 39 'br' 'br_ln213' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i = phi i16 %add_ln213, void %.split12.i, i16 0, void %entry" [Server/LZW_new.cpp:213->Server/LZW_new.cpp:275]   --->   Operation 40 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %i, i32 15" [Server/LZW_new.cpp:213->Server/LZW_new.cpp:275]   --->   Operation 42 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln213 = br i1 %tmp, void %.split12.i, void %.preheader.i.preheader" [Server/LZW_new.cpp:213->Server/LZW_new.cpp:275]   --->   Operation 44 'br' 'br_ln213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.01ns)   --->   "%add_ln213 = add i16 %i, i16 2" [Server/LZW_new.cpp:213->Server/LZW_new.cpp:275]   --->   Operation 45 'add' 'add_ln213' <Predicate = (!tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%i_cast31_i = zext i16 %i" [Server/LZW_new.cpp:213->Server/LZW_new.cpp:275]   --->   Operation 46 'zext' 'i_cast31_i' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty_51 = trunc i16 %i" [Server/LZW_new.cpp:213->Server/LZW_new.cpp:275]   --->   Operation 47 'trunc' 'empty_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln213 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [Server/LZW_new.cpp:213->Server/LZW_new.cpp:275]   --->   Operation 48 'specloopname' 'specloopname_ln213' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%hash_table_0_addr = getelementptr i33 %hash_table_0, i64 0, i64 %i_cast31_i" [Server/LZW_new.cpp:216->Server/LZW_new.cpp:275]   --->   Operation 49 'getelementptr' 'hash_table_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.35ns)   --->   "%store_ln216 = store i33 0, i15 %hash_table_0_addr" [Server/LZW_new.cpp:216->Server/LZW_new.cpp:275]   --->   Operation 50 'store' 'store_ln216' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%hash_table_1_addr = getelementptr i33 %hash_table_1, i64 0, i64 %i_cast31_i" [Server/LZW_new.cpp:217->Server/LZW_new.cpp:275]   --->   Operation 51 'getelementptr' 'hash_table_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.35ns)   --->   "%store_ln217 = store i33 0, i15 %hash_table_1_addr" [Server/LZW_new.cpp:217->Server/LZW_new.cpp:275]   --->   Operation 52 'store' 'store_ln217' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln213 = or i15 %empty_51, i15 1" [Server/LZW_new.cpp:213->Server/LZW_new.cpp:275]   --->   Operation 53 'or' 'or_ln213' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i15 %or_ln213" [Server/LZW_new.cpp:216->Server/LZW_new.cpp:275]   --->   Operation 54 'zext' 'zext_ln216' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%hash_table_0_addr_1 = getelementptr i33 %hash_table_0, i64 0, i64 %zext_ln216" [Server/LZW_new.cpp:216->Server/LZW_new.cpp:275]   --->   Operation 55 'getelementptr' 'hash_table_0_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.35ns)   --->   "%store_ln216 = store i33 0, i15 %hash_table_0_addr_1" [Server/LZW_new.cpp:216->Server/LZW_new.cpp:275]   --->   Operation 56 'store' 'store_ln216' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%hash_table_1_addr_1 = getelementptr i33 %hash_table_1, i64 0, i64 %zext_ln216" [Server/LZW_new.cpp:217->Server/LZW_new.cpp:275]   --->   Operation 57 'getelementptr' 'hash_table_1_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.35ns)   --->   "%store_ln217 = store i33 0, i15 %hash_table_1_addr_1" [Server/LZW_new.cpp:217->Server/LZW_new.cpp:275]   --->   Operation 58 'store' 'store_ln217' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.48>
ST_3 : Operation 60 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader.i"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 2.21>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%i_1 = phi i10 %add_ln221, void %.split10.i, i10 0, void %.preheader.i.preheader" [Server/LZW_new.cpp:221->Server/LZW_new.cpp:275]   --->   Operation 61 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.93ns)   --->   "%add_ln221 = add i10 %i_1, i10 1" [Server/LZW_new.cpp:221->Server/LZW_new.cpp:275]   --->   Operation 62 'add' 'add_ln221' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.85ns)   --->   "%icmp_ln221 = icmp_eq  i10 %i_1, i10 512" [Server/LZW_new.cpp:221->Server/LZW_new.cpp:275]   --->   Operation 64 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 65 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %icmp_ln221, void %.split10.i, void" [Server/LZW_new.cpp:221->Server/LZW_new.cpp:275]   --->   Operation 66 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%i_1_cast_i = zext i10 %i_1" [Server/LZW_new.cpp:221->Server/LZW_new.cpp:275]   --->   Operation 67 'zext' 'i_1_cast_i' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln221 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [Server/LZW_new.cpp:221->Server/LZW_new.cpp:275]   --->   Operation 68 'specloopname' 'specloopname_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%my_assoc_mem_upper_key_mem_addr = getelementptr i64 %my_assoc_mem_upper_key_mem, i64 0, i64 %i_1_cast_i" [Server/LZW_new.cpp:223->Server/LZW_new.cpp:275]   --->   Operation 69 'getelementptr' 'my_assoc_mem_upper_key_mem_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.35ns)   --->   "%store_ln223 = store i64 0, i9 %my_assoc_mem_upper_key_mem_addr" [Server/LZW_new.cpp:223->Server/LZW_new.cpp:275]   --->   Operation 70 'store' 'store_ln223' <Predicate = (!icmp_ln221)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%my_assoc_mem_middle_key_mem_addr = getelementptr i64 %my_assoc_mem_middle_key_mem, i64 0, i64 %i_1_cast_i" [Server/LZW_new.cpp:224->Server/LZW_new.cpp:275]   --->   Operation 71 'getelementptr' 'my_assoc_mem_middle_key_mem_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.35ns)   --->   "%store_ln224 = store i64 0, i9 %my_assoc_mem_middle_key_mem_addr" [Server/LZW_new.cpp:224->Server/LZW_new.cpp:275]   --->   Operation 72 'store' 'store_ln224' <Predicate = (!icmp_ln221)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%my_assoc_mem_lower_key_mem_addr = getelementptr i64 %my_assoc_mem_lower_key_mem, i64 0, i64 %i_1_cast_i" [Server/LZW_new.cpp:225->Server/LZW_new.cpp:275]   --->   Operation 73 'getelementptr' 'my_assoc_mem_lower_key_mem_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.35ns)   --->   "%store_ln225 = store i64 0, i9 %my_assoc_mem_lower_key_mem_addr" [Server/LZW_new.cpp:225->Server/LZW_new.cpp:275]   --->   Operation 74 'store' 'store_ln225' <Predicate = (!icmp_ln221)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.i"   --->   Operation 75 'br' 'br_ln0' <Predicate = (!icmp_ln221)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.75>
ST_5 : Operation 76 [1/1] (2.43ns)   --->   "%tmp_25 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_r" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 76 'read' 'tmp_25' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 75> <FIFO>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i8 %tmp_25" [Server/LZW_new.cpp:231->Server/LZW_new.cpp:275]   --->   Operation 77 'zext' 'zext_ln231' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.97ns)   --->   "%tmp_26 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %inputsize" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 78 'read' 'tmp_26' <Predicate = true> <Delay = 1.97> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.97> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 75> <FIFO>
ST_5 : Operation 79 [1/1] (1.11ns)   --->   "%icmp_ln236 = icmp_sgt  i32 %tmp_26, i32 0" [Server/LZW_new.cpp:236->Server/LZW_new.cpp:275]   --->   Operation 79 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.54ns)   --->   "%br_ln236 = br i1 %icmp_ln236, void %.exit, void %.lr.ph.i.preheader" [Server/LZW_new.cpp:236->Server/LZW_new.cpp:275]   --->   Operation 80 'br' 'br_ln236' <Predicate = true> <Delay = 0.54>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%prefix_code_1 = alloca i32 1"   --->   Operation 81 'alloca' 'prefix_code_1' <Predicate = (icmp_ln236)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%my_assoc_mem_fill_1 = alloca i32 1"   --->   Operation 82 'alloca' 'my_assoc_mem_fill_1' <Predicate = (icmp_ln236)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%output_pos = alloca i32 1"   --->   Operation 83 'alloca' 'output_pos' <Predicate = (icmp_ln236)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%value = alloca i32 1"   --->   Operation 84 'alloca' 'value' <Predicate = (icmp_ln236)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 256, i32 %value"   --->   Operation 85 'store' 'store_ln0' <Predicate = (icmp_ln236)> <Delay = 0.48>
ST_5 : Operation 86 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %output_pos"   --->   Operation 86 'store' 'store_ln0' <Predicate = (icmp_ln236)> <Delay = 0.48>
ST_5 : Operation 87 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %my_assoc_mem_fill_1"   --->   Operation 87 'store' 'store_ln0' <Predicate = (icmp_ln236)> <Delay = 0.48>
ST_5 : Operation 88 [1/1] (0.66ns)   --->   "%store_ln231 = store i16 %zext_ln231, i16 %prefix_code_1" [Server/LZW_new.cpp:231->Server/LZW_new.cpp:275]   --->   Operation 88 'store' 'store_ln231' <Predicate = (icmp_ln236)> <Delay = 0.66>
ST_5 : Operation 89 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.lr.ph.i"   --->   Operation 89 'br' 'br_ln0' <Predicate = (icmp_ln236)> <Delay = 0.48>

State 6 <SV = 5> <Delay = 2.30>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %i_3, void %_Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i, i31 0, void %.lr.ph.i.preheader"   --->   Operation 90 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%i_2_cast_i = zext i31 %i_2" [Server/LZW_new.cpp:237->Server/LZW_new.cpp:275]   --->   Operation 91 'zext' 'i_2_cast_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.11ns)   --->   "%icmp_ln236_1 = icmp_slt  i32 %i_2_cast_i, i32 %tmp_26" [Server/LZW_new.cpp:236->Server/LZW_new.cpp:275]   --->   Operation 92 'icmp' 'icmp_ln236_1' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (1.19ns)   --->   "%i_3 = add i31 %i_2, i31 1" [Server/LZW_new.cpp:237->Server/LZW_new.cpp:275]   --->   Operation 93 'add' 'i_3' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i31 %i_3" [Server/LZW_new.cpp:237->Server/LZW_new.cpp:275]   --->   Operation 94 'zext' 'zext_ln237' <Predicate = (icmp_ln236_1)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.11ns)   --->   "%icmp_ln237 = icmp_eq  i32 %zext_ln237, i32 %tmp_26" [Server/LZW_new.cpp:237->Server/LZW_new.cpp:275]   --->   Operation 95 'icmp' 'icmp_ln237' <Predicate = (icmp_ln236_1)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %icmp_ln237, void %.split.0.i, void" [Server/LZW_new.cpp:237->Server/LZW_new.cpp:275]   --->   Operation 96 'br' 'br_ln237' <Predicate = (icmp_ln236_1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.46>
ST_7 : Operation 97 [1/1] (2.43ns)   --->   "%tmp_27 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_r" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'read' 'tmp_27' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 75> <FIFO>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln181 = trunc i8 %tmp_27" [Server/LZW_new.cpp:181]   --->   Operation 98 'trunc' 'trunc_ln181' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i5.i1.i3.i1, i1 %trunc_ln181, i5 0, i1 %trunc_ln181, i3 0, i1 %trunc_ln181" [Server/LZW_new.cpp:27]   --->   Operation 99 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i11 %or_ln" [Server/LZW_new.cpp:25]   --->   Operation 100 'zext' 'zext_ln25' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_27, i32 1" [Server/LZW_new.cpp:25]   --->   Operation 101 'bitselect' 'tmp_4' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i1 %tmp_4" [Server/LZW_new.cpp:25]   --->   Operation 102 'zext' 'zext_ln25_1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.94ns)   --->   "%add_ln25 = add i12 %zext_ln25, i12 %zext_ln25_1" [Server/LZW_new.cpp:25]   --->   Operation 103 'add' 'add_ln25' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i12 %add_ln25" [Server/LZW_new.cpp:26]   --->   Operation 104 'zext' 'zext_ln26' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %add_ln25, i10 0" [Server/LZW_new.cpp:26]   --->   Operation 105 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (1.08ns)   --->   "%add_ln26 = add i22 %shl_ln, i22 %zext_ln26" [Server/LZW_new.cpp:26]   --->   Operation 106 'add' 'add_ln26' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln26, i32 6, i32 21" [Server/LZW_new.cpp:27]   --->   Operation 107 'partselect' 'lshr_ln1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_27, i32 2" [Server/LZW_new.cpp:25]   --->   Operation 108 'bitselect' 'tmp_5' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_27, i32 3" [Server/LZW_new.cpp:25]   --->   Operation 109 'bitselect' 'tmp_6' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_27, i32 4" [Server/LZW_new.cpp:25]   --->   Operation 110 'bitselect' 'tmp_7' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_27, i32 5" [Server/LZW_new.cpp:25]   --->   Operation 111 'bitselect' 'tmp_8' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_27, i32 6" [Server/LZW_new.cpp:25]   --->   Operation 112 'bitselect' 'tmp_9' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_27, i32 7" [Server/LZW_new.cpp:25]   --->   Operation 113 'bitselect' 'tmp_10' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.77>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i16 %lshr_ln1" [Server/LZW_new.cpp:27]   --->   Operation 114 'zext' 'zext_ln27' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.40ns)   --->   "%xor_ln27 = xor i22 %zext_ln27, i22 %add_ln26" [Server/LZW_new.cpp:27]   --->   Operation 115 'xor' 'xor_ln27' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i22 %xor_ln27" [Server/LZW_new.cpp:25]   --->   Operation 116 'zext' 'zext_ln25_2' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln25_3 = zext i1 %tmp_5" [Server/LZW_new.cpp:25]   --->   Operation 117 'zext' 'zext_ln25_3' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln25_21 = zext i1 %tmp_5" [Server/LZW_new.cpp:25]   --->   Operation 118 'zext' 'zext_ln25_21' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i22 %xor_ln27" [Server/LZW_new.cpp:25]   --->   Operation 119 'trunc' 'trunc_ln25' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (1.08ns)   --->   "%add_ln25_1 = add i23 %zext_ln25_2, i23 %zext_ln25_3" [Server/LZW_new.cpp:25]   --->   Operation 120 'add' 'add_ln25_1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i23 %add_ln25_1" [Server/LZW_new.cpp:26]   --->   Operation 121 'zext' 'zext_ln26_1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i23 %add_ln25_1" [Server/LZW_new.cpp:26]   --->   Operation 122 'trunc' 'trunc_ln26' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln26_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln26, i10 0" [Server/LZW_new.cpp:26]   --->   Operation 123 'bitconcatenate' 'shl_ln26_1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i23 %add_ln25_1" [Server/LZW_new.cpp:26]   --->   Operation 124 'zext' 'zext_ln26_2' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln26_12 = trunc i23 %add_ln25_1" [Server/LZW_new.cpp:26]   --->   Operation 125 'trunc' 'trunc_ln26_12' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_12, i10 0" [Server/LZW_new.cpp:26]   --->   Operation 126 'bitconcatenate' 'trunc_ln1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (1.20ns)   --->   "%add_ln26_1 = add i32 %shl_ln26_1, i32 %zext_ln26_1" [Server/LZW_new.cpp:26]   --->   Operation 127 'add' 'add_ln26_1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%lshr_ln27_1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_1, i32 6, i32 31" [Server/LZW_new.cpp:27]   --->   Operation 128 'partselect' 'lshr_ln27_1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_2)   --->   "%zext_ln27_1 = zext i26 %lshr_ln27_1" [Server/LZW_new.cpp:27]   --->   Operation 129 'zext' 'zext_ln27_1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27 = add i15 %trunc_ln25, i15 %zext_ln25_21" [Server/LZW_new.cpp:27]   --->   Operation 130 'add' 'add_ln27' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i23 %add_ln25_1" [Server/LZW_new.cpp:27]   --->   Operation 131 'trunc' 'trunc_ln27' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27, i10 0" [Server/LZW_new.cpp:27]   --->   Operation 132 'bitconcatenate' 'trunc_ln27_2' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (1.13ns)   --->   "%add_ln27_1 = add i26 %trunc_ln1, i26 %zext_ln26_2" [Server/LZW_new.cpp:27]   --->   Operation 133 'add' 'add_ln27_1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_2)   --->   "%xor_ln27_1 = xor i32 %zext_ln27_1, i32 %add_ln26_1" [Server/LZW_new.cpp:27]   --->   Operation 134 'xor' 'xor_ln27_1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_2)   --->   "%zext_ln25_4 = zext i1 %tmp_6" [Server/LZW_new.cpp:25]   --->   Operation 135 'zext' 'zext_ln25_4' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln25_19 = add i15 %trunc_ln27_2, i15 %add_ln27" [Server/LZW_new.cpp:25]   --->   Operation 136 'add' 'add_ln25_19' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_1, i32 6, i32 20" [Server/LZW_new.cpp:25]   --->   Operation 137 'partselect' 'trunc_ln25_1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.33ns)   --->   "%xor_ln25 = xor i26 %lshr_ln27_1, i26 %add_ln27_1" [Server/LZW_new.cpp:25]   --->   Operation 138 'xor' 'xor_ln25' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln25_22 = zext i1 %tmp_6" [Server/LZW_new.cpp:25]   --->   Operation 139 'zext' 'zext_ln25_22' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln25_2 = add i32 %xor_ln27_1, i32 %zext_ln25_4" [Server/LZW_new.cpp:25]   --->   Operation 140 'add' 'add_ln25_2' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.42ns)   --->   "%xor_ln26 = xor i15 %trunc_ln25_1, i15 %add_ln25_19" [Server/LZW_new.cpp:26]   --->   Operation 141 'xor' 'xor_ln26' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i1 %tmp_6" [Server/LZW_new.cpp:26]   --->   Operation 142 'zext' 'zext_ln26_3' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln26_14 = trunc i32 %add_ln25_2" [Server/LZW_new.cpp:26]   --->   Operation 143 'trunc' 'trunc_ln26_14' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_14, i10 0" [Server/LZW_new.cpp:26]   --->   Operation 144 'bitconcatenate' 'trunc_ln26_1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln27_3 = trunc i32 %add_ln25_2" [Server/LZW_new.cpp:27]   --->   Operation 145 'trunc' 'trunc_ln27_3' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln27_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_3, i10 0" [Server/LZW_new.cpp:27]   --->   Operation 146 'bitconcatenate' 'trunc_ln27_4' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_2 = add i26 %xor_ln25, i26 %zext_ln25_22" [Server/LZW_new.cpp:27]   --->   Operation 147 'add' 'add_ln27_2' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 148 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_3 = add i26 %add_ln27_2, i26 %trunc_ln26_1" [Server/LZW_new.cpp:27]   --->   Operation 148 'add' 'add_ln27_3' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_20 = add i15 %xor_ln26, i15 %zext_ln26_3" [Server/LZW_new.cpp:25]   --->   Operation 149 'add' 'add_ln25_20' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 150 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln25_21 = add i15 %add_ln25_20, i15 %trunc_ln27_4" [Server/LZW_new.cpp:25]   --->   Operation 150 'add' 'add_ln25_21' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 9 <SV = 8> <Delay = 4.81>
ST_9 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_2)   --->   "%shl_ln26 = shl i32 %add_ln25_2, i32 10" [Server/LZW_new.cpp:26]   --->   Operation 151 'shl' 'shl_ln26' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln26_2 = add i32 %shl_ln26, i32 %add_ln25_2" [Server/LZW_new.cpp:26]   --->   Operation 152 'add' 'add_ln26_2' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%lshr_ln27_2 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_2, i32 6, i32 31" [Server/LZW_new.cpp:27]   --->   Operation 153 'partselect' 'lshr_ln27_2' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_3)   --->   "%zext_ln27_2 = zext i26 %lshr_ln27_2" [Server/LZW_new.cpp:27]   --->   Operation 154 'zext' 'zext_ln27_2' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_3)   --->   "%xor_ln27_2 = xor i32 %zext_ln27_2, i32 %add_ln26_2" [Server/LZW_new.cpp:27]   --->   Operation 155 'xor' 'xor_ln27_2' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_3)   --->   "%zext_ln25_5 = zext i1 %tmp_7" [Server/LZW_new.cpp:25]   --->   Operation 156 'zext' 'zext_ln25_5' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln25_2 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_2, i32 6, i32 20" [Server/LZW_new.cpp:25]   --->   Operation 157 'partselect' 'trunc_ln25_2' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.33ns)   --->   "%xor_ln25_1 = xor i26 %lshr_ln27_2, i26 %add_ln27_3" [Server/LZW_new.cpp:25]   --->   Operation 158 'xor' 'xor_ln25_1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln25_23 = zext i1 %tmp_7" [Server/LZW_new.cpp:25]   --->   Operation 159 'zext' 'zext_ln25_23' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln25_3 = add i32 %xor_ln27_2, i32 %zext_ln25_5" [Server/LZW_new.cpp:25]   --->   Operation 160 'add' 'add_ln25_3' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_3)   --->   "%shl_ln26_2 = shl i32 %add_ln25_3, i32 10" [Server/LZW_new.cpp:26]   --->   Operation 161 'shl' 'shl_ln26_2' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.42ns)   --->   "%xor_ln26_1 = xor i15 %trunc_ln25_2, i15 %add_ln25_21" [Server/LZW_new.cpp:26]   --->   Operation 162 'xor' 'xor_ln26_1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i1 %tmp_7" [Server/LZW_new.cpp:26]   --->   Operation 163 'zext' 'zext_ln26_4' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln26_16 = trunc i32 %add_ln25_3" [Server/LZW_new.cpp:26]   --->   Operation 164 'trunc' 'trunc_ln26_16' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_16, i10 0" [Server/LZW_new.cpp:26]   --->   Operation 165 'bitconcatenate' 'trunc_ln26_2' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln26_3 = add i32 %shl_ln26_2, i32 %add_ln25_3" [Server/LZW_new.cpp:26]   --->   Operation 166 'add' 'add_ln26_3' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%lshr_ln27_3 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_3, i32 6, i32 31" [Server/LZW_new.cpp:27]   --->   Operation 167 'partselect' 'lshr_ln27_3' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_4)   --->   "%zext_ln27_3 = zext i26 %lshr_ln27_3" [Server/LZW_new.cpp:27]   --->   Operation 168 'zext' 'zext_ln27_3' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln27_5 = trunc i32 %add_ln25_3" [Server/LZW_new.cpp:27]   --->   Operation 169 'trunc' 'trunc_ln27_5' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln27_6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_5, i10 0" [Server/LZW_new.cpp:27]   --->   Operation 170 'bitconcatenate' 'trunc_ln27_6' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_4 = add i26 %xor_ln25_1, i26 %zext_ln25_23" [Server/LZW_new.cpp:27]   --->   Operation 171 'add' 'add_ln27_4' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 172 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_5 = add i26 %add_ln27_4, i26 %trunc_ln26_2" [Server/LZW_new.cpp:27]   --->   Operation 172 'add' 'add_ln27_5' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_4)   --->   "%xor_ln27_3 = xor i32 %zext_ln27_3, i32 %add_ln26_3" [Server/LZW_new.cpp:27]   --->   Operation 173 'xor' 'xor_ln27_3' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_4)   --->   "%zext_ln25_6 = zext i1 %tmp_8" [Server/LZW_new.cpp:25]   --->   Operation 174 'zext' 'zext_ln25_6' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_22 = add i15 %xor_ln26_1, i15 %zext_ln26_4" [Server/LZW_new.cpp:25]   --->   Operation 175 'add' 'add_ln25_22' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 176 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln25_23 = add i15 %add_ln25_22, i15 %trunc_ln27_6" [Server/LZW_new.cpp:25]   --->   Operation 176 'add' 'add_ln25_23' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln25_3 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_3, i32 6, i32 20" [Server/LZW_new.cpp:25]   --->   Operation 177 'partselect' 'trunc_ln25_3' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.33ns)   --->   "%xor_ln25_2 = xor i26 %lshr_ln27_3, i26 %add_ln27_5" [Server/LZW_new.cpp:25]   --->   Operation 178 'xor' 'xor_ln25_2' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln25_4 = add i32 %xor_ln27_3, i32 %zext_ln25_6" [Server/LZW_new.cpp:25]   --->   Operation 179 'add' 'add_ln25_4' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.42ns)   --->   "%xor_ln26_2 = xor i15 %trunc_ln25_3, i15 %add_ln25_23" [Server/LZW_new.cpp:26]   --->   Operation 180 'xor' 'xor_ln26_2' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln26_18 = trunc i32 %add_ln25_4" [Server/LZW_new.cpp:26]   --->   Operation 181 'trunc' 'trunc_ln26_18' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln27_7 = trunc i32 %add_ln25_4" [Server/LZW_new.cpp:27]   --->   Operation 182 'trunc' 'trunc_ln27_7' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.81>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln25_24 = zext i1 %tmp_8" [Server/LZW_new.cpp:25]   --->   Operation 183 'zext' 'zext_ln25_24' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_4)   --->   "%shl_ln26_3 = shl i32 %add_ln25_4, i32 10" [Server/LZW_new.cpp:26]   --->   Operation 184 'shl' 'shl_ln26_3' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i1 %tmp_8" [Server/LZW_new.cpp:26]   --->   Operation 185 'zext' 'zext_ln26_5' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln26_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_18, i10 0" [Server/LZW_new.cpp:26]   --->   Operation 186 'bitconcatenate' 'trunc_ln26_3' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln26_4 = add i32 %shl_ln26_3, i32 %add_ln25_4" [Server/LZW_new.cpp:26]   --->   Operation 187 'add' 'add_ln26_4' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%lshr_ln27_4 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_4, i32 6, i32 31" [Server/LZW_new.cpp:27]   --->   Operation 188 'partselect' 'lshr_ln27_4' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_5)   --->   "%zext_ln27_4 = zext i26 %lshr_ln27_4" [Server/LZW_new.cpp:27]   --->   Operation 189 'zext' 'zext_ln27_4' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln27_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_7, i10 0" [Server/LZW_new.cpp:27]   --->   Operation 190 'bitconcatenate' 'trunc_ln27_8' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_6 = add i26 %xor_ln25_2, i26 %zext_ln25_24" [Server/LZW_new.cpp:27]   --->   Operation 191 'add' 'add_ln27_6' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 192 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_7 = add i26 %add_ln27_6, i26 %trunc_ln26_3" [Server/LZW_new.cpp:27]   --->   Operation 192 'add' 'add_ln27_7' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_5)   --->   "%xor_ln27_4 = xor i32 %zext_ln27_4, i32 %add_ln26_4" [Server/LZW_new.cpp:27]   --->   Operation 193 'xor' 'xor_ln27_4' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_5)   --->   "%zext_ln25_7 = zext i1 %tmp_9" [Server/LZW_new.cpp:25]   --->   Operation 194 'zext' 'zext_ln25_7' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_24 = add i15 %xor_ln26_2, i15 %zext_ln26_5" [Server/LZW_new.cpp:25]   --->   Operation 195 'add' 'add_ln25_24' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 196 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln25_25 = add i15 %add_ln25_24, i15 %trunc_ln27_8" [Server/LZW_new.cpp:25]   --->   Operation 196 'add' 'add_ln25_25' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln25_4 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_4, i32 6, i32 20" [Server/LZW_new.cpp:25]   --->   Operation 197 'partselect' 'trunc_ln25_4' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.33ns)   --->   "%xor_ln25_3 = xor i26 %lshr_ln27_4, i26 %add_ln27_7" [Server/LZW_new.cpp:25]   --->   Operation 198 'xor' 'xor_ln25_3' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln25_25 = zext i1 %tmp_9" [Server/LZW_new.cpp:25]   --->   Operation 199 'zext' 'zext_ln25_25' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln25_5 = add i32 %xor_ln27_4, i32 %zext_ln25_7" [Server/LZW_new.cpp:25]   --->   Operation 200 'add' 'add_ln25_5' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_5)   --->   "%shl_ln26_4 = shl i32 %add_ln25_5, i32 10" [Server/LZW_new.cpp:26]   --->   Operation 201 'shl' 'shl_ln26_4' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.42ns)   --->   "%xor_ln26_3 = xor i15 %trunc_ln25_4, i15 %add_ln25_25" [Server/LZW_new.cpp:26]   --->   Operation 202 'xor' 'xor_ln26_3' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i1 %tmp_9" [Server/LZW_new.cpp:26]   --->   Operation 203 'zext' 'zext_ln26_6' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln26_20 = trunc i32 %add_ln25_5" [Server/LZW_new.cpp:26]   --->   Operation 204 'trunc' 'trunc_ln26_20' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln26_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_20, i10 0" [Server/LZW_new.cpp:26]   --->   Operation 205 'bitconcatenate' 'trunc_ln26_4' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln26_5 = add i32 %shl_ln26_4, i32 %add_ln25_5" [Server/LZW_new.cpp:26]   --->   Operation 206 'add' 'add_ln26_5' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%lshr_ln27_5 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_5, i32 6, i32 31" [Server/LZW_new.cpp:27]   --->   Operation 207 'partselect' 'lshr_ln27_5' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_6)   --->   "%zext_ln27_5 = zext i26 %lshr_ln27_5" [Server/LZW_new.cpp:27]   --->   Operation 208 'zext' 'zext_ln27_5' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln27_9 = trunc i32 %add_ln25_5" [Server/LZW_new.cpp:27]   --->   Operation 209 'trunc' 'trunc_ln27_9' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln27_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_9, i10 0" [Server/LZW_new.cpp:27]   --->   Operation 210 'bitconcatenate' 'trunc_ln27_s' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_8 = add i26 %xor_ln25_3, i26 %zext_ln25_25" [Server/LZW_new.cpp:27]   --->   Operation 211 'add' 'add_ln27_8' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 212 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_9 = add i26 %add_ln27_8, i26 %trunc_ln26_4" [Server/LZW_new.cpp:27]   --->   Operation 212 'add' 'add_ln27_9' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_6)   --->   "%xor_ln27_5 = xor i32 %zext_ln27_5, i32 %add_ln26_5" [Server/LZW_new.cpp:27]   --->   Operation 213 'xor' 'xor_ln27_5' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_6)   --->   "%zext_ln25_8 = zext i1 %tmp_10" [Server/LZW_new.cpp:25]   --->   Operation 214 'zext' 'zext_ln25_8' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_26 = add i15 %xor_ln26_3, i15 %zext_ln26_6" [Server/LZW_new.cpp:25]   --->   Operation 215 'add' 'add_ln25_26' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 216 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln25_27 = add i15 %add_ln25_26, i15 %trunc_ln27_s" [Server/LZW_new.cpp:25]   --->   Operation 216 'add' 'add_ln25_27' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln25_5 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_5, i32 6, i32 20" [Server/LZW_new.cpp:25]   --->   Operation 217 'partselect' 'trunc_ln25_5' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.33ns)   --->   "%xor_ln25_4 = xor i26 %lshr_ln27_5, i26 %add_ln27_9" [Server/LZW_new.cpp:25]   --->   Operation 218 'xor' 'xor_ln25_4' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 219 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln25_6 = add i32 %xor_ln27_5, i32 %zext_ln25_8" [Server/LZW_new.cpp:25]   --->   Operation 219 'add' 'add_ln25_6' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 220 [1/1] (0.42ns)   --->   "%xor_ln26_4 = xor i15 %trunc_ln25_5, i15 %add_ln25_27" [Server/LZW_new.cpp:26]   --->   Operation 220 'xor' 'xor_ln26_4' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln26_22 = trunc i32 %add_ln25_6" [Server/LZW_new.cpp:26]   --->   Operation 221 'trunc' 'trunc_ln26_22' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln27_10 = trunc i32 %add_ln25_6" [Server/LZW_new.cpp:27]   --->   Operation 222 'trunc' 'trunc_ln27_10' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.81>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%prefix_code_1_load_1 = load i16 %prefix_code_1" [Server/LZW_new.cpp:25]   --->   Operation 223 'load' 'prefix_code_1_load_1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln244 = trunc i16 %prefix_code_1_load_1" [Server/LZW_new.cpp:244->Server/LZW_new.cpp:275]   --->   Operation 224 'trunc' 'trunc_ln244' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln244_1 = trunc i16 %prefix_code_1_load_1" [Server/LZW_new.cpp:244->Server/LZW_new.cpp:275]   --->   Operation 225 'trunc' 'trunc_ln244_1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln25_26 = zext i1 %tmp_10" [Server/LZW_new.cpp:25]   --->   Operation 226 'zext' 'zext_ln25_26' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_6)   --->   "%shl_ln26_5 = shl i32 %add_ln25_6, i32 10" [Server/LZW_new.cpp:26]   --->   Operation 227 'shl' 'shl_ln26_5' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i1 %tmp_10" [Server/LZW_new.cpp:26]   --->   Operation 228 'zext' 'zext_ln26_7' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln26_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_22, i10 0" [Server/LZW_new.cpp:26]   --->   Operation 229 'bitconcatenate' 'trunc_ln26_5' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln26_6 = add i32 %shl_ln26_5, i32 %add_ln25_6" [Server/LZW_new.cpp:26]   --->   Operation 230 'add' 'add_ln26_6' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%lshr_ln27_6 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_6, i32 6, i32 31" [Server/LZW_new.cpp:27]   --->   Operation 231 'partselect' 'lshr_ln27_6' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_7)   --->   "%zext_ln27_6 = zext i26 %lshr_ln27_6" [Server/LZW_new.cpp:27]   --->   Operation 232 'zext' 'zext_ln27_6' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln27_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_10, i10 0" [Server/LZW_new.cpp:27]   --->   Operation 233 'bitconcatenate' 'trunc_ln27_11' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_10 = add i26 %xor_ln25_4, i26 %zext_ln25_26" [Server/LZW_new.cpp:27]   --->   Operation 234 'add' 'add_ln27_10' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 235 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_11 = add i26 %add_ln27_10, i26 %trunc_ln26_5" [Server/LZW_new.cpp:27]   --->   Operation 235 'add' 'add_ln27_11' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_7)   --->   "%xor_ln27_6 = xor i32 %zext_ln27_6, i32 %add_ln26_6" [Server/LZW_new.cpp:27]   --->   Operation 236 'xor' 'xor_ln27_6' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_7)   --->   "%zext_ln25_9 = zext i1 %trunc_ln244_1" [Server/LZW_new.cpp:25]   --->   Operation 237 'zext' 'zext_ln25_9' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_28 = add i15 %xor_ln26_4, i15 %zext_ln26_7" [Server/LZW_new.cpp:25]   --->   Operation 238 'add' 'add_ln25_28' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 239 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln25_29 = add i15 %add_ln25_28, i15 %trunc_ln27_11" [Server/LZW_new.cpp:25]   --->   Operation 239 'add' 'add_ln25_29' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln25_6 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_6, i32 6, i32 20" [Server/LZW_new.cpp:25]   --->   Operation 240 'partselect' 'trunc_ln25_6' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (0.33ns)   --->   "%xor_ln25_5 = xor i26 %lshr_ln27_6, i26 %add_ln27_11" [Server/LZW_new.cpp:25]   --->   Operation 241 'xor' 'xor_ln25_5' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln25_27 = zext i1 %trunc_ln244_1" [Server/LZW_new.cpp:25]   --->   Operation 242 'zext' 'zext_ln25_27' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln25_7 = add i32 %xor_ln27_6, i32 %zext_ln25_9" [Server/LZW_new.cpp:25]   --->   Operation 243 'add' 'add_ln25_7' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_7)   --->   "%shl_ln26_6 = shl i32 %add_ln25_7, i32 10" [Server/LZW_new.cpp:26]   --->   Operation 244 'shl' 'shl_ln26_6' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 245 [1/1] (0.42ns)   --->   "%xor_ln26_5 = xor i15 %trunc_ln25_6, i15 %add_ln25_29" [Server/LZW_new.cpp:26]   --->   Operation 245 'xor' 'xor_ln26_5' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i1 %trunc_ln244_1" [Server/LZW_new.cpp:26]   --->   Operation 246 'zext' 'zext_ln26_8' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln26_23 = trunc i32 %add_ln25_7" [Server/LZW_new.cpp:26]   --->   Operation 247 'trunc' 'trunc_ln26_23' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln26_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_23, i10 0" [Server/LZW_new.cpp:26]   --->   Operation 248 'bitconcatenate' 'trunc_ln26_6' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 249 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln26_7 = add i32 %shl_ln26_6, i32 %add_ln25_7" [Server/LZW_new.cpp:26]   --->   Operation 249 'add' 'add_ln26_7' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 250 [1/1] (0.00ns)   --->   "%lshr_ln27_7 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_7, i32 6, i32 31" [Server/LZW_new.cpp:27]   --->   Operation 250 'partselect' 'lshr_ln27_7' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_8)   --->   "%zext_ln27_7 = zext i26 %lshr_ln27_7" [Server/LZW_new.cpp:27]   --->   Operation 251 'zext' 'zext_ln27_7' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln27_12 = trunc i32 %add_ln25_7" [Server/LZW_new.cpp:27]   --->   Operation 252 'trunc' 'trunc_ln27_12' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln27_13 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_12, i10 0" [Server/LZW_new.cpp:27]   --->   Operation 253 'bitconcatenate' 'trunc_ln27_13' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_12 = add i26 %xor_ln25_5, i26 %zext_ln25_27" [Server/LZW_new.cpp:27]   --->   Operation 254 'add' 'add_ln27_12' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 255 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_13 = add i26 %add_ln27_12, i26 %trunc_ln26_6" [Server/LZW_new.cpp:27]   --->   Operation 255 'add' 'add_ln27_13' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_8)   --->   "%xor_ln27_7 = xor i32 %zext_ln27_7, i32 %add_ln26_7" [Server/LZW_new.cpp:27]   --->   Operation 256 'xor' 'xor_ln27_7' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 1" [Server/LZW_new.cpp:25]   --->   Operation 257 'bitselect' 'tmp_11' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_8)   --->   "%zext_ln25_10 = zext i1 %tmp_11" [Server/LZW_new.cpp:25]   --->   Operation 258 'zext' 'zext_ln25_10' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_30 = add i15 %xor_ln26_5, i15 %zext_ln26_8" [Server/LZW_new.cpp:25]   --->   Operation 259 'add' 'add_ln25_30' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 260 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln25_31 = add i15 %add_ln25_30, i15 %trunc_ln27_13" [Server/LZW_new.cpp:25]   --->   Operation 260 'add' 'add_ln25_31' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln25_7 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_7, i32 6, i32 20" [Server/LZW_new.cpp:25]   --->   Operation 261 'partselect' 'trunc_ln25_7' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.33ns)   --->   "%xor_ln25_6 = xor i26 %lshr_ln27_7, i26 %add_ln27_13" [Server/LZW_new.cpp:25]   --->   Operation 262 'xor' 'xor_ln25_6' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln25_8 = add i32 %xor_ln27_7, i32 %zext_ln25_10" [Server/LZW_new.cpp:25]   --->   Operation 263 'add' 'add_ln25_8' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 264 [1/1] (0.42ns)   --->   "%xor_ln26_6 = xor i15 %trunc_ln25_7, i15 %add_ln25_31" [Server/LZW_new.cpp:26]   --->   Operation 264 'xor' 'xor_ln26_6' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln26_24 = trunc i32 %add_ln25_8" [Server/LZW_new.cpp:26]   --->   Operation 265 'trunc' 'trunc_ln26_24' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln27_14 = trunc i32 %add_ln25_8" [Server/LZW_new.cpp:27]   --->   Operation 266 'trunc' 'trunc_ln27_14' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 2" [Server/LZW_new.cpp:25]   --->   Operation 267 'bitselect' 'tmp_12' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 3" [Server/LZW_new.cpp:25]   --->   Operation 268 'bitselect' 'tmp_13' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 4" [Server/LZW_new.cpp:25]   --->   Operation 269 'bitselect' 'tmp_14' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 5" [Server/LZW_new.cpp:25]   --->   Operation 270 'bitselect' 'tmp_15' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 6" [Server/LZW_new.cpp:25]   --->   Operation 271 'bitselect' 'tmp_16' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 7" [Server/LZW_new.cpp:25]   --->   Operation 272 'bitselect' 'tmp_17' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 8" [Server/LZW_new.cpp:25]   --->   Operation 273 'bitselect' 'tmp_18' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 9" [Server/LZW_new.cpp:25]   --->   Operation 274 'bitselect' 'tmp_19' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 10" [Server/LZW_new.cpp:25]   --->   Operation 275 'bitselect' 'tmp_20' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %prefix_code_1_load_1, i32 11" [Server/LZW_new.cpp:25]   --->   Operation 276 'bitselect' 'tmp_21' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 4.81>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln25_28 = zext i1 %tmp_11" [Server/LZW_new.cpp:25]   --->   Operation 277 'zext' 'zext_ln25_28' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_8)   --->   "%shl_ln26_7 = shl i32 %add_ln25_8, i32 10" [Server/LZW_new.cpp:26]   --->   Operation 278 'shl' 'shl_ln26_7' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i1 %tmp_11" [Server/LZW_new.cpp:26]   --->   Operation 279 'zext' 'zext_ln26_9' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln26_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_24, i10 0" [Server/LZW_new.cpp:26]   --->   Operation 280 'bitconcatenate' 'trunc_ln26_7' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln26_8 = add i32 %shl_ln26_7, i32 %add_ln25_8" [Server/LZW_new.cpp:26]   --->   Operation 281 'add' 'add_ln26_8' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "%lshr_ln27_8 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_8, i32 6, i32 31" [Server/LZW_new.cpp:27]   --->   Operation 282 'partselect' 'lshr_ln27_8' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_9)   --->   "%zext_ln27_8 = zext i26 %lshr_ln27_8" [Server/LZW_new.cpp:27]   --->   Operation 283 'zext' 'zext_ln27_8' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln27_15 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_14, i10 0" [Server/LZW_new.cpp:27]   --->   Operation 284 'bitconcatenate' 'trunc_ln27_15' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_14 = add i26 %xor_ln25_6, i26 %zext_ln25_28" [Server/LZW_new.cpp:27]   --->   Operation 285 'add' 'add_ln27_14' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 286 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_15 = add i26 %add_ln27_14, i26 %trunc_ln26_7" [Server/LZW_new.cpp:27]   --->   Operation 286 'add' 'add_ln27_15' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_9)   --->   "%xor_ln27_8 = xor i32 %zext_ln27_8, i32 %add_ln26_8" [Server/LZW_new.cpp:27]   --->   Operation 287 'xor' 'xor_ln27_8' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_9)   --->   "%zext_ln25_11 = zext i1 %tmp_12" [Server/LZW_new.cpp:25]   --->   Operation 288 'zext' 'zext_ln25_11' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_32 = add i15 %xor_ln26_6, i15 %zext_ln26_9" [Server/LZW_new.cpp:25]   --->   Operation 289 'add' 'add_ln25_32' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 290 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln25_33 = add i15 %add_ln25_32, i15 %trunc_ln27_15" [Server/LZW_new.cpp:25]   --->   Operation 290 'add' 'add_ln25_33' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln25_8 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_8, i32 6, i32 20" [Server/LZW_new.cpp:25]   --->   Operation 291 'partselect' 'trunc_ln25_8' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_12 : Operation 292 [1/1] (0.33ns)   --->   "%xor_ln25_7 = xor i26 %lshr_ln27_8, i26 %add_ln27_15" [Server/LZW_new.cpp:25]   --->   Operation 292 'xor' 'xor_ln25_7' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln25_29 = zext i1 %tmp_12" [Server/LZW_new.cpp:25]   --->   Operation 293 'zext' 'zext_ln25_29' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln25_9 = add i32 %xor_ln27_8, i32 %zext_ln25_11" [Server/LZW_new.cpp:25]   --->   Operation 294 'add' 'add_ln25_9' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_9)   --->   "%shl_ln26_8 = shl i32 %add_ln25_9, i32 10" [Server/LZW_new.cpp:26]   --->   Operation 295 'shl' 'shl_ln26_8' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_12 : Operation 296 [1/1] (0.42ns)   --->   "%xor_ln26_7 = xor i15 %trunc_ln25_8, i15 %add_ln25_33" [Server/LZW_new.cpp:26]   --->   Operation 296 'xor' 'xor_ln26_7' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i1 %tmp_12" [Server/LZW_new.cpp:26]   --->   Operation 297 'zext' 'zext_ln26_10' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_12 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln26_25 = trunc i32 %add_ln25_9" [Server/LZW_new.cpp:26]   --->   Operation 298 'trunc' 'trunc_ln26_25' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln26_8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_25, i10 0" [Server/LZW_new.cpp:26]   --->   Operation 299 'bitconcatenate' 'trunc_ln26_8' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln26_9 = add i32 %shl_ln26_8, i32 %add_ln25_9" [Server/LZW_new.cpp:26]   --->   Operation 300 'add' 'add_ln26_9' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%lshr_ln27_9 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_9, i32 6, i32 31" [Server/LZW_new.cpp:27]   --->   Operation 301 'partselect' 'lshr_ln27_9' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_10)   --->   "%zext_ln27_9 = zext i26 %lshr_ln27_9" [Server/LZW_new.cpp:27]   --->   Operation 302 'zext' 'zext_ln27_9' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln27_16 = trunc i32 %add_ln25_9" [Server/LZW_new.cpp:27]   --->   Operation 303 'trunc' 'trunc_ln27_16' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln27_17 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_16, i10 0" [Server/LZW_new.cpp:27]   --->   Operation 304 'bitconcatenate' 'trunc_ln27_17' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_12 : Operation 305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_16 = add i26 %xor_ln25_7, i26 %zext_ln25_29" [Server/LZW_new.cpp:27]   --->   Operation 305 'add' 'add_ln27_16' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 306 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_17 = add i26 %add_ln27_16, i26 %trunc_ln26_8" [Server/LZW_new.cpp:27]   --->   Operation 306 'add' 'add_ln27_17' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_10)   --->   "%xor_ln27_9 = xor i32 %zext_ln27_9, i32 %add_ln26_9" [Server/LZW_new.cpp:27]   --->   Operation 307 'xor' 'xor_ln27_9' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_10)   --->   "%zext_ln25_12 = zext i1 %tmp_13" [Server/LZW_new.cpp:25]   --->   Operation 308 'zext' 'zext_ln25_12' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_34 = add i15 %xor_ln26_7, i15 %zext_ln26_10" [Server/LZW_new.cpp:25]   --->   Operation 309 'add' 'add_ln25_34' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 310 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln25_35 = add i15 %add_ln25_34, i15 %trunc_ln27_17" [Server/LZW_new.cpp:25]   --->   Operation 310 'add' 'add_ln25_35' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln25_9 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_9, i32 6, i32 20" [Server/LZW_new.cpp:25]   --->   Operation 311 'partselect' 'trunc_ln25_9' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_12 : Operation 312 [1/1] (0.33ns)   --->   "%xor_ln25_8 = xor i26 %lshr_ln27_9, i26 %add_ln27_17" [Server/LZW_new.cpp:25]   --->   Operation 312 'xor' 'xor_ln25_8' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln25_10 = add i32 %xor_ln27_9, i32 %zext_ln25_12" [Server/LZW_new.cpp:25]   --->   Operation 313 'add' 'add_ln25_10' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [1/1] (0.42ns)   --->   "%xor_ln26_8 = xor i15 %trunc_ln25_9, i15 %add_ln25_35" [Server/LZW_new.cpp:26]   --->   Operation 314 'xor' 'xor_ln26_8' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln26_26 = trunc i32 %add_ln25_10" [Server/LZW_new.cpp:26]   --->   Operation 315 'trunc' 'trunc_ln26_26' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln27_18 = trunc i32 %add_ln25_10" [Server/LZW_new.cpp:27]   --->   Operation 316 'trunc' 'trunc_ln27_18' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 4.81>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln25_30 = zext i1 %tmp_13" [Server/LZW_new.cpp:25]   --->   Operation 317 'zext' 'zext_ln25_30' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_10)   --->   "%shl_ln26_9 = shl i32 %add_ln25_10, i32 10" [Server/LZW_new.cpp:26]   --->   Operation 318 'shl' 'shl_ln26_9' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i1 %tmp_13" [Server/LZW_new.cpp:26]   --->   Operation 319 'zext' 'zext_ln26_11' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln26_9 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_26, i10 0" [Server/LZW_new.cpp:26]   --->   Operation 320 'bitconcatenate' 'trunc_ln26_9' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 321 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln26_10 = add i32 %shl_ln26_9, i32 %add_ln25_10" [Server/LZW_new.cpp:26]   --->   Operation 321 'add' 'add_ln26_10' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%lshr_ln27_s = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_10, i32 6, i32 31" [Server/LZW_new.cpp:27]   --->   Operation 322 'partselect' 'lshr_ln27_s' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_11)   --->   "%zext_ln27_10 = zext i26 %lshr_ln27_s" [Server/LZW_new.cpp:27]   --->   Operation 323 'zext' 'zext_ln27_10' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln27_19 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_18, i10 0" [Server/LZW_new.cpp:27]   --->   Operation 324 'bitconcatenate' 'trunc_ln27_19' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_18 = add i26 %xor_ln25_8, i26 %zext_ln25_30" [Server/LZW_new.cpp:27]   --->   Operation 325 'add' 'add_ln27_18' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 326 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_19 = add i26 %add_ln27_18, i26 %trunc_ln26_9" [Server/LZW_new.cpp:27]   --->   Operation 326 'add' 'add_ln27_19' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_11)   --->   "%xor_ln27_10 = xor i32 %zext_ln27_10, i32 %add_ln26_10" [Server/LZW_new.cpp:27]   --->   Operation 327 'xor' 'xor_ln27_10' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_11)   --->   "%zext_ln25_13 = zext i1 %tmp_14" [Server/LZW_new.cpp:25]   --->   Operation 328 'zext' 'zext_ln25_13' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_36 = add i15 %xor_ln26_8, i15 %zext_ln26_11" [Server/LZW_new.cpp:25]   --->   Operation 329 'add' 'add_ln25_36' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 330 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln25_37 = add i15 %add_ln25_36, i15 %trunc_ln27_19" [Server/LZW_new.cpp:25]   --->   Operation 330 'add' 'add_ln25_37' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln25_s = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_10, i32 6, i32 20" [Server/LZW_new.cpp:25]   --->   Operation 331 'partselect' 'trunc_ln25_s' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 332 [1/1] (0.33ns)   --->   "%xor_ln25_9 = xor i26 %lshr_ln27_s, i26 %add_ln27_19" [Server/LZW_new.cpp:25]   --->   Operation 332 'xor' 'xor_ln25_9' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln25_31 = zext i1 %tmp_14" [Server/LZW_new.cpp:25]   --->   Operation 333 'zext' 'zext_ln25_31' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 334 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln25_11 = add i32 %xor_ln27_10, i32 %zext_ln25_13" [Server/LZW_new.cpp:25]   --->   Operation 334 'add' 'add_ln25_11' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_11)   --->   "%shl_ln26_10 = shl i32 %add_ln25_11, i32 10" [Server/LZW_new.cpp:26]   --->   Operation 335 'shl' 'shl_ln26_10' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 336 [1/1] (0.42ns)   --->   "%xor_ln26_9 = xor i15 %trunc_ln25_s, i15 %add_ln25_37" [Server/LZW_new.cpp:26]   --->   Operation 336 'xor' 'xor_ln26_9' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i1 %tmp_14" [Server/LZW_new.cpp:26]   --->   Operation 337 'zext' 'zext_ln26_12' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln26_27 = trunc i32 %add_ln25_11" [Server/LZW_new.cpp:26]   --->   Operation 338 'trunc' 'trunc_ln26_27' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln26_s = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_27, i10 0" [Server/LZW_new.cpp:26]   --->   Operation 339 'bitconcatenate' 'trunc_ln26_s' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln26_11 = add i32 %shl_ln26_10, i32 %add_ln25_11" [Server/LZW_new.cpp:26]   --->   Operation 340 'add' 'add_ln26_11' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%lshr_ln27_10 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_11, i32 6, i32 31" [Server/LZW_new.cpp:27]   --->   Operation 341 'partselect' 'lshr_ln27_10' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_12)   --->   "%zext_ln27_11 = zext i26 %lshr_ln27_10" [Server/LZW_new.cpp:27]   --->   Operation 342 'zext' 'zext_ln27_11' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln27_20 = trunc i32 %add_ln25_11" [Server/LZW_new.cpp:27]   --->   Operation 343 'trunc' 'trunc_ln27_20' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln27_21 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_20, i10 0" [Server/LZW_new.cpp:27]   --->   Operation 344 'bitconcatenate' 'trunc_ln27_21' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_20 = add i26 %xor_ln25_9, i26 %zext_ln25_31" [Server/LZW_new.cpp:27]   --->   Operation 345 'add' 'add_ln27_20' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 346 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_21 = add i26 %add_ln27_20, i26 %trunc_ln26_s" [Server/LZW_new.cpp:27]   --->   Operation 346 'add' 'add_ln27_21' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_12)   --->   "%xor_ln27_11 = xor i32 %zext_ln27_11, i32 %add_ln26_11" [Server/LZW_new.cpp:27]   --->   Operation 347 'xor' 'xor_ln27_11' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_12)   --->   "%zext_ln25_14 = zext i1 %tmp_15" [Server/LZW_new.cpp:25]   --->   Operation 348 'zext' 'zext_ln25_14' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_38 = add i15 %xor_ln26_9, i15 %zext_ln26_12" [Server/LZW_new.cpp:25]   --->   Operation 349 'add' 'add_ln25_38' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 350 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln25_39 = add i15 %add_ln25_38, i15 %trunc_ln27_21" [Server/LZW_new.cpp:25]   --->   Operation 350 'add' 'add_ln25_39' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln25_10 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_11, i32 6, i32 20" [Server/LZW_new.cpp:25]   --->   Operation 351 'partselect' 'trunc_ln25_10' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 352 [1/1] (0.33ns)   --->   "%xor_ln25_10 = xor i26 %lshr_ln27_10, i26 %add_ln27_21" [Server/LZW_new.cpp:25]   --->   Operation 352 'xor' 'xor_ln25_10' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 353 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln25_12 = add i32 %xor_ln27_11, i32 %zext_ln25_14" [Server/LZW_new.cpp:25]   --->   Operation 353 'add' 'add_ln25_12' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 354 [1/1] (0.42ns)   --->   "%xor_ln26_10 = xor i15 %trunc_ln25_10, i15 %add_ln25_39" [Server/LZW_new.cpp:26]   --->   Operation 354 'xor' 'xor_ln26_10' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln26_28 = trunc i32 %add_ln25_12" [Server/LZW_new.cpp:26]   --->   Operation 355 'trunc' 'trunc_ln26_28' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln27_22 = trunc i32 %add_ln25_12" [Server/LZW_new.cpp:27]   --->   Operation 356 'trunc' 'trunc_ln27_22' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 4.81>
ST_14 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln25_32 = zext i1 %tmp_15" [Server/LZW_new.cpp:25]   --->   Operation 357 'zext' 'zext_ln25_32' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_14 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_12)   --->   "%shl_ln26_11 = shl i32 %add_ln25_12, i32 10" [Server/LZW_new.cpp:26]   --->   Operation 358 'shl' 'shl_ln26_11' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i1 %tmp_15" [Server/LZW_new.cpp:26]   --->   Operation 359 'zext' 'zext_ln26_13' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln26_10 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_28, i10 0" [Server/LZW_new.cpp:26]   --->   Operation 360 'bitconcatenate' 'trunc_ln26_10' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_14 : Operation 361 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln26_12 = add i32 %shl_ln26_11, i32 %add_ln25_12" [Server/LZW_new.cpp:26]   --->   Operation 361 'add' 'add_ln26_12' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%lshr_ln27_11 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_12, i32 6, i32 31" [Server/LZW_new.cpp:27]   --->   Operation 362 'partselect' 'lshr_ln27_11' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_13)   --->   "%zext_ln27_12 = zext i26 %lshr_ln27_11" [Server/LZW_new.cpp:27]   --->   Operation 363 'zext' 'zext_ln27_12' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln27_23 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_22, i10 0" [Server/LZW_new.cpp:27]   --->   Operation 364 'bitconcatenate' 'trunc_ln27_23' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_14 : Operation 365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_22 = add i26 %xor_ln25_10, i26 %zext_ln25_32" [Server/LZW_new.cpp:27]   --->   Operation 365 'add' 'add_ln27_22' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 366 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_23 = add i26 %add_ln27_22, i26 %trunc_ln26_10" [Server/LZW_new.cpp:27]   --->   Operation 366 'add' 'add_ln27_23' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_13)   --->   "%xor_ln27_12 = xor i32 %zext_ln27_12, i32 %add_ln26_12" [Server/LZW_new.cpp:27]   --->   Operation 367 'xor' 'xor_ln27_12' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln25_39 = zext i1 %tmp_16" [Server/LZW_new.cpp:25]   --->   Operation 368 'zext' 'zext_ln25_39' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_14 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_13)   --->   "%zext_ln25_15 = zext i1 %tmp_16" [Server/LZW_new.cpp:25]   --->   Operation 369 'zext' 'zext_ln25_15' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_14 : Operation 370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_40 = add i15 %xor_ln26_10, i15 %zext_ln26_13" [Server/LZW_new.cpp:25]   --->   Operation 370 'add' 'add_ln25_40' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 371 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln25_41 = add i15 %add_ln25_40, i15 %trunc_ln27_23" [Server/LZW_new.cpp:25]   --->   Operation 371 'add' 'add_ln25_41' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln25_11 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_12, i32 6, i32 20" [Server/LZW_new.cpp:25]   --->   Operation 372 'partselect' 'trunc_ln25_11' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_14 : Operation 373 [1/1] (0.33ns)   --->   "%xor_ln25_11 = xor i26 %lshr_ln27_11, i26 %add_ln27_23" [Server/LZW_new.cpp:25]   --->   Operation 373 'xor' 'xor_ln25_11' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln25_33 = zext i1 %tmp_16" [Server/LZW_new.cpp:25]   --->   Operation 374 'zext' 'zext_ln25_33' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_14 : Operation 375 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln25_13 = add i32 %xor_ln27_12, i32 %zext_ln25_15" [Server/LZW_new.cpp:25]   --->   Operation 375 'add' 'add_ln25_13' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_13)   --->   "%shl_ln26_12 = shl i32 %add_ln25_13, i32 10" [Server/LZW_new.cpp:26]   --->   Operation 376 'shl' 'shl_ln26_12' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_14 : Operation 377 [1/1] (0.42ns)   --->   "%xor_ln26_11 = xor i15 %trunc_ln25_11, i15 %add_ln25_41" [Server/LZW_new.cpp:26]   --->   Operation 377 'xor' 'xor_ln26_11' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln26_29 = trunc i32 %add_ln25_13" [Server/LZW_new.cpp:26]   --->   Operation 378 'trunc' 'trunc_ln26_29' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_14 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln26_11 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_29, i10 0" [Server/LZW_new.cpp:26]   --->   Operation 379 'bitconcatenate' 'trunc_ln26_11' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_14 : Operation 380 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln26_13 = add i32 %shl_ln26_12, i32 %add_ln25_13" [Server/LZW_new.cpp:26]   --->   Operation 380 'add' 'add_ln26_13' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 381 [1/1] (0.00ns)   --->   "%lshr_ln27_12 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_13, i32 6, i32 31" [Server/LZW_new.cpp:27]   --->   Operation 381 'partselect' 'lshr_ln27_12' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_14 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_14)   --->   "%zext_ln27_13 = zext i26 %lshr_ln27_12" [Server/LZW_new.cpp:27]   --->   Operation 382 'zext' 'zext_ln27_13' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_14 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln27_24 = trunc i32 %add_ln25_13" [Server/LZW_new.cpp:27]   --->   Operation 383 'trunc' 'trunc_ln27_24' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_14 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln27_25 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_24, i10 0" [Server/LZW_new.cpp:27]   --->   Operation 384 'bitconcatenate' 'trunc_ln27_25' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_14 : Operation 385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_24 = add i26 %xor_ln25_11, i26 %zext_ln25_33" [Server/LZW_new.cpp:27]   --->   Operation 385 'add' 'add_ln27_24' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 386 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_25 = add i26 %add_ln27_24, i26 %trunc_ln26_11" [Server/LZW_new.cpp:27]   --->   Operation 386 'add' 'add_ln27_25' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_14)   --->   "%xor_ln27_13 = xor i32 %zext_ln27_13, i32 %add_ln26_13" [Server/LZW_new.cpp:27]   --->   Operation 387 'xor' 'xor_ln27_13' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_14)   --->   "%zext_ln25_16 = zext i1 %tmp_17" [Server/LZW_new.cpp:25]   --->   Operation 388 'zext' 'zext_ln25_16' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_14 : Operation 389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_42 = add i15 %xor_ln26_11, i15 %zext_ln25_39" [Server/LZW_new.cpp:25]   --->   Operation 389 'add' 'add_ln25_42' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 390 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln25_43 = add i15 %add_ln25_42, i15 %trunc_ln27_25" [Server/LZW_new.cpp:25]   --->   Operation 390 'add' 'add_ln25_43' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln25_12 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_13, i32 6, i32 20" [Server/LZW_new.cpp:25]   --->   Operation 391 'partselect' 'trunc_ln25_12' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_14 : Operation 392 [1/1] (0.33ns)   --->   "%xor_ln25_12 = xor i26 %lshr_ln27_12, i26 %add_ln27_25" [Server/LZW_new.cpp:25]   --->   Operation 392 'xor' 'xor_ln25_12' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 393 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln25_14 = add i32 %xor_ln27_13, i32 %zext_ln25_16" [Server/LZW_new.cpp:25]   --->   Operation 393 'add' 'add_ln25_14' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 394 [1/1] (0.42ns)   --->   "%xor_ln26_12 = xor i15 %trunc_ln25_12, i15 %add_ln25_43" [Server/LZW_new.cpp:26]   --->   Operation 394 'xor' 'xor_ln26_12' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln26_30 = trunc i32 %add_ln25_14" [Server/LZW_new.cpp:26]   --->   Operation 395 'trunc' 'trunc_ln26_30' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_14 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln27_26 = trunc i32 %add_ln25_14" [Server/LZW_new.cpp:27]   --->   Operation 396 'trunc' 'trunc_ln27_26' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 4.81>
ST_15 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln25_34 = zext i1 %tmp_17" [Server/LZW_new.cpp:25]   --->   Operation 397 'zext' 'zext_ln25_34' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_14)   --->   "%shl_ln26_13 = shl i32 %add_ln25_14, i32 10" [Server/LZW_new.cpp:26]   --->   Operation 398 'shl' 'shl_ln26_13' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i1 %tmp_17" [Server/LZW_new.cpp:26]   --->   Operation 399 'zext' 'zext_ln26_14' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln26_13 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_30, i10 0" [Server/LZW_new.cpp:26]   --->   Operation 400 'bitconcatenate' 'trunc_ln26_13' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 401 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln26_14 = add i32 %shl_ln26_13, i32 %add_ln25_14" [Server/LZW_new.cpp:26]   --->   Operation 401 'add' 'add_ln26_14' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 402 [1/1] (0.00ns)   --->   "%lshr_ln27_13 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_14, i32 6, i32 31" [Server/LZW_new.cpp:27]   --->   Operation 402 'partselect' 'lshr_ln27_13' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_15)   --->   "%zext_ln27_14 = zext i26 %lshr_ln27_13" [Server/LZW_new.cpp:27]   --->   Operation 403 'zext' 'zext_ln27_14' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln27_27 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_26, i10 0" [Server/LZW_new.cpp:27]   --->   Operation 404 'bitconcatenate' 'trunc_ln27_27' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_26 = add i26 %xor_ln25_12, i26 %zext_ln25_34" [Server/LZW_new.cpp:27]   --->   Operation 405 'add' 'add_ln27_26' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 406 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_27 = add i26 %add_ln27_26, i26 %trunc_ln26_13" [Server/LZW_new.cpp:27]   --->   Operation 406 'add' 'add_ln27_27' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_15)   --->   "%xor_ln27_14 = xor i32 %zext_ln27_14, i32 %add_ln26_14" [Server/LZW_new.cpp:27]   --->   Operation 407 'xor' 'xor_ln27_14' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_15)   --->   "%zext_ln25_17 = zext i1 %tmp_18" [Server/LZW_new.cpp:25]   --->   Operation 408 'zext' 'zext_ln25_17' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_44 = add i15 %xor_ln26_12, i15 %zext_ln26_14" [Server/LZW_new.cpp:25]   --->   Operation 409 'add' 'add_ln25_44' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 410 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln25_45 = add i15 %add_ln25_44, i15 %trunc_ln27_27" [Server/LZW_new.cpp:25]   --->   Operation 410 'add' 'add_ln25_45' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln25_13 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_14, i32 6, i32 20" [Server/LZW_new.cpp:25]   --->   Operation 411 'partselect' 'trunc_ln25_13' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 412 [1/1] (0.33ns)   --->   "%xor_ln25_13 = xor i26 %lshr_ln27_13, i26 %add_ln27_27" [Server/LZW_new.cpp:25]   --->   Operation 412 'xor' 'xor_ln25_13' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln25_35 = zext i1 %tmp_18" [Server/LZW_new.cpp:25]   --->   Operation 413 'zext' 'zext_ln25_35' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 414 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln25_15 = add i32 %xor_ln27_14, i32 %zext_ln25_17" [Server/LZW_new.cpp:25]   --->   Operation 414 'add' 'add_ln25_15' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_15)   --->   "%shl_ln26_14 = shl i32 %add_ln25_15, i32 10" [Server/LZW_new.cpp:26]   --->   Operation 415 'shl' 'shl_ln26_14' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 416 [1/1] (0.42ns)   --->   "%xor_ln26_13 = xor i15 %trunc_ln25_13, i15 %add_ln25_45" [Server/LZW_new.cpp:26]   --->   Operation 416 'xor' 'xor_ln26_13' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i1 %tmp_18" [Server/LZW_new.cpp:26]   --->   Operation 417 'zext' 'zext_ln26_15' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln26_31 = trunc i32 %add_ln25_15" [Server/LZW_new.cpp:26]   --->   Operation 418 'trunc' 'trunc_ln26_31' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln26_15 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_31, i10 0" [Server/LZW_new.cpp:26]   --->   Operation 419 'bitconcatenate' 'trunc_ln26_15' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 420 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln26_15 = add i32 %shl_ln26_14, i32 %add_ln25_15" [Server/LZW_new.cpp:26]   --->   Operation 420 'add' 'add_ln26_15' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 421 [1/1] (0.00ns)   --->   "%lshr_ln27_14 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_15, i32 6, i32 31" [Server/LZW_new.cpp:27]   --->   Operation 421 'partselect' 'lshr_ln27_14' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_16)   --->   "%zext_ln27_15 = zext i26 %lshr_ln27_14" [Server/LZW_new.cpp:27]   --->   Operation 422 'zext' 'zext_ln27_15' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln27_28 = trunc i32 %add_ln25_15" [Server/LZW_new.cpp:27]   --->   Operation 423 'trunc' 'trunc_ln27_28' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln27_29 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_28, i10 0" [Server/LZW_new.cpp:27]   --->   Operation 424 'bitconcatenate' 'trunc_ln27_29' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 425 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_28 = add i26 %xor_ln25_13, i26 %zext_ln25_35" [Server/LZW_new.cpp:27]   --->   Operation 425 'add' 'add_ln27_28' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 426 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_29 = add i26 %add_ln27_28, i26 %trunc_ln26_15" [Server/LZW_new.cpp:27]   --->   Operation 426 'add' 'add_ln27_29' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_16)   --->   "%xor_ln27_15 = xor i32 %zext_ln27_15, i32 %add_ln26_15" [Server/LZW_new.cpp:27]   --->   Operation 427 'xor' 'xor_ln27_15' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_16)   --->   "%zext_ln25_18 = zext i1 %tmp_19" [Server/LZW_new.cpp:25]   --->   Operation 428 'zext' 'zext_ln25_18' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_46 = add i15 %xor_ln26_13, i15 %zext_ln26_15" [Server/LZW_new.cpp:25]   --->   Operation 429 'add' 'add_ln25_46' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 430 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln25_47 = add i15 %add_ln25_46, i15 %trunc_ln27_29" [Server/LZW_new.cpp:25]   --->   Operation 430 'add' 'add_ln25_47' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln25_14 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_15, i32 6, i32 20" [Server/LZW_new.cpp:25]   --->   Operation 431 'partselect' 'trunc_ln25_14' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 432 [1/1] (0.33ns)   --->   "%xor_ln25_14 = xor i26 %lshr_ln27_14, i26 %add_ln27_29" [Server/LZW_new.cpp:25]   --->   Operation 432 'xor' 'xor_ln25_14' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 433 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln25_16 = add i32 %xor_ln27_15, i32 %zext_ln25_18" [Server/LZW_new.cpp:25]   --->   Operation 433 'add' 'add_ln25_16' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 434 [1/1] (0.42ns)   --->   "%xor_ln26_14 = xor i15 %trunc_ln25_14, i15 %add_ln25_47" [Server/LZW_new.cpp:26]   --->   Operation 434 'xor' 'xor_ln26_14' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln26_32 = trunc i32 %add_ln25_16" [Server/LZW_new.cpp:26]   --->   Operation 435 'trunc' 'trunc_ln26_32' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_15 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln27_30 = trunc i32 %add_ln25_16" [Server/LZW_new.cpp:27]   --->   Operation 436 'trunc' 'trunc_ln27_30' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 4.81>
ST_16 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln25_36 = zext i1 %tmp_19" [Server/LZW_new.cpp:25]   --->   Operation 437 'zext' 'zext_ln25_36' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_16)   --->   "%shl_ln26_15 = shl i32 %add_ln25_16, i32 10" [Server/LZW_new.cpp:26]   --->   Operation 438 'shl' 'shl_ln26_15' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i1 %tmp_19" [Server/LZW_new.cpp:26]   --->   Operation 439 'zext' 'zext_ln26_16' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln26_17 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_32, i10 0" [Server/LZW_new.cpp:26]   --->   Operation 440 'bitconcatenate' 'trunc_ln26_17' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 441 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln26_16 = add i32 %shl_ln26_15, i32 %add_ln25_16" [Server/LZW_new.cpp:26]   --->   Operation 441 'add' 'add_ln26_16' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 442 [1/1] (0.00ns)   --->   "%lshr_ln27_15 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_16, i32 6, i32 31" [Server/LZW_new.cpp:27]   --->   Operation 442 'partselect' 'lshr_ln27_15' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_17)   --->   "%zext_ln27_16 = zext i26 %lshr_ln27_15" [Server/LZW_new.cpp:27]   --->   Operation 443 'zext' 'zext_ln27_16' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 444 [1/1] (0.00ns)   --->   "%trunc_ln27_31 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_30, i10 0" [Server/LZW_new.cpp:27]   --->   Operation 444 'bitconcatenate' 'trunc_ln27_31' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_30 = add i26 %xor_ln25_14, i26 %zext_ln25_36" [Server/LZW_new.cpp:27]   --->   Operation 445 'add' 'add_ln27_30' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 446 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_31 = add i26 %add_ln27_30, i26 %trunc_ln26_17" [Server/LZW_new.cpp:27]   --->   Operation 446 'add' 'add_ln27_31' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_17)   --->   "%xor_ln27_16 = xor i32 %zext_ln27_16, i32 %add_ln26_16" [Server/LZW_new.cpp:27]   --->   Operation 447 'xor' 'xor_ln27_16' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_17)   --->   "%zext_ln25_19 = zext i1 %tmp_20" [Server/LZW_new.cpp:25]   --->   Operation 448 'zext' 'zext_ln25_19' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_48 = add i15 %xor_ln26_14, i15 %zext_ln26_16" [Server/LZW_new.cpp:25]   --->   Operation 449 'add' 'add_ln25_48' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 450 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln25_49 = add i15 %add_ln25_48, i15 %trunc_ln27_31" [Server/LZW_new.cpp:25]   --->   Operation 450 'add' 'add_ln25_49' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln25_15 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_16, i32 6, i32 20" [Server/LZW_new.cpp:25]   --->   Operation 451 'partselect' 'trunc_ln25_15' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 452 [1/1] (0.33ns)   --->   "%xor_ln25_15 = xor i26 %lshr_ln27_15, i26 %add_ln27_31" [Server/LZW_new.cpp:25]   --->   Operation 452 'xor' 'xor_ln25_15' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln25_37 = zext i1 %tmp_20" [Server/LZW_new.cpp:25]   --->   Operation 453 'zext' 'zext_ln25_37' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 454 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln25_17 = add i32 %xor_ln27_16, i32 %zext_ln25_19" [Server/LZW_new.cpp:25]   --->   Operation 454 'add' 'add_ln25_17' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_17)   --->   "%shl_ln26_16 = shl i32 %add_ln25_17, i32 10" [Server/LZW_new.cpp:26]   --->   Operation 455 'shl' 'shl_ln26_16' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 456 [1/1] (0.42ns)   --->   "%xor_ln26_15 = xor i15 %trunc_ln25_15, i15 %add_ln25_49" [Server/LZW_new.cpp:26]   --->   Operation 456 'xor' 'xor_ln26_15' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i1 %tmp_20" [Server/LZW_new.cpp:26]   --->   Operation 457 'zext' 'zext_ln26_17' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln26_33 = trunc i32 %add_ln25_17" [Server/LZW_new.cpp:26]   --->   Operation 458 'trunc' 'trunc_ln26_33' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln26_19 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_33, i10 0" [Server/LZW_new.cpp:26]   --->   Operation 459 'bitconcatenate' 'trunc_ln26_19' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 460 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln26_17 = add i32 %shl_ln26_16, i32 %add_ln25_17" [Server/LZW_new.cpp:26]   --->   Operation 460 'add' 'add_ln26_17' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 461 [1/1] (0.00ns)   --->   "%lshr_ln27_16 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_17, i32 6, i32 31" [Server/LZW_new.cpp:27]   --->   Operation 461 'partselect' 'lshr_ln27_16' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_18)   --->   "%zext_ln27_17 = zext i26 %lshr_ln27_16" [Server/LZW_new.cpp:27]   --->   Operation 462 'zext' 'zext_ln27_17' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln27_32 = trunc i32 %add_ln25_17" [Server/LZW_new.cpp:27]   --->   Operation 463 'trunc' 'trunc_ln27_32' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln27_33 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_32, i10 0" [Server/LZW_new.cpp:27]   --->   Operation 464 'bitconcatenate' 'trunc_ln27_33' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_32 = add i26 %xor_ln25_15, i26 %zext_ln25_37" [Server/LZW_new.cpp:27]   --->   Operation 465 'add' 'add_ln27_32' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 466 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_33 = add i26 %add_ln27_32, i26 %trunc_ln26_19" [Server/LZW_new.cpp:27]   --->   Operation 466 'add' 'add_ln27_33' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_18)   --->   "%xor_ln27_17 = xor i32 %zext_ln27_17, i32 %add_ln26_17" [Server/LZW_new.cpp:27]   --->   Operation 467 'xor' 'xor_ln27_17' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_18)   --->   "%zext_ln25_20 = zext i1 %tmp_21" [Server/LZW_new.cpp:25]   --->   Operation 468 'zext' 'zext_ln25_20' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_50 = add i15 %xor_ln26_15, i15 %zext_ln26_17" [Server/LZW_new.cpp:25]   --->   Operation 469 'add' 'add_ln25_50' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 470 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln25_51 = add i15 %add_ln25_50, i15 %trunc_ln27_33" [Server/LZW_new.cpp:25]   --->   Operation 470 'add' 'add_ln25_51' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln25_16 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_17, i32 6, i32 20" [Server/LZW_new.cpp:25]   --->   Operation 471 'partselect' 'trunc_ln25_16' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 472 [1/1] (0.33ns)   --->   "%xor_ln25_16 = xor i26 %lshr_ln27_16, i26 %add_ln27_33" [Server/LZW_new.cpp:25]   --->   Operation 472 'xor' 'xor_ln25_16' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 473 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln25_18 = add i32 %xor_ln27_17, i32 %zext_ln25_20" [Server/LZW_new.cpp:25]   --->   Operation 473 'add' 'add_ln25_18' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 474 [1/1] (0.42ns)   --->   "%xor_ln26_16 = xor i15 %trunc_ln25_16, i15 %add_ln25_51" [Server/LZW_new.cpp:26]   --->   Operation 474 'xor' 'xor_ln26_16' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln26_34 = trunc i32 %add_ln25_18" [Server/LZW_new.cpp:26]   --->   Operation 475 'trunc' 'trunc_ln26_34' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln27_34 = trunc i32 %add_ln25_18" [Server/LZW_new.cpp:27]   --->   Operation 476 'trunc' 'trunc_ln27_34' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 4.44>
ST_17 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln25_38 = zext i1 %tmp_21" [Server/LZW_new.cpp:25]   --->   Operation 477 'zext' 'zext_ln25_38' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_17 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_18)   --->   "%shl_ln26_17 = shl i32 %add_ln25_18, i32 10" [Server/LZW_new.cpp:26]   --->   Operation 478 'shl' 'shl_ln26_17' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_17 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i1 %tmp_21" [Server/LZW_new.cpp:26]   --->   Operation 479 'zext' 'zext_ln26_18' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_17 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln26_21 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln26_34, i10 0" [Server/LZW_new.cpp:26]   --->   Operation 480 'bitconcatenate' 'trunc_ln26_21' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_17 : Operation 481 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln26_18 = add i32 %shl_ln26_17, i32 %add_ln25_18" [Server/LZW_new.cpp:26]   --->   Operation 481 'add' 'add_ln26_18' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln27_35 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln27_34, i10 0" [Server/LZW_new.cpp:27]   --->   Operation 482 'bitconcatenate' 'trunc_ln27_35' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_17 : Operation 483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_34 = add i26 %xor_ln25_16, i26 %zext_ln25_38" [Server/LZW_new.cpp:27]   --->   Operation 483 'add' 'add_ln27_34' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 484 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_35 = add i26 %add_ln27_34, i26 %trunc_ln26_21" [Server/LZW_new.cpp:27]   --->   Operation 484 'add' 'add_ln27_35' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln26_18, i32 6, i32 31" [Server/LZW_new.cpp:27]   --->   Operation 485 'partselect' 'trunc_ln27_1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_17 : Operation 486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_36 = add i15 %xor_ln26_16, i15 %zext_ln26_18" [Server/LZW_new.cpp:27]   --->   Operation 486 'add' 'add_ln27_36' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 487 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln27_37 = add i15 %add_ln27_36, i15 %trunc_ln27_35" [Server/LZW_new.cpp:27]   --->   Operation 487 'add' 'add_ln27_37' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln20)   --->   "%trunc_ln2 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln26_18, i32 6, i32 20" [Server/LZW_new.cpp:27]   --->   Operation 488 'partselect' 'trunc_ln2' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_17 : Operation 489 [1/1] (0.33ns)   --->   "%xor_ln27_18 = xor i26 %trunc_ln27_1, i26 %add_ln27_35" [Server/LZW_new.cpp:27]   --->   Operation 489 'xor' 'xor_ln27_18' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node hashed)   --->   "%shl_ln29 = shl i26 %xor_ln27_18, i26 3" [Server/LZW_new.cpp:29]   --->   Operation 490 'shl' 'shl_ln29' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_17 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node add_ln20)   --->   "%xor_ln29 = xor i15 %trunc_ln2, i15 %add_ln27_37" [Server/LZW_new.cpp:29]   --->   Operation 491 'xor' 'xor_ln29' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln20)   --->   "%trunc_ln29 = trunc i26 %xor_ln27_18" [Server/LZW_new.cpp:29]   --->   Operation 492 'trunc' 'trunc_ln29' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_17 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln20)   --->   "%trunc_ln3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln29, i3 0" [Server/LZW_new.cpp:29]   --->   Operation 493 'bitconcatenate' 'trunc_ln3' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_17 : Operation 494 [1/1] (1.13ns) (out node of the LUT)   --->   "%hashed = add i26 %shl_ln29, i26 %xor_ln27_18" [Server/LZW_new.cpp:29]   --->   Operation 494 'add' 'hashed' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 495 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln20 = add i15 %trunc_ln3, i15 %xor_ln29" [Server/LZW_new.cpp:20]   --->   Operation 495 'add' 'add_ln20' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %hashed, i32 11, i32 25" [Server/LZW_new.cpp:30]   --->   Operation 496 'partselect' 'trunc_ln4' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_17 : Operation 497 [1/1] (0.42ns)   --->   "%hashed_2 = xor i15 %trunc_ln4, i15 %add_ln20" [Server/LZW_new.cpp:30]   --->   Operation 497 'xor' 'hashed_2' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i15 %hashed_2" [Server/LZW_new.cpp:41]   --->   Operation 498 'zext' 'zext_ln41' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_17 : Operation 499 [1/1] (0.00ns)   --->   "%hash_table_0_addr_2 = getelementptr i33 %hash_table_0, i64 0, i64 %zext_ln41" [Server/LZW_new.cpp:41]   --->   Operation 499 'getelementptr' 'hash_table_0_addr_2' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_17 : Operation 500 [2/2] (1.35ns)   --->   "%lookup_0 = load i15 %hash_table_0_addr_2" [Server/LZW_new.cpp:41]   --->   Operation 500 'load' 'lookup_0' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_17 : Operation 501 [1/1] (0.00ns)   --->   "%hash_table_1_addr_2 = getelementptr i33 %hash_table_1, i64 0, i64 %zext_ln41" [Server/LZW_new.cpp:42]   --->   Operation 501 'getelementptr' 'hash_table_1_addr_2' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_17 : Operation 502 [2/2] (1.35ns)   --->   "%lookup_1 = load i15 %hash_table_1_addr_2" [Server/LZW_new.cpp:42]   --->   Operation 502 'load' 'lookup_1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>

State 18 <SV = 17> <Delay = 3.71>
ST_18 : Operation 503 [1/1] (0.00ns)   --->   "%key_assign = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %trunc_ln244, i8 %tmp_27" [Server/LZW_new.cpp:181]   --->   Operation 503 'bitconcatenate' 'key_assign' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_18 : Operation 504 [1/2] (1.35ns)   --->   "%lookup_0 = load i15 %hash_table_0_addr_2" [Server/LZW_new.cpp:41]   --->   Operation 504 'load' 'lookup_0' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_18 : Operation 505 [1/2] (1.35ns)   --->   "%lookup_1 = load i15 %hash_table_1_addr_2" [Server/LZW_new.cpp:42]   --->   Operation 505 'load' 'lookup_1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_18 : Operation 506 [1/1] (0.00ns)   --->   "%stored_key_0 = trunc i33 %lookup_0" [Server/LZW_new.cpp:45]   --->   Operation 506 'trunc' 'stored_key_0' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_18 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i12 @_ssdm_op_PartSelect.i12.i33.i32.i32, i33 %lookup_0, i32 20, i32 31" [Server/LZW_new.cpp:56]   --->   Operation 507 'partselect' 'trunc_ln5' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_18 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i12 %trunc_ln5" [Server/LZW_new.cpp:56]   --->   Operation 508 'zext' 'zext_ln56' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_18 : Operation 509 [1/1] (0.00ns)   --->   "%valid_0 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %lookup_0, i32 32" [Server/LZW_new.cpp:47]   --->   Operation 509 'bitselect' 'valid_0' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_18 : Operation 510 [1/1] (0.00ns)   --->   "%stored_key_1 = trunc i33 %lookup_1" [Server/LZW_new.cpp:49]   --->   Operation 510 'trunc' 'stored_key_1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_18 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i12 @_ssdm_op_PartSelect.i12.i33.i32.i32, i33 %lookup_1, i32 20, i32 31" [Server/LZW_new.cpp:63]   --->   Operation 511 'partselect' 'trunc_ln6' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_18 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i12 %trunc_ln6" [Server/LZW_new.cpp:63]   --->   Operation 512 'zext' 'zext_ln63' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_18 : Operation 513 [1/1] (0.00ns)   --->   "%valid_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %lookup_1, i32 32" [Server/LZW_new.cpp:51]   --->   Operation 513 'bitselect' 'valid_1' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_18 : Operation 514 [1/1] (0.92ns)   --->   "%icmp_ln53 = icmp_eq  i20 %key_assign, i20 %stored_key_0" [Server/LZW_new.cpp:53]   --->   Operation 514 'icmp' 'icmp_ln53' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 515 [1/1] (0.33ns)   --->   "%and_ln53 = and i1 %valid_0, i1 %icmp_ln53" [Server/LZW_new.cpp:53]   --->   Operation 515 'and' 'and_ln53' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %and_ln53, void, void %.split.0.i._Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i_crit_edge" [Server/LZW_new.cpp:53]   --->   Operation 516 'br' 'br_ln53' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_18 : Operation 517 [1/1] (0.92ns)   --->   "%icmp_ln60 = icmp_eq  i20 %key_assign, i20 %stored_key_1" [Server/LZW_new.cpp:60]   --->   Operation 517 'icmp' 'icmp_ln60' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 518 [1/1] (0.33ns)   --->   "%and_ln60 = and i1 %valid_1, i1 %icmp_ln60" [Server/LZW_new.cpp:60]   --->   Operation 518 'and' 'and_ln60' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 519 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %and_ln60, void %_Z6lookupPA32768_mP9assoc_memjPbPj.exit.i, void %._Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i_crit_edge" [Server/LZW_new.cpp:60]   --->   Operation 519 'br' 'br_ln60' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53)> <Delay = 0.00>
ST_18 : Operation 520 [1/1] (0.66ns)   --->   "%store_ln60 = store i16 %zext_ln63, i16 %prefix_code_1" [Server/LZW_new.cpp:60]   --->   Operation 520 'store' 'store_ln60' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & and_ln60)> <Delay = 0.66>
ST_18 : Operation 521 [1/1] (0.00ns)   --->   "%br_ln60 = br void %_Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i" [Server/LZW_new.cpp:60]   --->   Operation 521 'br' 'br_ln60' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & and_ln60)> <Delay = 0.00>
ST_18 : Operation 522 [1/1] (0.66ns)   --->   "%store_ln53 = store i16 %zext_ln56, i16 %prefix_code_1" [Server/LZW_new.cpp:53]   --->   Operation 522 'store' 'store_ln53' <Predicate = (icmp_ln236_1 & !icmp_ln237 & and_ln53)> <Delay = 0.66>
ST_18 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln53 = br void %_Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i" [Server/LZW_new.cpp:53]   --->   Operation 523 'br' 'br_ln53' <Predicate = (icmp_ln236_1 & !icmp_ln237 & and_ln53)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 1.35>
ST_19 : Operation 524 [3/3] (1.35ns)   --->   "%call_ret_i = call i33 @assoc_lookup, i64 %my_assoc_mem_upper_key_mem, i64 %my_assoc_mem_middle_key_mem, i64 %my_assoc_mem_lower_key_mem, i12 %my_assoc_mem_value, i20 %key_assign" [Server/LZW_new.cpp:187]   --->   Operation 524 'call' 'call_ret_i' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 3.51>
ST_20 : Operation 525 [2/3] (3.51ns)   --->   "%call_ret_i = call i33 @assoc_lookup, i64 %my_assoc_mem_upper_key_mem, i64 %my_assoc_mem_middle_key_mem, i64 %my_assoc_mem_lower_key_mem, i12 %my_assoc_mem_value, i20 %key_assign" [Server/LZW_new.cpp:187]   --->   Operation 525 'call' 'call_ret_i' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60)> <Delay = 3.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 2.63>
ST_21 : Operation 526 [1/1] (0.00ns)   --->   "%output_pos_2 = load i32 %output_pos" [Server/LZW_new.cpp:249->Server/LZW_new.cpp:275]   --->   Operation 526 'load' 'output_pos_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 527 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 527 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 528 [1/1] (0.48ns)   --->   "%br_ln236 = br i1 %icmp_ln236_1, void %.exit.loopexit, void %.split8.i" [Server/LZW_new.cpp:236->Server/LZW_new.cpp:275]   --->   Operation 528 'br' 'br_ln236' <Predicate = true> <Delay = 0.48>
ST_21 : Operation 529 [1/1] (0.00ns)   --->   "%value_load = load i32 %value"   --->   Operation 529 'load' 'value_load' <Predicate = (icmp_ln236_1)> <Delay = 0.00>
ST_21 : Operation 530 [1/1] (0.00ns)   --->   "%empty_53 = trunc i32 %value_load"   --->   Operation 530 'trunc' 'empty_53' <Predicate = (icmp_ln236_1)> <Delay = 0.00>
ST_21 : Operation 531 [1/1] (0.00ns)   --->   "%specloopname_ln205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [Server/LZW_new.cpp:205->Server/LZW_new.cpp:275]   --->   Operation 531 'specloopname' 'specloopname_ln205' <Predicate = (icmp_ln236_1)> <Delay = 0.00>
ST_21 : Operation 532 [1/3] (1.27ns)   --->   "%call_ret_i = call i33 @assoc_lookup, i64 %my_assoc_mem_upper_key_mem, i64 %my_assoc_mem_middle_key_mem, i64 %my_assoc_mem_lower_key_mem, i12 %my_assoc_mem_value, i20 %key_assign" [Server/LZW_new.cpp:187]   --->   Operation 532 'call' 'call_ret_i' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60)> <Delay = 1.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 533 [1/1] (0.00ns)   --->   "%hit = extractvalue i33 %call_ret_i" [Server/LZW_new.cpp:187]   --->   Operation 533 'extractvalue' 'hit' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60)> <Delay = 0.00>
ST_21 : Operation 534 [1/1] (0.00ns)   --->   "%code = extractvalue i33 %call_ret_i" [Server/LZW_new.cpp:187]   --->   Operation 534 'extractvalue' 'code' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60)> <Delay = 0.00>
ST_21 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i32 %code" [Server/LZW_new.cpp:187]   --->   Operation 535 'trunc' 'trunc_ln187' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60)> <Delay = 0.00>
ST_21 : Operation 536 [1/1] (0.00ns)   --->   "%br_ln246 = br i1 %hit, void %.split6.0.i, void %_Z6lookupPA32768_mP9assoc_memjPbPj.exit.i._Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i_crit_edge" [Server/LZW_new.cpp:246->Server/LZW_new.cpp:275]   --->   Operation 536 'br' 'br_ln246' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60)> <Delay = 0.00>
ST_21 : Operation 537 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i12.i12.i8, i1 1, i12 %empty_53, i12 %trunc_ln244, i8 %tmp_27" [Server/LZW_new.cpp:82]   --->   Operation 537 'bitconcatenate' 'or_ln1' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & !valid_0)> <Delay = 0.00>
ST_21 : Operation 538 [1/1] (1.35ns)   --->   "%store_ln82 = store i33 %or_ln1, i15 %hash_table_0_addr_2" [Server/LZW_new.cpp:82]   --->   Operation 538 'store' 'store_ln82' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & !valid_0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_21 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 539 'br' 'br_ln0' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & !valid_0)> <Delay = 0.00>
ST_21 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %valid_1, void %_Z6insertPA32768_mP9assoc_memjjPb.exit.critedge.i, void %_Z11hash_insertPA32768_mjjPb.exit.i.i" [Server/LZW_new.cpp:88]   --->   Operation 540 'br' 'br_ln88' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0)> <Delay = 0.00>
ST_21 : Operation 541 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i12.i12.i8, i1 1, i12 %empty_53, i12 %trunc_ln244, i8 %tmp_27" [Server/LZW_new.cpp:89]   --->   Operation 541 'bitconcatenate' 'or_ln2' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & !valid_1)> <Delay = 0.00>
ST_21 : Operation 542 [1/1] (1.35ns)   --->   "%store_ln89 = store i33 %or_ln2, i15 %hash_table_1_addr_2" [Server/LZW_new.cpp:89]   --->   Operation 542 'store' 'store_ln89' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & !valid_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_21 : Operation 543 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 543 'br' 'br_ln0' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & !valid_1)> <Delay = 0.00>
ST_21 : Operation 544 [1/1] (0.00ns)   --->   "%my_assoc_mem_fill_1_load = load i32 %my_assoc_mem_fill_1" [Server/LZW_new.cpp:119]   --->   Operation 544 'load' 'my_assoc_mem_fill_1_load' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1)> <Delay = 0.00>
ST_21 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %my_assoc_mem_fill_1_load, i32 6, i32 31" [Server/LZW_new.cpp:119]   --->   Operation 545 'partselect' 'tmp_24' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1)> <Delay = 0.00>
ST_21 : Operation 546 [1/1] (1.01ns)   --->   "%icmp_ln119 = icmp_eq  i26 %tmp_24, i26 0" [Server/LZW_new.cpp:119]   --->   Operation 546 'icmp' 'icmp_ln119' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 547 [1/1] (0.48ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %.exit.loopexit, void" [Server/LZW_new.cpp:119]   --->   Operation 547 'br' 'br_ln119' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1)> <Delay = 0.48>
ST_21 : Operation 548 [1/1] (0.66ns)   --->   "%store_ln246 = store i16 %trunc_ln187, i16 %prefix_code_1" [Server/LZW_new.cpp:246->Server/LZW_new.cpp:275]   --->   Operation 548 'store' 'store_ln246' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & hit)> <Delay = 0.66>
ST_21 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln246 = br void %_Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i" [Server/LZW_new.cpp:246->Server/LZW_new.cpp:275]   --->   Operation 549 'br' 'br_ln246' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & hit)> <Delay = 0.00>
ST_21 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i"   --->   Operation 550 'br' 'br_ln0' <Predicate = (icmp_ln236_1 & !icmp_ln237 & icmp_ln119) | (icmp_ln236_1 & !icmp_ln237 & !valid_1) | (icmp_ln236_1 & !icmp_ln237 & !valid_0) | (icmp_ln236_1 & !icmp_ln237 & hit) | (icmp_ln236_1 & !icmp_ln237 & and_ln60) | (icmp_ln236_1 & !icmp_ln237 & and_ln53)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 1.69>
ST_22 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln181_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %trunc_ln244_1, i8 %tmp_27" [Server/LZW_new.cpp:181]   --->   Operation 551 'bitconcatenate' 'trunc_ln181_s' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_22 : Operation 552 [1/1] (1.20ns)   --->   "%add_ln249 = add i32 %output_pos_2, i32 1" [Server/LZW_new.cpp:249->Server/LZW_new.cpp:275]   --->   Operation 552 'add' 'add_ln249' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 553 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %valid_0, void %_Z6insertPA32768_mP9assoc_memjjPb.exit.critedge57.i, void" [Server/LZW_new.cpp:81]   --->   Operation 553 'br' 'br_ln81' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit)> <Delay = 0.00>
ST_22 : Operation 554 [1/1] (0.00ns)   --->   "%prefix_code_1_load_3 = load i16 %prefix_code_1" [Server/LZW_new.cpp:121]   --->   Operation 554 'load' 'prefix_code_1_load_3' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 0.00>
ST_22 : Operation 555 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %prefix_code_1_load_3, i32 10, i32 11" [Server/LZW_new.cpp:121]   --->   Operation 555 'partselect' 'lshr_ln2' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 0.00>
ST_22 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i2 %lshr_ln2" [Server/LZW_new.cpp:121]   --->   Operation 556 'zext' 'zext_ln121' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 0.00>
ST_22 : Operation 557 [1/1] (0.00ns)   --->   "%mem_upper_key_mem_addr = getelementptr i64 %my_assoc_mem_upper_key_mem, i64 0, i64 %zext_ln121" [Server/LZW_new.cpp:121]   --->   Operation 557 'getelementptr' 'mem_upper_key_mem_addr' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 0.00>
ST_22 : Operation 558 [2/2] (1.35ns)   --->   "%mem_upper_key_mem_load = load i9 %mem_upper_key_mem_addr" [Server/LZW_new.cpp:121]   --->   Operation 558 'load' 'mem_upper_key_mem_load' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_22 : Operation 559 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %prefix_code_1_load_3, i32 1, i32 9" [Server/LZW_new.cpp:122]   --->   Operation 559 'partselect' 'lshr_ln3' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 0.00>
ST_22 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i9 %lshr_ln3" [Server/LZW_new.cpp:122]   --->   Operation 560 'zext' 'zext_ln122' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 0.00>
ST_22 : Operation 561 [1/1] (0.00ns)   --->   "%mem_middle_key_mem_addr = getelementptr i64 %my_assoc_mem_middle_key_mem, i64 0, i64 %zext_ln122" [Server/LZW_new.cpp:122]   --->   Operation 561 'getelementptr' 'mem_middle_key_mem_addr' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 0.00>
ST_22 : Operation 562 [2/2] (1.35ns)   --->   "%mem_middle_key_mem_load = load i9 %mem_middle_key_mem_addr" [Server/LZW_new.cpp:122]   --->   Operation 562 'load' 'mem_middle_key_mem_load' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_22 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i9 %trunc_ln181_s" [Server/LZW_new.cpp:123]   --->   Operation 563 'zext' 'zext_ln123' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 0.00>
ST_22 : Operation 564 [1/1] (0.00ns)   --->   "%mem_lower_key_mem_addr = getelementptr i64 %my_assoc_mem_lower_key_mem, i64 0, i64 %zext_ln123" [Server/LZW_new.cpp:123]   --->   Operation 564 'getelementptr' 'mem_lower_key_mem_addr' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 0.00>
ST_22 : Operation 565 [2/2] (1.35ns)   --->   "%mem_lower_key_mem_load = load i9 %mem_lower_key_mem_addr" [Server/LZW_new.cpp:123]   --->   Operation 565 'load' 'mem_lower_key_mem_load' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_22 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i32 %my_assoc_mem_fill_1_load" [Server/LZW_new.cpp:124]   --->   Operation 566 'zext' 'zext_ln124' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 0.00>
ST_22 : Operation 567 [1/1] (0.00ns)   --->   "%mem_value_addr = getelementptr i12 %my_assoc_mem_value, i64 0, i64 %zext_ln124" [Server/LZW_new.cpp:124]   --->   Operation 567 'getelementptr' 'mem_value_addr' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 0.00>
ST_22 : Operation 568 [1/1] (0.79ns)   --->   "%store_ln124 = store i12 %empty_53, i6 %mem_value_addr" [Server/LZW_new.cpp:124]   --->   Operation 568 'store' 'store_ln124' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_22 : Operation 569 [1/1] (1.20ns)   --->   "%my_assoc_mem_fill = add i32 %my_assoc_mem_fill_1_load, i32 1" [Server/LZW_new.cpp:126]   --->   Operation 569 'add' 'my_assoc_mem_fill' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 570 [1/1] (0.48ns)   --->   "%store_ln128 = store i32 %my_assoc_mem_fill, i32 %my_assoc_mem_fill_1" [Server/LZW_new.cpp:128]   --->   Operation 570 'store' 'store_ln128' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 0.48>
ST_22 : Operation 571 [1/1] (0.00ns)   --->   "%value_load_1 = load i32 %value" [Server/LZW_new.cpp:257->Server/LZW_new.cpp:275]   --->   Operation 571 'load' 'value_load_1' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & icmp_ln119) | (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & !valid_1) | (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & !valid_0)> <Delay = 0.00>
ST_22 : Operation 572 [1/1] (1.20ns)   --->   "%next_code = add i32 %value_load_1, i32 1" [Server/LZW_new.cpp:257->Server/LZW_new.cpp:275]   --->   Operation 572 'add' 'next_code' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & icmp_ln119) | (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & !valid_1) | (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & !valid_0)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 573 [1/1] (0.48ns)   --->   "%store_ln259 = store i32 %next_code, i32 %value" [Server/LZW_new.cpp:259->Server/LZW_new.cpp:275]   --->   Operation 573 'store' 'store_ln259' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & icmp_ln119) | (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & !valid_1) | (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & !valid_0)> <Delay = 0.48>
ST_22 : Operation 574 [1/1] (0.48ns)   --->   "%store_ln259 = store i32 %add_ln249, i32 %output_pos" [Server/LZW_new.cpp:259->Server/LZW_new.cpp:275]   --->   Operation 574 'store' 'store_ln259' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & icmp_ln119) | (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & !valid_1) | (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & !valid_0)> <Delay = 0.48>

State 23 <SV = 22> <Delay = 3.24>
ST_23 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i8 %tmp_27" [Server/LZW_new.cpp:244->Server/LZW_new.cpp:275]   --->   Operation 575 'zext' 'zext_ln244' <Predicate = (icmp_ln236_1 & !icmp_ln237)> <Delay = 0.00>
ST_23 : Operation 576 [1/1] (0.00ns)   --->   "%prefix_code_1_load_2 = load i16 %prefix_code_1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 576 'load' 'prefix_code_1_load_2' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit)> <Delay = 0.00>
ST_23 : Operation 577 [1/1] (1.97ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %output_r, i16 %prefix_code_1_load_2" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 577 'write' 'write_ln174' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit)> <Delay = 1.97> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.97> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 75> <FIFO>
ST_23 : Operation 578 [1/1] (1.45ns)   --->   "%shl_ln121 = shl i32 1, i32 %my_assoc_mem_fill_1_load" [Server/LZW_new.cpp:121]   --->   Operation 578 'shl' 'shl_ln121' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i32 %shl_ln121" [Server/LZW_new.cpp:121]   --->   Operation 579 'sext' 'sext_ln121' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 0.00>
ST_23 : Operation 580 [1/2] (1.35ns)   --->   "%mem_upper_key_mem_load = load i9 %mem_upper_key_mem_addr" [Server/LZW_new.cpp:121]   --->   Operation 580 'load' 'mem_upper_key_mem_load' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_23 : Operation 581 [1/1] (0.44ns)   --->   "%or_ln121 = or i64 %mem_upper_key_mem_load, i64 %sext_ln121" [Server/LZW_new.cpp:121]   --->   Operation 581 'or' 'or_ln121' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 582 [1/1] (1.35ns)   --->   "%store_ln121 = store i64 %or_ln121, i9 %mem_upper_key_mem_addr" [Server/LZW_new.cpp:121]   --->   Operation 582 'store' 'store_ln121' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_23 : Operation 583 [1/2] (1.35ns)   --->   "%mem_middle_key_mem_load = load i9 %mem_middle_key_mem_addr" [Server/LZW_new.cpp:122]   --->   Operation 583 'load' 'mem_middle_key_mem_load' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_23 : Operation 584 [1/1] (0.44ns)   --->   "%or_ln122 = or i64 %mem_middle_key_mem_load, i64 %sext_ln121" [Server/LZW_new.cpp:122]   --->   Operation 584 'or' 'or_ln122' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 585 [1/1] (1.35ns)   --->   "%store_ln122 = store i64 %or_ln122, i9 %mem_middle_key_mem_addr" [Server/LZW_new.cpp:122]   --->   Operation 585 'store' 'store_ln122' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_23 : Operation 586 [1/2] (1.35ns)   --->   "%mem_lower_key_mem_load = load i9 %mem_lower_key_mem_addr" [Server/LZW_new.cpp:123]   --->   Operation 586 'load' 'mem_lower_key_mem_load' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_23 : Operation 587 [1/1] (0.44ns)   --->   "%or_ln123 = or i64 %mem_lower_key_mem_load, i64 %sext_ln121" [Server/LZW_new.cpp:123]   --->   Operation 587 'or' 'or_ln123' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 588 [1/1] (1.35ns)   --->   "%store_ln123 = store i64 %or_ln123, i9 %mem_lower_key_mem_addr" [Server/LZW_new.cpp:123]   --->   Operation 588 'store' 'store_ln123' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_23 : Operation 589 [1/1] (0.00ns)   --->   "%br_ln128 = br void" [Server/LZW_new.cpp:128]   --->   Operation 589 'br' 'br_ln128' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & valid_0 & valid_1 & icmp_ln119)> <Delay = 0.00>
ST_23 : Operation 590 [1/1] (0.66ns)   --->   "%store_ln259 = store i16 %zext_ln244, i16 %prefix_code_1" [Server/LZW_new.cpp:259->Server/LZW_new.cpp:275]   --->   Operation 590 'store' 'store_ln259' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & icmp_ln119) | (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & !valid_1) | (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & !valid_0)> <Delay = 0.66>
ST_23 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln259 = br void %_Z6lookupPA32768_mP9assoc_memjPbPj.exit.thread.i" [Server/LZW_new.cpp:259->Server/LZW_new.cpp:275]   --->   Operation 591 'br' 'br_ln259' <Predicate = (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & icmp_ln119) | (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & !valid_1) | (icmp_ln236_1 & !icmp_ln237 & !and_ln53 & !and_ln60 & !hit & !valid_0)> <Delay = 0.00>

State 24 <SV = 21> <Delay = 1.97>
ST_24 : Operation 592 [1/1] (0.00ns)   --->   "%prefix_code_1_load = load i16 %prefix_code_1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 592 'load' 'prefix_code_1_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 593 [1/1] (1.97ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %output_r, i16 %prefix_code_1_load" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 593 'write' 'write_ln174' <Predicate = true> <Delay = 1.97> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.97> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 75> <FIFO>
ST_24 : Operation 594 [1/1] (1.20ns)   --->   "%output_pos_3 = add i32 %output_pos_2, i32 1" [Server/LZW_new.cpp:239->Server/LZW_new.cpp:275]   --->   Operation 594 'add' 'output_pos_3' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 595 [1/1] (0.54ns)   --->   "%br_ln240 = br void %.exit" [Server/LZW_new.cpp:240->Server/LZW_new.cpp:275]   --->   Operation 595 'br' 'br_ln240' <Predicate = true> <Delay = 0.54>

State 25 <SV = 21> <Delay = 0.54>
ST_25 : Operation 596 [1/1] (0.00ns)   --->   "%compress_size_0_dc_01_ph = phi i32 %output_pos_2, void %.lr.ph.i, i32 4294967295, void %_Z11hash_insertPA32768_mjjPb.exit.i.i"   --->   Operation 596 'phi' 'compress_size_0_dc_01_ph' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 597 [1/1] (0.54ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 597 'br' 'br_ln0' <Predicate = true> <Delay = 0.54>

State 26 <SV = 22> <Delay = 2.16>
ST_26 : Operation 598 [1/1] (0.00ns)   --->   "%compress_size_0_dc_01 = phi i32 %output_pos_3, void, i32 0, void, i32 %compress_size_0_dc_01_ph, void %.exit.loopexit"   --->   Operation 598 'phi' 'compress_size_0_dc_01' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 599 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compress_size_0_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 599 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 600 [1/1] (2.16ns)   --->   "%write_ln275 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %compress_size_0_out, i32 %compress_size_0_dc_01" [Server/LZW_new.cpp:275]   --->   Operation 600 'write' 'write_ln275' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_26 : Operation 601 [1/1] (0.00ns)   --->   "%write_ln239 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %input_2, i32 %compress_size_0_dc_01" [Server/LZW_new.cpp:239->Server/LZW_new.cpp:275]   --->   Operation 601 'write' 'write_ln239' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 602 [1/1] (0.00ns)   --->   "%ret_ln275 = ret" [Server/LZW_new.cpp:275]   --->   Operation 602 'ret' 'ret_ln275' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', Server/LZW_new.cpp:213->Server/LZW_new.cpp:275) with incoming values : ('add_ln213', Server/LZW_new.cpp:213->Server/LZW_new.cpp:275) [20]  (0.489 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', Server/LZW_new.cpp:213->Server/LZW_new.cpp:275) with incoming values : ('add_ln213', Server/LZW_new.cpp:213->Server/LZW_new.cpp:275) [20]  (0 ns)
	'getelementptr' operation ('hash_table_0_addr', Server/LZW_new.cpp:216->Server/LZW_new.cpp:275) [30]  (0 ns)
	'store' operation ('store_ln216', Server/LZW_new.cpp:216->Server/LZW_new.cpp:275) of constant 0 on array 'hash_table[0]', Server/LZW_new.cpp:203->Server/LZW_new.cpp:275 [31]  (1.35 ns)

 <State 3>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', Server/LZW_new.cpp:221->Server/LZW_new.cpp:275) with incoming values : ('add_ln221', Server/LZW_new.cpp:221->Server/LZW_new.cpp:275) [44]  (0.489 ns)

 <State 4>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', Server/LZW_new.cpp:221->Server/LZW_new.cpp:275) with incoming values : ('add_ln221', Server/LZW_new.cpp:221->Server/LZW_new.cpp:275) [44]  (0 ns)
	'getelementptr' operation ('my_assoc_mem_upper_key_mem_addr', Server/LZW_new.cpp:223->Server/LZW_new.cpp:275) [53]  (0 ns)
	'store' operation ('store_ln223', Server/LZW_new.cpp:223->Server/LZW_new.cpp:275) of constant 0 on array 'my_assoc_mem.upper_key_mem', Server/LZW_new.cpp:204->Server/LZW_new.cpp:275 [54]  (1.35 ns)
	blocking operation 0.859 ns on control path)

 <State 5>: 3.75ns
The critical path consists of the following:
	fifo read on port 'inputsize' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [63]  (1.98 ns)
	'icmp' operation ('icmp_ln236', Server/LZW_new.cpp:236->Server/LZW_new.cpp:275) [64]  (1.11 ns)
	multiplexor before 'phi' operation ('output_pos') with incoming values : ('output_pos', Server/LZW_new.cpp:249->Server/LZW_new.cpp:275) ('output_pos', Server/LZW_new.cpp:239->Server/LZW_new.cpp:275) [596]  (0.547 ns)
	blocking operation 0.116 ns on control path)

 <State 6>: 2.3ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Server/LZW_new.cpp:237->Server/LZW_new.cpp:275) [77]  (0 ns)
	'add' operation ('i', Server/LZW_new.cpp:237->Server/LZW_new.cpp:275) [82]  (1.19 ns)
	'icmp' operation ('icmp_ln237', Server/LZW_new.cpp:237->Server/LZW_new.cpp:275) [89]  (1.11 ns)

 <State 7>: 4.47ns
The critical path consists of the following:
	fifo read on port 'input_r' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [93]  (2.43 ns)
	'add' operation ('add_ln25', Server/LZW_new.cpp:25) [104]  (0.948 ns)
	'add' operation ('add_ln26', Server/LZW_new.cpp:26) [107]  (1.09 ns)

 <State 8>: 4.77ns
The critical path consists of the following:
	'xor' operation ('xor_ln27', Server/LZW_new.cpp:27) [110]  (0.401 ns)
	'add' operation ('add_ln25_1', Server/LZW_new.cpp:25) [116]  (1.09 ns)
	'add' operation ('add_ln26_1', Server/LZW_new.cpp:26) [123]  (1.2 ns)
	'xor' operation ('xor_ln27_1', Server/LZW_new.cpp:27) [130]  (0 ns)
	'add' operation ('add_ln25_2', Server/LZW_new.cpp:25) [137]  (1.2 ns)
	'add' operation ('add_ln25_21', Server/LZW_new.cpp:25) [154]  (0.878 ns)

 <State 9>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln26', Server/LZW_new.cpp:26) [138]  (0 ns)
	'add' operation ('add_ln26_2', Server/LZW_new.cpp:26) [143]  (1.2 ns)
	'xor' operation ('xor_ln27_2', Server/LZW_new.cpp:27) [150]  (0 ns)
	'add' operation ('add_ln25_3', Server/LZW_new.cpp:25) [158]  (1.2 ns)
	'add' operation ('add_ln26_3', Server/LZW_new.cpp:26) [164]  (1.2 ns)
	'xor' operation ('xor_ln27_3', Server/LZW_new.cpp:27) [171]  (0 ns)
	'add' operation ('add_ln25_4', Server/LZW_new.cpp:25) [179]  (1.2 ns)

 <State 10>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln26_3', Server/LZW_new.cpp:26) [180]  (0 ns)
	'add' operation ('add_ln26_4', Server/LZW_new.cpp:26) [185]  (1.2 ns)
	'xor' operation ('xor_ln27_4', Server/LZW_new.cpp:27) [192]  (0 ns)
	'add' operation ('add_ln25_5', Server/LZW_new.cpp:25) [200]  (1.2 ns)
	'add' operation ('add_ln26_5', Server/LZW_new.cpp:26) [206]  (1.2 ns)
	'xor' operation ('xor_ln27_5', Server/LZW_new.cpp:27) [213]  (0 ns)
	'add' operation ('add_ln25_6', Server/LZW_new.cpp:25) [221]  (1.2 ns)

 <State 11>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln26_5', Server/LZW_new.cpp:26) [222]  (0 ns)
	'add' operation ('add_ln26_6', Server/LZW_new.cpp:26) [227]  (1.2 ns)
	'xor' operation ('xor_ln27_6', Server/LZW_new.cpp:27) [234]  (0 ns)
	'add' operation ('add_ln25_7', Server/LZW_new.cpp:25) [241]  (1.2 ns)
	'add' operation ('add_ln26_7', Server/LZW_new.cpp:26) [247]  (1.2 ns)
	'xor' operation ('xor_ln27_7', Server/LZW_new.cpp:27) [254]  (0 ns)
	'add' operation ('add_ln25_8', Server/LZW_new.cpp:25) [262]  (1.2 ns)

 <State 12>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln26_7', Server/LZW_new.cpp:26) [263]  (0 ns)
	'add' operation ('add_ln26_8', Server/LZW_new.cpp:26) [268]  (1.2 ns)
	'xor' operation ('xor_ln27_8', Server/LZW_new.cpp:27) [275]  (0 ns)
	'add' operation ('add_ln25_9', Server/LZW_new.cpp:25) [283]  (1.2 ns)
	'add' operation ('add_ln26_9', Server/LZW_new.cpp:26) [289]  (1.2 ns)
	'xor' operation ('xor_ln27_9', Server/LZW_new.cpp:27) [296]  (0 ns)
	'add' operation ('add_ln25_10', Server/LZW_new.cpp:25) [304]  (1.2 ns)

 <State 13>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln26_9', Server/LZW_new.cpp:26) [305]  (0 ns)
	'add' operation ('add_ln26_10', Server/LZW_new.cpp:26) [310]  (1.2 ns)
	'xor' operation ('xor_ln27_10', Server/LZW_new.cpp:27) [317]  (0 ns)
	'add' operation ('add_ln25_11', Server/LZW_new.cpp:25) [325]  (1.2 ns)
	'add' operation ('add_ln26_11', Server/LZW_new.cpp:26) [331]  (1.2 ns)
	'xor' operation ('xor_ln27_11', Server/LZW_new.cpp:27) [338]  (0 ns)
	'add' operation ('add_ln25_12', Server/LZW_new.cpp:25) [346]  (1.2 ns)

 <State 14>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln26_11', Server/LZW_new.cpp:26) [347]  (0 ns)
	'add' operation ('add_ln26_12', Server/LZW_new.cpp:26) [352]  (1.2 ns)
	'xor' operation ('xor_ln27_12', Server/LZW_new.cpp:27) [359]  (0 ns)
	'add' operation ('add_ln25_13', Server/LZW_new.cpp:25) [368]  (1.2 ns)
	'add' operation ('add_ln26_13', Server/LZW_new.cpp:26) [373]  (1.2 ns)
	'xor' operation ('xor_ln27_13', Server/LZW_new.cpp:27) [380]  (0 ns)
	'add' operation ('add_ln25_14', Server/LZW_new.cpp:25) [388]  (1.2 ns)

 <State 15>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln26_13', Server/LZW_new.cpp:26) [389]  (0 ns)
	'add' operation ('add_ln26_14', Server/LZW_new.cpp:26) [394]  (1.2 ns)
	'xor' operation ('xor_ln27_14', Server/LZW_new.cpp:27) [401]  (0 ns)
	'add' operation ('add_ln25_15', Server/LZW_new.cpp:25) [409]  (1.2 ns)
	'add' operation ('add_ln26_15', Server/LZW_new.cpp:26) [415]  (1.2 ns)
	'xor' operation ('xor_ln27_15', Server/LZW_new.cpp:27) [422]  (0 ns)
	'add' operation ('add_ln25_16', Server/LZW_new.cpp:25) [430]  (1.2 ns)

 <State 16>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln26_15', Server/LZW_new.cpp:26) [431]  (0 ns)
	'add' operation ('add_ln26_16', Server/LZW_new.cpp:26) [436]  (1.2 ns)
	'xor' operation ('xor_ln27_16', Server/LZW_new.cpp:27) [443]  (0 ns)
	'add' operation ('add_ln25_17', Server/LZW_new.cpp:25) [451]  (1.2 ns)
	'add' operation ('add_ln26_17', Server/LZW_new.cpp:26) [457]  (1.2 ns)
	'xor' operation ('xor_ln27_17', Server/LZW_new.cpp:27) [464]  (0 ns)
	'add' operation ('add_ln25_18', Server/LZW_new.cpp:25) [472]  (1.2 ns)

 <State 17>: 4.44ns
The critical path consists of the following:
	'shl' operation ('shl_ln26_17', Server/LZW_new.cpp:26) [473]  (0 ns)
	'add' operation ('add_ln26_18', Server/LZW_new.cpp:26) [478]  (1.2 ns)
	'xor' operation ('xor_ln27_18', Server/LZW_new.cpp:27) [487]  (0.332 ns)
	'add' operation ('hashed', Server/LZW_new.cpp:29) [492]  (1.13 ns)
	'xor' operation ('hashed', Server/LZW_new.cpp:30) [495]  (0.421 ns)
	'getelementptr' operation ('hash_table_0_addr_2', Server/LZW_new.cpp:41) [497]  (0 ns)
	'load' operation ('lookup_0', Server/LZW_new.cpp:41) on array 'hash_table[0]', Server/LZW_new.cpp:203->Server/LZW_new.cpp:275 [498]  (1.35 ns)

 <State 18>: 3.71ns
The critical path consists of the following:
	'load' operation ('lookup_1', Server/LZW_new.cpp:42) on array 'hash_table[1]', Server/LZW_new.cpp:203->Server/LZW_new.cpp:275 [500]  (1.35 ns)
	'icmp' operation ('icmp_ln60', Server/LZW_new.cpp:60) [513]  (0.927 ns)
	'and' operation ('and_ln60', Server/LZW_new.cpp:60) [514]  (0.331 ns)
	blocking operation 1.1 ns on control path)

 <State 19>: 1.35ns
The critical path consists of the following:
	'call' operation ('call_ret_i', Server/LZW_new.cpp:187) to 'assoc_lookup' [517]  (1.35 ns)

 <State 20>: 3.52ns
The critical path consists of the following:
	'call' operation ('call_ret_i', Server/LZW_new.cpp:187) to 'assoc_lookup' [517]  (3.52 ns)

 <State 21>: 2.63ns
The critical path consists of the following:
	'call' operation ('call_ret_i', Server/LZW_new.cpp:187) to 'assoc_lookup' [517]  (1.28 ns)
	'store' operation ('store_ln246', Server/LZW_new.cpp:246->Server/LZW_new.cpp:275) of variable 'trunc_ln187', Server/LZW_new.cpp:187 on local variable 'prefix_code' [577]  (0.663 ns)
	blocking operation 0.689 ns on control path)

 <State 22>: 1.69ns
The critical path consists of the following:
	'load' operation ('value_load_1', Server/LZW_new.cpp:257->Server/LZW_new.cpp:275) on local variable 'value' [570]  (0 ns)
	'add' operation ('next_code', Server/LZW_new.cpp:257->Server/LZW_new.cpp:275) [571]  (1.2 ns)
	'store' operation ('store_ln259', Server/LZW_new.cpp:259->Server/LZW_new.cpp:275) of variable 'next_code', Server/LZW_new.cpp:257->Server/LZW_new.cpp:275 on local variable 'value' [572]  (0.489 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'shl' operation ('shl_ln121', Server/LZW_new.cpp:121) [544]  (1.45 ns)
	'or' operation ('or_ln121', Server/LZW_new.cpp:121) [550]  (0.441 ns)
	'store' operation ('store_ln121', Server/LZW_new.cpp:121) of variable 'or_ln121', Server/LZW_new.cpp:121 on array 'my_assoc_mem.upper_key_mem', Server/LZW_new.cpp:204->Server/LZW_new.cpp:275 [551]  (1.35 ns)

 <State 24>: 1.98ns
The critical path consists of the following:
	'load' operation ('prefix_code_1_load', /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on local variable 'prefix_code' [588]  (0 ns)
	fifo write on port 'output_r' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [589]  (1.98 ns)

 <State 25>: 0.547ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('output_pos') with incoming values : ('output_pos', Server/LZW_new.cpp:249->Server/LZW_new.cpp:275) ('output_pos', Server/LZW_new.cpp:239->Server/LZW_new.cpp:275) [596]  (0.547 ns)

 <State 26>: 2.17ns
The critical path consists of the following:
	'phi' operation ('output_pos') with incoming values : ('output_pos', Server/LZW_new.cpp:249->Server/LZW_new.cpp:275) ('output_pos', Server/LZW_new.cpp:239->Server/LZW_new.cpp:275) [596]  (0 ns)
	fifo write on port 'compress_size_0_out' (Server/LZW_new.cpp:275) [598]  (2.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
