<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Réseau par competition: File Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="09_SE (1).jpg"/></td>
  <td id="projectalign">
   <div id="projectname">Réseau par competition
   </div>
   <div id="projectbrief">Projet étudiant visant à développer un réseau par compétition utilisant des communications Lora</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all documented file members with links to the documentation:</div>

<h3><a id="index_r" name="index_r"></a>- r -</h3><ul>
<li>RCC_AHBENR_CRCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">stm32f072xb.h</a></li>
<li>RCC_AHBENR_CRCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0">stm32f072xb.h</a></li>
<li>RCC_AHBENR_DMA1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">stm32f072xb.h</a></li>
<li>RCC_AHBENR_DMAEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec179e96393fe6b94db27d42131667b6">stm32f072xb.h</a></li>
<li>RCC_AHBENR_DMAEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a4b636b30df048ef9e76f210a747112">stm32f072xb.h</a></li>
<li>RCC_AHBENR_FLITFEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">stm32f072xb.h</a></li>
<li>RCC_AHBENR_FLITFEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0265ba319e11b43218c1c676d5ad51b9">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOAEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOAEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a90ce137fc45f18de5746d6df9614eb">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOBEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOBEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3087c568042f0ed4dc205543c35edf4d">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf23781a1bd8bd1d4c20409dc83cb5b9d">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIODEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIODEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ebd5eebe40af59d6623d234110a6ed5">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOEEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaadb75d66f86d0da923ef690fd3f35c7">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOEEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab19a312f151c921ce9bf420d99c96b9d">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOFEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOFEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacef4b92126f559a1d9bd19d6585aef15">stm32f072xb.h</a></li>
<li>RCC_AHBENR_SRAMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a">stm32f072xb.h</a></li>
<li>RCC_AHBENR_SRAMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabcd256e51209c342f43825eb102c4eff">stm32f072xb.h</a></li>
<li>RCC_AHBENR_TSCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b0a6995390dac918e69df678dc165c">stm32f072xb.h</a></li>
<li>RCC_AHBENR_TSCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb289475e9e1b01757b8f3d14a46ad4e">stm32f072xb.h</a></li>
<li>RCC_AHBENR_TSEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8d638ed385d5e7b7d767aec22aae47a">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOARST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOARST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10c9125e6c94934116674fee1112ce29">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOBRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOBRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70a3591f9b8840c32c44388b902f4e88">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOCRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOCRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3a91b6109237ba689d30d129c0745d1">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIODRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIODRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4171e2d513f7aed0f6beb563113effe">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOERST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf573d4f175347ee5083f8b790695f611">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOERST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f79d6e64b60bf83eea1996a68e837d8">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOFRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOFRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c0d747dbd597beaf91b0d28c92f2fc6">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_TSCRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8ba350376d5f385e502dad368969f7">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_TSCRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80b78cbe8e9b9f5b90e6e0e03bca0ab3">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_TSRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc559f3b723f20f822a9997e5f5ff75f">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_CANEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad447a7fe0f4949f283ea5617eb0535f7">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_CANEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga280aad99e606335a176070b82829426c">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_CECEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga962dd269da11e9986f48f6c5708993a8">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_CECEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e9c2e6bb78f8254a0a3f0ef30cad96d">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_CRSEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb31985b64d9ab31a1708405123916cf">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_CRSEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab190353ab9c5f47804c90c202d23d03e">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_DACEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_DACEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd51394bb1f7c10cef36c5dd2e19766d">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_I2C1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_I2C1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_I2C2EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_I2C2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_PWREN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_PWREN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_SPI2EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_SPI2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM14EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca040bd66d4a54d4d9e9b261c8102799">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM14EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecb332ea40285657d968307a8cef8951">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM2EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM3EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM3EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM6EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM6EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34240ad1a5f4eb5ed19e7104da631d1e">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM7EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM7EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3160c7aa3480db783e4cc7f50ed721">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_USART2EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_USART2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_USART3EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_USART3EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac98f52fa1ae42a405334a2cc84f993b2">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_USART4EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3851cfa3889d450e54becc22ea9f73cb">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_USART4EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d16eb630c477bb1974799d754c05e24">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_USBEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_USBEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99a0c352aef5c3d72339c965d137f06d">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_WWDGEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_WWDGEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_CANRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc9931aa7274a24666d5f7c45f77849e">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_CANRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab422b2515167c820c8985f2355ef69a2">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_CECRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cfc209641d50b28c27155d99f3cf7b2">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_CECRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d44d4ec399e7e969921e1b2d4e60eb6">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_CRSRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e86fed1a619189c948972c37dbe4e30">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_CRSRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafceb6ea2ee72d963cb5fb8a9d09e2ba2">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_DACRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_DACRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09759c3881f10d9210653490a651f995">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_I2C1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_I2C1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_I2C2RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_I2C2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_PWRRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_PWRRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_SPI2RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_SPI2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM14RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga773e6d5b419eb2d4b6291c862e04b002">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM14RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1887a28578dd003746b62f95b48d06a">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM2RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM3RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM3RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM6RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM6RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f222bd16fca5ae0a0475a83f9a69d0f">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM7RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM7RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9af08f1ff685c0027708d909086b748">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_USART2RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_USART2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_USART3RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_USART3RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafe9da843ef3eb19c556b8eeed4e56bf">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_USART4RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc863f9f39da5e17db543a9a6a749fc">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_USART4RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a52242a6a0dc83fa746ace1337d1a18">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_USBRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_USBRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf411975dd1ae41f730652fdb39c1940c">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_WWDGRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_WWDGRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_ADC1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_ADCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae87d8176007c724d3475084779ab261">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_ADCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89412c80d4c25a1f0ef77e4fc239ac88">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_DBGMCUEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87db727052e2e14b12cb728ba978ebb8">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_DBGMCUEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d6f302de043a12cf4936f1596947eb5">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_SPI1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_SPI1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_SYSCFGCOMPEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga769d849bd5d566595cc0258f5231233f">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_SYSCFGCOMPEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga060a12707b27df777a1271473b869f83">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_SYSCFGEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_TIM15EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f484ebf07ae2442eb20b588f1f0e858">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_TIM15EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga932f2230a1983d1fdbe80b1980773ada">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_TIM16EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaece1d96f631bcf146e5998314fd90910">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_TIM16EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42f53c33bf4b9222ff46ddea57402bf4">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_TIM17EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29e566fb62e24640c55693324801d87c">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_TIM17EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga978d11590b2379114a036bc62d642e0d">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_TIM1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_TIM1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_USART1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_USART1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_ADCRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_ADCRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_DBGMCURST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2c5549f45a276072b498095f8a6ee45">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_DBGMCURST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07ad4a8436b89d98491e7840f17011b3">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_SPI1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_SPI1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_SYSCFGRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_SYSCFGRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_TIM15RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7beb383e8769547599b967c24110ddf">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_TIM15RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad033dd35fed6a86bd2cb338cd6f4d393">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_TIM16RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90337e162315ad0d44c0b99dd9cc71c2">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_TIM16RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb2de81b2d9a2d058ee856301979c283">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_TIM17RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc7f1df686835ef47013b29e8e37a1c1">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_TIM17RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1f4e95a698b3e22ecd11f48fc97d6be">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_TIM1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_TIM1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_USART1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_USART1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">stm32f072xb.h</a></li>
<li>RCC_BDCR_BDRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">stm32f072xb.h</a></li>
<li>RCC_BDCR_BDRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSEBYP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSEBYP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSEDRV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSEDRV_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSEDRV_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSEDRV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36967244dfcda4039d640f6d9e1e55c6">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSEON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSEON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSERDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSERDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c">stm32f072xb.h</a></li>
<li>RCC_BDCR_RTCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">stm32f072xb.h</a></li>
<li>RCC_BDCR_RTCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2">stm32f072xb.h</a></li>
<li>RCC_BDCR_RTCSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">stm32f072xb.h</a></li>
<li>RCC_BDCR_RTCSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">stm32f072xb.h</a></li>
<li>RCC_BDCR_RTCSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4">stm32f072xb.h</a></li>
<li>RCC_BDCR_RTCSEL_HSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e">stm32f072xb.h</a></li>
<li>RCC_BDCR_RTCSEL_LSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205">stm32f072xb.h</a></li>
<li>RCC_BDCR_RTCSEL_LSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd">stm32f072xb.h</a></li>
<li>RCC_BDCR_RTCSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e">stm32f072xb.h</a></li>
<li>RCC_BDCR_RTCSEL_NOCLOCK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga022892b6d0e4ee671b82e7f6552b0074">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1f0d8a6688249c93d4342577606e372">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga366cc6535b0cda619b093c8ae767a6df">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30046625da7957a6788875d126481d26">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae60373eb10b355df5bddf6e077e5fa72">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ab86296ea2711b6365499106e4c4b5a">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b94190a5066c1679c7d82c652536445">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9932904c30e68bb7b52cea28cbeae69">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5402db0b8522c06ce3e1ff6813a508f0">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae35fc61c8c5b86c6b1d484a132bb3e45">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d58f429410f5aaa9475a3a4b63492bc">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga579a0cc7dcca708fef65e3217c55666e">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95d845a26c3d1e98a883e6e1007c401e">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga554c3890138f4fabc86af31ec7508f26">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03989668fed9fe564f60fb13cfcae681">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad76c4165380e49e9d9784e7bf5fab1b6">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa63b565a6b48cee1ea49a0be9f2f9185">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25aec8f8ebb84c4716db308dc179339b">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97a9c6bb08a63295636119df733d0f9f">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab5653fe7183217531917b7f535d1c9b">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab71703c454ea9c386dbf98eeb1fd9fb3">stm32f072xb.h</a></li>
<li>RCC_CFGR3_CECSW&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0af3b9205dcc951e615711998db2ac85">stm32f072xb.h</a></li>
<li>RCC_CFGR3_CECSW_HSI_DIV244&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d913344eeb2e43d2e2b5496094e117a">stm32f072xb.h</a></li>
<li>RCC_CFGR3_CECSW_LSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30db0193d1d2ea80115ef50d3ed79e9d">stm32f072xb.h</a></li>
<li>RCC_CFGR3_CECSW_LSE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga320047f6fd032038e0e9476f406895c6">stm32f072xb.h</a></li>
<li>RCC_CFGR3_CECSW_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3da3f2e8f4ea20d160ae89b0bb7c168d">stm32f072xb.h</a></li>
<li>RCC_CFGR3_I2C1SW&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5a2d49d45df299ff751fb904570d070">stm32f072xb.h</a></li>
<li>RCC_CFGR3_I2C1SW_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad1d0cd9a6442ea0a9de886f7e2f0ecc">stm32f072xb.h</a></li>
<li>RCC_CFGR3_I2C1SW_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6881a2b5d67519ea545e273ac3d01546">stm32f072xb.h</a></li>
<li>RCC_CFGR3_I2C1SW_SYSCLK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5654d9fb8dfeb19e55cffc9a7c280ec3">stm32f072xb.h</a></li>
<li>RCC_CFGR3_I2C1SW_SYSCLK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf80147358806bcb37adc7fc690500415">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART1SW&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7ecf61cefe76571a3492ec9f9df6407">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART1SW_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68c8a42d41af73ea167f23af4e14a16a">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART1SW_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6720ded5376daa5b634d1f2b21f99db0">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART1SW_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39f135c5df8435a0b04cb5d0895de7f0">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART1SW_LSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ab80ddbf35c3372ce39ae60f7b10c2e">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART1SW_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e860bca09070429e61dec9874460bd8">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART1SW_PCLK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5468e5cf3a5f069717e7dfb4b3811c08">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART1SW_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ca5c1f52224d2e2e10a5cdd9b811763">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART1SW_SYSCLK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4df150a834b1d29c3ea9497c02518aa2">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART2SW&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga990dfdd4bb37aac15b451332946d036a">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART2SW_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cb59ad73c087175032fffdf76a8c948">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART2SW_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39cd2eae24dae1b804dc1d6767d8a113">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART2SW_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae22816802a0c183ebb42f2b93d0cb500">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART2SW_LSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga632060be27546401b095c0e08ddc8ea3">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART2SW_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6137f7c5d0664b7e330813ed63294045">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART2SW_PCLK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6c591013de0f3ea2951fcacaca2cb0">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART2SW_SYSCLK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4b9a3ddc198cd2154c475f12e0cfe7c">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USBSW&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga503920c61d15d8950905089bea2957cf">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USBSW_HSI48&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga492ba88fcbab4758d2d0adb0f0ed211a">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USBSW_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1434edecfee65a8c4ffca192ddc655c3">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USBSW_PLLCLK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fdcac6df16259d42d2d728fb2150fa3">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USBSW_PLLCLK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae73e7b15950757d2bcae4f1ce67d927f">stm32f072xb.h</a></li>
<li>RCC_CFGR_ADCPRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb">stm32f072xb.h</a></li>
<li>RCC_CFGR_ADCPRE_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9514a85f55de77d1c7d7be1f2f1f9665">stm32f072xb.h</a></li>
<li>RCC_CFGR_ADCPRE_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga748ba0a0bbb1ad1fe7e4e00f40695402">stm32f072xb.h</a></li>
<li>RCC_CFGR_ADCPRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcb43af90ef56b4020935071a5d82a64">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_DIV128&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_DIV16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_DIV256&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_DIV512&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_DIV64&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_DIV8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59d17bb46b86da604ad501946045b244">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_HSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_HSI14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09a53ff21eba16600568a228a7a9646a">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_HSI48&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae22e8103039b7834241c0721bf4852c9">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_LSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_LSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga094e2368e960d1ce0d46a76a0d4cf736">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_NOCLOCK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_PLL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_SYSCLK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOPRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV128&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d342ce76bcf1263655d2bf6a5fb9b70">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV32&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4377674783b059ad394bffa7c435d816">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV64&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga733cee28eca0dbfb1003b741d8115a72">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOPRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOSEL_HSI48&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69ab40b253adf8305b76748399c05900">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00eda495752ab6400a8610d3f71c634e">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2f10b3a0f764c794b7986bcc476c4c8">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a3e767c6d6d342f05a9dac2272ff01c">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51b08f0069351ceff373bcd0e216ea96">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga687b2c837792e8c3f276ee1d4c20b7f4">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabcc53e7555ec8171db162de2bdd30d6f">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3eefd08698972d5ed05f76547ccdd93">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49c36310c8cbab5f934ee5766dc6c1c5">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga603d5a84759f97f12f9492b4c6da7918">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53dbf923987ff88fcd4e823c4ff75c65">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLNODIV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaaed1755f7701e28fb7a5756b0f80d0">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLNODIV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga404e13cabec4a62877f3fcccdf7cb1c9">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLSRC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLSRC_HSE_PREDIV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6088620a3c2162915b628cd7a4492579">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLSRC_HSI48_PREDIV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7e06f4fb3061ec060ad9f23b02885e">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLSRC_HSI_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf9663a4607082db6e39894950087850">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLSRC_HSI_PREDIV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a316c8ed6d420232db62254bd4d4d2">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLSRC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLXTPRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0115b48668fc4d69d60ba6172b3973cc">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2a06a450613eb60b94a5ce3b173a756">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLXTPRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5d2aec39e3d96338c036054a7f8e55a">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23ea8e58acd3be7449d44ac374fc74c9">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4c209254b4d64fed532dc3b1b225cad">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga739d2ec3ef025971724c56bd441a028c">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dd1090e3533051080ad6330c23bb1e8">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96b327debdecc8d7cb1348bffa10f449">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_DIV16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8c69e27ab07c9a7219d2c746616ab2">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_DIV16_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae00a2a8c962435e71f56205816c487a9">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga291734798fe9cc096b93d0798562a888">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_DIV2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3872385d16447d66a4a8b759e0e953ff">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6669f4d4c82666c4d36e9ee381af3f7">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_DIV4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4ef39508047dd9b28993373ea4d24e0">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_DIV8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf392829682cb0d80bbccbced1ffb95f2">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_DIV8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67684736dc5c768eb8367b71eb6b7107">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadea90553234b61ff6cb92638c953fd8e">stm32f072xb.h</a></li>
<li>RCC_CFGR_SW&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">stm32f072xb.h</a></li>
<li>RCC_CFGR_SW_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">stm32f072xb.h</a></li>
<li>RCC_CFGR_SW_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">stm32f072xb.h</a></li>
<li>RCC_CFGR_SW_HSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">stm32f072xb.h</a></li>
<li>RCC_CFGR_SW_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">stm32f072xb.h</a></li>
<li>RCC_CFGR_SW_HSI48&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab06b799bbd940b14dd547c4d7cd3cd3c">stm32f072xb.h</a></li>
<li>RCC_CFGR_SW_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">stm32f072xb.h</a></li>
<li>RCC_CFGR_SW_PLL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">stm32f072xb.h</a></li>
<li>RCC_CFGR_SW_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">stm32f072xb.h</a></li>
<li>RCC_CFGR_SWS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">stm32f072xb.h</a></li>
<li>RCC_CFGR_SWS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">stm32f072xb.h</a></li>
<li>RCC_CFGR_SWS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">stm32f072xb.h</a></li>
<li>RCC_CFGR_SWS_HSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">stm32f072xb.h</a></li>
<li>RCC_CFGR_SWS_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">stm32f072xb.h</a></li>
<li>RCC_CFGR_SWS_HSI48&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3150fb32648aa5f4bf5bbfcbea9aa397">stm32f072xb.h</a></li>
<li>RCC_CFGR_SWS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">stm32f072xb.h</a></li>
<li>RCC_CFGR_SWS_PLL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">stm32f072xb.h</a></li>
<li>RCC_CFGR_USBPRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade6d5077566e1bf81dd47156743dd05e">stm32f072xb.h</a></li>
<li>RCC_CFGR_USBPRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25a158e2967e324592b41219c60b2792">stm32f072xb.h</a></li>
<li>RCC_CIR_CSSC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">stm32f072xb.h</a></li>
<li>RCC_CIR_CSSC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e">stm32f072xb.h</a></li>
<li>RCC_CIR_CSSF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">stm32f072xb.h</a></li>
<li>RCC_CIR_CSSF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb">stm32f072xb.h</a></li>
<li>RCC_CIR_HSERDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">stm32f072xb.h</a></li>
<li>RCC_CIR_HSERDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713">stm32f072xb.h</a></li>
<li>RCC_CIR_HSERDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">stm32f072xb.h</a></li>
<li>RCC_CIR_HSERDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e">stm32f072xb.h</a></li>
<li>RCC_CIR_HSERDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">stm32f072xb.h</a></li>
<li>RCC_CIR_HSERDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI14RDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc1c15a682f139768c986e281916db12">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI14RDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38ca7cf68047dfc11a421e3f389b6acf">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI14RDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50433b2663ccee3a4ad2f219da4b74b6">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI14RDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88ff77a8821fffcb4c1cf7876663a6bd">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI14RDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1854e5c45c0cb76d0cd468a4546505d4">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI14RDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6cfdde12755aea3ff9881d398d0c422">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI48RDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6692a9bfd5dabbeb87782224cbe2544c">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI48RDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabae54be1cb9f41b9bb7ca535b93dd6d7">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI48RDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e828b0c59a12915dd35424f3c67de64">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI48RDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab78671dd07c3074a68eb2309a1259b80">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI48RDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdba386b047dd2aea9c9b0cd556055cd">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI48RDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc660691371161a8564be5ded33bf20d">stm32f072xb.h</a></li>
<li>RCC_CIR_HSIRDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">stm32f072xb.h</a></li>
<li>RCC_CIR_HSIRDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a">stm32f072xb.h</a></li>
<li>RCC_CIR_HSIRDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">stm32f072xb.h</a></li>
<li>RCC_CIR_HSIRDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6">stm32f072xb.h</a></li>
<li>RCC_CIR_HSIRDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">stm32f072xb.h</a></li>
<li>RCC_CIR_HSIRDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e">stm32f072xb.h</a></li>
<li>RCC_CIR_LSERDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">stm32f072xb.h</a></li>
<li>RCC_CIR_LSERDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426">stm32f072xb.h</a></li>
<li>RCC_CIR_LSERDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">stm32f072xb.h</a></li>
<li>RCC_CIR_LSERDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f">stm32f072xb.h</a></li>
<li>RCC_CIR_LSERDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">stm32f072xb.h</a></li>
<li>RCC_CIR_LSERDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822">stm32f072xb.h</a></li>
<li>RCC_CIR_LSIRDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">stm32f072xb.h</a></li>
<li>RCC_CIR_LSIRDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9">stm32f072xb.h</a></li>
<li>RCC_CIR_LSIRDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">stm32f072xb.h</a></li>
<li>RCC_CIR_LSIRDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091">stm32f072xb.h</a></li>
<li>RCC_CIR_LSIRDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">stm32f072xb.h</a></li>
<li>RCC_CIR_LSIRDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a">stm32f072xb.h</a></li>
<li>RCC_CIR_PLLRDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">stm32f072xb.h</a></li>
<li>RCC_CIR_PLLRDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1">stm32f072xb.h</a></li>
<li>RCC_CIR_PLLRDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">stm32f072xb.h</a></li>
<li>RCC_CIR_PLLRDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c">stm32f072xb.h</a></li>
<li>RCC_CIR_PLLRDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">stm32f072xb.h</a></li>
<li>RCC_CIR_PLLRDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14CAL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77b4ef4b9ba4e72a044b1149dae3eadb">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14CAL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f2f1af034ffdba9c5deb60b87115006">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14DIS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9533da17718a4111cd8e1108b41d3a4">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14DIS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26b18f1550e5cd23ded712c378ad9276">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14ON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf600a82eec2d1445e91af6f98baf042e">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14ON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d758a2abc2a63358615683abcb80517">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14RDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28b35b97ca54ca0e6fe7053c4d500f04">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14RDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb95c84d117aded0ef4fd5768bb0b4d2">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14TRIM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45b76ccb2dacdf483d281725ce92d61a">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14TRIM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c341897aaf651eacb08f83612a5b436">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI48CAL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c84ff1962d1d21c8c11d2ac172a3e6f">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI48CAL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0a5cd9de85d0f913a8e8855d12b70b6">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI48ON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaceaadfc83cd86426748c5107b423bb21">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI48ON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13b8977ab62969c51ea9c4b8b3b02fe0">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI48RDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad03958340799f21487003f60b823d02e">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI48RDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98758a77a5e540c646318786757ba1a0">stm32f072xb.h</a></li>
<li>RCC_CR_CSSON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">stm32f072xb.h</a></li>
<li>RCC_CR_CSSON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5">stm32f072xb.h</a></li>
<li>RCC_CR_HSEBYP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">stm32f072xb.h</a></li>
<li>RCC_CR_HSEBYP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">stm32f072xb.h</a></li>
<li>RCC_CR_HSEON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">stm32f072xb.h</a></li>
<li>RCC_CR_HSEON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">stm32f072xb.h</a></li>
<li>RCC_CR_HSERDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">stm32f072xb.h</a></li>
<li>RCC_CR_HSERDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">stm32f072xb.h</a></li>
<li>RCC_CR_HSICAL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3">stm32f072xb.h</a></li>
<li>RCC_CR_HSICAL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a">stm32f072xb.h</a></li>
<li>RCC_CR_HSICAL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08">stm32f072xb.h</a></li>
<li>RCC_CR_HSICAL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f">stm32f072xb.h</a></li>
<li>RCC_CR_HSICAL_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12">stm32f072xb.h</a></li>
<li>RCC_CR_HSICAL_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50">stm32f072xb.h</a></li>
<li>RCC_CR_HSICAL_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87">stm32f072xb.h</a></li>
<li>RCC_CR_HSICAL_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7">stm32f072xb.h</a></li>
<li>RCC_CR_HSICAL_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29">stm32f072xb.h</a></li>
<li>RCC_CR_HSICAL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3">stm32f072xb.h</a></li>
<li>RCC_CR_HSION&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">stm32f072xb.h</a></li>
<li>RCC_CR_HSION_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">stm32f072xb.h</a></li>
<li>RCC_CR_HSIRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">stm32f072xb.h</a></li>
<li>RCC_CR_HSIRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">stm32f072xb.h</a></li>
<li>RCC_CR_HSITRIM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">stm32f072xb.h</a></li>
<li>RCC_CR_HSITRIM_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb">stm32f072xb.h</a></li>
<li>RCC_CR_HSITRIM_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c">stm32f072xb.h</a></li>
<li>RCC_CR_HSITRIM_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5">stm32f072xb.h</a></li>
<li>RCC_CR_HSITRIM_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9">stm32f072xb.h</a></li>
<li>RCC_CR_HSITRIM_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1">stm32f072xb.h</a></li>
<li>RCC_CR_HSITRIM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add">stm32f072xb.h</a></li>
<li>RCC_CR_PLLON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">stm32f072xb.h</a></li>
<li>RCC_CR_PLLON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">stm32f072xb.h</a></li>
<li>RCC_CR_PLLRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">stm32f072xb.h</a></li>
<li>RCC_CR_PLLRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">stm32f072xb.h</a></li>
<li>RCC_CRS_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608">stm32f072xb.h</a></li>
<li>RCC_CSR_IWDGRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">stm32f072xb.h</a></li>
<li>RCC_CSR_IWDGRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">stm32f072xb.h</a></li>
<li>RCC_CSR_LPWRRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">stm32f072xb.h</a></li>
<li>RCC_CSR_LPWRRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">stm32f072xb.h</a></li>
<li>RCC_CSR_LSION&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">stm32f072xb.h</a></li>
<li>RCC_CSR_LSION_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">stm32f072xb.h</a></li>
<li>RCC_CSR_LSIRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">stm32f072xb.h</a></li>
<li>RCC_CSR_LSIRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">stm32f072xb.h</a></li>
<li>RCC_CSR_OBL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga465307306b8e94ad8ed61f8aa62b62e5">stm32f072xb.h</a></li>
<li>RCC_CSR_OBLRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">stm32f072xb.h</a></li>
<li>RCC_CSR_OBLRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d">stm32f072xb.h</a></li>
<li>RCC_CSR_PINRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">stm32f072xb.h</a></li>
<li>RCC_CSR_PINRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">stm32f072xb.h</a></li>
<li>RCC_CSR_PORRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">stm32f072xb.h</a></li>
<li>RCC_CSR_PORRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd">stm32f072xb.h</a></li>
<li>RCC_CSR_RMVF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">stm32f072xb.h</a></li>
<li>RCC_CSR_RMVF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">stm32f072xb.h</a></li>
<li>RCC_CSR_SFTRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">stm32f072xb.h</a></li>
<li>RCC_CSR_SFTRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">stm32f072xb.h</a></li>
<li>RCC_CSR_V18PWRRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27b69a225968d4cc74a0390b729a3baf">stm32f072xb.h</a></li>
<li>RCC_CSR_V18PWRRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd07ab094d444b53faa19d12a44434b3">stm32f072xb.h</a></li>
<li>RCC_CSR_WWDGRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">stm32f072xb.h</a></li>
<li>RCC_CSR_WWDGRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">stm32f072xb.h</a></li>
<li>RCC_HSI48_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga694f4c1b00e10de4b644388e084482ab">stm32f072xb.h</a></li>
<li>RCC_PLLSRC_PREDIV1_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3fabd25becec9520a442c02751692c6">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_DT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_DT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_DT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_DU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_DU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_DU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_DU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_DU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_HT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_HT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_HT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_HU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_HU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_HU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_HU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_HU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MSK1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MSK2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MSK3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MSK4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_PM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_ST_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_ST_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_ST_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_ST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_SU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_SU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_SU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_SU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_SU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_WDSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b">stm32f072xb.h</a></li>
<li>RTC_ALRMASSR_MASKSS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b">stm32f072xb.h</a></li>
<li>RTC_ALRMASSR_MASKSS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57">stm32f072xb.h</a></li>
<li>RTC_ALRMASSR_MASKSS_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870">stm32f072xb.h</a></li>
<li>RTC_ALRMASSR_MASKSS_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0">stm32f072xb.h</a></li>
<li>RTC_ALRMASSR_MASKSS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936">stm32f072xb.h</a></li>
<li>RTC_ALRMASSR_SS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229">stm32f072xb.h</a></li>
<li>RTC_BACKUP_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac20072ff39de14b8bb381fa3886db8dd">stm32f072xb.h</a></li>
<li>RTC_BKP0R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b">stm32f072xb.h</a></li>
<li>RTC_BKP1R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686">stm32f072xb.h</a></li>
<li>RTC_BKP2R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1">stm32f072xb.h</a></li>
<li>RTC_BKP3R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf">stm32f072xb.h</a></li>
<li>RTC_BKP4R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8">stm32f072xb.h</a></li>
<li>RTC_CALR_CALP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24">stm32f072xb.h</a></li>
<li>RTC_CALR_CALW16_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2">stm32f072xb.h</a></li>
<li>RTC_CALR_CALW8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e">stm32f072xb.h</a></li>
<li>RTC_CR_ADD1H_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417">stm32f072xb.h</a></li>
<li>RTC_CR_ALRAE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40">stm32f072xb.h</a></li>
<li>RTC_CR_ALRAIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e">stm32f072xb.h</a></li>
<li>RTC_CR_BKP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2">stm32f072xb.h</a></li>
<li>RTC_CR_BYPSHAD_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c">stm32f072xb.h</a></li>
<li>RTC_CR_COE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b">stm32f072xb.h</a></li>
<li>RTC_CR_COSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc">stm32f072xb.h</a></li>
<li>RTC_CR_FMT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347">stm32f072xb.h</a></li>
<li>RTC_CR_OSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a">stm32f072xb.h</a></li>
<li>RTC_CR_OSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c">stm32f072xb.h</a></li>
<li>RTC_CR_OSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f">stm32f072xb.h</a></li>
<li>RTC_CR_POL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4">stm32f072xb.h</a></li>
<li>RTC_CR_REFCKON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54">stm32f072xb.h</a></li>
<li>RTC_CR_SUB1H_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880">stm32f072xb.h</a></li>
<li>RTC_CR_TSE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc">stm32f072xb.h</a></li>
<li>RTC_CR_TSEDGE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e">stm32f072xb.h</a></li>
<li>RTC_CR_TSIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31">stm32f072xb.h</a></li>
<li>RTC_CR_WUCKSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79">stm32f072xb.h</a></li>
<li>RTC_CR_WUCKSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215">stm32f072xb.h</a></li>
<li>RTC_CR_WUCKSEL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923">stm32f072xb.h</a></li>
<li>RTC_CR_WUCKSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a">stm32f072xb.h</a></li>
<li>RTC_CR_WUTE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a">stm32f072xb.h</a></li>
<li>RTC_CR_WUTIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b">stm32f072xb.h</a></li>
<li>RTC_DR_DT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6">stm32f072xb.h</a></li>
<li>RTC_DR_DT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d">stm32f072xb.h</a></li>
<li>RTC_DR_DT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09">stm32f072xb.h</a></li>
<li>RTC_DR_DU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f">stm32f072xb.h</a></li>
<li>RTC_DR_DU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4">stm32f072xb.h</a></li>
<li>RTC_DR_DU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b">stm32f072xb.h</a></li>
<li>RTC_DR_DU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66">stm32f072xb.h</a></li>
<li>RTC_DR_DU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158">stm32f072xb.h</a></li>
<li>RTC_DR_MT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483">stm32f072xb.h</a></li>
<li>RTC_DR_MU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0">stm32f072xb.h</a></li>
<li>RTC_DR_MU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1">stm32f072xb.h</a></li>
<li>RTC_DR_MU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe">stm32f072xb.h</a></li>
<li>RTC_DR_MU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1">stm32f072xb.h</a></li>
<li>RTC_DR_MU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb">stm32f072xb.h</a></li>
<li>RTC_DR_WDU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61">stm32f072xb.h</a></li>
<li>RTC_DR_WDU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e">stm32f072xb.h</a></li>
<li>RTC_DR_WDU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6">stm32f072xb.h</a></li>
<li>RTC_DR_WDU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7">stm32f072xb.h</a></li>
<li>RTC_DR_YT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937">stm32f072xb.h</a></li>
<li>RTC_DR_YT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9">stm32f072xb.h</a></li>
<li>RTC_DR_YT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435">stm32f072xb.h</a></li>
<li>RTC_DR_YT_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555">stm32f072xb.h</a></li>
<li>RTC_DR_YT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759">stm32f072xb.h</a></li>
<li>RTC_DR_YU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f">stm32f072xb.h</a></li>
<li>RTC_DR_YU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249">stm32f072xb.h</a></li>
<li>RTC_DR_YU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601">stm32f072xb.h</a></li>
<li>RTC_DR_YU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc">stm32f072xb.h</a></li>
<li>RTC_DR_YU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb">stm32f072xb.h</a></li>
<li>RTC_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">stm32f072xb.h</a></li>
<li>RTC_ISR_ALRAF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e">stm32f072xb.h</a></li>
<li>RTC_ISR_ALRAWF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d">stm32f072xb.h</a></li>
<li>RTC_ISR_INIT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74">stm32f072xb.h</a></li>
<li>RTC_ISR_INITF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1">stm32f072xb.h</a></li>
<li>RTC_ISR_INITS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4">stm32f072xb.h</a></li>
<li>RTC_ISR_RECALPF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea">stm32f072xb.h</a></li>
<li>RTC_ISR_RSF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32">stm32f072xb.h</a></li>
<li>RTC_ISR_SHPF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d">stm32f072xb.h</a></li>
<li>RTC_ISR_TAMP1F_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d">stm32f072xb.h</a></li>
<li>RTC_ISR_TAMP2F_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914">stm32f072xb.h</a></li>
<li>RTC_ISR_TAMP3F_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4af8934cc02fa8dd3e931bfce66c9a2a">stm32f072xb.h</a></li>
<li>RTC_ISR_TSF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f">stm32f072xb.h</a></li>
<li>RTC_ISR_TSOVF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e">stm32f072xb.h</a></li>
<li>RTC_ISR_WUTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372">stm32f072xb.h</a></li>
<li>RTC_ISR_WUTWF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2">stm32f072xb.h</a></li>
<li>RTC_PRER_PREDIV_A_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15">stm32f072xb.h</a></li>
<li>RTC_PRER_PREDIV_S_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab">stm32f072xb.h</a></li>
<li>RTC_SHIFTR_ADD1S_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63">stm32f072xb.h</a></li>
<li>RTC_SHIFTR_SUBFS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86">stm32f072xb.h</a></li>
<li>RTC_SSR_SS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC13MODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef198d987231aa4f0219a908f07a6d42">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC13VALUE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dfc3a5bd265cfc443bfb72f3667d54d">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC14MODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4c9a5a51170f9d3ddd18f674afc3cd1">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC14VALUE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd6b996514923518d681a0621b50351">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC15MODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae238e4cda5608a2f2600da6ae9d6e4af">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC15VALUE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0981d94020f9acaeaf913ee53c96c7c6">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP1E_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad775a4255d5762b8871f79826d48e5cb">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP1TRG_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81d7cfb15da3ed9689baa85471ff2f02">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP2E_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad539217084c83e84eb27ec76eca40152">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP2TRG_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92f7e43c7127ffa0dac5c94233360852">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP3E_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade812a8c277de9b3a78e7bd95cbdd237">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP3TRG_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96465e9dd7d9fe1634a5974d944ccfb9">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPFLT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPFLT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPFLT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf978c259714ae9072766be91c8d982c">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPFREQ_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPFREQ_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPFREQ_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPFREQ_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e169834a26329219aa2271781756dfb">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga028b4854bd356dc30a8b02ab5ed1eb48">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPPRCH_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPPRCH_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPPRCH_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76638587b6e5989ffe219851a96e4f8f">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPPUDIS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPTS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga195a1c8285f2826479b6afb75576ac3d">stm32f072xb.h</a></li>
<li>RTC_TAMPER1_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f815420351c6ab3c901463668b0af7b">stm32f072xb.h</a></li>
<li>RTC_TAMPER2_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c33bacdb5372bad482df029d77a9e5e">stm32f072xb.h</a></li>
<li>RTC_TAMPER3_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f9e9499976d75e2c003ab62234f386">stm32f072xb.h</a></li>
<li>RTC_TR_HT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866">stm32f072xb.h</a></li>
<li>RTC_TR_HT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121">stm32f072xb.h</a></li>
<li>RTC_TR_HT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94">stm32f072xb.h</a></li>
<li>RTC_TR_HU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be">stm32f072xb.h</a></li>
<li>RTC_TR_HU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63">stm32f072xb.h</a></li>
<li>RTC_TR_HU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d">stm32f072xb.h</a></li>
<li>RTC_TR_HU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca">stm32f072xb.h</a></li>
<li>RTC_TR_HU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63">stm32f072xb.h</a></li>
<li>RTC_TR_MNT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc">stm32f072xb.h</a></li>
<li>RTC_TR_MNT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7">stm32f072xb.h</a></li>
<li>RTC_TR_MNT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a">stm32f072xb.h</a></li>
<li>RTC_TR_MNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f">stm32f072xb.h</a></li>
<li>RTC_TR_MNU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b">stm32f072xb.h</a></li>
<li>RTC_TR_MNU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc">stm32f072xb.h</a></li>
<li>RTC_TR_MNU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126">stm32f072xb.h</a></li>
<li>RTC_TR_MNU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5">stm32f072xb.h</a></li>
<li>RTC_TR_MNU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd">stm32f072xb.h</a></li>
<li>RTC_TR_PM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679">stm32f072xb.h</a></li>
<li>RTC_TR_ST_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0">stm32f072xb.h</a></li>
<li>RTC_TR_ST_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9">stm32f072xb.h</a></li>
<li>RTC_TR_ST_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b">stm32f072xb.h</a></li>
<li>RTC_TR_ST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419">stm32f072xb.h</a></li>
<li>RTC_TR_SU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3">stm32f072xb.h</a></li>
<li>RTC_TR_SU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500">stm32f072xb.h</a></li>
<li>RTC_TR_SU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2">stm32f072xb.h</a></li>
<li>RTC_TR_SU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3">stm32f072xb.h</a></li>
<li>RTC_TR_SU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5">stm32f072xb.h</a></li>
<li>RTC_TSDR_DT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533">stm32f072xb.h</a></li>
<li>RTC_TSDR_DT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f">stm32f072xb.h</a></li>
<li>RTC_TSDR_DT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811">stm32f072xb.h</a></li>
<li>RTC_TSDR_DU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad">stm32f072xb.h</a></li>
<li>RTC_TSDR_DU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce">stm32f072xb.h</a></li>
<li>RTC_TSDR_DU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059">stm32f072xb.h</a></li>
<li>RTC_TSDR_DU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8">stm32f072xb.h</a></li>
<li>RTC_TSDR_DU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde">stm32f072xb.h</a></li>
<li>RTC_TSDR_MT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da">stm32f072xb.h</a></li>
<li>RTC_TSDR_MU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35">stm32f072xb.h</a></li>
<li>RTC_TSDR_MU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692">stm32f072xb.h</a></li>
<li>RTC_TSDR_MU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5">stm32f072xb.h</a></li>
<li>RTC_TSDR_MU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827">stm32f072xb.h</a></li>
<li>RTC_TSDR_MU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e">stm32f072xb.h</a></li>
<li>RTC_TSDR_WDU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1">stm32f072xb.h</a></li>
<li>RTC_TSDR_WDU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91">stm32f072xb.h</a></li>
<li>RTC_TSDR_WDU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852">stm32f072xb.h</a></li>
<li>RTC_TSDR_WDU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf">stm32f072xb.h</a></li>
<li>RTC_TSSSR_SS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd">stm32f072xb.h</a></li>
<li>RTC_TSTR_HT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325">stm32f072xb.h</a></li>
<li>RTC_TSTR_HT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf">stm32f072xb.h</a></li>
<li>RTC_TSTR_HT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba">stm32f072xb.h</a></li>
<li>RTC_TSTR_HU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d">stm32f072xb.h</a></li>
<li>RTC_TSTR_HU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7">stm32f072xb.h</a></li>
<li>RTC_TSTR_HU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3">stm32f072xb.h</a></li>
<li>RTC_TSTR_HU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7">stm32f072xb.h</a></li>
<li>RTC_TSTR_HU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57">stm32f072xb.h</a></li>
<li>RTC_TSTR_PM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a">stm32f072xb.h</a></li>
<li>RTC_TSTR_ST_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32">stm32f072xb.h</a></li>
<li>RTC_TSTR_ST_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a">stm32f072xb.h</a></li>
<li>RTC_TSTR_ST_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13">stm32f072xb.h</a></li>
<li>RTC_TSTR_ST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9">stm32f072xb.h</a></li>
<li>RTC_TSTR_SU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e">stm32f072xb.h</a></li>
<li>RTC_TSTR_SU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4">stm32f072xb.h</a></li>
<li>RTC_TSTR_SU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587">stm32f072xb.h</a></li>
<li>RTC_TSTR_SU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb">stm32f072xb.h</a></li>
<li>RTC_TSTR_SU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4">stm32f072xb.h</a></li>
<li>RTC_WAKEUP_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4887fc23a1888a9430bb25770f4c0272">stm32f072xb.h</a></li>
<li>RTC_WPR_KEY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1">stm32f072xb.h</a></li>
<li>RTC_WUTR_WUT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0">stm32f072xb.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7
</small></address>
</body>
</html>
