need to trace clocks for RUPO_LYC_MATCH_LATCH
  inverting ROPO clock delays it even more

//----------
// PPU

line_153_ly_c.gb
  ly doesn't change until phase C after the read

ppu_sprite0_scx3_a.gb
  read happens waaaay after we hit hblank, wtf
  dmg pass, ags fail

ppu_sprite0_scx7_a.gb
  dmg pass, ags fail

//----------
// STAT

poweron_006_stat.gb / poweron_120_stat.gb
  dmg pass, ags fail
  dunno, read happens a phase or two before stat changes

lcdon_to_stat2_a.gb
  dmg pass, ags fail
  read happens 2 phases before lyc goes 0

stat_write_glitch_l0_a.gb
  dmg pass, ags fail
stat_write_glitch_l0_b.gb
  dmg pass, ags fail
stat_write_glitch_l1_b.gb
  dmg pass, ags fail
stat_write_glitch_l1_c.gb
  dmg pass, ags fail

//----------
// OAM

oam_read_l0_d.gb
  dmg pass, ags pass
  PIN_OAM_OEp high way before AMAB_CPU_OEM_ENp

oam_read_l1_a.gb
  dmg pass, ags pass

oam_read_l1_f.gb
  dmg pass, ags pass

oam_write_l0_b.gb
  dmg pass, ags pass
  the write should _not_ go through
  CPU_WRp hitting two passes before XYMU goes high

oam_write_l0_d.gb
  dmg pass, ags pass
  CPU_WRp goes low before rendering finishes

oam_write_l1_c.gb
  dmg pass, ags fail
  CPU_WRp pulse happens too far before the scan/render gap

lcdon_to_oam_unlock_d.gb
  dmg pass, ags pass
  should PIN_OAM_OE be low on EFGH?

poweron_006_oam.gb / poweron_120_oam.gb / poweron_234_oam.gb
  no gap between mode 1 and mode 2?
  checked gates and i seem to have verified all of them
  dmg pass, ags fail

//----------
// VRAM

poweron_026_vram.gb
  dmg pass, ags fail
poweron_140_vram.gb
  dmg pass, ags fail

//----------
// MEALYBUG


m3_lcdc_win_en_change_multiple_wx.gb - pass, reference image from mealybug wrong
m3_bgp_change_sprites.gb - pass
m3_lcdc_obj_size_change.gb - pass w/ sprite latch clock delayed 6 passes
m3_lcdc_obj_size_change_scx.gb - pass w/ sprite latch clock delayed 6 passes
m3_lcdc_bg_en_change.gb pass w pix delay 1 pass
m3_bgp_change.gb pass w pix delay 1 pass
m3_lcdc_obj_en_change.gb  pass w pix delay 1 pass
m3_lcdc_obj_en_change_variant.gb  pass w pix delay 1 pass
m3_obp0_change.gb  pass!
m3_lcdc_bg_map_change.gb  pass!
m3_lcdc_tile_sel_change.gb  pass!
m3_lcdc_tile_sel_win_change.gb  pass!
m3_lcdc_win_en_change_multiple.gb  pass!
m3_lcdc_win_map_change.gb  pass!
m3_scx_low_3_bits.gb  pass!
m3_window_timing.gb  pass!
m3_window_timing_wx_0.gb  pass!
m3_wx_4_change.gb  pass!
m3_wx_4_change_sprites.gb  pass!
m3_wx_5_change.gb  pass!
m3_wx_6_change.gb  pass!