/******************************************************************************
 *
 * Copyright(c) 2019 Realtek Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of version 2 of the GNU General Public License as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
 * more details.
 *
 *****************************************************************************/
#define _RTL8822C_OPS_C_
#include "../hal_headers.h"
#include "rtl8822c_hal.h"

#if 0 // NEO TODO
static void read_chip_version_8822c(struct rtw_phl_com_t *phl_com,
				    struct hal_info_t *hal)
{
	hal_mac_get_hwinfo(hal, &(phl_com->hal_spec));

}


enum rtw_hal_status
hal_write_reg_post_cfg_8822c(struct hal_info_t *hal_info, u32 offset, u32 value)
{
	enum rtw_hal_status hal_status = RTW_HAL_STATUS_FAILURE;

	hal_status = rtw_hal_rf_recover(hal_info, offset, value, RF_PATH_A);

	return hal_status;
}

#endif // if 0 NEO

/*******************temp common IO  APIs *******************/
extern u32 hal_read_macreg(struct hal_info_t *hal,
		u32 offset, u32 bit_mask);
extern void hal_write_macreg(struct hal_info_t *hal,
		u32 offset, u32 bit_mask, u32 data);
extern u32 hal_read_bbreg(struct hal_info_t *hal,
		u32 offset, u32 bit_mask);
extern void hal_write_bbreg(struct hal_info_t *hal,
		u32 offset, u32 bit_mask, u32 data);
extern u32 hal_read_rfreg(struct hal_info_t *hal,
		enum rf_path path, u32 offset, u32 bit_mask);
extern void hal_write_rfreg(struct hal_info_t *hal,
		enum rf_path path, u32 offset, u32 bit_mask, u32 data);

void hal_set_ops_8822c(struct rtw_phl_com_t *phl_com,
		       struct hal_info_t *hal)
{
	struct hal_ops_t *ops = hal_get_ops(hal);

	RTW_INFO("%s NEO TODO: phl_com=%p, hal=%p\n", __func__, phl_com, hal);

#if 0 // NEO TODO
	/*** initialize section ***/
	ops->read_chip_version = read_chip_version_8822c;
	ops->hal_cfg_fw = hal_cfg_fw_8822c;
#endif // if 0 NEO

	ops->read_macreg = hal_read_macreg;
	ops->write_macreg = hal_write_macreg;
	ops->read_bbreg = hal_read_bbreg;
	ops->write_bbreg = hal_write_bbreg;
	ops->read_rfreg = hal_read_rfreg;
	ops->write_rfreg = hal_write_rfreg;

#if 0 // NEO TODO
#ifdef RTW_PHL_BCN
	ops->cfg_bcn = hal_config_beacon_8852a;
	ops->upt_bcn = hal_update_beacon_8852a;
#endif

	ops->pkt_ofld = rtw_hal_mac_pkt_ofld;
	ops->pkt_update_ids = rtw_hal_mac_pkt_update_ids;

#ifdef RTW_WKARD_ACUT_DAC
	ops->write_reg_post_cfg = hal_write_reg_post_cfg_8852a;
#endif

#endif // if 0 NEO
}

#if 0
void hal_set_trx_ops_8852a(struct hal_info_t *hal)
{
	struct hal_trx_ops_t *ops = hal_get_trx_ops(hal);

	ops->get_txdesc_len = get_txdesc_len_8852a;
	ops->fill_txdesc_h2c = fill_txdesc_h2c_8852a;
	ops->fill_txdesc_fwdl = fill_txdesc_fwdl_8852a;
	ops->fill_txdesc_pkt = fill_txdesc_pkt_8852a;
}
#endif

