--
--	Conversion of Design01.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu May 18 07:18:53 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \RF_Physical:Net_9\ : bit;
SIGNAL Net_8 : bit;
SIGNAL \RF_Physical:Net_61\ : bit;
SIGNAL one : bit;
SIGNAL \RF_Physical:BUART:clock_op\ : bit;
SIGNAL \RF_Physical:BUART:reset_reg\ : bit;
SIGNAL Net_29 : bit;
SIGNAL \RF_Physical:BUART:tx_hd_send_break\ : bit;
SIGNAL \RF_Physical:BUART:HalfDuplexSend\ : bit;
SIGNAL \RF_Physical:BUART:FinalParityType_1\ : bit;
SIGNAL \RF_Physical:BUART:FinalParityType_0\ : bit;
SIGNAL \RF_Physical:BUART:FinalAddrMode_2\ : bit;
SIGNAL \RF_Physical:BUART:FinalAddrMode_1\ : bit;
SIGNAL \RF_Physical:BUART:FinalAddrMode_0\ : bit;
SIGNAL \RF_Physical:BUART:tx_ctrl_mark\ : bit;
SIGNAL \RF_Physical:BUART:reset_sr\ : bit;
SIGNAL \RF_Physical:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_2 : bit;
SIGNAL \RF_Physical:BUART:txn\ : bit;
SIGNAL Net_7 : bit;
SIGNAL \RF_Physical:BUART:tx_interrupt_out\ : bit;
SIGNAL \RF_Physical:BUART:rx_interrupt_out\ : bit;
SIGNAL \RF_Physical:BUART:tx_state_1\ : bit;
SIGNAL \RF_Physical:BUART:tx_state_0\ : bit;
SIGNAL \RF_Physical:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL zero : bit;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:tx_shift_out\ : bit;
SIGNAL \RF_Physical:BUART:tx_fifo_notfull\ : bit;
SIGNAL \RF_Physical:BUART:tx_fifo_empty\ : bit;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:counter_load_not\ : bit;
SIGNAL \RF_Physical:BUART:tx_state_2\ : bit;
SIGNAL \RF_Physical:BUART:tx_bitclk_dp\ : bit;
SIGNAL \RF_Physical:BUART:tx_counter_dp\ : bit;
SIGNAL \RF_Physical:BUART:sc_out_7\ : bit;
SIGNAL \RF_Physical:BUART:sc_out_6\ : bit;
SIGNAL \RF_Physical:BUART:sc_out_5\ : bit;
SIGNAL \RF_Physical:BUART:sc_out_4\ : bit;
SIGNAL \RF_Physical:BUART:sc_out_3\ : bit;
SIGNAL \RF_Physical:BUART:sc_out_2\ : bit;
SIGNAL \RF_Physical:BUART:sc_out_1\ : bit;
SIGNAL \RF_Physical:BUART:sc_out_0\ : bit;
SIGNAL \RF_Physical:BUART:tx_counter_tc\ : bit;
SIGNAL \RF_Physical:BUART:tx_status_6\ : bit;
SIGNAL \RF_Physical:BUART:tx_status_5\ : bit;
SIGNAL \RF_Physical:BUART:tx_status_4\ : bit;
SIGNAL \RF_Physical:BUART:tx_status_0\ : bit;
SIGNAL \RF_Physical:BUART:tx_status_1\ : bit;
SIGNAL \RF_Physical:BUART:tx_status_2\ : bit;
SIGNAL \RF_Physical:BUART:tx_status_3\ : bit;
SIGNAL Net_4 : bit;
SIGNAL \RF_Physical:BUART:tx_bitclk\ : bit;
SIGNAL \RF_Physical:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \RF_Physical:BUART:tx_mark\ : bit;
SIGNAL \RF_Physical:BUART:tx_parity_bit\ : bit;
SIGNAL \RF_Physical:BUART:rx_addressmatch\ : bit;
SIGNAL \RF_Physical:BUART:rx_addressmatch1\ : bit;
SIGNAL \RF_Physical:BUART:rx_addressmatch2\ : bit;
SIGNAL \RF_Physical:BUART:rx_state_1\ : bit;
SIGNAL \RF_Physical:BUART:rx_state_0\ : bit;
SIGNAL \RF_Physical:BUART:rx_bitclk_enable\ : bit;
SIGNAL \RF_Physical:BUART:rx_postpoll\ : bit;
SIGNAL \RF_Physical:BUART:rx_load_fifo\ : bit;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:hd_shift_out\ : bit;
SIGNAL \RF_Physical:BUART:rx_fifonotempty\ : bit;
SIGNAL \RF_Physical:BUART:rx_fifofull\ : bit;
SIGNAL \RF_Physical:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \RF_Physical:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:rx_counter_load\ : bit;
SIGNAL \RF_Physical:BUART:rx_state_3\ : bit;
SIGNAL \RF_Physical:BUART:rx_state_2\ : bit;
SIGNAL \RF_Physical:BUART:rx_bitclk_pre\ : bit;
SIGNAL \RF_Physical:BUART:rx_count_2\ : bit;
SIGNAL \RF_Physical:BUART:rx_count_1\ : bit;
SIGNAL \RF_Physical:BUART:rx_count_0\ : bit;
SIGNAL \RF_Physical:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \RF_Physical:BUART:rx_count_6\ : bit;
SIGNAL \RF_Physical:BUART:rx_count_5\ : bit;
SIGNAL \RF_Physical:BUART:rx_count_4\ : bit;
SIGNAL \RF_Physical:BUART:rx_count_3\ : bit;
SIGNAL \RF_Physical:BUART:rx_count7_tc\ : bit;
SIGNAL \RF_Physical:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \RF_Physical:BUART:rx_bitclk\ : bit;
SIGNAL \RF_Physical:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \RF_Physical:BUART:rx_poll_bit1\ : bit;
SIGNAL \RF_Physical:BUART:rx_poll_bit2\ : bit;
SIGNAL \RF_Physical:BUART:pollingrange\ : bit;
SIGNAL \RF_Physical:BUART:pollcount_1\ : bit;
SIGNAL Net_6 : bit;
SIGNAL add_vv_vv_MODGEN_1_1 : bit;
SIGNAL \RF_Physical:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_1_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \RF_Physical:BUART:rx_status_0\ : bit;
SIGNAL \RF_Physical:BUART:rx_markspace_status\ : bit;
SIGNAL \RF_Physical:BUART:rx_status_1\ : bit;
SIGNAL \RF_Physical:BUART:rx_status_2\ : bit;
SIGNAL \RF_Physical:BUART:rx_parity_error_status\ : bit;
SIGNAL \RF_Physical:BUART:rx_status_3\ : bit;
SIGNAL \RF_Physical:BUART:rx_stop_bit_error\ : bit;
SIGNAL \RF_Physical:BUART:rx_status_4\ : bit;
SIGNAL \RF_Physical:BUART:rx_status_5\ : bit;
SIGNAL \RF_Physical:BUART:rx_status_6\ : bit;
SIGNAL \RF_Physical:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_3 : bit;
SIGNAL \RF_Physical:BUART:rx_markspace_pre\ : bit;
SIGNAL \RF_Physical:BUART:rx_parity_error_pre\ : bit;
SIGNAL \RF_Physical:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \RF_Physical:BUART:rx_address_detected\ : bit;
SIGNAL \RF_Physical:BUART:rx_last\ : bit;
SIGNAL \RF_Physical:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \RF_Physical:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \RF_Physical:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_RF_net_0 : bit;
SIGNAL tmpIO_0__Rx_RF_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_RF_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_RF_net_0 : bit;
SIGNAL tmpOE__Tx_RF_net_0 : bit;
SIGNAL tmpFB_0__Tx_RF_net_0 : bit;
SIGNAL tmpIO_0__Tx_RF_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_RF_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_RF_net_0 : bit;
SIGNAL \Printer:Net_9\ : bit;
SIGNAL \Printer:Net_61\ : bit;
SIGNAL \Printer:BUART:clock_op\ : bit;
SIGNAL \Printer:BUART:reset_reg\ : bit;
SIGNAL Net_362 : bit;
SIGNAL \Printer:BUART:tx_hd_send_break\ : bit;
SIGNAL \Printer:BUART:HalfDuplexSend\ : bit;
SIGNAL \Printer:BUART:FinalParityType_1\ : bit;
SIGNAL \Printer:BUART:FinalParityType_0\ : bit;
SIGNAL \Printer:BUART:FinalAddrMode_2\ : bit;
SIGNAL \Printer:BUART:FinalAddrMode_1\ : bit;
SIGNAL \Printer:BUART:FinalAddrMode_0\ : bit;
SIGNAL \Printer:BUART:tx_ctrl_mark\ : bit;
SIGNAL \Printer:BUART:reset_sr\ : bit;
SIGNAL \Printer:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_14 : bit;
SIGNAL \Printer:BUART:txn\ : bit;
SIGNAL Net_69 : bit;
SIGNAL \Printer:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_70 : bit;
SIGNAL \Printer:BUART:rx_interrupt_out\ : bit;
SIGNAL \Printer:BUART:tx_state_1\ : bit;
SIGNAL \Printer:BUART:tx_state_0\ : bit;
SIGNAL \Printer:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \Printer:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Printer:BUART:tx_shift_out\ : bit;
SIGNAL \Printer:BUART:tx_fifo_notfull\ : bit;
SIGNAL \Printer:BUART:tx_fifo_empty\ : bit;
SIGNAL \Printer:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:counter_load_not\ : bit;
SIGNAL \Printer:BUART:tx_state_2\ : bit;
SIGNAL \Printer:BUART:tx_bitclk_dp\ : bit;
SIGNAL \Printer:BUART:tx_counter_dp\ : bit;
SIGNAL \Printer:BUART:sc_out_7\ : bit;
SIGNAL \Printer:BUART:sc_out_6\ : bit;
SIGNAL \Printer:BUART:sc_out_5\ : bit;
SIGNAL \Printer:BUART:sc_out_4\ : bit;
SIGNAL \Printer:BUART:sc_out_3\ : bit;
SIGNAL \Printer:BUART:sc_out_2\ : bit;
SIGNAL \Printer:BUART:sc_out_1\ : bit;
SIGNAL \Printer:BUART:sc_out_0\ : bit;
SIGNAL \Printer:BUART:tx_counter_tc\ : bit;
SIGNAL \Printer:BUART:tx_status_6\ : bit;
SIGNAL \Printer:BUART:tx_status_5\ : bit;
SIGNAL \Printer:BUART:tx_status_4\ : bit;
SIGNAL \Printer:BUART:tx_status_0\ : bit;
SIGNAL \Printer:BUART:tx_status_1\ : bit;
SIGNAL \Printer:BUART:tx_status_2\ : bit;
SIGNAL \Printer:BUART:tx_status_3\ : bit;
SIGNAL Net_67 : bit;
SIGNAL \Printer:BUART:tx_bitclk\ : bit;
SIGNAL \Printer:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \Printer:BUART:tx_mark\ : bit;
SIGNAL \Printer:BUART:tx_parity_bit\ : bit;
SIGNAL \Printer:BUART:rx_addressmatch\ : bit;
SIGNAL \Printer:BUART:rx_addressmatch1\ : bit;
SIGNAL \Printer:BUART:rx_addressmatch2\ : bit;
SIGNAL \Printer:BUART:rx_state_1\ : bit;
SIGNAL \Printer:BUART:rx_state_0\ : bit;
SIGNAL \Printer:BUART:rx_bitclk_enable\ : bit;
SIGNAL \Printer:BUART:rx_postpoll\ : bit;
SIGNAL \Printer:BUART:rx_load_fifo\ : bit;
SIGNAL \Printer:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Printer:BUART:hd_shift_out\ : bit;
SIGNAL \Printer:BUART:rx_fifonotempty\ : bit;
SIGNAL \Printer:BUART:rx_fifofull\ : bit;
SIGNAL \Printer:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \Printer:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \Printer:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Printer:BUART:rx_counter_load\ : bit;
SIGNAL \Printer:BUART:rx_state_3\ : bit;
SIGNAL \Printer:BUART:rx_state_2\ : bit;
SIGNAL \Printer:BUART:rx_bitclk_pre\ : bit;
SIGNAL \Printer:BUART:rx_count_2\ : bit;
SIGNAL \Printer:BUART:rx_count_1\ : bit;
SIGNAL \Printer:BUART:rx_count_0\ : bit;
SIGNAL \Printer:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \Printer:BUART:rx_count_6\ : bit;
SIGNAL \Printer:BUART:rx_count_5\ : bit;
SIGNAL \Printer:BUART:rx_count_4\ : bit;
SIGNAL \Printer:BUART:rx_count_3\ : bit;
SIGNAL \Printer:BUART:rx_count7_tc\ : bit;
SIGNAL \Printer:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \Printer:BUART:rx_bitclk\ : bit;
SIGNAL \Printer:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \Printer:BUART:rx_poll_bit1\ : bit;
SIGNAL \Printer:BUART:rx_poll_bit2\ : bit;
SIGNAL \Printer:BUART:pollingrange\ : bit;
SIGNAL \Printer:BUART:pollcount_1\ : bit;
SIGNAL Net_17 : bit;
SIGNAL add_vv_vv_MODGEN_6_1 : bit;
SIGNAL \Printer:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_6_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL cmp_vv_vv_MODGEN_8 : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \Printer:BUART:rx_status_0\ : bit;
SIGNAL \Printer:BUART:rx_markspace_status\ : bit;
SIGNAL \Printer:BUART:rx_status_1\ : bit;
SIGNAL \Printer:BUART:rx_status_2\ : bit;
SIGNAL \Printer:BUART:rx_parity_error_status\ : bit;
SIGNAL \Printer:BUART:rx_status_3\ : bit;
SIGNAL \Printer:BUART:rx_stop_bit_error\ : bit;
SIGNAL \Printer:BUART:rx_status_4\ : bit;
SIGNAL \Printer:BUART:rx_status_5\ : bit;
SIGNAL \Printer:BUART:rx_status_6\ : bit;
SIGNAL \Printer:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_66 : bit;
SIGNAL \Printer:BUART:rx_markspace_pre\ : bit;
SIGNAL \Printer:BUART:rx_parity_error_pre\ : bit;
SIGNAL \Printer:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_9 : bit;
SIGNAL \Printer:BUART:rx_address_detected\ : bit;
SIGNAL \Printer:BUART:rx_last\ : bit;
SIGNAL \Printer:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_10 : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:newa_6\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:newa_5\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:newa_4\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:newa_3\ : bit;
SIGNAL MODIN8_6 : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:newa_2\ : bit;
SIGNAL MODIN8_5 : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL MODIN8_4 : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL MODIN8_3 : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:newb_6\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:newb_5\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:newb_4\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:newb_3\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:newb_2\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:dataa_6\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:dataa_5\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:dataa_4\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:dataa_3\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:dataa_2\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:datab_6\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:datab_5\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:datab_4\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:datab_3\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:datab_2\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:lta_6\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:gta_6\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:lta_5\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:gta_5\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:lta_4\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:gta_4\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:lta_3\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:gta_3\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:lta_2\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:gta_2\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \Printer:BUART:sRX:MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:MODULE_10:eq\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:MODULE_10:eq\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \Printer:BUART:sRX:MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \Printer:BUART:sRX:MODULE_10:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_Print_net_0 : bit;
SIGNAL tmpIO_0__Rx_Print_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_Print_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_Print_net_0 : bit;
SIGNAL tmpOE__Tx_Print_net_0 : bit;
SIGNAL tmpFB_0__Tx_Print_net_0 : bit;
SIGNAL tmpIO_0__Tx_Print_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_Print_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_Print_net_0 : bit;
SIGNAL Net_92 : bit;
SIGNAL \Pump:Net_61\ : bit;
SIGNAL Net_1067 : bit;
SIGNAL \Pump:BUART:clock_op\ : bit;
SIGNAL \Pump:BUART:reset_reg\ : bit;
SIGNAL Net_429 : bit;
SIGNAL \Pump:BUART:tx_hd_send_break\ : bit;
SIGNAL \Pump:BUART:HalfDuplexSend\ : bit;
SIGNAL \Pump:BUART:FinalParityType_1\ : bit;
SIGNAL \Pump:BUART:FinalParityType_0\ : bit;
SIGNAL \Pump:BUART:FinalAddrMode_2\ : bit;
SIGNAL \Pump:BUART:FinalAddrMode_1\ : bit;
SIGNAL \Pump:BUART:FinalAddrMode_0\ : bit;
SIGNAL \Pump:BUART:tx_ctrl_mark\ : bit;
SIGNAL \Pump:BUART:reset_sr\ : bit;
SIGNAL \Pump:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_86 : bit;
SIGNAL \Pump:BUART:txn\ : bit;
SIGNAL Net_91 : bit;
SIGNAL \Pump:BUART:tx_interrupt_out\ : bit;
SIGNAL \Pump:BUART:rx_interrupt_out\ : bit;
SIGNAL \Pump:BUART:tx_state_1\ : bit;
SIGNAL \Pump:BUART:tx_state_0\ : bit;
SIGNAL \Pump:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \Pump:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Pump:BUART:tx_shift_out\ : bit;
SIGNAL \Pump:BUART:tx_fifo_notfull\ : bit;
SIGNAL \Pump:BUART:tx_fifo_empty\ : bit;
SIGNAL \Pump:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:counter_load_not\ : bit;
SIGNAL \Pump:BUART:tx_state_2\ : bit;
SIGNAL \Pump:BUART:tx_bitclk_dp\ : bit;
SIGNAL \Pump:BUART:tx_counter_dp\ : bit;
SIGNAL \Pump:BUART:sc_out_7\ : bit;
SIGNAL \Pump:BUART:sc_out_6\ : bit;
SIGNAL \Pump:BUART:sc_out_5\ : bit;
SIGNAL \Pump:BUART:sc_out_4\ : bit;
SIGNAL \Pump:BUART:sc_out_3\ : bit;
SIGNAL \Pump:BUART:sc_out_2\ : bit;
SIGNAL \Pump:BUART:sc_out_1\ : bit;
SIGNAL \Pump:BUART:sc_out_0\ : bit;
SIGNAL \Pump:BUART:tx_counter_tc\ : bit;
SIGNAL \Pump:BUART:tx_status_6\ : bit;
SIGNAL \Pump:BUART:tx_status_5\ : bit;
SIGNAL \Pump:BUART:tx_status_4\ : bit;
SIGNAL \Pump:BUART:tx_status_0\ : bit;
SIGNAL \Pump:BUART:tx_status_1\ : bit;
SIGNAL \Pump:BUART:tx_status_2\ : bit;
SIGNAL \Pump:BUART:tx_status_3\ : bit;
SIGNAL Net_90 : bit;
SIGNAL \Pump:BUART:tx_bitclk\ : bit;
SIGNAL \Pump:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \Pump:BUART:tx_mark\ : bit;
SIGNAL \Pump:BUART:tx_parity_bit\ : bit;
SIGNAL \Pump:BUART:rx_addressmatch\ : bit;
SIGNAL \Pump:BUART:rx_addressmatch1\ : bit;
SIGNAL \Pump:BUART:rx_addressmatch2\ : bit;
SIGNAL \Pump:BUART:rx_state_1\ : bit;
SIGNAL \Pump:BUART:rx_state_0\ : bit;
SIGNAL \Pump:BUART:rx_bitclk_enable\ : bit;
SIGNAL \Pump:BUART:rx_postpoll\ : bit;
ATTRIBUTE soft of \Pump:BUART:rx_postpoll\:SIGNAL IS '1';
SIGNAL \Pump:BUART:rx_load_fifo\ : bit;
SIGNAL \Pump:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Pump:BUART:hd_shift_out\ : bit;
SIGNAL \Pump:BUART:rx_fifonotempty\ : bit;
SIGNAL \Pump:BUART:rx_fifofull\ : bit;
SIGNAL \Pump:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \Pump:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \Pump:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Pump:BUART:rx_counter_load\ : bit;
SIGNAL \Pump:BUART:rx_state_3\ : bit;
SIGNAL \Pump:BUART:rx_state_2\ : bit;
SIGNAL \Pump:BUART:rx_bitclk_pre\ : bit;
SIGNAL \Pump:BUART:rx_count_2\ : bit;
SIGNAL \Pump:BUART:rx_count_1\ : bit;
SIGNAL \Pump:BUART:rx_count_0\ : bit;
SIGNAL \Pump:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \Pump:BUART:rx_count_6\ : bit;
SIGNAL \Pump:BUART:rx_count_5\ : bit;
SIGNAL \Pump:BUART:rx_count_4\ : bit;
SIGNAL \Pump:BUART:rx_count_3\ : bit;
SIGNAL \Pump:BUART:rx_count7_tc\ : bit;
SIGNAL \Pump:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \Pump:BUART:rx_bitclk\ : bit;
SIGNAL \Pump:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \Pump:BUART:rx_poll_bit1\ : bit;
SIGNAL \Pump:BUART:rx_poll_bit2\ : bit;
SIGNAL \Pump:BUART:pollingrange\ : bit;
SIGNAL \Pump:BUART:pollcount_1\ : bit;
SIGNAL Net_87 : bit;
SIGNAL add_vv_vv_MODGEN_11_1 : bit;
SIGNAL \Pump:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_11_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_12 : bit;
SIGNAL cmp_vv_vv_MODGEN_13 : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\ : bit;
SIGNAL MODIN9_1 : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\ : bit;
SIGNAL MODIN9_0 : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\ : bit;
SIGNAL MODIN10_1 : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\ : bit;
SIGNAL MODIN10_0 : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\ : bit;
SIGNAL MODIN11_1 : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\ : bit;
SIGNAL MODIN11_0 : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ : bit;
SIGNAL \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\ : bit;
SIGNAL \Pump:BUART:rx_status_0\ : bit;
SIGNAL \Pump:BUART:rx_markspace_status\ : bit;
SIGNAL \Pump:BUART:rx_status_1\ : bit;
SIGNAL \Pump:BUART:rx_status_2\ : bit;
SIGNAL \Pump:BUART:rx_parity_error_status\ : bit;
SIGNAL \Pump:BUART:rx_status_3\ : bit;
SIGNAL \Pump:BUART:rx_stop_bit_error\ : bit;
SIGNAL \Pump:BUART:rx_status_4\ : bit;
SIGNAL \Pump:BUART:rx_status_5\ : bit;
SIGNAL \Pump:BUART:rx_status_6\ : bit;
SIGNAL \Pump:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_89 : bit;
SIGNAL \Pump:BUART:rx_markspace_pre\ : bit;
SIGNAL \Pump:BUART:rx_parity_error_pre\ : bit;
SIGNAL \Pump:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_14 : bit;
SIGNAL \Pump:BUART:rx_address_detected\ : bit;
SIGNAL \Pump:BUART:rx_last\ : bit;
SIGNAL \Pump:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_15 : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:newa_6\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:newa_5\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:newa_4\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:newa_3\ : bit;
SIGNAL MODIN12_6 : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:newa_2\ : bit;
SIGNAL MODIN12_5 : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:newa_1\ : bit;
SIGNAL MODIN12_4 : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:newa_0\ : bit;
SIGNAL MODIN12_3 : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:newb_6\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:newb_5\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:newb_4\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:newb_3\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:newb_2\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:newb_1\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:newb_0\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:dataa_6\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:dataa_5\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:dataa_4\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:dataa_3\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:dataa_2\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:dataa_1\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:dataa_0\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:datab_6\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:datab_5\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:datab_4\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:datab_3\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:datab_2\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:datab_1\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:datab_0\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:lta_6\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:gta_6\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:lta_5\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:gta_5\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:lta_4\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:gta_4\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:lta_3\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:gta_3\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:lta_2\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:gta_2\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:lta_1\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:gta_1\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:lta_0\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_14:g2:a0:gta_0\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:newa_0\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:newb_0\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:dataa_0\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:datab_0\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:xeq\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:xneq\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:xlt\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:xlte\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:xgt\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:g1:a0:xgte\ : bit;
SIGNAL \Pump:BUART:sRX:MODULE_15:lt\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:MODULE_15:lt\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:MODULE_15:eq\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:MODULE_15:eq\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:MODULE_15:gt\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:MODULE_15:gt\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:MODULE_15:gte\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:MODULE_15:gte\:SIGNAL IS 2;
SIGNAL \Pump:BUART:sRX:MODULE_15:lte\ : bit;
ATTRIBUTE port_state_att of \Pump:BUART:sRX:MODULE_15:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_Pump_net_0 : bit;
SIGNAL tmpIO_0__Rx_Pump_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_Pump_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_Pump_net_0 : bit;
SIGNAL tmpOE__Tx_Pump_net_0 : bit;
SIGNAL tmpFB_0__Tx_Pump_net_0 : bit;
SIGNAL tmpIO_0__Tx_Pump_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_Pump_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_Pump_net_0 : bit;
SIGNAL \Display1:Net_9\ : bit;
SIGNAL Net_44 : bit;
SIGNAL \Display1:Net_61\ : bit;
SIGNAL \Display1:BUART:clock_op\ : bit;
SIGNAL \Display1:BUART:reset_reg\ : bit;
SIGNAL Net_490 : bit;
SIGNAL \Display1:BUART:tx_hd_send_break\ : bit;
SIGNAL \Display1:BUART:HalfDuplexSend\ : bit;
SIGNAL \Display1:BUART:FinalParityType_1\ : bit;
SIGNAL \Display1:BUART:FinalParityType_0\ : bit;
SIGNAL \Display1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \Display1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \Display1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \Display1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \Display1:BUART:reset_sr\ : bit;
SIGNAL \Display1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_38 : bit;
SIGNAL \Display1:BUART:txn\ : bit;
SIGNAL Net_43 : bit;
SIGNAL \Display1:BUART:tx_interrupt_out\ : bit;
SIGNAL \Display1:BUART:rx_interrupt_out\ : bit;
SIGNAL \Display1:BUART:tx_state_1\ : bit;
SIGNAL \Display1:BUART:tx_state_0\ : bit;
SIGNAL \Display1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \Display1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Display1:BUART:tx_shift_out\ : bit;
SIGNAL \Display1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \Display1:BUART:tx_fifo_empty\ : bit;
SIGNAL \Display1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:counter_load_not\ : bit;
SIGNAL \Display1:BUART:tx_state_2\ : bit;
SIGNAL \Display1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \Display1:BUART:tx_counter_dp\ : bit;
SIGNAL \Display1:BUART:sc_out_7\ : bit;
SIGNAL \Display1:BUART:sc_out_6\ : bit;
SIGNAL \Display1:BUART:sc_out_5\ : bit;
SIGNAL \Display1:BUART:sc_out_4\ : bit;
SIGNAL \Display1:BUART:sc_out_3\ : bit;
SIGNAL \Display1:BUART:sc_out_2\ : bit;
SIGNAL \Display1:BUART:sc_out_1\ : bit;
SIGNAL \Display1:BUART:sc_out_0\ : bit;
SIGNAL \Display1:BUART:tx_counter_tc\ : bit;
SIGNAL \Display1:BUART:tx_status_6\ : bit;
SIGNAL \Display1:BUART:tx_status_5\ : bit;
SIGNAL \Display1:BUART:tx_status_4\ : bit;
SIGNAL \Display1:BUART:tx_status_0\ : bit;
SIGNAL \Display1:BUART:tx_status_1\ : bit;
SIGNAL \Display1:BUART:tx_status_2\ : bit;
SIGNAL \Display1:BUART:tx_status_3\ : bit;
SIGNAL Net_40 : bit;
SIGNAL \Display1:BUART:tx_bitclk\ : bit;
SIGNAL \Display1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \Display1:BUART:tx_mark\ : bit;
SIGNAL \Display1:BUART:tx_parity_bit\ : bit;
SIGNAL \Display1:BUART:rx_addressmatch\ : bit;
SIGNAL \Display1:BUART:rx_addressmatch1\ : bit;
SIGNAL \Display1:BUART:rx_addressmatch2\ : bit;
SIGNAL \Display1:BUART:rx_state_1\ : bit;
SIGNAL \Display1:BUART:rx_state_0\ : bit;
SIGNAL \Display1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \Display1:BUART:rx_postpoll\ : bit;
SIGNAL \Display1:BUART:rx_load_fifo\ : bit;
SIGNAL \Display1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Display1:BUART:hd_shift_out\ : bit;
SIGNAL \Display1:BUART:rx_fifonotempty\ : bit;
SIGNAL \Display1:BUART:rx_fifofull\ : bit;
SIGNAL \Display1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \Display1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \Display1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Display1:BUART:rx_counter_load\ : bit;
SIGNAL \Display1:BUART:rx_state_3\ : bit;
SIGNAL \Display1:BUART:rx_state_2\ : bit;
SIGNAL \Display1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \Display1:BUART:rx_count_2\ : bit;
SIGNAL \Display1:BUART:rx_count_1\ : bit;
SIGNAL \Display1:BUART:rx_count_0\ : bit;
SIGNAL \Display1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \Display1:BUART:rx_count_6\ : bit;
SIGNAL \Display1:BUART:rx_count_5\ : bit;
SIGNAL \Display1:BUART:rx_count_4\ : bit;
SIGNAL \Display1:BUART:rx_count_3\ : bit;
SIGNAL \Display1:BUART:rx_count7_tc\ : bit;
SIGNAL \Display1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \Display1:BUART:rx_bitclk\ : bit;
SIGNAL \Display1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \Display1:BUART:rx_poll_bit1\ : bit;
SIGNAL \Display1:BUART:rx_poll_bit2\ : bit;
SIGNAL \Display1:BUART:pollingrange\ : bit;
SIGNAL \Display1:BUART:pollcount_1\ : bit;
SIGNAL Net_42 : bit;
SIGNAL add_vv_vv_MODGEN_16_1 : bit;
SIGNAL \Display1:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_16_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_17 : bit;
SIGNAL cmp_vv_vv_MODGEN_18 : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\ : bit;
SIGNAL MODIN13_1 : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\ : bit;
SIGNAL MODIN13_0 : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\ : bit;
SIGNAL MODIN14_1 : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\ : bit;
SIGNAL MODIN14_0 : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\ : bit;
SIGNAL MODIN15_1 : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\ : bit;
SIGNAL MODIN15_0 : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ : bit;
SIGNAL \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\ : bit;
SIGNAL \Display1:BUART:rx_status_0\ : bit;
SIGNAL \Display1:BUART:rx_markspace_status\ : bit;
SIGNAL \Display1:BUART:rx_status_1\ : bit;
SIGNAL \Display1:BUART:rx_status_2\ : bit;
SIGNAL \Display1:BUART:rx_parity_error_status\ : bit;
SIGNAL \Display1:BUART:rx_status_3\ : bit;
SIGNAL \Display1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \Display1:BUART:rx_status_4\ : bit;
SIGNAL \Display1:BUART:rx_status_5\ : bit;
SIGNAL \Display1:BUART:rx_status_6\ : bit;
SIGNAL \Display1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_39 : bit;
SIGNAL \Display1:BUART:rx_markspace_pre\ : bit;
SIGNAL \Display1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \Display1:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_19 : bit;
SIGNAL \Display1:BUART:rx_address_detected\ : bit;
SIGNAL \Display1:BUART:rx_last\ : bit;
SIGNAL \Display1:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_20 : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:newa_6\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:newa_5\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:newa_4\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:newa_3\ : bit;
SIGNAL MODIN16_6 : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:newa_2\ : bit;
SIGNAL MODIN16_5 : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:newa_1\ : bit;
SIGNAL MODIN16_4 : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:newa_0\ : bit;
SIGNAL MODIN16_3 : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:newb_6\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:newb_5\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:newb_4\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:newb_3\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:newb_2\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:newb_1\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:newb_0\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:dataa_6\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:dataa_5\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:dataa_4\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:dataa_3\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:dataa_2\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:dataa_1\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:dataa_0\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:datab_6\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:datab_5\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:datab_4\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:datab_3\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:datab_2\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:datab_1\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:datab_0\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:lta_6\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:gta_6\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:lta_5\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:gta_5\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:lta_4\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:gta_4\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:lta_3\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:gta_3\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:lta_2\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:gta_2\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:lta_1\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:gta_1\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:lta_0\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_19:g2:a0:gta_0\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:newa_0\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:newb_0\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:dataa_0\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:datab_0\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:xeq\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:xneq\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:xlt\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:xlte\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:xgt\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:g1:a0:xgte\ : bit;
SIGNAL \Display1:BUART:sRX:MODULE_20:lt\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:MODULE_20:lt\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:MODULE_20:eq\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:MODULE_20:eq\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:MODULE_20:gt\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:MODULE_20:gt\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:MODULE_20:gte\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:MODULE_20:gte\:SIGNAL IS 2;
SIGNAL \Display1:BUART:sRX:MODULE_20:lte\ : bit;
ATTRIBUTE port_state_att of \Display1:BUART:sRX:MODULE_20:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_Disp1_net_0 : bit;
SIGNAL tmpIO_0__Rx_Disp1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_Disp1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_Disp1_net_0 : bit;
SIGNAL tmpOE__Tx_Disp1_net_0 : bit;
SIGNAL tmpFB_0__Tx_Disp1_net_0 : bit;
SIGNAL tmpIO_0__Tx_Disp1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_Disp1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_Disp1_net_0 : bit;
SIGNAL \Display2:Net_9\ : bit;
SIGNAL Net_56 : bit;
SIGNAL \Display2:Net_61\ : bit;
SIGNAL \Display2:BUART:clock_op\ : bit;
SIGNAL \Display2:BUART:reset_reg\ : bit;
SIGNAL Net_526 : bit;
SIGNAL \Display2:BUART:tx_hd_send_break\ : bit;
SIGNAL \Display2:BUART:HalfDuplexSend\ : bit;
SIGNAL \Display2:BUART:FinalParityType_1\ : bit;
SIGNAL \Display2:BUART:FinalParityType_0\ : bit;
SIGNAL \Display2:BUART:FinalAddrMode_2\ : bit;
SIGNAL \Display2:BUART:FinalAddrMode_1\ : bit;
SIGNAL \Display2:BUART:FinalAddrMode_0\ : bit;
SIGNAL \Display2:BUART:tx_ctrl_mark\ : bit;
SIGNAL \Display2:BUART:reset_sr\ : bit;
SIGNAL \Display2:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_50 : bit;
SIGNAL \Display2:BUART:txn\ : bit;
SIGNAL Net_55 : bit;
SIGNAL \Display2:BUART:tx_interrupt_out\ : bit;
SIGNAL \Display2:BUART:rx_interrupt_out\ : bit;
SIGNAL \Display2:BUART:tx_state_1\ : bit;
SIGNAL \Display2:BUART:tx_state_0\ : bit;
SIGNAL \Display2:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \Display2:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Display2:BUART:tx_shift_out\ : bit;
SIGNAL \Display2:BUART:tx_fifo_notfull\ : bit;
SIGNAL \Display2:BUART:tx_fifo_empty\ : bit;
SIGNAL \Display2:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:counter_load_not\ : bit;
SIGNAL \Display2:BUART:tx_state_2\ : bit;
SIGNAL \Display2:BUART:tx_bitclk_dp\ : bit;
SIGNAL \Display2:BUART:tx_counter_dp\ : bit;
SIGNAL \Display2:BUART:sc_out_7\ : bit;
SIGNAL \Display2:BUART:sc_out_6\ : bit;
SIGNAL \Display2:BUART:sc_out_5\ : bit;
SIGNAL \Display2:BUART:sc_out_4\ : bit;
SIGNAL \Display2:BUART:sc_out_3\ : bit;
SIGNAL \Display2:BUART:sc_out_2\ : bit;
SIGNAL \Display2:BUART:sc_out_1\ : bit;
SIGNAL \Display2:BUART:sc_out_0\ : bit;
SIGNAL \Display2:BUART:tx_counter_tc\ : bit;
SIGNAL \Display2:BUART:tx_status_6\ : bit;
SIGNAL \Display2:BUART:tx_status_5\ : bit;
SIGNAL \Display2:BUART:tx_status_4\ : bit;
SIGNAL \Display2:BUART:tx_status_0\ : bit;
SIGNAL \Display2:BUART:tx_status_1\ : bit;
SIGNAL \Display2:BUART:tx_status_2\ : bit;
SIGNAL \Display2:BUART:tx_status_3\ : bit;
SIGNAL Net_52 : bit;
SIGNAL \Display2:BUART:tx_bitclk\ : bit;
SIGNAL \Display2:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \Display2:BUART:tx_mark\ : bit;
SIGNAL \Display2:BUART:tx_parity_bit\ : bit;
SIGNAL \Display2:BUART:rx_addressmatch\ : bit;
SIGNAL \Display2:BUART:rx_addressmatch1\ : bit;
SIGNAL \Display2:BUART:rx_addressmatch2\ : bit;
SIGNAL \Display2:BUART:rx_state_1\ : bit;
SIGNAL \Display2:BUART:rx_state_0\ : bit;
SIGNAL \Display2:BUART:rx_bitclk_enable\ : bit;
SIGNAL \Display2:BUART:rx_postpoll\ : bit;
SIGNAL \Display2:BUART:rx_load_fifo\ : bit;
SIGNAL \Display2:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Display2:BUART:hd_shift_out\ : bit;
SIGNAL \Display2:BUART:rx_fifonotempty\ : bit;
SIGNAL \Display2:BUART:rx_fifofull\ : bit;
SIGNAL \Display2:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \Display2:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \Display2:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Display2:BUART:rx_counter_load\ : bit;
SIGNAL \Display2:BUART:rx_state_3\ : bit;
SIGNAL \Display2:BUART:rx_state_2\ : bit;
SIGNAL \Display2:BUART:rx_bitclk_pre\ : bit;
SIGNAL \Display2:BUART:rx_count_2\ : bit;
SIGNAL \Display2:BUART:rx_count_1\ : bit;
SIGNAL \Display2:BUART:rx_count_0\ : bit;
SIGNAL \Display2:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \Display2:BUART:rx_count_6\ : bit;
SIGNAL \Display2:BUART:rx_count_5\ : bit;
SIGNAL \Display2:BUART:rx_count_4\ : bit;
SIGNAL \Display2:BUART:rx_count_3\ : bit;
SIGNAL \Display2:BUART:rx_count7_tc\ : bit;
SIGNAL \Display2:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \Display2:BUART:rx_bitclk\ : bit;
SIGNAL \Display2:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \Display2:BUART:rx_poll_bit1\ : bit;
SIGNAL \Display2:BUART:rx_poll_bit2\ : bit;
SIGNAL \Display2:BUART:pollingrange\ : bit;
SIGNAL \Display2:BUART:pollcount_1\ : bit;
SIGNAL Net_54 : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_21_1\ : bit;
SIGNAL \Display2:BUART:pollcount_0\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_21_0\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_22\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_23\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_1\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODIN17_1\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_0\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODIN17_0\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_1\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_0\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_1\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODIN18_1\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_0\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODIN18_0\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_1\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_0\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_1\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_0\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_0\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_1\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODIN19_1\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_0\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODIN19_0\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_1\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_0\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_1\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_0\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\ : bit;
SIGNAL \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_0\ : bit;
SIGNAL \Display2:BUART:rx_status_0\ : bit;
SIGNAL \Display2:BUART:rx_markspace_status\ : bit;
SIGNAL \Display2:BUART:rx_status_1\ : bit;
SIGNAL \Display2:BUART:rx_status_2\ : bit;
SIGNAL \Display2:BUART:rx_parity_error_status\ : bit;
SIGNAL \Display2:BUART:rx_status_3\ : bit;
SIGNAL \Display2:BUART:rx_stop_bit_error\ : bit;
SIGNAL \Display2:BUART:rx_status_4\ : bit;
SIGNAL \Display2:BUART:rx_status_5\ : bit;
SIGNAL \Display2:BUART:rx_status_6\ : bit;
SIGNAL \Display2:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_51 : bit;
SIGNAL \Display2:BUART:rx_markspace_pre\ : bit;
SIGNAL \Display2:BUART:rx_parity_error_pre\ : bit;
SIGNAL \Display2:BUART:rx_break_status\ : bit;
SIGNAL \Display2:BUART:sRX:cmp_vv_vv_MODGEN_24\ : bit;
SIGNAL \Display2:BUART:rx_address_detected\ : bit;
SIGNAL \Display2:BUART:rx_last\ : bit;
SIGNAL \Display2:BUART:rx_parity_bit\ : bit;
SIGNAL \Display2:BUART:sRX:cmp_vv_vv_MODGEN_25\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:newa_6\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:newa_5\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:newa_4\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:newa_3\ : bit;
SIGNAL \Display2:BUART:sRX:MODIN20_6\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:newa_2\ : bit;
SIGNAL \Display2:BUART:sRX:MODIN20_5\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:newa_1\ : bit;
SIGNAL \Display2:BUART:sRX:MODIN20_4\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:newa_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODIN20_3\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:newb_6\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:newb_5\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:newb_4\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:newb_3\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:newb_2\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:newb_1\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:newb_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:dataa_6\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:dataa_5\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:dataa_4\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:dataa_3\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:dataa_2\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:dataa_1\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:dataa_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:datab_6\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:datab_5\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:datab_4\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:datab_3\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:datab_2\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:datab_1\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:datab_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:lta_6\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:gta_6\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:lta_5\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:gta_5\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:lta_4\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:gta_4\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:lta_3\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:gta_3\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:lta_2\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:gta_2\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:lta_1\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:gta_1\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:lta_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_24:g2:a0:gta_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:newa_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:newb_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:dataa_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:datab_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:xeq\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:xneq\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:xlt\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:xlte\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:xgt\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:g1:a0:xgte\ : bit;
SIGNAL \Display2:BUART:sRX:MODULE_25:lt\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:MODULE_25:lt\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:MODULE_25:eq\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:MODULE_25:eq\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:MODULE_25:gt\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:MODULE_25:gt\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:MODULE_25:gte\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:MODULE_25:gte\:SIGNAL IS 2;
SIGNAL \Display2:BUART:sRX:MODULE_25:lte\ : bit;
ATTRIBUTE port_state_att of \Display2:BUART:sRX:MODULE_25:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_Disp2_net_0 : bit;
SIGNAL tmpIO_0__Rx_Disp2_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_Disp2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_Disp2_net_0 : bit;
SIGNAL tmpOE__Tx_Disp2_net_0 : bit;
SIGNAL tmpFB_0__Tx_Disp2_net_0 : bit;
SIGNAL tmpIO_0__Tx_Disp2_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_Disp2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_Disp2_net_0 : bit;
SIGNAL tmpOE__SDA_1_net_0 : bit;
SIGNAL tmpFB_0__SDA_1_net_0 : bit;
SIGNAL Net_97 : bit;
TERMINAL tmpSIOVREF__SDA_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_1_net_0 : bit;
SIGNAL tmpOE__SCL_1_net_0 : bit;
SIGNAL tmpFB_0__SCL_1_net_0 : bit;
SIGNAL Net_98 : bit;
TERMINAL tmpSIOVREF__SCL_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_1_net_0 : bit;
SIGNAL \I2C_Bus:sda_x_wire\ : bit;
SIGNAL \I2C_Bus:Net_643_1\ : bit;
SIGNAL \I2C_Bus:Net_697\ : bit;
SIGNAL \I2C_Bus:bus_clk\ : bit;
SIGNAL \I2C_Bus:Net_1109_0\ : bit;
SIGNAL \I2C_Bus:Net_1109_1\ : bit;
SIGNAL \I2C_Bus:Net_643_0\ : bit;
SIGNAL \I2C_Bus:Net_643_2\ : bit;
SIGNAL \I2C_Bus:scl_x_wire\ : bit;
SIGNAL \I2C_Bus:Net_969\ : bit;
SIGNAL \I2C_Bus:Net_968\ : bit;
SIGNAL \I2C_Bus:udb_clk\ : bit;
SIGNAL Net_110 : bit;
SIGNAL \I2C_Bus:Net_973\ : bit;
SIGNAL Net_111 : bit;
SIGNAL \I2C_Bus:Net_974\ : bit;
SIGNAL \I2C_Bus:scl_yfb\ : bit;
SIGNAL \I2C_Bus:sda_yfb\ : bit;
SIGNAL \I2C_Bus:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \I2C_Bus:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \I2C_Bus:timeout_clk\ : bit;
SIGNAL Net_116 : bit;
SIGNAL \I2C_Bus:Net_975\ : bit;
SIGNAL Net_115 : bit;
SIGNAL Net_114 : bit;
SIGNAL tmpOE__Pin_WP_net_0 : bit;
SIGNAL tmpFB_0__Pin_WP_net_0 : bit;
SIGNAL tmpIO_0__Pin_WP_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_WP_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_WP_net_0 : bit;
SIGNAL Net_1129 : bit;
SIGNAL \Timer_Animacion:Net_260\ : bit;
SIGNAL \Timer_Animacion:Net_266\ : bit;
SIGNAL Net_1060 : bit;
SIGNAL \Timer_Animacion:Net_51\ : bit;
SIGNAL \Timer_Animacion:Net_261\ : bit;
SIGNAL \Timer_Animacion:Net_57\ : bit;
SIGNAL Net_117 : bit;
SIGNAL Net_122 : bit;
SIGNAL \Timer_Animacion:Net_102\ : bit;
SIGNAL \Timer_Animacion2:Net_260\ : bit;
SIGNAL \Timer_Animacion2:Net_266\ : bit;
SIGNAL Net_1113 : bit;
SIGNAL \Timer_Animacion2:Net_51\ : bit;
SIGNAL \Timer_Animacion2:Net_261\ : bit;
SIGNAL \Timer_Animacion2:Net_57\ : bit;
SIGNAL Net_124 : bit;
SIGNAL Net_129 : bit;
SIGNAL \Timer_Animacion2:Net_102\ : bit;
SIGNAL tmpOE__IB1_net_0 : bit;
SIGNAL tmpFB_0__IB1_net_0 : bit;
SIGNAL tmpIO_0__IB1_net_0 : bit;
TERMINAL tmpSIOVREF__IB1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IB1_net_0 : bit;
SIGNAL tmpOE__IB2_net_0 : bit;
SIGNAL tmpFB_0__IB2_net_0 : bit;
SIGNAL tmpIO_0__IB2_net_0 : bit;
TERMINAL tmpSIOVREF__IB2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IB2_net_0 : bit;
SIGNAL \RF_Physical:BUART:reset_reg\\D\ : bit;
SIGNAL \RF_Physical:BUART:txn\\D\ : bit;
SIGNAL \RF_Physical:BUART:tx_state_1\\D\ : bit;
SIGNAL \RF_Physical:BUART:tx_state_0\\D\ : bit;
SIGNAL \RF_Physical:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_4D : bit;
SIGNAL \RF_Physical:BUART:tx_bitclk\\D\ : bit;
SIGNAL \RF_Physical:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \RF_Physical:BUART:tx_mark\\D\ : bit;
SIGNAL \RF_Physical:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \RF_Physical:BUART:rx_state_1\\D\ : bit;
SIGNAL \RF_Physical:BUART:rx_state_0\\D\ : bit;
SIGNAL \RF_Physical:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \RF_Physical:BUART:rx_state_3\\D\ : bit;
SIGNAL \RF_Physical:BUART:rx_state_2\\D\ : bit;
SIGNAL \RF_Physical:BUART:rx_bitclk\\D\ : bit;
SIGNAL \RF_Physical:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \RF_Physical:BUART:pollcount_1\\D\ : bit;
SIGNAL \RF_Physical:BUART:pollcount_0\\D\ : bit;
SIGNAL \RF_Physical:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \RF_Physical:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \RF_Physical:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \RF_Physical:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \RF_Physical:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \RF_Physical:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \RF_Physical:BUART:rx_break_status\\D\ : bit;
SIGNAL \RF_Physical:BUART:rx_address_detected\\D\ : bit;
SIGNAL \RF_Physical:BUART:rx_last\\D\ : bit;
SIGNAL \RF_Physical:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \Printer:BUART:reset_reg\\D\ : bit;
SIGNAL \Printer:BUART:txn\\D\ : bit;
SIGNAL \Printer:BUART:tx_state_1\\D\ : bit;
SIGNAL \Printer:BUART:tx_state_0\\D\ : bit;
SIGNAL \Printer:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_67D : bit;
SIGNAL \Printer:BUART:tx_bitclk\\D\ : bit;
SIGNAL \Printer:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \Printer:BUART:tx_mark\\D\ : bit;
SIGNAL \Printer:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \Printer:BUART:rx_state_1\\D\ : bit;
SIGNAL \Printer:BUART:rx_state_0\\D\ : bit;
SIGNAL \Printer:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \Printer:BUART:rx_state_3\\D\ : bit;
SIGNAL \Printer:BUART:rx_state_2\\D\ : bit;
SIGNAL \Printer:BUART:rx_bitclk\\D\ : bit;
SIGNAL \Printer:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \Printer:BUART:pollcount_1\\D\ : bit;
SIGNAL \Printer:BUART:pollcount_0\\D\ : bit;
SIGNAL \Printer:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \Printer:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \Printer:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \Printer:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \Printer:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \Printer:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \Printer:BUART:rx_break_status\\D\ : bit;
SIGNAL \Printer:BUART:rx_address_detected\\D\ : bit;
SIGNAL \Printer:BUART:rx_last\\D\ : bit;
SIGNAL \Printer:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \Pump:BUART:reset_reg\\D\ : bit;
SIGNAL \Pump:BUART:txn\\D\ : bit;
SIGNAL \Pump:BUART:tx_state_1\\D\ : bit;
SIGNAL \Pump:BUART:tx_state_0\\D\ : bit;
SIGNAL \Pump:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_90D : bit;
SIGNAL \Pump:BUART:tx_bitclk\\D\ : bit;
SIGNAL \Pump:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \Pump:BUART:tx_mark\\D\ : bit;
SIGNAL \Pump:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \Pump:BUART:rx_state_1\\D\ : bit;
SIGNAL \Pump:BUART:rx_state_0\\D\ : bit;
SIGNAL \Pump:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \Pump:BUART:rx_state_3\\D\ : bit;
SIGNAL \Pump:BUART:rx_state_2\\D\ : bit;
SIGNAL \Pump:BUART:rx_bitclk\\D\ : bit;
SIGNAL \Pump:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \Pump:BUART:pollcount_1\\D\ : bit;
SIGNAL \Pump:BUART:pollcount_0\\D\ : bit;
SIGNAL \Pump:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \Pump:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \Pump:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \Pump:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \Pump:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \Pump:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \Pump:BUART:rx_break_status\\D\ : bit;
SIGNAL \Pump:BUART:rx_address_detected\\D\ : bit;
SIGNAL \Pump:BUART:rx_last\\D\ : bit;
SIGNAL \Pump:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \Display1:BUART:reset_reg\\D\ : bit;
SIGNAL \Display1:BUART:txn\\D\ : bit;
SIGNAL \Display1:BUART:tx_state_1\\D\ : bit;
SIGNAL \Display1:BUART:tx_state_0\\D\ : bit;
SIGNAL \Display1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_40D : bit;
SIGNAL \Display1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \Display1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \Display1:BUART:tx_mark\\D\ : bit;
SIGNAL \Display1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \Display1:BUART:rx_state_1\\D\ : bit;
SIGNAL \Display1:BUART:rx_state_0\\D\ : bit;
SIGNAL \Display1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \Display1:BUART:rx_state_3\\D\ : bit;
SIGNAL \Display1:BUART:rx_state_2\\D\ : bit;
SIGNAL \Display1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \Display1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \Display1:BUART:pollcount_1\\D\ : bit;
SIGNAL \Display1:BUART:pollcount_0\\D\ : bit;
SIGNAL \Display1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \Display1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \Display1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \Display1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \Display1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \Display1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \Display1:BUART:rx_break_status\\D\ : bit;
SIGNAL \Display1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \Display1:BUART:rx_last\\D\ : bit;
SIGNAL \Display1:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \Display2:BUART:reset_reg\\D\ : bit;
SIGNAL \Display2:BUART:txn\\D\ : bit;
SIGNAL \Display2:BUART:tx_state_1\\D\ : bit;
SIGNAL \Display2:BUART:tx_state_0\\D\ : bit;
SIGNAL \Display2:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_52D : bit;
SIGNAL \Display2:BUART:tx_bitclk\\D\ : bit;
SIGNAL \Display2:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \Display2:BUART:tx_mark\\D\ : bit;
SIGNAL \Display2:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \Display2:BUART:rx_state_1\\D\ : bit;
SIGNAL \Display2:BUART:rx_state_0\\D\ : bit;
SIGNAL \Display2:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \Display2:BUART:rx_state_3\\D\ : bit;
SIGNAL \Display2:BUART:rx_state_2\\D\ : bit;
SIGNAL \Display2:BUART:rx_bitclk\\D\ : bit;
SIGNAL \Display2:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \Display2:BUART:pollcount_1\\D\ : bit;
SIGNAL \Display2:BUART:pollcount_0\\D\ : bit;
SIGNAL \Display2:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \Display2:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \Display2:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \Display2:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \Display2:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \Display2:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \Display2:BUART:rx_break_status\\D\ : bit;
SIGNAL \Display2:BUART:rx_address_detected\\D\ : bit;
SIGNAL \Display2:BUART:rx_last\\D\ : bit;
SIGNAL \Display2:BUART:rx_parity_bit\\D\ : bit;
BEGIN

one <=  ('1') ;

Net_2 <= (not \RF_Physical:BUART:txn\);

\RF_Physical:BUART:counter_load_not\ <= ((not \RF_Physical:BUART:tx_bitclk_enable_pre\ and \RF_Physical:BUART:tx_state_2\)
	OR \RF_Physical:BUART:tx_state_0\
	OR \RF_Physical:BUART:tx_state_1\);

\RF_Physical:BUART:tx_status_0\ <= ((not \RF_Physical:BUART:tx_state_1\ and not \RF_Physical:BUART:tx_state_0\ and \RF_Physical:BUART:tx_bitclk_enable_pre\ and \RF_Physical:BUART:tx_fifo_empty\ and \RF_Physical:BUART:tx_state_2\));

\RF_Physical:BUART:tx_status_2\ <= (not \RF_Physical:BUART:tx_fifo_notfull\);

\RF_Physical:BUART:tx_bitclk\\D\ <= ((not \RF_Physical:BUART:tx_state_2\ and \RF_Physical:BUART:tx_bitclk_enable_pre\)
	OR (\RF_Physical:BUART:tx_state_0\ and \RF_Physical:BUART:tx_bitclk_enable_pre\)
	OR (\RF_Physical:BUART:tx_state_1\ and \RF_Physical:BUART:tx_bitclk_enable_pre\));

\RF_Physical:BUART:tx_mark\\D\ <= ((not \RF_Physical:BUART:reset_reg\ and \RF_Physical:BUART:tx_mark\));

\RF_Physical:BUART:tx_state_2\\D\ <= ((not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:tx_state_2\ and \RF_Physical:BUART:tx_state_1\ and \RF_Physical:BUART:tx_counter_dp\ and \RF_Physical:BUART:tx_bitclk\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:tx_state_2\ and \RF_Physical:BUART:tx_state_1\ and \RF_Physical:BUART:tx_state_0\ and \RF_Physical:BUART:tx_bitclk\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:tx_state_1\ and \RF_Physical:BUART:tx_state_0\ and \RF_Physical:BUART:tx_state_2\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:tx_state_0\ and \RF_Physical:BUART:tx_state_1\ and \RF_Physical:BUART:tx_state_2\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:tx_bitclk_enable_pre\ and \RF_Physical:BUART:tx_state_2\));

\RF_Physical:BUART:tx_state_1\\D\ <= ((not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:tx_state_1\ and not \RF_Physical:BUART:tx_state_2\ and \RF_Physical:BUART:tx_state_0\ and \RF_Physical:BUART:tx_bitclk\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:tx_state_2\ and not \RF_Physical:BUART:tx_bitclk\ and \RF_Physical:BUART:tx_state_1\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:tx_bitclk_enable_pre\ and \RF_Physical:BUART:tx_state_1\ and \RF_Physical:BUART:tx_state_2\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:tx_state_0\ and not \RF_Physical:BUART:tx_counter_dp\ and \RF_Physical:BUART:tx_state_1\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:tx_state_0\ and \RF_Physical:BUART:tx_state_1\ and \RF_Physical:BUART:tx_state_2\));

\RF_Physical:BUART:tx_state_0\\D\ <= ((not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:tx_state_1\ and not \RF_Physical:BUART:tx_fifo_empty\ and \RF_Physical:BUART:tx_bitclk_enable_pre\ and \RF_Physical:BUART:tx_state_2\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:tx_state_1\ and not \RF_Physical:BUART:tx_state_0\ and not \RF_Physical:BUART:tx_fifo_empty\ and not \RF_Physical:BUART:tx_state_2\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:tx_bitclk_enable_pre\ and \RF_Physical:BUART:tx_state_0\ and \RF_Physical:BUART:tx_state_2\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:tx_state_2\ and not \RF_Physical:BUART:tx_bitclk\ and \RF_Physical:BUART:tx_state_0\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:tx_fifo_empty\ and \RF_Physical:BUART:tx_state_0\ and \RF_Physical:BUART:tx_state_2\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:tx_state_1\ and \RF_Physical:BUART:tx_state_0\ and \RF_Physical:BUART:tx_state_2\));

\RF_Physical:BUART:txn\\D\ <= ((not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:tx_state_0\ and not \RF_Physical:BUART:tx_shift_out\ and not \RF_Physical:BUART:tx_state_2\ and not \RF_Physical:BUART:tx_counter_dp\ and \RF_Physical:BUART:tx_state_1\ and \RF_Physical:BUART:tx_bitclk\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:tx_state_1\ and not \RF_Physical:BUART:tx_state_2\ and not \RF_Physical:BUART:tx_bitclk\ and \RF_Physical:BUART:tx_state_0\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:tx_state_1\ and not \RF_Physical:BUART:tx_shift_out\ and not \RF_Physical:BUART:tx_state_2\ and \RF_Physical:BUART:tx_state_0\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:tx_bitclk\ and \RF_Physical:BUART:txn\ and \RF_Physical:BUART:tx_state_1\)
	OR (not \RF_Physical:BUART:reset_reg\ and \RF_Physical:BUART:txn\ and \RF_Physical:BUART:tx_state_2\));

\RF_Physical:BUART:tx_parity_bit\\D\ <= ((not \RF_Physical:BUART:tx_state_0\ and \RF_Physical:BUART:txn\ and \RF_Physical:BUART:tx_parity_bit\)
	OR (not \RF_Physical:BUART:tx_state_1\ and not \RF_Physical:BUART:tx_state_0\ and \RF_Physical:BUART:tx_parity_bit\)
	OR \RF_Physical:BUART:tx_parity_bit\);

\RF_Physical:BUART:rx_counter_load\ <= ((not \RF_Physical:BUART:rx_state_1\ and not \RF_Physical:BUART:rx_state_0\ and not \RF_Physical:BUART:rx_state_3\ and not \RF_Physical:BUART:rx_state_2\));

\RF_Physical:BUART:rx_bitclk_pre\ <= ((not \RF_Physical:BUART:rx_count_2\ and not \RF_Physical:BUART:rx_count_1\ and not \RF_Physical:BUART:rx_count_0\));

\RF_Physical:BUART:rx_state_stop1_reg\\D\ <= (not \RF_Physical:BUART:rx_state_2\
	OR not \RF_Physical:BUART:rx_state_3\
	OR \RF_Physical:BUART:rx_state_0\
	OR \RF_Physical:BUART:rx_state_1\);

\RF_Physical:BUART:pollcount_1\\D\ <= ((not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:rx_count_2\ and not \RF_Physical:BUART:rx_count_1\ and not MODIN1_1 and Net_6 and MODIN1_0)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:rx_count_2\ and not \RF_Physical:BUART:rx_count_1\ and not MODIN1_0 and MODIN1_1)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:rx_count_2\ and not \RF_Physical:BUART:rx_count_1\ and not Net_6 and MODIN1_1));

\RF_Physical:BUART:pollcount_0\\D\ <= ((not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:rx_count_2\ and not \RF_Physical:BUART:rx_count_1\ and not MODIN1_0 and Net_6)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:rx_count_2\ and not \RF_Physical:BUART:rx_count_1\ and not Net_6 and MODIN1_0));

\RF_Physical:BUART:rx_postpoll\ <= ((Net_6 and MODIN1_0)
	OR MODIN1_1);

\RF_Physical:BUART:rx_status_4\ <= ((\RF_Physical:BUART:rx_load_fifo\ and \RF_Physical:BUART:rx_fifofull\));

\RF_Physical:BUART:rx_status_5\ <= ((\RF_Physical:BUART:rx_fifonotempty\ and \RF_Physical:BUART:rx_state_stop1_reg\));

\RF_Physical:BUART:rx_stop_bit_error\\D\ <= ((not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:rx_state_1\ and not \RF_Physical:BUART:rx_state_0\ and not MODIN1_1 and not MODIN1_0 and \RF_Physical:BUART:rx_bitclk_enable\ and \RF_Physical:BUART:rx_state_3\ and \RF_Physical:BUART:rx_state_2\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:rx_state_1\ and not \RF_Physical:BUART:rx_state_0\ and not Net_6 and not MODIN1_1 and \RF_Physical:BUART:rx_bitclk_enable\ and \RF_Physical:BUART:rx_state_3\ and \RF_Physical:BUART:rx_state_2\));

\RF_Physical:BUART:rx_load_fifo\\D\ <= ((not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:rx_state_1\ and not \RF_Physical:BUART:rx_state_0\ and not \RF_Physical:BUART:rx_state_2\ and \RF_Physical:BUART:rx_bitclk_enable\ and \RF_Physical:BUART:rx_state_3\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:rx_state_1\ and not \RF_Physical:BUART:rx_state_3\ and not \RF_Physical:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \RF_Physical:BUART:rx_state_0\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:rx_state_1\ and not \RF_Physical:BUART:rx_state_3\ and not \RF_Physical:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \RF_Physical:BUART:rx_state_0\));

\RF_Physical:BUART:rx_state_3\\D\ <= ((not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:rx_state_1\ and not \RF_Physical:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \RF_Physical:BUART:rx_state_0\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:rx_state_1\ and not \RF_Physical:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \RF_Physical:BUART:rx_state_0\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:rx_bitclk_enable\ and \RF_Physical:BUART:rx_state_3\)
	OR (not \RF_Physical:BUART:reset_reg\ and \RF_Physical:BUART:rx_state_1\ and \RF_Physical:BUART:rx_state_3\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:rx_state_2\ and \RF_Physical:BUART:rx_state_3\)
	OR (not \RF_Physical:BUART:reset_reg\ and \RF_Physical:BUART:rx_state_0\ and \RF_Physical:BUART:rx_state_3\));

\RF_Physical:BUART:rx_state_2\\D\ <= ((not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:rx_state_1\ and not \RF_Physical:BUART:rx_state_0\ and not \RF_Physical:BUART:rx_state_3\ and not \RF_Physical:BUART:rx_state_2\ and not Net_6 and \RF_Physical:BUART:rx_last\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:rx_state_1\ and not \RF_Physical:BUART:rx_state_0\ and not \RF_Physical:BUART:rx_state_2\ and \RF_Physical:BUART:rx_bitclk_enable\ and \RF_Physical:BUART:rx_state_3\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:rx_state_1\ and not \RF_Physical:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_4 and \RF_Physical:BUART:rx_state_0\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:rx_state_1\ and not \RF_Physical:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and \RF_Physical:BUART:rx_state_0\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:rx_bitclk_enable\ and \RF_Physical:BUART:rx_state_2\)
	OR (not \RF_Physical:BUART:reset_reg\ and \RF_Physical:BUART:rx_state_1\ and \RF_Physical:BUART:rx_state_2\)
	OR (not \RF_Physical:BUART:reset_reg\ and \RF_Physical:BUART:rx_state_0\ and \RF_Physical:BUART:rx_state_2\));

\RF_Physical:BUART:rx_state_1\\D\ <= ((not \RF_Physical:BUART:reset_reg\ and \RF_Physical:BUART:rx_state_1\));

\RF_Physical:BUART:rx_state_0\\D\ <= ((not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:rx_state_1\ and not \RF_Physical:BUART:rx_state_3\ and not MODIN1_1 and not MODIN1_0 and \RF_Physical:BUART:rx_bitclk_enable\ and \RF_Physical:BUART:rx_state_2\)
	OR (not \RF_Physical:BUART:reset_reg\ and not \RF_Physical:BUART:rx_state_1\ and not \RF_Physical:BUART:rx_state_3\ and not Net_6 and not MODIN1_1 and \RF_Physical:BUART:rx_bitclk_enable\ and \RF_Physical:BUART:rx_state_2\)
	OR (not \RF_Physical:BUART:reset_reg\ and \RF_Physical:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \RF_Physical:BUART:reset_reg\ and \RF_Physical:BUART:rx_state_0\ and MODIN4_6)
	OR (not \RF_Physical:BUART:reset_reg\ and \RF_Physical:BUART:rx_state_0\ and \RF_Physical:BUART:rx_state_3\)
	OR (not \RF_Physical:BUART:reset_reg\ and \RF_Physical:BUART:rx_state_1\ and \RF_Physical:BUART:rx_state_0\)
	OR (not \RF_Physical:BUART:reset_reg\ and \RF_Physical:BUART:rx_state_0\ and \RF_Physical:BUART:rx_state_2\));

\RF_Physical:BUART:rx_last\\D\ <= ((not \RF_Physical:BUART:reset_reg\ and Net_6));

\RF_Physical:BUART:rx_address_detected\\D\ <= ((not \RF_Physical:BUART:reset_reg\ and \RF_Physical:BUART:rx_address_detected\));

Net_29 <=  ('0') ;

Net_14 <= (not \Printer:BUART:txn\);

\Printer:BUART:counter_load_not\ <= ((not \Printer:BUART:tx_bitclk_enable_pre\ and \Printer:BUART:tx_state_2\)
	OR \Printer:BUART:tx_state_0\
	OR \Printer:BUART:tx_state_1\);

\Printer:BUART:tx_status_0\ <= ((not \Printer:BUART:tx_state_1\ and not \Printer:BUART:tx_state_0\ and \Printer:BUART:tx_bitclk_enable_pre\ and \Printer:BUART:tx_fifo_empty\ and \Printer:BUART:tx_state_2\));

\Printer:BUART:tx_status_2\ <= (not \Printer:BUART:tx_fifo_notfull\);

\Printer:BUART:tx_bitclk\\D\ <= ((not \Printer:BUART:tx_state_2\ and \Printer:BUART:tx_bitclk_enable_pre\)
	OR (\Printer:BUART:tx_state_0\ and \Printer:BUART:tx_bitclk_enable_pre\)
	OR (\Printer:BUART:tx_state_1\ and \Printer:BUART:tx_bitclk_enable_pre\));

\Printer:BUART:tx_mark\\D\ <= ((not \Printer:BUART:reset_reg\ and \Printer:BUART:tx_mark\));

\Printer:BUART:tx_state_2\\D\ <= ((not \Printer:BUART:reset_reg\ and not \Printer:BUART:tx_state_2\ and \Printer:BUART:tx_state_1\ and \Printer:BUART:tx_counter_dp\ and \Printer:BUART:tx_bitclk\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:tx_state_2\ and \Printer:BUART:tx_state_1\ and \Printer:BUART:tx_state_0\ and \Printer:BUART:tx_bitclk\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:tx_state_1\ and \Printer:BUART:tx_state_0\ and \Printer:BUART:tx_state_2\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:tx_state_0\ and \Printer:BUART:tx_state_1\ and \Printer:BUART:tx_state_2\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:tx_bitclk_enable_pre\ and \Printer:BUART:tx_state_2\));

\Printer:BUART:tx_state_1\\D\ <= ((not \Printer:BUART:reset_reg\ and not \Printer:BUART:tx_state_1\ and not \Printer:BUART:tx_state_2\ and \Printer:BUART:tx_state_0\ and \Printer:BUART:tx_bitclk\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:tx_state_2\ and not \Printer:BUART:tx_bitclk\ and \Printer:BUART:tx_state_1\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:tx_bitclk_enable_pre\ and \Printer:BUART:tx_state_1\ and \Printer:BUART:tx_state_2\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:tx_state_0\ and not \Printer:BUART:tx_counter_dp\ and \Printer:BUART:tx_state_1\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:tx_state_0\ and \Printer:BUART:tx_state_1\ and \Printer:BUART:tx_state_2\));

\Printer:BUART:tx_state_0\\D\ <= ((not \Printer:BUART:reset_reg\ and not \Printer:BUART:tx_state_1\ and not \Printer:BUART:tx_fifo_empty\ and \Printer:BUART:tx_bitclk_enable_pre\ and \Printer:BUART:tx_state_2\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:tx_state_1\ and not \Printer:BUART:tx_state_0\ and not \Printer:BUART:tx_fifo_empty\ and not \Printer:BUART:tx_state_2\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:tx_bitclk_enable_pre\ and \Printer:BUART:tx_state_0\ and \Printer:BUART:tx_state_2\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:tx_state_2\ and not \Printer:BUART:tx_bitclk\ and \Printer:BUART:tx_state_0\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:tx_fifo_empty\ and \Printer:BUART:tx_state_0\ and \Printer:BUART:tx_state_2\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:tx_state_1\ and \Printer:BUART:tx_state_0\ and \Printer:BUART:tx_state_2\));

\Printer:BUART:txn\\D\ <= ((not \Printer:BUART:reset_reg\ and not \Printer:BUART:tx_state_0\ and not \Printer:BUART:tx_shift_out\ and not \Printer:BUART:tx_state_2\ and not \Printer:BUART:tx_counter_dp\ and \Printer:BUART:tx_state_1\ and \Printer:BUART:tx_bitclk\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:tx_state_1\ and not \Printer:BUART:tx_state_2\ and not \Printer:BUART:tx_bitclk\ and \Printer:BUART:tx_state_0\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:tx_state_1\ and not \Printer:BUART:tx_shift_out\ and not \Printer:BUART:tx_state_2\ and \Printer:BUART:tx_state_0\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:tx_bitclk\ and \Printer:BUART:txn\ and \Printer:BUART:tx_state_1\)
	OR (not \Printer:BUART:reset_reg\ and \Printer:BUART:txn\ and \Printer:BUART:tx_state_2\));

\Printer:BUART:tx_parity_bit\\D\ <= ((not \Printer:BUART:tx_state_0\ and \Printer:BUART:txn\ and \Printer:BUART:tx_parity_bit\)
	OR (not \Printer:BUART:tx_state_1\ and not \Printer:BUART:tx_state_0\ and \Printer:BUART:tx_parity_bit\)
	OR \Printer:BUART:tx_parity_bit\);

\Printer:BUART:rx_counter_load\ <= ((not \Printer:BUART:rx_state_1\ and not \Printer:BUART:rx_state_0\ and not \Printer:BUART:rx_state_3\ and not \Printer:BUART:rx_state_2\));

\Printer:BUART:rx_bitclk_pre\ <= ((not \Printer:BUART:rx_count_2\ and not \Printer:BUART:rx_count_1\ and not \Printer:BUART:rx_count_0\));

\Printer:BUART:rx_state_stop1_reg\\D\ <= (not \Printer:BUART:rx_state_2\
	OR not \Printer:BUART:rx_state_3\
	OR \Printer:BUART:rx_state_0\
	OR \Printer:BUART:rx_state_1\);

\Printer:BUART:pollcount_1\\D\ <= ((not \Printer:BUART:reset_reg\ and not \Printer:BUART:rx_count_2\ and not \Printer:BUART:rx_count_1\ and not MODIN5_1 and Net_17 and MODIN5_0)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:rx_count_2\ and not \Printer:BUART:rx_count_1\ and not MODIN5_0 and MODIN5_1)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:rx_count_2\ and not \Printer:BUART:rx_count_1\ and not Net_17 and MODIN5_1));

\Printer:BUART:pollcount_0\\D\ <= ((not \Printer:BUART:reset_reg\ and not \Printer:BUART:rx_count_2\ and not \Printer:BUART:rx_count_1\ and not MODIN5_0 and Net_17)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:rx_count_2\ and not \Printer:BUART:rx_count_1\ and not Net_17 and MODIN5_0));

\Printer:BUART:rx_postpoll\ <= ((Net_17 and MODIN5_0)
	OR MODIN5_1);

\Printer:BUART:rx_status_4\ <= ((\Printer:BUART:rx_load_fifo\ and \Printer:BUART:rx_fifofull\));

\Printer:BUART:rx_status_5\ <= ((\Printer:BUART:rx_fifonotempty\ and \Printer:BUART:rx_state_stop1_reg\));

\Printer:BUART:rx_stop_bit_error\\D\ <= ((not \Printer:BUART:reset_reg\ and not \Printer:BUART:rx_state_1\ and not \Printer:BUART:rx_state_0\ and not MODIN5_1 and not MODIN5_0 and \Printer:BUART:rx_bitclk_enable\ and \Printer:BUART:rx_state_3\ and \Printer:BUART:rx_state_2\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:rx_state_1\ and not \Printer:BUART:rx_state_0\ and not Net_17 and not MODIN5_1 and \Printer:BUART:rx_bitclk_enable\ and \Printer:BUART:rx_state_3\ and \Printer:BUART:rx_state_2\));

\Printer:BUART:rx_load_fifo\\D\ <= ((not \Printer:BUART:reset_reg\ and not \Printer:BUART:rx_state_1\ and not \Printer:BUART:rx_state_0\ and not \Printer:BUART:rx_state_2\ and \Printer:BUART:rx_bitclk_enable\ and \Printer:BUART:rx_state_3\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:rx_state_1\ and not \Printer:BUART:rx_state_3\ and not \Printer:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \Printer:BUART:rx_state_0\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:rx_state_1\ and not \Printer:BUART:rx_state_3\ and not \Printer:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \Printer:BUART:rx_state_0\));

\Printer:BUART:rx_state_3\\D\ <= ((not \Printer:BUART:reset_reg\ and not \Printer:BUART:rx_state_1\ and not \Printer:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \Printer:BUART:rx_state_0\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:rx_state_1\ and not \Printer:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \Printer:BUART:rx_state_0\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:rx_bitclk_enable\ and \Printer:BUART:rx_state_3\)
	OR (not \Printer:BUART:reset_reg\ and \Printer:BUART:rx_state_1\ and \Printer:BUART:rx_state_3\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:rx_state_2\ and \Printer:BUART:rx_state_3\)
	OR (not \Printer:BUART:reset_reg\ and \Printer:BUART:rx_state_0\ and \Printer:BUART:rx_state_3\));

\Printer:BUART:rx_state_2\\D\ <= ((not \Printer:BUART:reset_reg\ and not \Printer:BUART:rx_state_1\ and not \Printer:BUART:rx_state_0\ and not \Printer:BUART:rx_state_3\ and not \Printer:BUART:rx_state_2\ and not Net_17 and \Printer:BUART:rx_last\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:rx_state_1\ and not \Printer:BUART:rx_state_0\ and not \Printer:BUART:rx_state_2\ and \Printer:BUART:rx_bitclk_enable\ and \Printer:BUART:rx_state_3\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:rx_state_1\ and not \Printer:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_4 and \Printer:BUART:rx_state_0\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:rx_state_1\ and not \Printer:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_5 and \Printer:BUART:rx_state_0\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:rx_bitclk_enable\ and \Printer:BUART:rx_state_2\)
	OR (not \Printer:BUART:reset_reg\ and \Printer:BUART:rx_state_1\ and \Printer:BUART:rx_state_2\)
	OR (not \Printer:BUART:reset_reg\ and \Printer:BUART:rx_state_0\ and \Printer:BUART:rx_state_2\));

\Printer:BUART:rx_state_1\\D\ <= ((not \Printer:BUART:reset_reg\ and \Printer:BUART:rx_state_1\));

\Printer:BUART:rx_state_0\\D\ <= ((not \Printer:BUART:reset_reg\ and not \Printer:BUART:rx_state_1\ and not \Printer:BUART:rx_state_3\ and not MODIN5_1 and not MODIN5_0 and \Printer:BUART:rx_bitclk_enable\ and \Printer:BUART:rx_state_2\)
	OR (not \Printer:BUART:reset_reg\ and not \Printer:BUART:rx_state_1\ and not \Printer:BUART:rx_state_3\ and not Net_17 and not MODIN5_1 and \Printer:BUART:rx_bitclk_enable\ and \Printer:BUART:rx_state_2\)
	OR (not \Printer:BUART:reset_reg\ and \Printer:BUART:rx_state_0\ and MODIN8_5 and MODIN8_4)
	OR (not \Printer:BUART:reset_reg\ and \Printer:BUART:rx_state_0\ and MODIN8_6)
	OR (not \Printer:BUART:reset_reg\ and \Printer:BUART:rx_state_0\ and \Printer:BUART:rx_state_3\)
	OR (not \Printer:BUART:reset_reg\ and \Printer:BUART:rx_state_1\ and \Printer:BUART:rx_state_0\)
	OR (not \Printer:BUART:reset_reg\ and \Printer:BUART:rx_state_0\ and \Printer:BUART:rx_state_2\));

\Printer:BUART:rx_last\\D\ <= ((not \Printer:BUART:reset_reg\ and Net_17));

\Printer:BUART:rx_address_detected\\D\ <= ((not \Printer:BUART:reset_reg\ and \Printer:BUART:rx_address_detected\));

Net_86 <= (not \Pump:BUART:txn\);

\Pump:BUART:counter_load_not\ <= ((not \Pump:BUART:tx_bitclk_enable_pre\ and \Pump:BUART:tx_state_2\)
	OR \Pump:BUART:tx_state_0\
	OR \Pump:BUART:tx_state_1\);

\Pump:BUART:tx_status_0\ <= ((not \Pump:BUART:tx_state_1\ and not \Pump:BUART:tx_state_0\ and \Pump:BUART:tx_bitclk_enable_pre\ and \Pump:BUART:tx_fifo_empty\ and \Pump:BUART:tx_state_2\));

\Pump:BUART:tx_status_2\ <= (not \Pump:BUART:tx_fifo_notfull\);

\Pump:BUART:tx_bitclk\\D\ <= ((not \Pump:BUART:tx_state_2\ and \Pump:BUART:tx_bitclk_enable_pre\)
	OR (\Pump:BUART:tx_state_0\ and \Pump:BUART:tx_bitclk_enable_pre\)
	OR (\Pump:BUART:tx_state_1\ and \Pump:BUART:tx_bitclk_enable_pre\));

\Pump:BUART:tx_mark\\D\ <= ((not \Pump:BUART:reset_reg\ and \Pump:BUART:tx_mark\));

\Pump:BUART:tx_state_2\\D\ <= ((not \Pump:BUART:reset_reg\ and not \Pump:BUART:tx_state_2\ and \Pump:BUART:tx_state_1\ and \Pump:BUART:tx_state_0\ and \Pump:BUART:tx_bitclk\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:tx_state_0\ and \Pump:BUART:tx_state_1\ and \Pump:BUART:tx_state_2\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:tx_state_1\ and \Pump:BUART:tx_state_0\ and \Pump:BUART:tx_state_2\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:tx_bitclk_enable_pre\ and \Pump:BUART:tx_state_2\));

\Pump:BUART:tx_state_1\\D\ <= ((not \Pump:BUART:reset_reg\ and not \Pump:BUART:tx_state_1\ and not \Pump:BUART:tx_state_2\ and \Pump:BUART:tx_state_0\ and \Pump:BUART:tx_bitclk\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:tx_bitclk_enable_pre\ and \Pump:BUART:tx_state_1\ and \Pump:BUART:tx_state_2\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:tx_state_2\ and not \Pump:BUART:tx_bitclk\ and \Pump:BUART:tx_state_1\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:tx_state_0\ and \Pump:BUART:tx_state_1\));

\Pump:BUART:tx_state_0\\D\ <= ((not \Pump:BUART:reset_reg\ and not \Pump:BUART:tx_state_1\ and not \Pump:BUART:tx_fifo_empty\ and \Pump:BUART:tx_bitclk_enable_pre\ and \Pump:BUART:tx_state_2\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:tx_state_0\ and not \Pump:BUART:tx_state_2\ and \Pump:BUART:tx_state_1\ and \Pump:BUART:tx_counter_dp\ and \Pump:BUART:tx_bitclk\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:tx_state_1\ and not \Pump:BUART:tx_state_0\ and not \Pump:BUART:tx_fifo_empty\ and not \Pump:BUART:tx_state_2\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:tx_state_2\ and not \Pump:BUART:tx_bitclk\ and \Pump:BUART:tx_state_0\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:tx_bitclk_enable_pre\ and \Pump:BUART:tx_state_0\ and \Pump:BUART:tx_state_2\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:tx_fifo_empty\ and \Pump:BUART:tx_state_0\ and \Pump:BUART:tx_state_2\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:tx_state_1\ and \Pump:BUART:tx_state_0\ and \Pump:BUART:tx_state_2\));

\Pump:BUART:txn\\D\ <= ((not \Pump:BUART:reset_reg\ and not \Pump:BUART:txn\ and not \Pump:BUART:tx_state_0\ and not \Pump:BUART:tx_state_2\ and \Pump:BUART:tx_state_1\ and \Pump:BUART:tx_counter_dp\ and \Pump:BUART:tx_bitclk\ and \Pump:BUART:tx_parity_bit\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:tx_state_0\ and not \Pump:BUART:tx_shift_out\ and not \Pump:BUART:tx_state_2\ and not \Pump:BUART:tx_counter_dp\ and \Pump:BUART:tx_state_1\ and \Pump:BUART:tx_bitclk\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:tx_state_0\ and not \Pump:BUART:tx_parity_bit\ and \Pump:BUART:txn\ and \Pump:BUART:tx_state_1\ and \Pump:BUART:tx_counter_dp\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:tx_state_1\ and not \Pump:BUART:tx_state_2\ and not \Pump:BUART:tx_bitclk\ and \Pump:BUART:tx_state_0\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:tx_state_1\ and not \Pump:BUART:tx_shift_out\ and not \Pump:BUART:tx_state_2\ and \Pump:BUART:tx_state_0\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:tx_bitclk\ and \Pump:BUART:txn\ and \Pump:BUART:tx_state_1\)
	OR (not \Pump:BUART:reset_reg\ and \Pump:BUART:txn\ and \Pump:BUART:tx_state_2\));

\Pump:BUART:tx_parity_bit\\D\ <= ((not \Pump:BUART:tx_state_0\ and \Pump:BUART:txn\ and \Pump:BUART:tx_parity_bit\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:txn\ and not \Pump:BUART:tx_state_0\ and not \Pump:BUART:tx_state_2\ and not \Pump:BUART:tx_parity_bit\ and \Pump:BUART:tx_state_1\ and \Pump:BUART:tx_bitclk\)
	OR (\Pump:BUART:tx_state_1\ and \Pump:BUART:tx_state_0\ and \Pump:BUART:tx_parity_bit\)
	OR (not \Pump:BUART:tx_state_1\ and not \Pump:BUART:tx_state_0\ and \Pump:BUART:tx_parity_bit\)
	OR (not \Pump:BUART:tx_bitclk\ and \Pump:BUART:tx_parity_bit\)
	OR (\Pump:BUART:tx_state_2\ and \Pump:BUART:tx_parity_bit\)
	OR (\Pump:BUART:reset_reg\ and \Pump:BUART:tx_parity_bit\));

\Pump:BUART:rx_counter_load\ <= ((not \Pump:BUART:rx_state_1\ and not \Pump:BUART:rx_state_0\ and not \Pump:BUART:rx_state_3\ and not \Pump:BUART:rx_state_2\));

\Pump:BUART:rx_bitclk_pre\ <= ((not \Pump:BUART:rx_count_2\ and not \Pump:BUART:rx_count_1\ and not \Pump:BUART:rx_count_0\));

\Pump:BUART:rx_state_stop1_reg\\D\ <= (not \Pump:BUART:rx_state_2\
	OR not \Pump:BUART:rx_state_3\
	OR \Pump:BUART:rx_state_0\
	OR \Pump:BUART:rx_state_1\);

\Pump:BUART:pollcount_1\\D\ <= ((not \Pump:BUART:reset_reg\ and not \Pump:BUART:rx_count_2\ and not \Pump:BUART:rx_count_1\ and not MODIN9_1 and Net_87 and MODIN9_0)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:rx_count_2\ and not \Pump:BUART:rx_count_1\ and not MODIN9_0 and MODIN9_1)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:rx_count_2\ and not \Pump:BUART:rx_count_1\ and not Net_87 and MODIN9_1));

\Pump:BUART:pollcount_0\\D\ <= ((not \Pump:BUART:reset_reg\ and not \Pump:BUART:rx_count_2\ and not \Pump:BUART:rx_count_1\ and not MODIN9_0 and Net_87)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:rx_count_2\ and not \Pump:BUART:rx_count_1\ and not Net_87 and MODIN9_0));

\Pump:BUART:rx_postpoll\ <= ((Net_87 and MODIN9_0)
	OR MODIN9_1);

\Pump:BUART:rx_status_4\ <= ((\Pump:BUART:rx_load_fifo\ and \Pump:BUART:rx_fifofull\));

\Pump:BUART:rx_status_5\ <= ((\Pump:BUART:rx_fifonotempty\ and \Pump:BUART:rx_state_stop1_reg\));

\Pump:BUART:rx_stop_bit_error\\D\ <= ((not \Pump:BUART:reset_reg\ and not \Pump:BUART:rx_state_1\ and not \Pump:BUART:rx_state_0\ and not \Pump:BUART:rx_postpoll\ and \Pump:BUART:rx_bitclk_enable\ and \Pump:BUART:rx_state_3\ and \Pump:BUART:rx_state_2\));

\Pump:BUART:rx_parity_error_status\\D\ <= ((not \Pump:BUART:reset_reg\ and not \Pump:BUART:rx_state_1\ and not \Pump:BUART:rx_state_0\ and \Pump:BUART:rx_bitclk_enable\ and \Pump:BUART:rx_state_3\ and \Pump:BUART:rx_state_2\ and \Pump:BUART:rx_parity_error_pre\));

\Pump:BUART:rx_load_fifo\\D\ <= ((not \Pump:BUART:reset_reg\ and not \Pump:BUART:rx_state_1\ and not \Pump:BUART:rx_state_0\ and not \Pump:BUART:rx_state_2\ and \Pump:BUART:rx_bitclk_enable\ and \Pump:BUART:rx_state_3\));

\Pump:BUART:rx_state_3\\D\ <= ((not \Pump:BUART:reset_reg\ and not \Pump:BUART:rx_state_1\ and not \Pump:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_4 and \Pump:BUART:rx_state_0\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:rx_state_1\ and not \Pump:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_5 and \Pump:BUART:rx_state_0\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:rx_bitclk_enable\ and \Pump:BUART:rx_state_3\)
	OR (not \Pump:BUART:reset_reg\ and \Pump:BUART:rx_state_1\ and \Pump:BUART:rx_state_3\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:rx_state_2\ and \Pump:BUART:rx_state_3\)
	OR (not \Pump:BUART:reset_reg\ and \Pump:BUART:rx_state_0\ and \Pump:BUART:rx_state_3\));

\Pump:BUART:rx_state_2\\D\ <= ((not \Pump:BUART:reset_reg\ and not \Pump:BUART:rx_state_1\ and not \Pump:BUART:rx_state_0\ and not \Pump:BUART:rx_state_3\ and not \Pump:BUART:rx_state_2\ and not Net_87 and \Pump:BUART:rx_last\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:rx_state_1\ and not \Pump:BUART:rx_state_0\ and not \Pump:BUART:rx_state_2\ and \Pump:BUART:rx_bitclk_enable\ and \Pump:BUART:rx_state_3\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:rx_bitclk_enable\ and \Pump:BUART:rx_state_2\)
	OR (not \Pump:BUART:reset_reg\ and \Pump:BUART:rx_state_0\ and \Pump:BUART:rx_state_2\)
	OR (not \Pump:BUART:reset_reg\ and \Pump:BUART:rx_state_1\ and \Pump:BUART:rx_state_2\));

\Pump:BUART:rx_state_1\\D\ <= ((not \Pump:BUART:reset_reg\ and \Pump:BUART:rx_state_1\));

\Pump:BUART:rx_state_0\\D\ <= ((not \Pump:BUART:reset_reg\ and not \Pump:BUART:rx_state_1\ and not \Pump:BUART:rx_postpoll\ and not \Pump:BUART:rx_state_3\ and \Pump:BUART:rx_bitclk_enable\ and \Pump:BUART:rx_state_2\)
	OR (not \Pump:BUART:reset_reg\ and \Pump:BUART:rx_state_0\ and MODIN12_5 and MODIN12_4)
	OR (not \Pump:BUART:reset_reg\ and \Pump:BUART:rx_state_0\ and MODIN12_6)
	OR (not \Pump:BUART:reset_reg\ and \Pump:BUART:rx_state_0\ and \Pump:BUART:rx_state_3\)
	OR (not \Pump:BUART:reset_reg\ and \Pump:BUART:rx_state_1\ and \Pump:BUART:rx_state_0\)
	OR (not \Pump:BUART:reset_reg\ and \Pump:BUART:rx_state_0\ and \Pump:BUART:rx_state_2\));

\Pump:BUART:rx_last\\D\ <= ((not \Pump:BUART:reset_reg\ and Net_87));

\Pump:BUART:rx_address_detected\\D\ <= ((not \Pump:BUART:reset_reg\ and \Pump:BUART:rx_address_detected\));

\Pump:BUART:rx_parity_bit\\D\ <= ((not \Pump:BUART:rx_state_0\ and not \Pump:BUART:rx_state_2\ and \Pump:BUART:rx_parity_bit\)
	OR (\Pump:BUART:rx_postpoll\ and \Pump:BUART:rx_state_2\ and \Pump:BUART:rx_parity_bit\)
	OR (not \Pump:BUART:rx_postpoll\ and \Pump:BUART:rx_state_0\ and \Pump:BUART:rx_parity_bit\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:rx_state_1\ and not \Pump:BUART:rx_state_3\ and not \Pump:BUART:rx_state_2\ and not \Pump:BUART:rx_parity_bit\ and \Pump:BUART:rx_state_0\ and \Pump:BUART:rx_bitclk_enable\ and \Pump:BUART:rx_postpoll\)
	OR (not \Pump:BUART:rx_bitclk_enable\ and \Pump:BUART:rx_parity_bit\)
	OR (\Pump:BUART:rx_state_3\ and \Pump:BUART:rx_parity_bit\)
	OR (\Pump:BUART:rx_state_1\ and \Pump:BUART:rx_parity_bit\)
	OR (\Pump:BUART:reset_reg\ and \Pump:BUART:rx_parity_bit\));

\Pump:BUART:rx_parity_error_pre\\D\ <= ((not \Pump:BUART:reset_reg\ and not \Pump:BUART:rx_state_1\ and not \Pump:BUART:rx_state_0\ and not \Pump:BUART:rx_postpoll\ and not \Pump:BUART:rx_state_2\ and \Pump:BUART:rx_bitclk_enable\ and \Pump:BUART:rx_state_3\ and \Pump:BUART:rx_parity_bit\)
	OR (not \Pump:BUART:reset_reg\ and not \Pump:BUART:rx_state_1\ and not \Pump:BUART:rx_state_0\ and not \Pump:BUART:rx_state_2\ and not \Pump:BUART:rx_parity_bit\ and \Pump:BUART:rx_bitclk_enable\ and \Pump:BUART:rx_postpoll\ and \Pump:BUART:rx_state_3\)
	OR (not \Pump:BUART:rx_bitclk_enable\ and \Pump:BUART:rx_parity_error_pre\)
	OR (\Pump:BUART:rx_state_0\ and \Pump:BUART:rx_parity_error_pre\)
	OR (\Pump:BUART:rx_state_1\ and \Pump:BUART:rx_parity_error_pre\)
	OR (\Pump:BUART:reset_reg\ and \Pump:BUART:rx_parity_error_pre\)
	OR (\Pump:BUART:rx_postpoll\ and \Pump:BUART:rx_parity_error_pre\)
	OR (not \Pump:BUART:rx_state_2\ and \Pump:BUART:rx_parity_error_pre\)
	OR (\Pump:BUART:rx_state_3\ and \Pump:BUART:rx_parity_error_pre\));

Net_38 <= (not \Display1:BUART:txn\);

\Display1:BUART:counter_load_not\ <= ((not \Display1:BUART:tx_bitclk_enable_pre\ and \Display1:BUART:tx_state_2\)
	OR \Display1:BUART:tx_state_0\
	OR \Display1:BUART:tx_state_1\);

\Display1:BUART:tx_status_0\ <= ((not \Display1:BUART:tx_state_1\ and not \Display1:BUART:tx_state_0\ and \Display1:BUART:tx_bitclk_enable_pre\ and \Display1:BUART:tx_fifo_empty\ and \Display1:BUART:tx_state_2\));

\Display1:BUART:tx_status_2\ <= (not \Display1:BUART:tx_fifo_notfull\);

\Display1:BUART:tx_bitclk\\D\ <= ((not \Display1:BUART:tx_state_2\ and \Display1:BUART:tx_bitclk_enable_pre\)
	OR (\Display1:BUART:tx_state_0\ and \Display1:BUART:tx_bitclk_enable_pre\)
	OR (\Display1:BUART:tx_state_1\ and \Display1:BUART:tx_bitclk_enable_pre\));

\Display1:BUART:tx_mark\\D\ <= ((not \Display1:BUART:reset_reg\ and \Display1:BUART:tx_mark\));

\Display1:BUART:tx_state_2\\D\ <= ((not \Display1:BUART:reset_reg\ and not \Display1:BUART:tx_state_2\ and \Display1:BUART:tx_state_1\ and \Display1:BUART:tx_counter_dp\ and \Display1:BUART:tx_bitclk\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:tx_state_2\ and \Display1:BUART:tx_state_1\ and \Display1:BUART:tx_state_0\ and \Display1:BUART:tx_bitclk\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:tx_state_1\ and \Display1:BUART:tx_state_0\ and \Display1:BUART:tx_state_2\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:tx_state_0\ and \Display1:BUART:tx_state_1\ and \Display1:BUART:tx_state_2\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:tx_bitclk_enable_pre\ and \Display1:BUART:tx_state_2\));

\Display1:BUART:tx_state_1\\D\ <= ((not \Display1:BUART:reset_reg\ and not \Display1:BUART:tx_state_1\ and not \Display1:BUART:tx_state_2\ and \Display1:BUART:tx_state_0\ and \Display1:BUART:tx_bitclk\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:tx_state_2\ and not \Display1:BUART:tx_bitclk\ and \Display1:BUART:tx_state_1\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:tx_bitclk_enable_pre\ and \Display1:BUART:tx_state_1\ and \Display1:BUART:tx_state_2\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:tx_state_0\ and not \Display1:BUART:tx_counter_dp\ and \Display1:BUART:tx_state_1\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:tx_state_0\ and \Display1:BUART:tx_state_1\ and \Display1:BUART:tx_state_2\));

\Display1:BUART:tx_state_0\\D\ <= ((not \Display1:BUART:reset_reg\ and not \Display1:BUART:tx_state_1\ and not \Display1:BUART:tx_fifo_empty\ and \Display1:BUART:tx_bitclk_enable_pre\ and \Display1:BUART:tx_state_2\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:tx_state_1\ and not \Display1:BUART:tx_state_0\ and not \Display1:BUART:tx_fifo_empty\ and not \Display1:BUART:tx_state_2\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:tx_bitclk_enable_pre\ and \Display1:BUART:tx_state_0\ and \Display1:BUART:tx_state_2\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:tx_state_2\ and not \Display1:BUART:tx_bitclk\ and \Display1:BUART:tx_state_0\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:tx_fifo_empty\ and \Display1:BUART:tx_state_0\ and \Display1:BUART:tx_state_2\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:tx_state_1\ and \Display1:BUART:tx_state_0\ and \Display1:BUART:tx_state_2\));

\Display1:BUART:txn\\D\ <= ((not \Display1:BUART:reset_reg\ and not \Display1:BUART:tx_state_0\ and not \Display1:BUART:tx_shift_out\ and not \Display1:BUART:tx_state_2\ and not \Display1:BUART:tx_counter_dp\ and \Display1:BUART:tx_state_1\ and \Display1:BUART:tx_bitclk\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:tx_state_1\ and not \Display1:BUART:tx_state_2\ and not \Display1:BUART:tx_bitclk\ and \Display1:BUART:tx_state_0\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:tx_state_1\ and not \Display1:BUART:tx_shift_out\ and not \Display1:BUART:tx_state_2\ and \Display1:BUART:tx_state_0\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:tx_bitclk\ and \Display1:BUART:txn\ and \Display1:BUART:tx_state_1\)
	OR (not \Display1:BUART:reset_reg\ and \Display1:BUART:txn\ and \Display1:BUART:tx_state_2\));

\Display1:BUART:tx_parity_bit\\D\ <= ((not \Display1:BUART:tx_state_0\ and \Display1:BUART:txn\ and \Display1:BUART:tx_parity_bit\)
	OR (not \Display1:BUART:tx_state_1\ and not \Display1:BUART:tx_state_0\ and \Display1:BUART:tx_parity_bit\)
	OR \Display1:BUART:tx_parity_bit\);

\Display1:BUART:rx_counter_load\ <= ((not \Display1:BUART:rx_state_1\ and not \Display1:BUART:rx_state_0\ and not \Display1:BUART:rx_state_3\ and not \Display1:BUART:rx_state_2\));

\Display1:BUART:rx_bitclk_pre\ <= ((not \Display1:BUART:rx_count_2\ and not \Display1:BUART:rx_count_1\ and not \Display1:BUART:rx_count_0\));

\Display1:BUART:rx_state_stop1_reg\\D\ <= (not \Display1:BUART:rx_state_2\
	OR not \Display1:BUART:rx_state_3\
	OR \Display1:BUART:rx_state_0\
	OR \Display1:BUART:rx_state_1\);

\Display1:BUART:pollcount_1\\D\ <= ((not \Display1:BUART:reset_reg\ and not \Display1:BUART:rx_count_2\ and not \Display1:BUART:rx_count_1\ and not MODIN13_1 and Net_42 and MODIN13_0)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:rx_count_2\ and not \Display1:BUART:rx_count_1\ and not MODIN13_0 and MODIN13_1)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:rx_count_2\ and not \Display1:BUART:rx_count_1\ and not Net_42 and MODIN13_1));

\Display1:BUART:pollcount_0\\D\ <= ((not \Display1:BUART:reset_reg\ and not \Display1:BUART:rx_count_2\ and not \Display1:BUART:rx_count_1\ and not MODIN13_0 and Net_42)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:rx_count_2\ and not \Display1:BUART:rx_count_1\ and not Net_42 and MODIN13_0));

\Display1:BUART:rx_postpoll\ <= ((Net_42 and MODIN13_0)
	OR MODIN13_1);

\Display1:BUART:rx_status_4\ <= ((\Display1:BUART:rx_load_fifo\ and \Display1:BUART:rx_fifofull\));

\Display1:BUART:rx_status_5\ <= ((\Display1:BUART:rx_fifonotempty\ and \Display1:BUART:rx_state_stop1_reg\));

\Display1:BUART:rx_stop_bit_error\\D\ <= ((not \Display1:BUART:reset_reg\ and not \Display1:BUART:rx_state_1\ and not \Display1:BUART:rx_state_0\ and not MODIN13_1 and not MODIN13_0 and \Display1:BUART:rx_bitclk_enable\ and \Display1:BUART:rx_state_3\ and \Display1:BUART:rx_state_2\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:rx_state_1\ and not \Display1:BUART:rx_state_0\ and not Net_42 and not MODIN13_1 and \Display1:BUART:rx_bitclk_enable\ and \Display1:BUART:rx_state_3\ and \Display1:BUART:rx_state_2\));

\Display1:BUART:rx_load_fifo\\D\ <= ((not \Display1:BUART:reset_reg\ and not \Display1:BUART:rx_state_1\ and not \Display1:BUART:rx_state_0\ and not \Display1:BUART:rx_state_2\ and \Display1:BUART:rx_bitclk_enable\ and \Display1:BUART:rx_state_3\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:rx_state_1\ and not \Display1:BUART:rx_state_3\ and not \Display1:BUART:rx_state_2\ and not MODIN16_6 and not MODIN16_4 and \Display1:BUART:rx_state_0\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:rx_state_1\ and not \Display1:BUART:rx_state_3\ and not \Display1:BUART:rx_state_2\ and not MODIN16_6 and not MODIN16_5 and \Display1:BUART:rx_state_0\));

\Display1:BUART:rx_state_3\\D\ <= ((not \Display1:BUART:reset_reg\ and not \Display1:BUART:rx_state_1\ and not \Display1:BUART:rx_state_2\ and not MODIN16_6 and not MODIN16_4 and \Display1:BUART:rx_state_0\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:rx_state_1\ and not \Display1:BUART:rx_state_2\ and not MODIN16_6 and not MODIN16_5 and \Display1:BUART:rx_state_0\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:rx_bitclk_enable\ and \Display1:BUART:rx_state_3\)
	OR (not \Display1:BUART:reset_reg\ and \Display1:BUART:rx_state_1\ and \Display1:BUART:rx_state_3\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:rx_state_2\ and \Display1:BUART:rx_state_3\)
	OR (not \Display1:BUART:reset_reg\ and \Display1:BUART:rx_state_0\ and \Display1:BUART:rx_state_3\));

\Display1:BUART:rx_state_2\\D\ <= ((not \Display1:BUART:reset_reg\ and not \Display1:BUART:rx_state_1\ and not \Display1:BUART:rx_state_0\ and not \Display1:BUART:rx_state_3\ and not \Display1:BUART:rx_state_2\ and not Net_42 and \Display1:BUART:rx_last\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:rx_state_1\ and not \Display1:BUART:rx_state_0\ and not \Display1:BUART:rx_state_2\ and \Display1:BUART:rx_bitclk_enable\ and \Display1:BUART:rx_state_3\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:rx_state_1\ and not \Display1:BUART:rx_state_3\ and not MODIN16_6 and not MODIN16_4 and \Display1:BUART:rx_state_0\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:rx_state_1\ and not \Display1:BUART:rx_state_3\ and not MODIN16_6 and not MODIN16_5 and \Display1:BUART:rx_state_0\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:rx_bitclk_enable\ and \Display1:BUART:rx_state_2\)
	OR (not \Display1:BUART:reset_reg\ and \Display1:BUART:rx_state_1\ and \Display1:BUART:rx_state_2\)
	OR (not \Display1:BUART:reset_reg\ and \Display1:BUART:rx_state_0\ and \Display1:BUART:rx_state_2\));

\Display1:BUART:rx_state_1\\D\ <= ((not \Display1:BUART:reset_reg\ and \Display1:BUART:rx_state_1\));

\Display1:BUART:rx_state_0\\D\ <= ((not \Display1:BUART:reset_reg\ and not \Display1:BUART:rx_state_1\ and not \Display1:BUART:rx_state_3\ and not MODIN13_1 and not MODIN13_0 and \Display1:BUART:rx_bitclk_enable\ and \Display1:BUART:rx_state_2\)
	OR (not \Display1:BUART:reset_reg\ and not \Display1:BUART:rx_state_1\ and not \Display1:BUART:rx_state_3\ and not Net_42 and not MODIN13_1 and \Display1:BUART:rx_bitclk_enable\ and \Display1:BUART:rx_state_2\)
	OR (not \Display1:BUART:reset_reg\ and \Display1:BUART:rx_state_0\ and MODIN16_5 and MODIN16_4)
	OR (not \Display1:BUART:reset_reg\ and \Display1:BUART:rx_state_0\ and MODIN16_6)
	OR (not \Display1:BUART:reset_reg\ and \Display1:BUART:rx_state_0\ and \Display1:BUART:rx_state_3\)
	OR (not \Display1:BUART:reset_reg\ and \Display1:BUART:rx_state_1\ and \Display1:BUART:rx_state_0\)
	OR (not \Display1:BUART:reset_reg\ and \Display1:BUART:rx_state_0\ and \Display1:BUART:rx_state_2\));

\Display1:BUART:rx_last\\D\ <= ((not \Display1:BUART:reset_reg\ and Net_42));

\Display1:BUART:rx_address_detected\\D\ <= ((not \Display1:BUART:reset_reg\ and \Display1:BUART:rx_address_detected\));

Net_50 <= (not \Display2:BUART:txn\);

\Display2:BUART:counter_load_not\ <= ((not \Display2:BUART:tx_bitclk_enable_pre\ and \Display2:BUART:tx_state_2\)
	OR \Display2:BUART:tx_state_0\
	OR \Display2:BUART:tx_state_1\);

\Display2:BUART:tx_status_0\ <= ((not \Display2:BUART:tx_state_1\ and not \Display2:BUART:tx_state_0\ and \Display2:BUART:tx_bitclk_enable_pre\ and \Display2:BUART:tx_fifo_empty\ and \Display2:BUART:tx_state_2\));

\Display2:BUART:tx_status_2\ <= (not \Display2:BUART:tx_fifo_notfull\);

\Display2:BUART:tx_bitclk\\D\ <= ((not \Display2:BUART:tx_state_2\ and \Display2:BUART:tx_bitclk_enable_pre\)
	OR (\Display2:BUART:tx_state_0\ and \Display2:BUART:tx_bitclk_enable_pre\)
	OR (\Display2:BUART:tx_state_1\ and \Display2:BUART:tx_bitclk_enable_pre\));

\Display2:BUART:tx_mark\\D\ <= ((not \Display2:BUART:reset_reg\ and \Display2:BUART:tx_mark\));

\Display2:BUART:tx_state_2\\D\ <= ((not \Display2:BUART:reset_reg\ and not \Display2:BUART:tx_state_2\ and \Display2:BUART:tx_state_1\ and \Display2:BUART:tx_counter_dp\ and \Display2:BUART:tx_bitclk\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:tx_state_2\ and \Display2:BUART:tx_state_1\ and \Display2:BUART:tx_state_0\ and \Display2:BUART:tx_bitclk\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:tx_state_1\ and \Display2:BUART:tx_state_0\ and \Display2:BUART:tx_state_2\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:tx_state_0\ and \Display2:BUART:tx_state_1\ and \Display2:BUART:tx_state_2\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:tx_bitclk_enable_pre\ and \Display2:BUART:tx_state_2\));

\Display2:BUART:tx_state_1\\D\ <= ((not \Display2:BUART:reset_reg\ and not \Display2:BUART:tx_state_1\ and not \Display2:BUART:tx_state_2\ and \Display2:BUART:tx_state_0\ and \Display2:BUART:tx_bitclk\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:tx_state_2\ and not \Display2:BUART:tx_bitclk\ and \Display2:BUART:tx_state_1\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:tx_bitclk_enable_pre\ and \Display2:BUART:tx_state_1\ and \Display2:BUART:tx_state_2\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:tx_state_0\ and not \Display2:BUART:tx_counter_dp\ and \Display2:BUART:tx_state_1\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:tx_state_0\ and \Display2:BUART:tx_state_1\ and \Display2:BUART:tx_state_2\));

\Display2:BUART:tx_state_0\\D\ <= ((not \Display2:BUART:reset_reg\ and not \Display2:BUART:tx_state_1\ and not \Display2:BUART:tx_fifo_empty\ and \Display2:BUART:tx_bitclk_enable_pre\ and \Display2:BUART:tx_state_2\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:tx_state_1\ and not \Display2:BUART:tx_state_0\ and not \Display2:BUART:tx_fifo_empty\ and not \Display2:BUART:tx_state_2\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:tx_bitclk_enable_pre\ and \Display2:BUART:tx_state_0\ and \Display2:BUART:tx_state_2\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:tx_state_2\ and not \Display2:BUART:tx_bitclk\ and \Display2:BUART:tx_state_0\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:tx_fifo_empty\ and \Display2:BUART:tx_state_0\ and \Display2:BUART:tx_state_2\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:tx_state_1\ and \Display2:BUART:tx_state_0\ and \Display2:BUART:tx_state_2\));

\Display2:BUART:txn\\D\ <= ((not \Display2:BUART:reset_reg\ and not \Display2:BUART:tx_state_0\ and not \Display2:BUART:tx_shift_out\ and not \Display2:BUART:tx_state_2\ and not \Display2:BUART:tx_counter_dp\ and \Display2:BUART:tx_state_1\ and \Display2:BUART:tx_bitclk\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:tx_state_1\ and not \Display2:BUART:tx_state_2\ and not \Display2:BUART:tx_bitclk\ and \Display2:BUART:tx_state_0\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:tx_state_1\ and not \Display2:BUART:tx_shift_out\ and not \Display2:BUART:tx_state_2\ and \Display2:BUART:tx_state_0\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:tx_bitclk\ and \Display2:BUART:txn\ and \Display2:BUART:tx_state_1\)
	OR (not \Display2:BUART:reset_reg\ and \Display2:BUART:txn\ and \Display2:BUART:tx_state_2\));

\Display2:BUART:tx_parity_bit\\D\ <= ((not \Display2:BUART:tx_state_0\ and \Display2:BUART:txn\ and \Display2:BUART:tx_parity_bit\)
	OR (not \Display2:BUART:tx_state_1\ and not \Display2:BUART:tx_state_0\ and \Display2:BUART:tx_parity_bit\)
	OR \Display2:BUART:tx_parity_bit\);

\Display2:BUART:rx_counter_load\ <= ((not \Display2:BUART:rx_state_1\ and not \Display2:BUART:rx_state_0\ and not \Display2:BUART:rx_state_3\ and not \Display2:BUART:rx_state_2\));

\Display2:BUART:rx_bitclk_pre\ <= ((not \Display2:BUART:rx_count_2\ and not \Display2:BUART:rx_count_1\ and not \Display2:BUART:rx_count_0\));

\Display2:BUART:rx_state_stop1_reg\\D\ <= (not \Display2:BUART:rx_state_2\
	OR not \Display2:BUART:rx_state_3\
	OR \Display2:BUART:rx_state_0\
	OR \Display2:BUART:rx_state_1\);

\Display2:BUART:pollcount_1\\D\ <= ((not \Display2:BUART:reset_reg\ and not \Display2:BUART:rx_count_2\ and not \Display2:BUART:rx_count_1\ and not \Display2:BUART:pollcount_1\ and Net_54 and \Display2:BUART:pollcount_0\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:rx_count_2\ and not \Display2:BUART:rx_count_1\ and not \Display2:BUART:pollcount_0\ and \Display2:BUART:pollcount_1\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:rx_count_2\ and not \Display2:BUART:rx_count_1\ and not Net_54 and \Display2:BUART:pollcount_1\));

\Display2:BUART:pollcount_0\\D\ <= ((not \Display2:BUART:reset_reg\ and not \Display2:BUART:rx_count_2\ and not \Display2:BUART:rx_count_1\ and not \Display2:BUART:pollcount_0\ and Net_54)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:rx_count_2\ and not \Display2:BUART:rx_count_1\ and not Net_54 and \Display2:BUART:pollcount_0\));

\Display2:BUART:rx_postpoll\ <= ((Net_54 and \Display2:BUART:pollcount_0\)
	OR \Display2:BUART:pollcount_1\);

\Display2:BUART:rx_status_4\ <= ((\Display2:BUART:rx_load_fifo\ and \Display2:BUART:rx_fifofull\));

\Display2:BUART:rx_status_5\ <= ((\Display2:BUART:rx_fifonotempty\ and \Display2:BUART:rx_state_stop1_reg\));

\Display2:BUART:rx_stop_bit_error\\D\ <= ((not \Display2:BUART:reset_reg\ and not \Display2:BUART:rx_state_1\ and not \Display2:BUART:rx_state_0\ and not \Display2:BUART:pollcount_1\ and not \Display2:BUART:pollcount_0\ and \Display2:BUART:rx_bitclk_enable\ and \Display2:BUART:rx_state_3\ and \Display2:BUART:rx_state_2\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:rx_state_1\ and not \Display2:BUART:rx_state_0\ and not \Display2:BUART:pollcount_1\ and not Net_54 and \Display2:BUART:rx_bitclk_enable\ and \Display2:BUART:rx_state_3\ and \Display2:BUART:rx_state_2\));

\Display2:BUART:rx_load_fifo\\D\ <= ((not \Display2:BUART:reset_reg\ and not \Display2:BUART:rx_state_1\ and not \Display2:BUART:rx_state_0\ and not \Display2:BUART:rx_state_2\ and \Display2:BUART:rx_bitclk_enable\ and \Display2:BUART:rx_state_3\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:rx_state_1\ and not \Display2:BUART:rx_state_3\ and not \Display2:BUART:rx_state_2\ and not \Display2:BUART:rx_count_6\ and not \Display2:BUART:rx_count_4\ and \Display2:BUART:rx_state_0\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:rx_state_1\ and not \Display2:BUART:rx_state_3\ and not \Display2:BUART:rx_state_2\ and not \Display2:BUART:rx_count_6\ and not \Display2:BUART:rx_count_5\ and \Display2:BUART:rx_state_0\));

\Display2:BUART:rx_state_3\\D\ <= ((not \Display2:BUART:reset_reg\ and not \Display2:BUART:rx_state_1\ and not \Display2:BUART:rx_state_2\ and not \Display2:BUART:rx_count_6\ and not \Display2:BUART:rx_count_4\ and \Display2:BUART:rx_state_0\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:rx_state_1\ and not \Display2:BUART:rx_state_2\ and not \Display2:BUART:rx_count_6\ and not \Display2:BUART:rx_count_5\ and \Display2:BUART:rx_state_0\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:rx_bitclk_enable\ and \Display2:BUART:rx_state_3\)
	OR (not \Display2:BUART:reset_reg\ and \Display2:BUART:rx_state_1\ and \Display2:BUART:rx_state_3\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:rx_state_2\ and \Display2:BUART:rx_state_3\)
	OR (not \Display2:BUART:reset_reg\ and \Display2:BUART:rx_state_0\ and \Display2:BUART:rx_state_3\));

\Display2:BUART:rx_state_2\\D\ <= ((not \Display2:BUART:reset_reg\ and not \Display2:BUART:rx_state_1\ and not \Display2:BUART:rx_state_0\ and not \Display2:BUART:rx_state_3\ and not \Display2:BUART:rx_state_2\ and not Net_54 and \Display2:BUART:rx_last\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:rx_state_1\ and not \Display2:BUART:rx_state_0\ and not \Display2:BUART:rx_state_2\ and \Display2:BUART:rx_bitclk_enable\ and \Display2:BUART:rx_state_3\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:rx_state_1\ and not \Display2:BUART:rx_state_3\ and not \Display2:BUART:rx_count_6\ and not \Display2:BUART:rx_count_4\ and \Display2:BUART:rx_state_0\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:rx_state_1\ and not \Display2:BUART:rx_state_3\ and not \Display2:BUART:rx_count_6\ and not \Display2:BUART:rx_count_5\ and \Display2:BUART:rx_state_0\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:rx_bitclk_enable\ and \Display2:BUART:rx_state_2\)
	OR (not \Display2:BUART:reset_reg\ and \Display2:BUART:rx_state_1\ and \Display2:BUART:rx_state_2\)
	OR (not \Display2:BUART:reset_reg\ and \Display2:BUART:rx_state_0\ and \Display2:BUART:rx_state_2\));

\Display2:BUART:rx_state_1\\D\ <= ((not \Display2:BUART:reset_reg\ and \Display2:BUART:rx_state_1\));

\Display2:BUART:rx_state_0\\D\ <= ((not \Display2:BUART:reset_reg\ and not \Display2:BUART:rx_state_1\ and not \Display2:BUART:rx_state_3\ and not \Display2:BUART:pollcount_1\ and not \Display2:BUART:pollcount_0\ and \Display2:BUART:rx_bitclk_enable\ and \Display2:BUART:rx_state_2\)
	OR (not \Display2:BUART:reset_reg\ and not \Display2:BUART:rx_state_1\ and not \Display2:BUART:rx_state_3\ and not \Display2:BUART:pollcount_1\ and not Net_54 and \Display2:BUART:rx_bitclk_enable\ and \Display2:BUART:rx_state_2\)
	OR (not \Display2:BUART:reset_reg\ and \Display2:BUART:rx_state_0\ and \Display2:BUART:rx_count_5\ and \Display2:BUART:rx_count_4\)
	OR (not \Display2:BUART:reset_reg\ and \Display2:BUART:rx_state_0\ and \Display2:BUART:rx_count_6\)
	OR (not \Display2:BUART:reset_reg\ and \Display2:BUART:rx_state_0\ and \Display2:BUART:rx_state_3\)
	OR (not \Display2:BUART:reset_reg\ and \Display2:BUART:rx_state_1\ and \Display2:BUART:rx_state_0\)
	OR (not \Display2:BUART:reset_reg\ and \Display2:BUART:rx_state_0\ and \Display2:BUART:rx_state_2\));

\Display2:BUART:rx_last\\D\ <= ((not \Display2:BUART:reset_reg\ and Net_54));

\Display2:BUART:rx_address_detected\\D\ <= ((not \Display2:BUART:reset_reg\ and \Display2:BUART:rx_address_detected\));

\RF_Physical:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\RF_Physical:Net_9\,
		dig_domain_out=>open);
\RF_Physical:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_8);
\RF_Physical:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\RF_Physical:Net_9\,
		enable=>one,
		clock_out=>\RF_Physical:BUART:clock_op\);
\RF_Physical:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\RF_Physical:BUART:reset_reg\,
		clk=>\RF_Physical:BUART:clock_op\,
		cs_addr=>(\RF_Physical:BUART:tx_state_1\, \RF_Physical:BUART:tx_state_0\, \RF_Physical:BUART:tx_bitclk_enable_pre\),
		route_si=>Net_29,
		route_ci=>Net_29,
		f0_load=>Net_29,
		f1_load=>Net_29,
		d0_load=>Net_29,
		d1_load=>Net_29,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\RF_Physical:BUART:tx_shift_out\,
		f0_bus_stat=>\RF_Physical:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\RF_Physical:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_29,
		co=>open,
		sir=>Net_29,
		sor=>open,
		sil=>Net_29,
		sol=>open,
		msbi=>Net_29,
		msbo=>open,
		cei=>(Net_29, Net_29),
		ceo=>open,
		cli=>(Net_29, Net_29),
		clo=>open,
		zi=>(Net_29, Net_29),
		zo=>open,
		fi=>(Net_29, Net_29),
		fo=>open,
		capi=>(Net_29, Net_29),
		capo=>open,
		cfbi=>Net_29,
		cfbo=>open,
		pi=>(Net_29, Net_29, Net_29, Net_29,
			Net_29, Net_29, Net_29, Net_29),
		po=>open);
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\RF_Physical:BUART:reset_reg\,
		clk=>\RF_Physical:BUART:clock_op\,
		cs_addr=>(Net_29, Net_29, \RF_Physical:BUART:counter_load_not\),
		route_si=>Net_29,
		route_ci=>Net_29,
		f0_load=>Net_29,
		f1_load=>Net_29,
		d0_load=>Net_29,
		d1_load=>Net_29,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\RF_Physical:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\RF_Physical:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_29,
		co=>open,
		sir=>Net_29,
		sor=>open,
		sil=>Net_29,
		sol=>open,
		msbi=>Net_29,
		msbo=>open,
		cei=>(Net_29, Net_29),
		ceo=>open,
		cli=>(Net_29, Net_29),
		clo=>open,
		zi=>(Net_29, Net_29),
		zo=>open,
		fi=>(Net_29, Net_29),
		fo=>open,
		capi=>(Net_29, Net_29),
		capo=>open,
		cfbi=>Net_29,
		cfbo=>open,
		pi=>(Net_29, Net_29, Net_29, Net_29,
			Net_29, Net_29, Net_29, Net_29),
		po=>(\RF_Physical:BUART:sc_out_7\, \RF_Physical:BUART:sc_out_6\, \RF_Physical:BUART:sc_out_5\, \RF_Physical:BUART:sc_out_4\,
			\RF_Physical:BUART:sc_out_3\, \RF_Physical:BUART:sc_out_2\, \RF_Physical:BUART:sc_out_1\, \RF_Physical:BUART:sc_out_0\));
\RF_Physical:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\RF_Physical:BUART:reset_reg\,
		clock=>\RF_Physical:BUART:clock_op\,
		status=>(Net_29, Net_29, Net_29, \RF_Physical:BUART:tx_fifo_notfull\,
			\RF_Physical:BUART:tx_status_2\, \RF_Physical:BUART:tx_fifo_empty\, \RF_Physical:BUART:tx_status_0\),
		interrupt=>\RF_Physical:BUART:tx_interrupt_out\);
\RF_Physical:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\RF_Physical:BUART:reset_reg\,
		clk=>\RF_Physical:BUART:clock_op\,
		cs_addr=>(\RF_Physical:BUART:rx_state_1\, \RF_Physical:BUART:rx_state_0\, \RF_Physical:BUART:rx_bitclk_enable\),
		route_si=>\RF_Physical:BUART:rx_postpoll\,
		route_ci=>Net_29,
		f0_load=>\RF_Physical:BUART:rx_load_fifo\,
		f1_load=>Net_29,
		d0_load=>Net_29,
		d1_load=>Net_29,
		ce0=>\RF_Physical:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\RF_Physical:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\RF_Physical:BUART:hd_shift_out\,
		f0_bus_stat=>\RF_Physical:BUART:rx_fifonotempty\,
		f0_blk_stat=>\RF_Physical:BUART:rx_fifofull\,
		f1_bus_stat=>\RF_Physical:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\RF_Physical:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_29,
		co=>open,
		sir=>Net_29,
		sor=>open,
		sil=>Net_29,
		sol=>open,
		msbi=>Net_29,
		msbo=>open,
		cei=>(Net_29, Net_29),
		ceo=>open,
		cli=>(Net_29, Net_29),
		clo=>open,
		zi=>(Net_29, Net_29),
		zo=>open,
		fi=>(Net_29, Net_29),
		fo=>open,
		capi=>(Net_29, Net_29),
		capo=>open,
		cfbi=>Net_29,
		cfbo=>open,
		pi=>(Net_29, Net_29, Net_29, Net_29,
			Net_29, Net_29, Net_29, Net_29),
		po=>open);
\RF_Physical:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\RF_Physical:BUART:clock_op\,
		reset=>\RF_Physical:BUART:reset_reg\,
		load=>\RF_Physical:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\RF_Physical:BUART:rx_count_2\, \RF_Physical:BUART:rx_count_1\, \RF_Physical:BUART:rx_count_0\),
		tc=>\RF_Physical:BUART:rx_count7_tc\);
\RF_Physical:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\RF_Physical:BUART:reset_reg\,
		clock=>\RF_Physical:BUART:clock_op\,
		status=>(Net_29, \RF_Physical:BUART:rx_status_5\, \RF_Physical:BUART:rx_status_4\, \RF_Physical:BUART:rx_status_3\,
			\RF_Physical:BUART:rx_status_2\, Net_29, Net_29),
		interrupt=>Net_8);
Rx_RF:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_29),
		fb=>Net_6,
		analog=>(open),
		io=>(tmpIO_0__Rx_RF_net_0),
		siovref=>(tmpSIOVREF__Rx_RF_net_0),
		annotation=>(open),
		in_clock=>Net_29,
		in_clock_en=>one,
		in_reset=>Net_29,
		out_clock=>Net_29,
		out_clock_en=>one,
		out_reset=>Net_29,
		interrupt=>tmpINTERRUPT_0__Rx_RF_net_0);
Tx_RF:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2,
		fb=>(tmpFB_0__Tx_RF_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_RF_net_0),
		siovref=>(tmpSIOVREF__Tx_RF_net_0),
		annotation=>(open),
		in_clock=>Net_29,
		in_clock_en=>one,
		in_reset=>Net_29,
		out_clock=>Net_29,
		out_clock_en=>one,
		out_reset=>Net_29,
		interrupt=>tmpINTERRUPT_0__Tx_RF_net_0);
\Printer:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"69333c02-caab-4afb-8318-62dc0cfd2bff/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\Printer:Net_9\,
		dig_domain_out=>open);
\Printer:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\Printer:Net_9\,
		enable=>one,
		clock_out=>\Printer:BUART:clock_op\);
\Printer:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Printer:BUART:reset_reg\,
		clk=>\Printer:BUART:clock_op\,
		cs_addr=>(\Printer:BUART:tx_state_1\, \Printer:BUART:tx_state_0\, \Printer:BUART:tx_bitclk_enable_pre\),
		route_si=>Net_29,
		route_ci=>Net_29,
		f0_load=>Net_29,
		f1_load=>Net_29,
		d0_load=>Net_29,
		d1_load=>Net_29,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Printer:BUART:tx_shift_out\,
		f0_bus_stat=>\Printer:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\Printer:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_29,
		co=>open,
		sir=>Net_29,
		sor=>open,
		sil=>Net_29,
		sol=>open,
		msbi=>Net_29,
		msbo=>open,
		cei=>(Net_29, Net_29),
		ceo=>open,
		cli=>(Net_29, Net_29),
		clo=>open,
		zi=>(Net_29, Net_29),
		zo=>open,
		fi=>(Net_29, Net_29),
		fo=>open,
		capi=>(Net_29, Net_29),
		capo=>open,
		cfbi=>Net_29,
		cfbo=>open,
		pi=>(Net_29, Net_29, Net_29, Net_29,
			Net_29, Net_29, Net_29, Net_29),
		po=>open);
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Printer:BUART:reset_reg\,
		clk=>\Printer:BUART:clock_op\,
		cs_addr=>(Net_29, Net_29, \Printer:BUART:counter_load_not\),
		route_si=>Net_29,
		route_ci=>Net_29,
		f0_load=>Net_29,
		f1_load=>Net_29,
		d0_load=>Net_29,
		d1_load=>Net_29,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\Printer:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\Printer:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_29,
		co=>open,
		sir=>Net_29,
		sor=>open,
		sil=>Net_29,
		sol=>open,
		msbi=>Net_29,
		msbo=>open,
		cei=>(Net_29, Net_29),
		ceo=>open,
		cli=>(Net_29, Net_29),
		clo=>open,
		zi=>(Net_29, Net_29),
		zo=>open,
		fi=>(Net_29, Net_29),
		fo=>open,
		capi=>(Net_29, Net_29),
		capo=>open,
		cfbi=>Net_29,
		cfbo=>open,
		pi=>(Net_29, Net_29, Net_29, Net_29,
			Net_29, Net_29, Net_29, Net_29),
		po=>(\Printer:BUART:sc_out_7\, \Printer:BUART:sc_out_6\, \Printer:BUART:sc_out_5\, \Printer:BUART:sc_out_4\,
			\Printer:BUART:sc_out_3\, \Printer:BUART:sc_out_2\, \Printer:BUART:sc_out_1\, \Printer:BUART:sc_out_0\));
\Printer:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Printer:BUART:reset_reg\,
		clock=>\Printer:BUART:clock_op\,
		status=>(Net_29, Net_29, Net_29, \Printer:BUART:tx_fifo_notfull\,
			\Printer:BUART:tx_status_2\, \Printer:BUART:tx_fifo_empty\, \Printer:BUART:tx_status_0\),
		interrupt=>\Printer:BUART:tx_interrupt_out\);
\Printer:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Printer:BUART:reset_reg\,
		clk=>\Printer:BUART:clock_op\,
		cs_addr=>(\Printer:BUART:rx_state_1\, \Printer:BUART:rx_state_0\, \Printer:BUART:rx_bitclk_enable\),
		route_si=>\Printer:BUART:rx_postpoll\,
		route_ci=>Net_29,
		f0_load=>\Printer:BUART:rx_load_fifo\,
		f1_load=>Net_29,
		d0_load=>Net_29,
		d1_load=>Net_29,
		ce0=>\Printer:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\Printer:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Printer:BUART:hd_shift_out\,
		f0_bus_stat=>\Printer:BUART:rx_fifonotempty\,
		f0_blk_stat=>\Printer:BUART:rx_fifofull\,
		f1_bus_stat=>\Printer:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\Printer:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_29,
		co=>open,
		sir=>Net_29,
		sor=>open,
		sil=>Net_29,
		sol=>open,
		msbi=>Net_29,
		msbo=>open,
		cei=>(Net_29, Net_29),
		ceo=>open,
		cli=>(Net_29, Net_29),
		clo=>open,
		zi=>(Net_29, Net_29),
		zo=>open,
		fi=>(Net_29, Net_29),
		fo=>open,
		capi=>(Net_29, Net_29),
		capo=>open,
		cfbi=>Net_29,
		cfbo=>open,
		pi=>(Net_29, Net_29, Net_29, Net_29,
			Net_29, Net_29, Net_29, Net_29),
		po=>open);
\Printer:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\Printer:BUART:clock_op\,
		reset=>\Printer:BUART:reset_reg\,
		load=>\Printer:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN8_6, MODIN8_5, MODIN8_4, MODIN8_3,
			\Printer:BUART:rx_count_2\, \Printer:BUART:rx_count_1\, \Printer:BUART:rx_count_0\),
		tc=>\Printer:BUART:rx_count7_tc\);
\Printer:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Printer:BUART:reset_reg\,
		clock=>\Printer:BUART:clock_op\,
		status=>(Net_29, \Printer:BUART:rx_status_5\, \Printer:BUART:rx_status_4\, \Printer:BUART:rx_status_3\,
			\Printer:BUART:rx_status_2\, Net_29, Net_29),
		interrupt=>\Printer:BUART:rx_interrupt_out\);
Rx_Print:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6cb233f3-9be5-4aa2-8a34-f7ec52d99db5",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_29),
		fb=>Net_17,
		analog=>(open),
		io=>(tmpIO_0__Rx_Print_net_0),
		siovref=>(tmpSIOVREF__Rx_Print_net_0),
		annotation=>(open),
		in_clock=>Net_29,
		in_clock_en=>one,
		in_reset=>Net_29,
		out_clock=>Net_29,
		out_clock_en=>one,
		out_reset=>Net_29,
		interrupt=>tmpINTERRUPT_0__Rx_Print_net_0);
Tx_Print:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c416670-f619-4293-9bef-04c89d57c95a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_14,
		fb=>(tmpFB_0__Tx_Print_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_Print_net_0),
		siovref=>(tmpSIOVREF__Tx_Print_net_0),
		annotation=>(open),
		in_clock=>Net_29,
		in_clock_en=>one,
		in_reset=>Net_29,
		out_clock=>Net_29,
		out_clock_en=>one,
		out_reset=>Net_29,
		interrupt=>tmpINTERRUPT_0__Tx_Print_net_0);
\Pump:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_92);
\Pump:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1067,
		enable=>one,
		clock_out=>\Pump:BUART:clock_op\);
\Pump:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Pump:BUART:reset_reg\,
		clk=>\Pump:BUART:clock_op\,
		cs_addr=>(\Pump:BUART:tx_state_1\, \Pump:BUART:tx_state_0\, \Pump:BUART:tx_bitclk_enable_pre\),
		route_si=>Net_29,
		route_ci=>Net_29,
		f0_load=>Net_29,
		f1_load=>Net_29,
		d0_load=>Net_29,
		d1_load=>Net_29,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Pump:BUART:tx_shift_out\,
		f0_bus_stat=>\Pump:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\Pump:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_29,
		co=>open,
		sir=>Net_29,
		sor=>open,
		sil=>Net_29,
		sol=>open,
		msbi=>Net_29,
		msbo=>open,
		cei=>(Net_29, Net_29),
		ceo=>open,
		cli=>(Net_29, Net_29),
		clo=>open,
		zi=>(Net_29, Net_29),
		zo=>open,
		fi=>(Net_29, Net_29),
		fo=>open,
		capi=>(Net_29, Net_29),
		capo=>open,
		cfbi=>Net_29,
		cfbo=>open,
		pi=>(Net_29, Net_29, Net_29, Net_29,
			Net_29, Net_29, Net_29, Net_29),
		po=>open);
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Pump:BUART:reset_reg\,
		clk=>\Pump:BUART:clock_op\,
		cs_addr=>(Net_29, Net_29, \Pump:BUART:counter_load_not\),
		route_si=>Net_29,
		route_ci=>Net_29,
		f0_load=>Net_29,
		f1_load=>Net_29,
		d0_load=>Net_29,
		d1_load=>Net_29,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\Pump:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\Pump:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_29,
		co=>open,
		sir=>Net_29,
		sor=>open,
		sil=>Net_29,
		sol=>open,
		msbi=>Net_29,
		msbo=>open,
		cei=>(Net_29, Net_29),
		ceo=>open,
		cli=>(Net_29, Net_29),
		clo=>open,
		zi=>(Net_29, Net_29),
		zo=>open,
		fi=>(Net_29, Net_29),
		fo=>open,
		capi=>(Net_29, Net_29),
		capo=>open,
		cfbi=>Net_29,
		cfbo=>open,
		pi=>(Net_29, Net_29, Net_29, Net_29,
			Net_29, Net_29, Net_29, Net_29),
		po=>(\Pump:BUART:sc_out_7\, \Pump:BUART:sc_out_6\, \Pump:BUART:sc_out_5\, \Pump:BUART:sc_out_4\,
			\Pump:BUART:sc_out_3\, \Pump:BUART:sc_out_2\, \Pump:BUART:sc_out_1\, \Pump:BUART:sc_out_0\));
\Pump:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Pump:BUART:reset_reg\,
		clock=>\Pump:BUART:clock_op\,
		status=>(Net_29, Net_29, Net_29, \Pump:BUART:tx_fifo_notfull\,
			\Pump:BUART:tx_status_2\, \Pump:BUART:tx_fifo_empty\, \Pump:BUART:tx_status_0\),
		interrupt=>\Pump:BUART:tx_interrupt_out\);
\Pump:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Pump:BUART:reset_reg\,
		clk=>\Pump:BUART:clock_op\,
		cs_addr=>(\Pump:BUART:rx_state_1\, \Pump:BUART:rx_state_0\, \Pump:BUART:rx_bitclk_enable\),
		route_si=>\Pump:BUART:rx_postpoll\,
		route_ci=>Net_29,
		f0_load=>\Pump:BUART:rx_load_fifo\,
		f1_load=>Net_29,
		d0_load=>Net_29,
		d1_load=>Net_29,
		ce0=>\Pump:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\Pump:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Pump:BUART:hd_shift_out\,
		f0_bus_stat=>\Pump:BUART:rx_fifonotempty\,
		f0_blk_stat=>\Pump:BUART:rx_fifofull\,
		f1_bus_stat=>\Pump:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\Pump:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_29,
		co=>open,
		sir=>Net_29,
		sor=>open,
		sil=>Net_29,
		sol=>open,
		msbi=>Net_29,
		msbo=>open,
		cei=>(Net_29, Net_29),
		ceo=>open,
		cli=>(Net_29, Net_29),
		clo=>open,
		zi=>(Net_29, Net_29),
		zo=>open,
		fi=>(Net_29, Net_29),
		fo=>open,
		capi=>(Net_29, Net_29),
		capo=>open,
		cfbi=>Net_29,
		cfbo=>open,
		pi=>(Net_29, Net_29, Net_29, Net_29,
			Net_29, Net_29, Net_29, Net_29),
		po=>open);
\Pump:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\Pump:BUART:clock_op\,
		reset=>\Pump:BUART:reset_reg\,
		load=>\Pump:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN12_6, MODIN12_5, MODIN12_4, MODIN12_3,
			\Pump:BUART:rx_count_2\, \Pump:BUART:rx_count_1\, \Pump:BUART:rx_count_0\),
		tc=>\Pump:BUART:rx_count7_tc\);
\Pump:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Pump:BUART:reset_reg\,
		clock=>\Pump:BUART:clock_op\,
		status=>(Net_29, \Pump:BUART:rx_status_5\, \Pump:BUART:rx_status_4\, \Pump:BUART:rx_status_3\,
			\Pump:BUART:rx_status_2\, Net_29, Net_29),
		interrupt=>Net_92);
Rx_Pump:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"46dcc609-45dc-4cb1-aa6f-045ef9dc7369",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_29),
		fb=>Net_87,
		analog=>(open),
		io=>(tmpIO_0__Rx_Pump_net_0),
		siovref=>(tmpSIOVREF__Rx_Pump_net_0),
		annotation=>(open),
		in_clock=>Net_29,
		in_clock_en=>one,
		in_reset=>Net_29,
		out_clock=>Net_29,
		out_clock_en=>one,
		out_reset=>Net_29,
		interrupt=>tmpINTERRUPT_0__Rx_Pump_net_0);
Tx_Pump:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f7480020-7ef3-4b29-8029-376bf52cbbd1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_86,
		fb=>(tmpFB_0__Tx_Pump_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_Pump_net_0),
		siovref=>(tmpSIOVREF__Tx_Pump_net_0),
		annotation=>(open),
		in_clock=>Net_29,
		in_clock_en=>one,
		in_reset=>Net_29,
		out_clock=>Net_29,
		out_clock_en=>one,
		out_reset=>Net_29,
		interrupt=>tmpINTERRUPT_0__Tx_Pump_net_0);
Clock_Pump:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"cf030d93-def8-4211-a913-f85a706bad09",
		source_clock_id=>"",
		divisor=>0,
		period=>"21691973969.6312",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1067,
		dig_domain_out=>open);
\Display1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f231f45c-3a9d-47b3-8b64-43477054a10e/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\Display1:Net_9\,
		dig_domain_out=>open);
\Display1:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_44);
\Display1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\Display1:Net_9\,
		enable=>one,
		clock_out=>\Display1:BUART:clock_op\);
\Display1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Display1:BUART:reset_reg\,
		clk=>\Display1:BUART:clock_op\,
		cs_addr=>(\Display1:BUART:tx_state_1\, \Display1:BUART:tx_state_0\, \Display1:BUART:tx_bitclk_enable_pre\),
		route_si=>Net_29,
		route_ci=>Net_29,
		f0_load=>Net_29,
		f1_load=>Net_29,
		d0_load=>Net_29,
		d1_load=>Net_29,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Display1:BUART:tx_shift_out\,
		f0_bus_stat=>\Display1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\Display1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_29,
		co=>open,
		sir=>Net_29,
		sor=>open,
		sil=>Net_29,
		sol=>open,
		msbi=>Net_29,
		msbo=>open,
		cei=>(Net_29, Net_29),
		ceo=>open,
		cli=>(Net_29, Net_29),
		clo=>open,
		zi=>(Net_29, Net_29),
		zo=>open,
		fi=>(Net_29, Net_29),
		fo=>open,
		capi=>(Net_29, Net_29),
		capo=>open,
		cfbi=>Net_29,
		cfbo=>open,
		pi=>(Net_29, Net_29, Net_29, Net_29,
			Net_29, Net_29, Net_29, Net_29),
		po=>open);
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Display1:BUART:reset_reg\,
		clk=>\Display1:BUART:clock_op\,
		cs_addr=>(Net_29, Net_29, \Display1:BUART:counter_load_not\),
		route_si=>Net_29,
		route_ci=>Net_29,
		f0_load=>Net_29,
		f1_load=>Net_29,
		d0_load=>Net_29,
		d1_load=>Net_29,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\Display1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\Display1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_29,
		co=>open,
		sir=>Net_29,
		sor=>open,
		sil=>Net_29,
		sol=>open,
		msbi=>Net_29,
		msbo=>open,
		cei=>(Net_29, Net_29),
		ceo=>open,
		cli=>(Net_29, Net_29),
		clo=>open,
		zi=>(Net_29, Net_29),
		zo=>open,
		fi=>(Net_29, Net_29),
		fo=>open,
		capi=>(Net_29, Net_29),
		capo=>open,
		cfbi=>Net_29,
		cfbo=>open,
		pi=>(Net_29, Net_29, Net_29, Net_29,
			Net_29, Net_29, Net_29, Net_29),
		po=>(\Display1:BUART:sc_out_7\, \Display1:BUART:sc_out_6\, \Display1:BUART:sc_out_5\, \Display1:BUART:sc_out_4\,
			\Display1:BUART:sc_out_3\, \Display1:BUART:sc_out_2\, \Display1:BUART:sc_out_1\, \Display1:BUART:sc_out_0\));
\Display1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Display1:BUART:reset_reg\,
		clock=>\Display1:BUART:clock_op\,
		status=>(Net_29, Net_29, Net_29, \Display1:BUART:tx_fifo_notfull\,
			\Display1:BUART:tx_status_2\, \Display1:BUART:tx_fifo_empty\, \Display1:BUART:tx_status_0\),
		interrupt=>\Display1:BUART:tx_interrupt_out\);
\Display1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Display1:BUART:reset_reg\,
		clk=>\Display1:BUART:clock_op\,
		cs_addr=>(\Display1:BUART:rx_state_1\, \Display1:BUART:rx_state_0\, \Display1:BUART:rx_bitclk_enable\),
		route_si=>\Display1:BUART:rx_postpoll\,
		route_ci=>Net_29,
		f0_load=>\Display1:BUART:rx_load_fifo\,
		f1_load=>Net_29,
		d0_load=>Net_29,
		d1_load=>Net_29,
		ce0=>\Display1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\Display1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Display1:BUART:hd_shift_out\,
		f0_bus_stat=>\Display1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\Display1:BUART:rx_fifofull\,
		f1_bus_stat=>\Display1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\Display1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_29,
		co=>open,
		sir=>Net_29,
		sor=>open,
		sil=>Net_29,
		sol=>open,
		msbi=>Net_29,
		msbo=>open,
		cei=>(Net_29, Net_29),
		ceo=>open,
		cli=>(Net_29, Net_29),
		clo=>open,
		zi=>(Net_29, Net_29),
		zo=>open,
		fi=>(Net_29, Net_29),
		fo=>open,
		capi=>(Net_29, Net_29),
		capo=>open,
		cfbi=>Net_29,
		cfbo=>open,
		pi=>(Net_29, Net_29, Net_29, Net_29,
			Net_29, Net_29, Net_29, Net_29),
		po=>open);
\Display1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\Display1:BUART:clock_op\,
		reset=>\Display1:BUART:reset_reg\,
		load=>\Display1:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN16_6, MODIN16_5, MODIN16_4, MODIN16_3,
			\Display1:BUART:rx_count_2\, \Display1:BUART:rx_count_1\, \Display1:BUART:rx_count_0\),
		tc=>\Display1:BUART:rx_count7_tc\);
\Display1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Display1:BUART:reset_reg\,
		clock=>\Display1:BUART:clock_op\,
		status=>(Net_29, \Display1:BUART:rx_status_5\, \Display1:BUART:rx_status_4\, \Display1:BUART:rx_status_3\,
			\Display1:BUART:rx_status_2\, Net_29, Net_29),
		interrupt=>Net_44);
Rx_Disp1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5f053855-6ffc-41a9-ad9d-d02fe9e6834c",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_29),
		fb=>Net_42,
		analog=>(open),
		io=>(tmpIO_0__Rx_Disp1_net_0),
		siovref=>(tmpSIOVREF__Rx_Disp1_net_0),
		annotation=>(open),
		in_clock=>Net_29,
		in_clock_en=>one,
		in_reset=>Net_29,
		out_clock=>Net_29,
		out_clock_en=>one,
		out_reset=>Net_29,
		interrupt=>tmpINTERRUPT_0__Rx_Disp1_net_0);
Tx_Disp1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"da9ffc36-684c-4ddd-b8f6-dc39e0b176eb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_38,
		fb=>(tmpFB_0__Tx_Disp1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_Disp1_net_0),
		siovref=>(tmpSIOVREF__Tx_Disp1_net_0),
		annotation=>(open),
		in_clock=>Net_29,
		in_clock_en=>one,
		in_reset=>Net_29,
		out_clock=>Net_29,
		out_clock_en=>one,
		out_reset=>Net_29,
		interrupt=>tmpINTERRUPT_0__Tx_Disp1_net_0);
\Display2:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7f85b586-7c4f-4060-9221-20a5f6f31e8c/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\Display2:Net_9\,
		dig_domain_out=>open);
\Display2:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_56);
\Display2:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\Display2:Net_9\,
		enable=>one,
		clock_out=>\Display2:BUART:clock_op\);
\Display2:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Display2:BUART:reset_reg\,
		clk=>\Display2:BUART:clock_op\,
		cs_addr=>(\Display2:BUART:tx_state_1\, \Display2:BUART:tx_state_0\, \Display2:BUART:tx_bitclk_enable_pre\),
		route_si=>Net_29,
		route_ci=>Net_29,
		f0_load=>Net_29,
		f1_load=>Net_29,
		d0_load=>Net_29,
		d1_load=>Net_29,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Display2:BUART:tx_shift_out\,
		f0_bus_stat=>\Display2:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\Display2:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_29,
		co=>open,
		sir=>Net_29,
		sor=>open,
		sil=>Net_29,
		sol=>open,
		msbi=>Net_29,
		msbo=>open,
		cei=>(Net_29, Net_29),
		ceo=>open,
		cli=>(Net_29, Net_29),
		clo=>open,
		zi=>(Net_29, Net_29),
		zo=>open,
		fi=>(Net_29, Net_29),
		fo=>open,
		capi=>(Net_29, Net_29),
		capo=>open,
		cfbi=>Net_29,
		cfbo=>open,
		pi=>(Net_29, Net_29, Net_29, Net_29,
			Net_29, Net_29, Net_29, Net_29),
		po=>open);
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Display2:BUART:reset_reg\,
		clk=>\Display2:BUART:clock_op\,
		cs_addr=>(Net_29, Net_29, \Display2:BUART:counter_load_not\),
		route_si=>Net_29,
		route_ci=>Net_29,
		f0_load=>Net_29,
		f1_load=>Net_29,
		d0_load=>Net_29,
		d1_load=>Net_29,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\Display2:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\Display2:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_29,
		co=>open,
		sir=>Net_29,
		sor=>open,
		sil=>Net_29,
		sol=>open,
		msbi=>Net_29,
		msbo=>open,
		cei=>(Net_29, Net_29),
		ceo=>open,
		cli=>(Net_29, Net_29),
		clo=>open,
		zi=>(Net_29, Net_29),
		zo=>open,
		fi=>(Net_29, Net_29),
		fo=>open,
		capi=>(Net_29, Net_29),
		capo=>open,
		cfbi=>Net_29,
		cfbo=>open,
		pi=>(Net_29, Net_29, Net_29, Net_29,
			Net_29, Net_29, Net_29, Net_29),
		po=>(\Display2:BUART:sc_out_7\, \Display2:BUART:sc_out_6\, \Display2:BUART:sc_out_5\, \Display2:BUART:sc_out_4\,
			\Display2:BUART:sc_out_3\, \Display2:BUART:sc_out_2\, \Display2:BUART:sc_out_1\, \Display2:BUART:sc_out_0\));
\Display2:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Display2:BUART:reset_reg\,
		clock=>\Display2:BUART:clock_op\,
		status=>(Net_29, Net_29, Net_29, \Display2:BUART:tx_fifo_notfull\,
			\Display2:BUART:tx_status_2\, \Display2:BUART:tx_fifo_empty\, \Display2:BUART:tx_status_0\),
		interrupt=>\Display2:BUART:tx_interrupt_out\);
\Display2:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Display2:BUART:reset_reg\,
		clk=>\Display2:BUART:clock_op\,
		cs_addr=>(\Display2:BUART:rx_state_1\, \Display2:BUART:rx_state_0\, \Display2:BUART:rx_bitclk_enable\),
		route_si=>\Display2:BUART:rx_postpoll\,
		route_ci=>Net_29,
		f0_load=>\Display2:BUART:rx_load_fifo\,
		f1_load=>Net_29,
		d0_load=>Net_29,
		d1_load=>Net_29,
		ce0=>\Display2:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\Display2:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Display2:BUART:hd_shift_out\,
		f0_bus_stat=>\Display2:BUART:rx_fifonotempty\,
		f0_blk_stat=>\Display2:BUART:rx_fifofull\,
		f1_bus_stat=>\Display2:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\Display2:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_29,
		co=>open,
		sir=>Net_29,
		sor=>open,
		sil=>Net_29,
		sol=>open,
		msbi=>Net_29,
		msbo=>open,
		cei=>(Net_29, Net_29),
		ceo=>open,
		cli=>(Net_29, Net_29),
		clo=>open,
		zi=>(Net_29, Net_29),
		zo=>open,
		fi=>(Net_29, Net_29),
		fo=>open,
		capi=>(Net_29, Net_29),
		capo=>open,
		cfbi=>Net_29,
		cfbo=>open,
		pi=>(Net_29, Net_29, Net_29, Net_29,
			Net_29, Net_29, Net_29, Net_29),
		po=>open);
\Display2:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\Display2:BUART:clock_op\,
		reset=>\Display2:BUART:reset_reg\,
		load=>\Display2:BUART:rx_counter_load\,
		enable=>one,
		count=>(\Display2:BUART:rx_count_6\, \Display2:BUART:rx_count_5\, \Display2:BUART:rx_count_4\, \Display2:BUART:rx_count_3\,
			\Display2:BUART:rx_count_2\, \Display2:BUART:rx_count_1\, \Display2:BUART:rx_count_0\),
		tc=>\Display2:BUART:rx_count7_tc\);
\Display2:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Display2:BUART:reset_reg\,
		clock=>\Display2:BUART:clock_op\,
		status=>(Net_29, \Display2:BUART:rx_status_5\, \Display2:BUART:rx_status_4\, \Display2:BUART:rx_status_3\,
			\Display2:BUART:rx_status_2\, Net_29, Net_29),
		interrupt=>Net_56);
Rx_Disp2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b161f1cb-237d-40e8-ba9b-e2a4cb6ef0c1",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_29),
		fb=>Net_54,
		analog=>(open),
		io=>(tmpIO_0__Rx_Disp2_net_0),
		siovref=>(tmpSIOVREF__Rx_Disp2_net_0),
		annotation=>(open),
		in_clock=>Net_29,
		in_clock_en=>one,
		in_reset=>Net_29,
		out_clock=>Net_29,
		out_clock_en=>one,
		out_reset=>Net_29,
		interrupt=>tmpINTERRUPT_0__Rx_Disp2_net_0);
Tx_Disp2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c3580982-d808-4fc2-86d1-05be1b2449ad",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_50,
		fb=>(tmpFB_0__Tx_Disp2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_Disp2_net_0),
		siovref=>(tmpSIOVREF__Tx_Disp2_net_0),
		annotation=>(open),
		in_clock=>Net_29,
		in_clock_en=>one,
		in_reset=>Net_29,
		out_clock=>Net_29,
		out_clock_en=>one,
		out_reset=>Net_29,
		interrupt=>tmpINTERRUPT_0__Tx_Disp2_net_0);
SDA_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_29),
		fb=>(tmpFB_0__SDA_1_net_0),
		analog=>(open),
		io=>Net_97,
		siovref=>(tmpSIOVREF__SDA_1_net_0),
		annotation=>(open),
		in_clock=>Net_29,
		in_clock_en=>one,
		in_reset=>Net_29,
		out_clock=>Net_29,
		out_clock_en=>one,
		out_reset=>Net_29,
		interrupt=>tmpINTERRUPT_0__SDA_1_net_0);
SCL_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_29),
		fb=>(tmpFB_0__SCL_1_net_0),
		analog=>(open),
		io=>Net_98,
		siovref=>(tmpSIOVREF__SCL_1_net_0),
		annotation=>(open),
		in_clock=>Net_29,
		in_clock_en=>one,
		in_reset=>Net_29,
		out_clock=>Net_29,
		out_clock_en=>one,
		out_reset=>Net_29,
		interrupt=>tmpINTERRUPT_0__SCL_1_net_0);
\I2C_Bus:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\I2C_Bus:Net_697\);
\I2C_Bus:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C_Bus:bus_clk\,
		scl_in=>\I2C_Bus:Net_1109_0\,
		sda_in=>\I2C_Bus:Net_1109_1\,
		scl_out=>\I2C_Bus:Net_643_0\,
		sda_out=>\I2C_Bus:sda_x_wire\,
		interrupt=>\I2C_Bus:Net_697\);
\I2C_Bus:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6f2d57bd-b6d0-4115-93da-ded3485bf4ed/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C_Bus:bus_clk\,
		dig_domain_out=>open);
\I2C_Bus:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C_Bus:Net_643_0\,
		oe=>one,
		y=>Net_98,
		yfb=>\I2C_Bus:Net_1109_0\);
\I2C_Bus:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C_Bus:sda_x_wire\,
		oe=>one,
		y=>Net_97,
		yfb=>\I2C_Bus:Net_1109_1\);
Pin_WP:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_29),
		fb=>(tmpFB_0__Pin_WP_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_WP_net_0),
		siovref=>(tmpSIOVREF__Pin_WP_net_0),
		annotation=>(open),
		in_clock=>Net_29,
		in_clock_en=>one,
		in_reset=>Net_29,
		out_clock=>Net_29,
		out_clock_en=>one,
		out_reset=>Net_29,
		interrupt=>tmpINTERRUPT_0__Pin_WP_net_0);
\Timer_Animacion:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_1129,
		kill=>Net_29,
		enable=>one,
		capture=>Net_29,
		timer_reset=>Net_29,
		tc=>\Timer_Animacion:Net_51\,
		compare=>\Timer_Animacion:Net_261\,
		interrupt=>Net_117);
timer_clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"07a7a688-7086-40fe-8c38-086476f18c92",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1129,
		dig_domain_out=>open);
isr_3:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_117);
\Timer_Animacion2:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_1129,
		kill=>Net_29,
		enable=>one,
		capture=>Net_29,
		timer_reset=>Net_29,
		tc=>\Timer_Animacion2:Net_51\,
		compare=>\Timer_Animacion2:Net_261\,
		interrupt=>Net_124);
isr_4:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_124);
IB1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5c1decb5-69e3-4a8d-bb0c-281221d15217",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_29),
		fb=>(tmpFB_0__IB1_net_0),
		analog=>(open),
		io=>(tmpIO_0__IB1_net_0),
		siovref=>(tmpSIOVREF__IB1_net_0),
		annotation=>(open),
		in_clock=>Net_29,
		in_clock_en=>one,
		in_reset=>Net_29,
		out_clock=>Net_29,
		out_clock_en=>one,
		out_reset=>Net_29,
		interrupt=>tmpINTERRUPT_0__IB1_net_0);
IB2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b2ce9cbb-42ba-452e-8a5b-36a7a42e7d78",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_29),
		fb=>(tmpFB_0__IB2_net_0),
		analog=>(open),
		io=>(tmpIO_0__IB2_net_0),
		siovref=>(tmpSIOVREF__IB2_net_0),
		annotation=>(open),
		in_clock=>Net_29,
		in_clock_en=>one,
		in_reset=>Net_29,
		out_clock=>Net_29,
		out_clock_en=>one,
		out_reset=>Net_29,
		interrupt=>tmpINTERRUPT_0__IB2_net_0);
\RF_Physical:BUART:reset_reg\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:reset_reg\);
\RF_Physical:BUART:txn\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:txn\\D\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:txn\);
\RF_Physical:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:tx_state_1\\D\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:tx_state_1\);
\RF_Physical:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:tx_state_0\\D\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:tx_state_0\);
\RF_Physical:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:tx_state_2\\D\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:tx_state_2\);
Net_4:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>Net_4);
\RF_Physical:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:tx_bitclk\\D\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:tx_bitclk\);
\RF_Physical:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:tx_ctrl_mark_last\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:tx_ctrl_mark_last\);
\RF_Physical:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:tx_mark\\D\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:tx_mark\);
\RF_Physical:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:tx_parity_bit\\D\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:tx_parity_bit\);
\RF_Physical:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:rx_state_1\\D\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:rx_state_1\);
\RF_Physical:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:rx_state_0\\D\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:rx_state_0\);
\RF_Physical:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:rx_load_fifo\\D\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:rx_load_fifo\);
\RF_Physical:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:rx_state_3\\D\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:rx_state_3\);
\RF_Physical:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:rx_state_2\\D\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:rx_state_2\);
\RF_Physical:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:rx_bitclk_pre\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:rx_bitclk_enable\);
\RF_Physical:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:rx_state_stop1_reg\\D\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:rx_state_stop1_reg\);
\RF_Physical:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:pollcount_1\\D\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>MODIN1_1);
\RF_Physical:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:pollcount_0\\D\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>MODIN1_0);
\RF_Physical:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:rx_markspace_status\);
\RF_Physical:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:rx_status_2\);
\RF_Physical:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:rx_stop_bit_error\\D\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:rx_status_3\);
\RF_Physical:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:rx_addr_match_status\);
\RF_Physical:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:rx_markspace_pre\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:rx_markspace_pre\);
\RF_Physical:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:rx_parity_error_pre\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:rx_parity_error_pre\);
\RF_Physical:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:rx_break_status\);
\RF_Physical:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:rx_address_detected\\D\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:rx_address_detected\);
\RF_Physical:BUART:rx_last\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:rx_last\\D\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:rx_last\);
\RF_Physical:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\RF_Physical:BUART:rx_parity_bit\,
		clk=>\RF_Physical:BUART:clock_op\,
		q=>\RF_Physical:BUART:rx_parity_bit\);
\Printer:BUART:reset_reg\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:reset_reg\);
\Printer:BUART:txn\:cy_dff
	PORT MAP(d=>\Printer:BUART:txn\\D\,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:txn\);
\Printer:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\Printer:BUART:tx_state_1\\D\,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:tx_state_1\);
\Printer:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\Printer:BUART:tx_state_0\\D\,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:tx_state_0\);
\Printer:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\Printer:BUART:tx_state_2\\D\,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:tx_state_2\);
Net_67:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Printer:BUART:clock_op\,
		q=>Net_67);
\Printer:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\Printer:BUART:tx_bitclk\\D\,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:tx_bitclk\);
\Printer:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\Printer:BUART:tx_ctrl_mark_last\,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:tx_ctrl_mark_last\);
\Printer:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\Printer:BUART:tx_mark\\D\,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:tx_mark\);
\Printer:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\Printer:BUART:tx_parity_bit\\D\,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:tx_parity_bit\);
\Printer:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\Printer:BUART:rx_state_1\\D\,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:rx_state_1\);
\Printer:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\Printer:BUART:rx_state_0\\D\,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:rx_state_0\);
\Printer:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\Printer:BUART:rx_load_fifo\\D\,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:rx_load_fifo\);
\Printer:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\Printer:BUART:rx_state_3\\D\,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:rx_state_3\);
\Printer:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\Printer:BUART:rx_state_2\\D\,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:rx_state_2\);
\Printer:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\Printer:BUART:rx_bitclk_pre\,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:rx_bitclk_enable\);
\Printer:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\Printer:BUART:rx_state_stop1_reg\\D\,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:rx_state_stop1_reg\);
\Printer:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\Printer:BUART:pollcount_1\\D\,
		clk=>\Printer:BUART:clock_op\,
		q=>MODIN5_1);
\Printer:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\Printer:BUART:pollcount_0\\D\,
		clk=>\Printer:BUART:clock_op\,
		q=>MODIN5_0);
\Printer:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:rx_markspace_status\);
\Printer:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:rx_status_2\);
\Printer:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\Printer:BUART:rx_stop_bit_error\\D\,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:rx_status_3\);
\Printer:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:rx_addr_match_status\);
\Printer:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\Printer:BUART:rx_markspace_pre\,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:rx_markspace_pre\);
\Printer:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\Printer:BUART:rx_parity_error_pre\,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:rx_parity_error_pre\);
\Printer:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:rx_break_status\);
\Printer:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\Printer:BUART:rx_address_detected\\D\,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:rx_address_detected\);
\Printer:BUART:rx_last\:cy_dff
	PORT MAP(d=>\Printer:BUART:rx_last\\D\,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:rx_last\);
\Printer:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\Printer:BUART:rx_parity_bit\,
		clk=>\Printer:BUART:clock_op\,
		q=>\Printer:BUART:rx_parity_bit\);
\Pump:BUART:reset_reg\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:reset_reg\);
\Pump:BUART:txn\:cy_dff
	PORT MAP(d=>\Pump:BUART:txn\\D\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:txn\);
\Pump:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\Pump:BUART:tx_state_1\\D\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:tx_state_1\);
\Pump:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\Pump:BUART:tx_state_0\\D\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:tx_state_0\);
\Pump:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\Pump:BUART:tx_state_2\\D\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:tx_state_2\);
Net_90:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Pump:BUART:clock_op\,
		q=>Net_90);
\Pump:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\Pump:BUART:tx_bitclk\\D\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:tx_bitclk\);
\Pump:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\Pump:BUART:tx_ctrl_mark_last\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:tx_ctrl_mark_last\);
\Pump:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\Pump:BUART:tx_mark\\D\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:tx_mark\);
\Pump:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\Pump:BUART:tx_parity_bit\\D\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:tx_parity_bit\);
\Pump:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\Pump:BUART:rx_state_1\\D\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:rx_state_1\);
\Pump:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\Pump:BUART:rx_state_0\\D\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:rx_state_0\);
\Pump:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\Pump:BUART:rx_load_fifo\\D\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:rx_load_fifo\);
\Pump:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\Pump:BUART:rx_state_3\\D\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:rx_state_3\);
\Pump:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\Pump:BUART:rx_state_2\\D\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:rx_state_2\);
\Pump:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\Pump:BUART:rx_bitclk_pre\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:rx_bitclk_enable\);
\Pump:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\Pump:BUART:rx_state_stop1_reg\\D\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:rx_state_stop1_reg\);
\Pump:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\Pump:BUART:pollcount_1\\D\,
		clk=>\Pump:BUART:clock_op\,
		q=>MODIN9_1);
\Pump:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\Pump:BUART:pollcount_0\\D\,
		clk=>\Pump:BUART:clock_op\,
		q=>MODIN9_0);
\Pump:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:rx_markspace_status\);
\Pump:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>\Pump:BUART:rx_parity_error_status\\D\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:rx_status_2\);
\Pump:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\Pump:BUART:rx_stop_bit_error\\D\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:rx_status_3\);
\Pump:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:rx_addr_match_status\);
\Pump:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\Pump:BUART:rx_markspace_pre\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:rx_markspace_pre\);
\Pump:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\Pump:BUART:rx_parity_error_pre\\D\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:rx_parity_error_pre\);
\Pump:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:rx_break_status\);
\Pump:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\Pump:BUART:rx_address_detected\\D\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:rx_address_detected\);
\Pump:BUART:rx_last\:cy_dff
	PORT MAP(d=>\Pump:BUART:rx_last\\D\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:rx_last\);
\Pump:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\Pump:BUART:rx_parity_bit\\D\,
		clk=>\Pump:BUART:clock_op\,
		q=>\Pump:BUART:rx_parity_bit\);
\Display1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:reset_reg\);
\Display1:BUART:txn\:cy_dff
	PORT MAP(d=>\Display1:BUART:txn\\D\,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:txn\);
\Display1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\Display1:BUART:tx_state_1\\D\,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:tx_state_1\);
\Display1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\Display1:BUART:tx_state_0\\D\,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:tx_state_0\);
\Display1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\Display1:BUART:tx_state_2\\D\,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:tx_state_2\);
Net_40:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Display1:BUART:clock_op\,
		q=>Net_40);
\Display1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\Display1:BUART:tx_bitclk\\D\,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:tx_bitclk\);
\Display1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\Display1:BUART:tx_ctrl_mark_last\,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:tx_ctrl_mark_last\);
\Display1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\Display1:BUART:tx_mark\\D\,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:tx_mark\);
\Display1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\Display1:BUART:tx_parity_bit\\D\,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:tx_parity_bit\);
\Display1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\Display1:BUART:rx_state_1\\D\,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:rx_state_1\);
\Display1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\Display1:BUART:rx_state_0\\D\,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:rx_state_0\);
\Display1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\Display1:BUART:rx_load_fifo\\D\,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:rx_load_fifo\);
\Display1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\Display1:BUART:rx_state_3\\D\,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:rx_state_3\);
\Display1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\Display1:BUART:rx_state_2\\D\,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:rx_state_2\);
\Display1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\Display1:BUART:rx_bitclk_pre\,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:rx_bitclk_enable\);
\Display1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\Display1:BUART:rx_state_stop1_reg\\D\,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:rx_state_stop1_reg\);
\Display1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\Display1:BUART:pollcount_1\\D\,
		clk=>\Display1:BUART:clock_op\,
		q=>MODIN13_1);
\Display1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\Display1:BUART:pollcount_0\\D\,
		clk=>\Display1:BUART:clock_op\,
		q=>MODIN13_0);
\Display1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:rx_markspace_status\);
\Display1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:rx_status_2\);
\Display1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\Display1:BUART:rx_stop_bit_error\\D\,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:rx_status_3\);
\Display1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:rx_addr_match_status\);
\Display1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\Display1:BUART:rx_markspace_pre\,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:rx_markspace_pre\);
\Display1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\Display1:BUART:rx_parity_error_pre\,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:rx_parity_error_pre\);
\Display1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:rx_break_status\);
\Display1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\Display1:BUART:rx_address_detected\\D\,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:rx_address_detected\);
\Display1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\Display1:BUART:rx_last\\D\,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:rx_last\);
\Display1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\Display1:BUART:rx_parity_bit\,
		clk=>\Display1:BUART:clock_op\,
		q=>\Display1:BUART:rx_parity_bit\);
\Display2:BUART:reset_reg\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:reset_reg\);
\Display2:BUART:txn\:cy_dff
	PORT MAP(d=>\Display2:BUART:txn\\D\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:txn\);
\Display2:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\Display2:BUART:tx_state_1\\D\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:tx_state_1\);
\Display2:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\Display2:BUART:tx_state_0\\D\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:tx_state_0\);
\Display2:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\Display2:BUART:tx_state_2\\D\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:tx_state_2\);
Net_52:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Display2:BUART:clock_op\,
		q=>Net_52);
\Display2:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\Display2:BUART:tx_bitclk\\D\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:tx_bitclk\);
\Display2:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\Display2:BUART:tx_ctrl_mark_last\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:tx_ctrl_mark_last\);
\Display2:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\Display2:BUART:tx_mark\\D\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:tx_mark\);
\Display2:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\Display2:BUART:tx_parity_bit\\D\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:tx_parity_bit\);
\Display2:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\Display2:BUART:rx_state_1\\D\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:rx_state_1\);
\Display2:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\Display2:BUART:rx_state_0\\D\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:rx_state_0\);
\Display2:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\Display2:BUART:rx_load_fifo\\D\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:rx_load_fifo\);
\Display2:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\Display2:BUART:rx_state_3\\D\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:rx_state_3\);
\Display2:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\Display2:BUART:rx_state_2\\D\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:rx_state_2\);
\Display2:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\Display2:BUART:rx_bitclk_pre\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:rx_bitclk_enable\);
\Display2:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\Display2:BUART:rx_state_stop1_reg\\D\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:rx_state_stop1_reg\);
\Display2:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\Display2:BUART:pollcount_1\\D\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:pollcount_1\);
\Display2:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\Display2:BUART:pollcount_0\\D\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:pollcount_0\);
\Display2:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:rx_markspace_status\);
\Display2:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:rx_status_2\);
\Display2:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\Display2:BUART:rx_stop_bit_error\\D\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:rx_status_3\);
\Display2:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:rx_addr_match_status\);
\Display2:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\Display2:BUART:rx_markspace_pre\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:rx_markspace_pre\);
\Display2:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\Display2:BUART:rx_parity_error_pre\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:rx_parity_error_pre\);
\Display2:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:rx_break_status\);
\Display2:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\Display2:BUART:rx_address_detected\\D\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:rx_address_detected\);
\Display2:BUART:rx_last\:cy_dff
	PORT MAP(d=>\Display2:BUART:rx_last\\D\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:rx_last\);
\Display2:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\Display2:BUART:rx_parity_bit\,
		clk=>\Display2:BUART:clock_op\,
		q=>\Display2:BUART:rx_parity_bit\);

END R_T_L;
