# do actividad06_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/jorozco/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/jorozco/Documentos/semArq/actividad06 {/home/jorozco/Documentos/semArq/actividad06/memoria.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:06:34 on Mar 02,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jorozco/Documentos/semArq/actividad06" /home/jorozco/Documentos/semArq/actividad06/memoria.v 
# -- Compiling module memoria
# 
# Top level modules:
# 	memoria
# End time: 08:06:34 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jorozco/Documentos/semArq/actividad06 {/home/jorozco/Documentos/semArq/actividad06/actividad06.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:06:34 on Mar 02,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jorozco/Documentos/semArq/actividad06" /home/jorozco/Documentos/semArq/actividad06/actividad06.v 
# -- Compiling module actividad06
# 
# Top level modules:
# 	actividad06
# End time: 08:06:34 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jorozco/Documentos/semArq/actividad06 {/home/jorozco/Documentos/semArq/actividad06/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:06:34 on Mar 02,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jorozco/Documentos/semArq/actividad06" /home/jorozco/Documentos/semArq/actividad06/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 08:06:34 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/jorozco/Documentos/semArq/actividad06 {/home/jorozco/Documentos/semArq/actividad06/memoria_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:06:34 on Mar 02,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jorozco/Documentos/semArq/actividad06" /home/jorozco/Documentos/semArq/actividad06/memoria_tb.v 
# -- Compiling module memoria_tb
# 
# Top level modules:
# 	memoria_tb
# End time: 08:06:34 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs="+acc"  memoria_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs=""+acc"" memoria_tb 
# Start time: 08:06:34 on Mar 02,2020
# Loading work.memoria_tb
# Loading work.memoria
# 
# add wave *
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jorozco  Hostname: jorozco-HP-ProBook-440-G3  ProcessID: 13069
#           Attempting to use alternate WLF file "./wlftJkAg3c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftJkAg3c
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Break key hit
# Break in Module memoria_tb at /home/jorozco/Documentos/semArq/actividad06/memoria_tb.v line 20
# End time: 08:07:01 on Mar 02,2020, Elapsed time: 0:00:27
# Errors: 4, Warnings: 3
