#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Feb 20 17:30:39 2018
# Process ID: 23340
# Log file: C:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.runs/impl_1/System_wrapper.vdi
# Journal file: C:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source System_wrapper.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Vivado/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Vivado/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Vivado/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Vivado/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 158 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Vivado/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Vivado/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_microblaze_0_0/System_microblaze_0_0.xdc] for cell 'System_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_microblaze_0_0/System_microblaze_0_0.xdc] for cell 'System_i/microblaze_0/U0'
Parsing XDC File [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_dlmb_v10_0/System_dlmb_v10_0.xdc] for cell 'System_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_dlmb_v10_0/System_dlmb_v10_0.xdc] for cell 'System_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_ilmb_v10_0/System_ilmb_v10_0.xdc] for cell 'System_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_ilmb_v10_0/System_ilmb_v10_0.xdc] for cell 'System_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_mdm_1_0/System_mdm_1_0.xdc] for cell 'System_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_mdm_1_0/System_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 895.148 ; gain = 417.723
Finished Parsing XDC File [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_mdm_1_0/System_mdm_1_0.xdc] for cell 'System_i/mdm_1/U0'
Parsing XDC File [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0.xdc] for cell 'System_i/clk_wiz_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0.xdc] for cell 'System_i/clk_wiz_1/U0'
Parsing XDC File [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0_board.xdc] for cell 'System_i/clk_wiz_1/U0'
Finished Parsing XDC File [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0_board.xdc] for cell 'System_i/clk_wiz_1/U0'
Parsing XDC File [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_rst_clk_wiz_1_100M_0/System_rst_clk_wiz_1_100M_0.xdc] for cell 'System_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_rst_clk_wiz_1_100M_0/System_rst_clk_wiz_1_100M_0.xdc] for cell 'System_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_rst_clk_wiz_1_100M_0/System_rst_clk_wiz_1_100M_0_board.xdc] for cell 'System_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_rst_clk_wiz_1_100M_0/System_rst_clk_wiz_1_100M_0_board.xdc] for cell 'System_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0.xdc] for cell 'System_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0.xdc] for cell 'System_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0_board.xdc] for cell 'System_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0_board.xdc] for cell 'System_i/axi_uartlite_0/U0'
Parsing XDC File [C:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/constrs_1/imports/Labo1/Nexys4_Master(1).xdc]
Finished Parsing XDC File [C:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/constrs_1/imports/Labo1/Nexys4_Master(1).xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'System_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/62751c34/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:13 . Memory (MB): peak = 903.793 ; gain = 724.684
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 903.793 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2347125f4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 903.793 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 47 load pin(s).
INFO: [Opt 31-10] Eliminated 73 cells.
Phase 2 Constant Propagation | Checksum: 294bffcb7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 903.793 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/EX_Op1_Zero.
INFO: [Opt 31-12] Eliminated 532 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 4397 unconnected cells.
Phase 3 Sweep | Checksum: 2efb97bd2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 903.793 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2efb97bd2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 903.793 ; gain = 0.000
Implement Debug Cores | Checksum: 2146bf7fc
Logic Optimization | Checksum: 2146bf7fc

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 2efb97bd2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 974.840 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2efb97bd2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 974.840 ; gain = 71.047
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 974.840 ; gain = 71.047
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.406 . Memory (MB): peak = 974.840 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1f1fba695

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 974.840 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: f314ac91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: f314ac91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: f314ac91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 1bc3bcd3d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 974.840 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 1bc3bcd3d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: f6b9517f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 974.840 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: f6b9517f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: f6b9517f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: ffee1c99

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 974.840 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c9153d45

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 2c1f222e1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 229e7b1a3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 286628d1f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 974.840 ; gain = 0.000
Phase 2.1.6.1 Place Init Design | Checksum: 2c5ad5928

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 974.840 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 2c5ad5928

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 2c5ad5928

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 974.840 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 2c5ad5928

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 974.840 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 2c5ad5928

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 974.840 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 2c5ad5928

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: fa9ee992

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: fa9ee992

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1fdd70aff

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1e5f47f0e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 23c14d6d4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 19b7cd0d9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 974.840 ; gain = 0.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 1b511ddbf

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 1b511ddbf

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 974.840 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 1b511ddbf

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 18139ecc4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.517. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 1e130a244

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 974.840 ; gain = 0.000
Phase 5.2 Post Placement Optimization | Checksum: 1e130a244

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 1e130a244

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 1e130a244

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 974.840 ; gain = 0.000
Phase 5.4 Placer Reporting | Checksum: 1e130a244

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 974.840 ; gain = 0.000

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 1b3400915

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 974.840 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1b3400915

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 974.840 ; gain = 0.000
Ending Placer Task | Checksum: c2474948

Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 974.840 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 974.840 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 974.840 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 974.840 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13690f1ea

Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 1090.930 ; gain = 116.090

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13690f1ea

Time (s): cpu = 00:02:07 ; elapsed = 00:02:07 . Memory (MB): peak = 1090.930 ; gain = 116.090
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 14965c294

Time (s): cpu = 00:02:13 ; elapsed = 00:02:12 . Memory (MB): peak = 1114.539 ; gain = 139.699
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.6    | TNS=0      | WHS=-0.153 | THS=-28.8  |

Phase 2 Router Initialization | Checksum: 14965c294

Time (s): cpu = 00:02:15 ; elapsed = 00:02:14 . Memory (MB): peak = 1114.539 ; gain = 139.699

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 178ef24c5

Time (s): cpu = 00:02:19 ; elapsed = 00:02:17 . Memory (MB): peak = 1114.539 ; gain = 139.699

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 282
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1491460b9

Time (s): cpu = 00:02:25 ; elapsed = 00:02:21 . Memory (MB): peak = 1114.539 ; gain = 139.699
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.15   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ef83ba3c

Time (s): cpu = 00:02:26 ; elapsed = 00:02:21 . Memory (MB): peak = 1114.539 ; gain = 139.699

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: e39ec6f8

Time (s): cpu = 00:02:26 ; elapsed = 00:02:21 . Memory (MB): peak = 1114.539 ; gain = 139.699
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.15   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e39ec6f8

Time (s): cpu = 00:02:26 ; elapsed = 00:02:21 . Memory (MB): peak = 1114.539 ; gain = 139.699
Phase 4 Rip-up And Reroute | Checksum: e39ec6f8

Time (s): cpu = 00:02:26 ; elapsed = 00:02:21 . Memory (MB): peak = 1114.539 ; gain = 139.699

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: e39ec6f8

Time (s): cpu = 00:02:27 ; elapsed = 00:02:22 . Memory (MB): peak = 1114.539 ; gain = 139.699
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.23   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: e39ec6f8

Time (s): cpu = 00:02:27 ; elapsed = 00:02:22 . Memory (MB): peak = 1114.539 ; gain = 139.699

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: e39ec6f8

Time (s): cpu = 00:02:27 ; elapsed = 00:02:22 . Memory (MB): peak = 1114.539 ; gain = 139.699

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: e39ec6f8

Time (s): cpu = 00:02:28 ; elapsed = 00:02:23 . Memory (MB): peak = 1114.539 ; gain = 139.699
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.23   | TNS=0      | WHS=0.024  | THS=0      |

Phase 7 Post Hold Fix | Checksum: e39ec6f8

Time (s): cpu = 00:02:28 ; elapsed = 00:02:23 . Memory (MB): peak = 1114.539 ; gain = 139.699

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.453584 %
  Global Horizontal Routing Utilization  = 0.570759 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: e39ec6f8

Time (s): cpu = 00:02:28 ; elapsed = 00:02:23 . Memory (MB): peak = 1114.539 ; gain = 139.699

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: e39ec6f8

Time (s): cpu = 00:02:28 ; elapsed = 00:02:23 . Memory (MB): peak = 1114.539 ; gain = 139.699

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: db23585e

Time (s): cpu = 00:02:29 ; elapsed = 00:02:24 . Memory (MB): peak = 1114.539 ; gain = 139.699

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.23   | TNS=0      | WHS=0.024  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: db23585e

Time (s): cpu = 00:02:29 ; elapsed = 00:02:24 . Memory (MB): peak = 1114.539 ; gain = 139.699
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: db23585e

Time (s): cpu = 00:00:00 ; elapsed = 00:02:24 . Memory (MB): peak = 1114.539 ; gain = 139.699

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:02:24 . Memory (MB): peak = 1114.539 ; gain = 139.699
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:32 ; elapsed = 00:02:27 . Memory (MB): peak = 1114.539 ; gain = 139.699
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1114.539 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.runs/impl_1/System_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Power 33-249] Failed to set toggle rate on a clock net Ext_JTAG_UPDATE__0. Acceptable value is 200.
WARNING: [Power 33-249] Failed to set toggle rate on a clock net Ext_JTAG_UPDATE. Acceptable value is 200.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Feb 20 17:35:40 2018...
#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Feb 20 17:36:03 2018
# Process ID: 24756
# Log file: C:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.runs/impl_1/System_wrapper.vdi
# Journal file: C:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source System_wrapper.tcl -notrace
Command: open_checkpoint System_wrapper_routed.dcp
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Vivado/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Vivado/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Vivado/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Vivado/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Vivado/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Vivado/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
Parsing XDC File [C:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.runs/impl_1/.Xil/Vivado-24756-LAPTOP-9JFIOBFO/dcp/System_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_mdm_1_0/System_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 885.902 ; gain = 417.695
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [C:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.runs/impl_1/.Xil/Vivado-24756-LAPTOP-9JFIOBFO/dcp/System_wrapper_early.xdc]
Parsing XDC File [C:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.runs/impl_1/.Xil/Vivado-24756-LAPTOP-9JFIOBFO/dcp/System_wrapper.xdc]
Finished Parsing XDC File [C:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.runs/impl_1/.Xil/Vivado-24756-LAPTOP-9JFIOBFO/dcp/System_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.832 . Memory (MB): peak = 885.902 ; gain = 0.000
Restoring placement.
Restored 557 out of 557 XDEF sites from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 95 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Project 1-484] Checkpoint was created with build 932637
open_checkpoint: Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 886.586 ; gain = 715.914
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/62751c34/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./System_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:35 ; elapsed = 00:01:48 . Memory (MB): peak = 1243.598 ; gain = 357.012
INFO: [Common 17-206] Exiting Vivado at Tue Feb 20 17:39:01 2018...
