Analysis & Synthesis report for toFPGA
Thu Dec 01 14:07:43 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_state
 12. State Machine - |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|DRsize
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2dd1:auto_generated
 20. Source assignments for arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 21. Source assignments for arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 22. Source assignments for arquitetura:U0|altera_reset_controller:rst_controller
 23. Source assignments for arquitetura:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 24. Source assignments for arquitetura:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 25. Source assignments for arquitetura:U0|arquitetura_cmd_xbar_demux:cmd_xbar_demux
 26. Source assignments for arquitetura:U0|arquitetura_cmd_xbar_demux_001:cmd_xbar_demux_001
 27. Source assignments for arquitetura:U0|arquitetura_rsp_xbar_demux:rsp_xbar_demux
 28. Source assignments for arquitetura:U0|arquitetura_rsp_xbar_demux:rsp_xbar_demux_001
 29. Source assignments for arquitetura:U0|arquitetura_rsp_xbar_demux_002:rsp_xbar_demux_002
 30. Source assignments for arquitetura:U0|arquitetura_rsp_xbar_demux_002:rsp_xbar_demux_003
 31. Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0
 32. Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 33. Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo
 34. Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo
 35. Parameter Settings for User Entity Instance: arquitetura:U0|scheduler_interface:scheduler_0
 36. Parameter Settings for User Entity Instance: arquitetura:U0|scheduler_interface:scheduler_0|scheduler_adapter:Adapter_block
 37. Parameter Settings for User Entity Instance: arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block
 38. Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
 39. Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
 40. Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator
 41. Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 42. Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 43. Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_translator:scheduler_0_avalon_slave_0_translator
 44. Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent
 45. Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent
 46. Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent
 47. Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 48. Parameter Settings for User Entity Instance: arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 49. Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent
 50. Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 51. Parameter Settings for User Entity Instance: arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 52. Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
 53. Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 54. Parameter Settings for User Entity Instance: arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 55. Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_agent:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
 56. Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_agent:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 57. Parameter Settings for User Entity Instance: arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
 58. Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_addr_router:addr_router|arquitetura_addr_router_default_decode:the_default_decode
 59. Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_addr_router_001:addr_router_001|arquitetura_addr_router_001_default_decode:the_default_decode
 60. Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_id_router:id_router|arquitetura_id_router_default_decode:the_default_decode
 61. Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_id_router:id_router_001|arquitetura_id_router_default_decode:the_default_decode
 62. Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_id_router_002:id_router_002|arquitetura_id_router_002_default_decode:the_default_decode
 63. Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_id_router_002:id_router_003|arquitetura_id_router_002_default_decode:the_default_decode
 64. Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_traffic_limiter:limiter
 65. Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_traffic_limiter:limiter_001
 66. Parameter Settings for User Entity Instance: arquitetura:U0|altera_reset_controller:rst_controller
 67. Parameter Settings for User Entity Instance: arquitetura:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 68. Parameter Settings for User Entity Instance: arquitetura:U0|altera_reset_controller:rst_controller_001
 69. Parameter Settings for User Entity Instance: arquitetura:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 70. Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
 71. Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 72. Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
 73. Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 74. Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
 75. Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 76. Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
 77. Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 78. altsyncram Parameter Settings by Entity Instance
 79. scfifo Parameter Settings by Entity Instance
 80. Port Connectivity Checks: "arquitetura:U0|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 81. Port Connectivity Checks: "arquitetura:U0|arquitetura_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 82. Port Connectivity Checks: "arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 83. Port Connectivity Checks: "arquitetura:U0|altera_reset_controller:rst_controller_001"
 84. Port Connectivity Checks: "arquitetura:U0|altera_reset_controller:rst_controller"
 85. Port Connectivity Checks: "arquitetura:U0|arquitetura_id_router_002:id_router_002|arquitetura_id_router_002_default_decode:the_default_decode"
 86. Port Connectivity Checks: "arquitetura:U0|arquitetura_id_router:id_router|arquitetura_id_router_default_decode:the_default_decode"
 87. Port Connectivity Checks: "arquitetura:U0|arquitetura_addr_router_001:addr_router_001|arquitetura_addr_router_001_default_decode:the_default_decode"
 88. Port Connectivity Checks: "arquitetura:U0|arquitetura_addr_router:addr_router|arquitetura_addr_router_default_decode:the_default_decode"
 89. Port Connectivity Checks: "arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
 90. Port Connectivity Checks: "arquitetura:U0|altera_merlin_slave_agent:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent"
 91. Port Connectivity Checks: "arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
 92. Port Connectivity Checks: "arquitetura:U0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
 93. Port Connectivity Checks: "arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
 94. Port Connectivity Checks: "arquitetura:U0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
 95. Port Connectivity Checks: "arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
 96. Port Connectivity Checks: "arquitetura:U0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
 97. Port Connectivity Checks: "arquitetura:U0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
 98. Port Connectivity Checks: "arquitetura:U0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
 99. Port Connectivity Checks: "arquitetura:U0|altera_merlin_slave_translator:scheduler_0_avalon_slave_0_translator"
100. Port Connectivity Checks: "arquitetura:U0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
101. Port Connectivity Checks: "arquitetura:U0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
102. Port Connectivity Checks: "arquitetura:U0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
103. Port Connectivity Checks: "arquitetura:U0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
104. Port Connectivity Checks: "arquitetura:U0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
105. Port Connectivity Checks: "arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic"
106. Port Connectivity Checks: "arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0"
107. Port Connectivity Checks: "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0"
108. Elapsed Time Per Partition
109. Analysis & Synthesis Messages
110. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 01 14:07:42 2016           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; toFPGA                                          ;
; Top-level Entity Name              ; toFPGA                                          ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 5,753                                           ;
;     Total combinational functions  ; 4,616                                           ;
;     Dedicated logic registers      ; 2,996                                           ;
; Total registers                    ; 2996                                            ;
; Total pins                         ; 14                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 326,464                                         ;
; Embedded Multiplier 9-bit elements ; 4                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; toFPGA             ; toFPGA             ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                          ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                                  ; Library     ;
+---------------------------------------------------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; synthesis/arquitetura.v                                                   ; yes             ; User Verilog HDL File            ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v                                                   ; arquitetura ;
; synthesis/submodules/arquitetura_irq_mapper.sv                            ; yes             ; User SystemVerilog HDL File      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_irq_mapper.sv                            ; arquitetura ;
; synthesis/submodules/altera_merlin_arbitrator.sv                          ; yes             ; User SystemVerilog HDL File      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_merlin_arbitrator.sv                          ; arquitetura ;
; synthesis/submodules/arquitetura_rsp_xbar_mux_001.sv                      ; yes             ; User SystemVerilog HDL File      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_rsp_xbar_mux_001.sv                      ; arquitetura ;
; synthesis/submodules/arquitetura_rsp_xbar_mux.sv                          ; yes             ; User SystemVerilog HDL File      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_rsp_xbar_mux.sv                          ; arquitetura ;
; synthesis/submodules/arquitetura_rsp_xbar_demux_002.sv                    ; yes             ; User SystemVerilog HDL File      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_rsp_xbar_demux_002.sv                    ; arquitetura ;
; synthesis/submodules/arquitetura_rsp_xbar_demux.sv                        ; yes             ; User SystemVerilog HDL File      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_rsp_xbar_demux.sv                        ; arquitetura ;
; synthesis/submodules/arquitetura_cmd_xbar_mux.sv                          ; yes             ; User SystemVerilog HDL File      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_cmd_xbar_mux.sv                          ; arquitetura ;
; synthesis/submodules/arquitetura_cmd_xbar_demux_001.sv                    ; yes             ; User SystemVerilog HDL File      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_cmd_xbar_demux_001.sv                    ; arquitetura ;
; synthesis/submodules/arquitetura_cmd_xbar_demux.sv                        ; yes             ; User SystemVerilog HDL File      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_cmd_xbar_demux.sv                        ; arquitetura ;
; synthesis/submodules/altera_reset_controller.v                            ; yes             ; User Verilog HDL File            ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_reset_controller.v                            ; arquitetura ;
; synthesis/submodules/altera_reset_synchronizer.v                          ; yes             ; User Verilog HDL File            ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_reset_synchronizer.v                          ; arquitetura ;
; synthesis/submodules/altera_merlin_traffic_limiter.sv                     ; yes             ; User SystemVerilog HDL File      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_merlin_traffic_limiter.sv                     ; arquitetura ;
; synthesis/submodules/arquitetura_id_router_002.sv                         ; yes             ; User SystemVerilog HDL File      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_id_router_002.sv                         ; arquitetura ;
; synthesis/submodules/arquitetura_id_router.sv                             ; yes             ; User SystemVerilog HDL File      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_id_router.sv                             ; arquitetura ;
; synthesis/submodules/arquitetura_addr_router_001.sv                       ; yes             ; User SystemVerilog HDL File      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_addr_router_001.sv                       ; arquitetura ;
; synthesis/submodules/arquitetura_addr_router.sv                           ; yes             ; User SystemVerilog HDL File      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_addr_router.sv                           ; arquitetura ;
; synthesis/submodules/altera_avalon_sc_fifo.v                              ; yes             ; User Verilog HDL File            ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_avalon_sc_fifo.v                              ; arquitetura ;
; synthesis/submodules/altera_merlin_slave_agent.sv                         ; yes             ; User SystemVerilog HDL File      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_merlin_slave_agent.sv                         ; arquitetura ;
; synthesis/submodules/altera_merlin_burst_uncompressor.sv                  ; yes             ; User SystemVerilog HDL File      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv                  ; arquitetura ;
; synthesis/submodules/altera_merlin_master_agent.sv                        ; yes             ; User SystemVerilog HDL File      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_merlin_master_agent.sv                        ; arquitetura ;
; synthesis/submodules/altera_merlin_slave_translator.sv                    ; yes             ; User SystemVerilog HDL File      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_merlin_slave_translator.sv                    ; arquitetura ;
; synthesis/submodules/altera_merlin_master_translator.sv                   ; yes             ; User SystemVerilog HDL File      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_merlin_master_translator.sv                   ; arquitetura ;
; synthesis/submodules/scheduler.vhd                                        ; yes             ; User VHDL File                   ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/scheduler.vhd                                        ; arquitetura ;
; synthesis/submodules/scheduler_adapter.vhd                                ; yes             ; User VHDL File                   ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/scheduler_adapter.vhd                                ; arquitetura ;
; synthesis/submodules/scheduler_interface.vhd                              ; yes             ; User VHDL File                   ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/scheduler_interface.vhd                              ; arquitetura ;
; synthesis/submodules/arquitetura_jtag_uart_0.v                            ; yes             ; User Verilog HDL File            ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v                            ; arquitetura ;
; synthesis/submodules/arquitetura_onchip_memory2_0.v                       ; yes             ; User Verilog HDL File            ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_onchip_memory2_0.v                       ; arquitetura ;
; synthesis/submodules/arquitetura_nios2_qsys_0.v                           ; yes             ; Encrypted User Verilog HDL File  ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v                           ; arquitetura ;
; synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_sysclk.v  ; yes             ; User Verilog HDL File            ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_sysclk.v  ; arquitetura ;
; synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_tck.v     ; yes             ; User Verilog HDL File            ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_tck.v     ; arquitetura ;
; synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v ; yes             ; User Verilog HDL File            ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v ; arquitetura ;
; synthesis/submodules/arquitetura_nios2_qsys_0_mult_cell.v                 ; yes             ; User Verilog HDL File            ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_mult_cell.v                 ; arquitetura ;
; synthesis/submodules/arquitetura_nios2_qsys_0_oci_test_bench.v            ; yes             ; User Verilog HDL File            ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_oci_test_bench.v            ; arquitetura ;
; synthesis/submodules/arquitetura_nios2_qsys_0_test_bench.v                ; yes             ; User Verilog HDL File            ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_test_bench.v                ; arquitetura ;
; toFPGA.v                                                                  ; yes             ; User Verilog HDL File            ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/toFPGA.v                                                                  ;             ;
; altsyncram.tdf                                                            ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                              ;             ;
; stratix_ram_block.inc                                                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                       ;             ;
; lpm_mux.inc                                                               ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                 ;             ;
; lpm_decode.inc                                                            ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                              ;             ;
; aglobal130.inc                                                            ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                              ;             ;
; a_rdenreg.inc                                                             ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                               ;             ;
; altrom.inc                                                                ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                  ;             ;
; altram.inc                                                                ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                  ;             ;
; altdpram.inc                                                              ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                ;             ;
; db/altsyncram_qed1.tdf                                                    ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_qed1.tdf                                                    ;             ;
; db/altsyncram_15i1.tdf                                                    ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_15i1.tdf                                                    ;             ;
; db/altsyncram_goh1.tdf                                                    ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_goh1.tdf                                                    ;             ;
; db/altsyncram_g6h1.tdf                                                    ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_g6h1.tdf                                                    ;             ;
; db/altsyncram_h6h1.tdf                                                    ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_h6h1.tdf                                                    ;             ;
; db/altsyncram_4dh1.tdf                                                    ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_4dh1.tdf                                                    ;             ;
; db/altsyncram_29f1.tdf                                                    ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_29f1.tdf                                                    ;             ;
; db/altsyncram_9vc1.tdf                                                    ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_9vc1.tdf                                                    ;             ;
; altera_mult_add.tdf                                                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                         ;             ;
; db/altera_mult_add_mpt2.v                                                 ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altera_mult_add_mpt2.v                                                 ;             ;
; altera_mult_add_rtl.v                                                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                       ;             ;
; db/altera_mult_add_opt2.v                                                 ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altera_mult_add_opt2.v                                                 ;             ;
; altera_std_synchronizer.v                                                 ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                   ;             ;
; db/altsyncram_bn81.tdf                                                    ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_bn81.tdf                                                    ;             ;
; sld_virtual_jtag_basic.v                                                  ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                    ;             ;
; db/altsyncram_2dd1.tdf                                                    ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_2dd1.tdf                                                    ;             ;
; db/decode_1oa.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/decode_1oa.tdf                                                         ;             ;
; db/mux_ujb.tdf                                                            ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/mux_ujb.tdf                                                            ;             ;
; scfifo.tdf                                                                ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf                                                                  ;             ;
; a_regfifo.inc                                                             ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc                                                               ;             ;
; a_dpfifo.inc                                                              ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                ;             ;
; a_i2fifo.inc                                                              ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                ;             ;
; a_fffifo.inc                                                              ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc                                                                ;             ;
; a_f2fifo.inc                                                              ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                ;             ;
; db/scfifo_1n21.tdf                                                        ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/scfifo_1n21.tdf                                                        ;             ;
; db/a_dpfifo_8t21.tdf                                                      ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/a_dpfifo_8t21.tdf                                                      ;             ;
; db/a_fefifo_7cf.tdf                                                       ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/a_fefifo_7cf.tdf                                                       ;             ;
; db/cntr_rj7.tdf                                                           ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/cntr_rj7.tdf                                                           ;             ;
; db/dpram_5h21.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/dpram_5h21.tdf                                                         ;             ;
; db/altsyncram_9tl1.tdf                                                    ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_9tl1.tdf                                                    ;             ;
; db/cntr_fjb.tdf                                                           ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/cntr_fjb.tdf                                                           ;             ;
; alt_jtag_atlantic.v                                                       ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                         ;             ;
; pzdyqx.vhd                                                                ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                  ;             ;
; sld_hub.vhd                                                               ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                                                                 ;             ;
; sld_jtag_hub.vhd                                                          ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                            ;             ;
; sld_rom_sr.vhd                                                            ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                              ;             ;
; lpm_add_sub.tdf                                                           ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                             ;             ;
; addcore.inc                                                               ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                                                                 ;             ;
; look_add.inc                                                              ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                                                                ;             ;
; bypassff.inc                                                              ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                                                ;             ;
; altshift.inc                                                              ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                                                ;             ;
; alt_stratix_add_sub.inc                                                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                     ;             ;
; db/add_sub_8ri.tdf                                                        ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/add_sub_8ri.tdf                                                        ;             ;
; lpm_mult.tdf                                                              ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                ;             ;
; lpm_add_sub.inc                                                           ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                             ;             ;
; multcore.inc                                                              ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                                                                ;             ;
; db/mult_1l01.tdf                                                          ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/mult_1l01.tdf                                                          ;             ;
; db/mult_1s01.tdf                                                          ; yes             ; Auto-Generated Megafunction      ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/mult_1s01.tdf                                                          ;             ;
+---------------------------------------------------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 5,753    ;
;                                             ;          ;
; Total combinational functions               ; 4616     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 2619     ;
;     -- 3 input functions                    ; 1376     ;
;     -- <=2 input functions                  ; 621      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 4370     ;
;     -- arithmetic mode                      ; 246      ;
;                                             ;          ;
; Total registers                             ; 2996     ;
;     -- Dedicated logic registers            ; 2996     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 14       ;
; Total memory bits                           ; 326464   ;
; Embedded Multiplier 9-bit elements          ; 4        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 3034     ;
; Total fan-out                               ; 31370    ;
; Average fan-out                             ; 3.95     ;
+---------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |toFPGA                                                                                                                  ; 4616 (1)          ; 2996 (0)     ; 326464      ; 4            ; 0       ; 2         ; 14   ; 0            ; |toFPGA                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |arquitetura:U0|                                                                                                      ; 4306 (0)          ; 2815 (0)     ; 326464      ; 4            ; 0       ; 2         ; 0    ; 0            ; |toFPGA|arquitetura:U0                                                                                                                                                                                                                                                                                                                                                                                        ; arquitetura  ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; arquitetura  ;
;       |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|          ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                ; arquitetura  ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; arquitetura  ;
;       |altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|              ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; arquitetura  ;
;       |altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|                   ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                                         ; arquitetura  ;
;       |altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                                  ; arquitetura  ;
;       |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                     ; arquitetura  ;
;       |altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                ; arquitetura  ;
;       |altera_merlin_slave_agent:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|altera_merlin_slave_agent:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                         ; arquitetura  ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                          ; 10 (10)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                ; arquitetura  ;
;       |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                         ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                                                                                                               ; arquitetura  ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                    ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                          ; arquitetura  ;
;       |altera_merlin_slave_translator:scheduler_0_avalon_slave_0_translator|                                             ; 8 (8)             ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|altera_merlin_slave_translator:scheduler_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                                                   ; arquitetura  ;
;       |altera_merlin_traffic_limiter:limiter_001|                                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                                                                                                                              ; arquitetura  ;
;       |altera_merlin_traffic_limiter:limiter|                                                                            ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                                                                                                  ; arquitetura  ;
;       |altera_reset_controller:rst_controller_001|                                                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                             ; arquitetura  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                  ; arquitetura  ;
;       |altera_reset_controller:rst_controller|                                                                           ; 2 (2)             ; 9 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                 ; arquitetura  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                      ; arquitetura  ;
;       |arquitetura_addr_router:addr_router|                                                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_addr_router:addr_router                                                                                                                                                                                                                                                                                                                                                    ; arquitetura  ;
;       |arquitetura_addr_router_001:addr_router_001|                                                                      ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                                                                            ; arquitetura  ;
;       |arquitetura_cmd_xbar_demux:cmd_xbar_demux|                                                                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                                                                              ; arquitetura  ;
;       |arquitetura_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                                ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                                                                                      ; arquitetura  ;
;       |arquitetura_cmd_xbar_mux:cmd_xbar_mux_001|                                                                        ; 58 (54)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                                                                              ; arquitetura  ;
;          |altera_merlin_arbitrator:arb|                                                                                  ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                 ; arquitetura  ;
;       |arquitetura_cmd_xbar_mux:cmd_xbar_mux|                                                                            ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                                                                                  ; arquitetura  ;
;          |altera_merlin_arbitrator:arb|                                                                                  ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                     ; arquitetura  ;
;       |arquitetura_jtag_uart_0:jtag_uart_0|                                                                              ; 141 (37)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                    ; arquitetura  ;
;          |alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|                                                   ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                        ; work         ;
;          |arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                              ; arquitetura  ;
;             |scfifo:rfifo|                                                                                               ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                 ; work         ;
;                |scfifo_1n21:auto_generated|                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                                                                                                                                      ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                           ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                         ; work         ;
;                         |cntr_rj7:count_usedw|                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                                                                    ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                                                                           ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                                                                                 ; work         ;
;                      |dpram_5h21:FIFOram|                                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                                                                              ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                                                                                  ; work         ;
;          |arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                              ; arquitetura  ;
;             |scfifo:wfifo|                                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                 ; work         ;
;                |scfifo_1n21:auto_generated|                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                                                                                                                                      ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                           ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                         ; work         ;
;                         |cntr_rj7:count_usedw|                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                                                                    ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                                                                           ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                                                                                 ; work         ;
;                      |dpram_5h21:FIFOram|                                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                                                                              ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                                                                                  ; work         ;
;       |arquitetura_nios2_qsys_0:nios2_qsys_0|                                                                            ; 2117 (1750)       ; 1698 (1380)  ; 63296       ; 4            ; 0       ; 2         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                                  ; arquitetura  ;
;          |arquitetura_nios2_qsys_0_bht_module:arquitetura_nios2_qsys_0_bht|                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_bht_module:arquitetura_nios2_qsys_0_bht                                                                                                                                                                                                                                                                                 ; arquitetura  ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_bht_module:arquitetura_nios2_qsys_0_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_goh1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_bht_module:arquitetura_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_goh1:auto_generated                                                                                                                                                                                                                        ; work         ;
;          |arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|                                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data                                                                                                                                                                                                                                                                         ; arquitetura  ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; work         ;
;                |altsyncram_29f1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated                                                                                                                                                                                                                ; work         ;
;          |arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag|                                        ; 0 (0)             ; 0 (0)        ; 832         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag                                                                                                                                                                                                                                                                           ; arquitetura  ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 832         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_4dh1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 832         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4dh1:auto_generated                                                                                                                                                                                                                  ; work         ;
;          |arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|                                  ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim                                                                                                                                                                                                                                                                     ; arquitetura  ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; work         ;
;                |altsyncram_9vc1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated                                                                                                                                                                                                            ; work         ;
;          |arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|                                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data                                                                                                                                                                                                                                                                         ; arquitetura  ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; work         ;
;                |altsyncram_qed1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated                                                                                                                                                                                                                ; work         ;
;          |arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|                                        ; 0 (0)             ; 0 (0)        ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag                                                                                                                                                                                                                                                                           ; arquitetura  ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_15i1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_15i1:auto_generated                                                                                                                                                                                                                  ; work         ;
;          |arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|                                     ; 0 (0)             ; 48 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell                                                                                                                                                                                                                                                                        ; arquitetura  ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                     ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                                                 ; work         ;
;                |altera_mult_add_mpt2:auto_generated|                                                                     ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated                                                                                                                                                                                             ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                             ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                    ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                          ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                           ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                         ; work         ;
;                         |lpm_mult:Mult0|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                            ; work         ;
;                            |mult_1l01:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_1l01:auto_generated                                                                   ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                     ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                                                 ; work         ;
;                |altera_mult_add_opt2:auto_generated|                                                                     ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated                                                                                                                                                                                             ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                             ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                    ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                          ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                           ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                         ; work         ;
;                         |lpm_mult:Mult0|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                            ; work         ;
;                            |mult_1s01:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_1s01:auto_generated                                                                   ; work         ;
;          |arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|                                     ; 291 (35)          ; 270 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                                                        ; arquitetura  ;
;             |arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|  ; 93 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                                              ; arquitetura  ;
;                |arquitetura_nios2_qsys_0_jtag_debug_module_sysclk:the_arquitetura_nios2_qsys_0_jtag_debug_module_sysclk| ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_sysclk:the_arquitetura_nios2_qsys_0_jtag_debug_module_sysclk                                                      ; arquitetura  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_sysclk:the_arquitetura_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_sysclk:the_arquitetura_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|       ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck                                                            ; arquitetura  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:arquitetura_nios2_qsys_0_jtag_debug_module_phy|                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:arquitetura_nios2_qsys_0_jtag_debug_module_phy                                                                                        ; work         ;
;             |arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|                    ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                                ; arquitetura  ;
;             |arquitetura_nios2_qsys_0_nios2_oci_break:the_arquitetura_nios2_qsys_0_nios2_oci_break|                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_break:the_arquitetura_nios2_qsys_0_nios2_oci_break                                                                                                                                                                                  ; arquitetura  ;
;             |arquitetura_nios2_qsys_0_nios2_oci_debug:the_arquitetura_nios2_qsys_0_nios2_oci_debug|                      ; 9 (9)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_debug:the_arquitetura_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                                  ; arquitetura  ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_debug:the_arquitetura_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                              ; work         ;
;             |arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|                            ; 113 (113)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem                                                                                                                                                                                        ; arquitetura  ;
;                |arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram                                                                                                   ; arquitetura  ;
;                   |altsyncram:the_altsyncram|                                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_bn81:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated                                          ; work         ;
;          |arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                                                         ; arquitetura  ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; work         ;
;                |altsyncram_g6h1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated                                                                                                                                                                                                ; work         ;
;          |arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                                                         ; arquitetura  ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; work         ;
;                |altsyncram_h6h1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated                                                                                                                                                                                                ; work         ;
;          |arquitetura_nios2_qsys_0_test_bench:the_arquitetura_nios2_qsys_0_test_bench|                                   ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_test_bench:the_arquitetura_nios2_qsys_0_test_bench                                                                                                                                                                                                                                                                      ; arquitetura  ;
;          |lpm_add_sub:Add18|                                                                                             ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|lpm_add_sub:Add18                                                                                                                                                                                                                                                                                                                                ; work         ;
;             |add_sub_8ri:auto_generated|                                                                                 ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|lpm_add_sub:Add18|add_sub_8ri:auto_generated                                                                                                                                                                                                                                                                                                     ; work         ;
;       |arquitetura_onchip_memory2_0:onchip_memory2_0|                                                                    ; 4 (0)             ; 1 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                          ; arquitetura  ;
;          |altsyncram:the_altsyncram|                                                                                     ; 4 (0)             ; 1 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                ; work         ;
;             |altsyncram_2dd1:auto_generated|                                                                             ; 4 (0)             ; 1 (1)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2dd1:auto_generated                                                                                                                                                                                                                                                                                 ; work         ;
;                |decode_1oa:decode3|                                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2dd1:auto_generated|decode_1oa:decode3                                                                                                                                                                                                                                                              ; work         ;
;                |decode_1oa:deep_decode|                                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2dd1:auto_generated|decode_1oa:deep_decode                                                                                                                                                                                                                                                          ; work         ;
;       |arquitetura_rsp_xbar_demux:rsp_xbar_demux_001|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                                                                          ; arquitetura  ;
;       |arquitetura_rsp_xbar_demux:rsp_xbar_demux|                                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                                                                              ; arquitetura  ;
;       |arquitetura_rsp_xbar_mux:rsp_xbar_mux|                                                                            ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                                                                                  ; arquitetura  ;
;       |arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                    ; 87 (87)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                                                                          ; arquitetura  ;
;       |scheduler_interface:scheduler_0|                                                                                  ; 1664 (0)          ; 847 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0                                                                                                                                                                                                                                                                                                                                                        ; arquitetura  ;
;          |Scheduler:Scheduler_block|                                                                                     ; 1554 (1554)       ; 678 (678)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block                                                                                                                                                                                                                                                                                                                              ; arquitetura  ;
;          |scheduler_adapter:Adapter_block|                                                                               ; 110 (110)         ; 169 (169)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|scheduler_adapter:Adapter_block                                                                                                                                                                                                                                                                                                                        ; arquitetura  ;
;    |pzdyqx:nabboc|                                                                                                       ; 124 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                     ; 124 (12)          ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|                                                   ; 53 (22)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                ; work         ;
;             |LQYT7093:MBPH5020|                                                                                          ; 31 (31)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                              ; work         ;
;          |KIFI3548:TPOO7242|                                                                                             ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                             ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |PUDL0439:ESUL0435|                                                                                             ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                    ; 185 (1)           ; 109 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                     ; 184 (143)         ; 109 (80)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                       ; 24 (24)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                     ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toFPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                               ; work         ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                 ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                 ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_bht_module:arquitetura_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_goh1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; arquitetura_nios2_qsys_0_bht_ram.mif                 ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                                                 ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4dh1:auto_generated|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 13           ; 64           ; 13           ; 832    ; arquitetura_nios2_qsys_0_dc_tag_ram.mif              ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                                                 ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                 ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_15i1:auto_generated|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 18           ; 128          ; 18           ; 2304   ; arquitetura_nios2_qsys_0_ic_tag_ram.mif              ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; arquitetura_nios2_qsys_0_ociram_default_contents.mif ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; arquitetura_nios2_qsys_0_rf_ram_a.mif                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; arquitetura_nios2_qsys_0_rf_ram_b.mif                ;
; arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2dd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                        ; AUTO ; Single Port      ; 8192         ; 32           ; --           ; --           ; 262144 ; arquitetura_onchip_memory2_0.hex                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------+-------------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version     ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                ; IP Include File                                                                                     ;
+--------+---------------------------------+-------------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Altera ; Qsys                            ; 13.0sp1     ; N/A          ; N/A           ; |toFPGA|arquitetura:U0                                                                                                                                                                                                                                                                                         ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_addr_router:addr_router                                                                                                                                                                                                                                                     ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_addr_router:addr_router|arquitetura_addr_router_default_decode:the_default_decode                                                                                                                                                                                           ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_addr_router_001:addr_router_001                                                                                                                                                                                                                                             ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_addr_router_001:addr_router_001|arquitetura_addr_router_001_default_decode:the_default_decode                                                                                                                                                                               ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                               ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                       ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_multiplexer       ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                   ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                      ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_multiplexer       ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                               ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_id_router:id_router                                                                                                                                                                                                                                                         ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_id_router:id_router|arquitetura_id_router_default_decode:the_default_decode                                                                                                                                                                                                 ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_id_router:id_router_001                                                                                                                                                                                                                                                     ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_id_router:id_router_001|arquitetura_id_router_default_decode:the_default_decode                                                                                                                                                                                             ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_id_router_002:id_router_002                                                                                                                                                                                                                                                 ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_id_router_002:id_router_002|arquitetura_id_router_002_default_decode:the_default_decode                                                                                                                                                                                     ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_id_router_002:id_router_003                                                                                                                                                                                                                                                 ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_id_router_002:id_router_003|arquitetura_id_router_002_default_decode:the_default_decode                                                                                                                                                                                     ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_irq_mapper               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_irq_mapper:irq_mapper                                                                                                                                                                                                                                                       ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_avalon_jtag_uart         ; 13.0.1.99.2 ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                     ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r                                                                                                                                                                               ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w                                                                                                                                                                               ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                 ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                       ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                         ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                  ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_traffic_limiter   ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                   ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_traffic_limiter   ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                               ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A         ; Apr 2009     ; OpenCore Plus ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                   ; D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell                                                                                                                                                                         ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper                                                               ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo|arquitetura_nios2_qsys_0_oci_test_bench:the_arquitetura_nios2_qsys_0_oci_test_bench ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_test_bench:the_arquitetura_nios2_qsys_0_test_bench                                                                                                                                                                       ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_master_translator ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                     ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_master_agent      ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                          ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_master_translator ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                              ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_master_agent      ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                   ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                      ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                        ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                 ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1.99.2 ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                           ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                           ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                 ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                   ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                            ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                               ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                           ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_rsp_xbar_demux_002:rsp_xbar_demux_002                                                                                                                                                                                                                                       ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_rsp_xbar_demux_002:rsp_xbar_demux_003                                                                                                                                                                                                                                       ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_multiplexer       ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                   ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                      ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_multiplexer       ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                           ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                              ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_reset_controller         ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                  ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                       ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_reset_controller         ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                              ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                   ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0                                                                                                                                                                                                                                                         ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_merlin_slave_translator:scheduler_0_avalon_slave_0_translator                                                                                                                                                                                                                    ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_merlin_slave_agent:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                          ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_merlin_slave_agent:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                            ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A           ; |toFPGA|arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                     ; synthesis/../../scheduler_project/qsys_component/arquitetura.qsys                                   ;
+--------+---------------------------------+-------------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_state                                                                                                                                                ;
+-------------------------+---------------+---------------+------------------+--------------------+-------------------------+--------------------+-----------------+----------------+----------------+-------------------+-----------------+--------------+
; Name                    ; s_state.reset ; s_state.getid ; s_state.pregetid ; s_state.reset_time ; s_state.acknowledge_int ; s_state.exit_error ; s_state.exit_ok ; s_state.remove ; s_state.insert ; s_state.preinsert ; s_state.destroy ; s_state.idle ;
+-------------------------+---------------+---------------+------------------+--------------------+-------------------------+--------------------+-----------------+----------------+----------------+-------------------+-----------------+--------------+
; s_state.idle            ; 0             ; 0             ; 0                ; 0                  ; 0                       ; 0                  ; 0               ; 0              ; 0              ; 0                 ; 0               ; 0            ;
; s_state.destroy         ; 0             ; 0             ; 0                ; 0                  ; 0                       ; 0                  ; 0               ; 0              ; 0              ; 0                 ; 1               ; 1            ;
; s_state.preinsert       ; 0             ; 0             ; 0                ; 0                  ; 0                       ; 0                  ; 0               ; 0              ; 0              ; 1                 ; 0               ; 1            ;
; s_state.insert          ; 0             ; 0             ; 0                ; 0                  ; 0                       ; 0                  ; 0               ; 0              ; 1              ; 0                 ; 0               ; 1            ;
; s_state.remove          ; 0             ; 0             ; 0                ; 0                  ; 0                       ; 0                  ; 0               ; 1              ; 0              ; 0                 ; 0               ; 1            ;
; s_state.exit_ok         ; 0             ; 0             ; 0                ; 0                  ; 0                       ; 0                  ; 1               ; 0              ; 0              ; 0                 ; 0               ; 1            ;
; s_state.exit_error      ; 0             ; 0             ; 0                ; 0                  ; 0                       ; 1                  ; 0               ; 0              ; 0              ; 0                 ; 0               ; 1            ;
; s_state.acknowledge_int ; 0             ; 0             ; 0                ; 0                  ; 1                       ; 0                  ; 0               ; 0              ; 0              ; 0                 ; 0               ; 1            ;
; s_state.reset_time      ; 0             ; 0             ; 0                ; 1                  ; 0                       ; 0                  ; 0               ; 0              ; 0              ; 0                 ; 0               ; 1            ;
; s_state.pregetid        ; 0             ; 0             ; 1                ; 0                  ; 0                       ; 0                  ; 0               ; 0              ; 0              ; 0                 ; 0               ; 1            ;
; s_state.getid           ; 0             ; 1             ; 0                ; 0                  ; 0                       ; 0                  ; 0               ; 0              ; 0              ; 0                 ; 0               ; 1            ;
; s_state.reset           ; 1             ; 0             ; 0                ; 0                  ; 0                       ; 0                  ; 0               ; 0              ; 0              ; 0                 ; 0               ; 1            ;
+-------------------------+---------------+---------------+------------------+--------------------+-------------------------+--------------------+-----------------+----------------+----------------+-------------------+-----------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                           ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                           ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                           ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                           ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                           ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_sysclk:the_arquitetura_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_sysclk:the_arquitetura_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; arquitetura:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_sysclk:the_arquitetura_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_sysclk:the_arquitetura_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_debug:the_arquitetura_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; arquitetura:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_debug:the_arquitetura_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                               ; yes                                                              ; yes                                        ;
; arquitetura:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; arquitetura:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; arquitetura:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; arquitetura:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; arquitetura:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_merlin_slave_translator:scheduler_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[2..31]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[2..31]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_im:the_arquitetura_nios2_qsys_0_nios2_oci_im|trc_im_addr[0..6]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_im:the_arquitetura_nios2_qsys_0_nios2_oci_im|trc_wrap                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_dbrk:the_arquitetura_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_dbrk:the_arquitetura_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_dbrk:the_arquitetura_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto0                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_xbrk:the_arquitetura_nios2_qsys_0_nios2_oci_xbrk|xbrk_break                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_xbrk:the_arquitetura_nios2_qsys_0_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_xbrk:the_arquitetura_nios2_qsys_0_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_xbrk:the_arquitetura_nios2_qsys_0_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_xbrk:the_arquitetura_nios2_qsys_0_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                   ; Merged with arquitetura:U0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                                                                    ;
; arquitetura:U0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                                                                    ; Merged with arquitetura:U0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                               ;
; arquitetura:U0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                               ; Merged with arquitetura:U0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                     ;
; arquitetura:U0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                     ; Merged with arquitetura:U0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                 ;
; arquitetura:U0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                 ; Merged with arquitetura:U0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                        ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                                ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                                 ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                                 ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                                 ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                                 ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                                 ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                                 ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                                 ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                                 ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                                 ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                                 ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                                 ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                                 ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                                 ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                                 ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                                 ;
; arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                         ; Merged with arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                         ;
; arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                         ; Merged with arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                         ;
; arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                         ; Merged with arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                         ;
; arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                      ; Merged with arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                      ;
; arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                      ; Merged with arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                      ;
; arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                      ; Merged with arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                      ;
; arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                ; Merged with arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                ;
; arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                ; Merged with arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                ;
; arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                ; Merged with arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                ;
; arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ; Merged with arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                ;
; arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                     ; Merged with arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                     ;
; arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                     ; Merged with arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                     ;
; arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                     ; Merged with arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                     ;
; arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                     ; Merged with arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                     ;
; arquitetura:U0|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                                                                                                                                                                                                                  ; Merged with arquitetura:U0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                                                                                                                                                                  ;
; arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                         ; Merged with arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                         ;
; arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ; Merged with arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                         ;
; arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ; Merged with arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                         ;
; arquitetura:U0|altera_merlin_slave_agent:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                          ; Merged with arquitetura:U0|altera_merlin_slave_agent:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ;
; arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                      ; Merged with arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                      ;
; arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ; Merged with arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                      ;
; arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                      ; Merged with arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                      ;
; arquitetura:U0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                       ; Merged with arquitetura:U0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ;
; arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                ; Merged with arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                ;
; arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ; Merged with arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                ;
; arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ; Merged with arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                ;
; arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                ; Merged with arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                ;
; arquitetura:U0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                 ; Merged with arquitetura:U0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                     ; Merged with arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                     ;
; arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                     ; Merged with arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                     ;
; arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                     ; Merged with arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                     ;
; arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                     ; Merged with arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                     ;
; arquitetura:U0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                      ; Merged with arquitetura:U0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                      ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                                ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|D_ctrl_a_not_src                                                                                                                                                                                                                                                                                 ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|D_ctrl_b_not_src                                                                                                                                                                                                                                                                                 ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                  ;
; arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_break:the_arquitetura_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_merlin_slave_agent:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_merlin_slave_agent:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_dbrk:the_arquitetura_nios2_qsys_0_nios2_oci_dbrk|dbrk_break                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_break:the_arquitetura_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                     ; Merged with arquitetura:U0|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                                                                                                  ;
; arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|DRsize.011 ; Merged with arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_state.reset                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 215                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                   ; Stuck at GND              ; arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; arquitetura:U0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                      ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_dbrk:the_arquitetura_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                 ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_dbrk:the_arquitetura_nios2_qsys_0_nios2_oci_dbrk|dbrk_break,                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_break:the_arquitetura_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                      ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_xbrk:the_arquitetura_nios2_qsys_0_nios2_oci_xbrk|xbrk_break                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_xbrk:the_arquitetura_nios2_qsys_0_nios2_oci_xbrk|M_xbrk_goto0,                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_xbrk:the_arquitetura_nios2_qsys_0_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                       ;
; arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; arquitetura:U0|altera_merlin_slave_agent:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ;
; arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                    ; Stuck at GND              ; arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; arquitetura:U0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ;
; arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                              ; Stuck at GND              ; arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; arquitetura:U0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[25]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[25]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[24]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[24]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[23]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[23]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[22]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[22]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[21]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[21]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[20]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[20]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[19]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[19]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[18]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[18]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[17]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[17]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[16]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[15]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[15]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[14]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[14]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[13]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[13]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[12]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[12]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[11]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[11]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[26]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[26]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[9]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[9]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[8]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[8]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[7]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[7]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[6]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[6]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[5]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[5]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[4]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[4]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[3]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[3]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[2]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[2]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                    ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_dbrk:the_arquitetura_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_break:the_arquitetura_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[31]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[31]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[30]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[30]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[29]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[29]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[28]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[28]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[27]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[27]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[10]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                    ; Stuck at GND              ; arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                       ; Stuck at GND              ; arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                   ; Stuck at GND              ; arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                              ; Stuck at GND              ; arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2996  ;
; Number of registers using Synchronous Clear  ; 184   ;
; Number of registers using Synchronous Load   ; 322   ;
; Number of registers using Asynchronous Clear ; 1835  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1983  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                               ; 11      ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                   ; 39      ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                              ; 2       ;
; arquitetura:U0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                      ; 178     ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                   ; 3       ;
; arquitetura:U0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                             ; 2       ;
; arquitetura:U0|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                  ; 4       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_pipe_flush                                                                                                                                                                     ; 47      ;
; arquitetura:U0|altera_merlin_slave_translator:scheduler_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                        ; 3       ;
; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                     ; 6       ;
; arquitetura:U0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                        ; 13      ;
; arquitetura:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                          ; 1       ;
; arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                 ; 2       ;
; arquitetura:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                          ; 329     ;
; arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                             ; 2       ;
; arquitetura:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                          ; 1       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|A_wr_dst_reg_from_M                                                                                                                                                              ; 66      ;
; arquitetura:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                           ; 1       ;
; arquitetura:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                          ; 1       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_pipe_flush_waddr[19]                                                                                                                                                           ; 1       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|ic_tag_clr_valid_bits                                                                                                                                                            ; 1       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; arquitetura:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                           ; 1       ;
; arquitetura:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                              ; 1       ;
; arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|clr_break_line                                                                                                                                                                   ; 4       ;
; arquitetura:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                               ; 1       ;
; arquitetura:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                          ; 3       ;
; Total number of inverted registers = 31                                                                                                                                                                                               ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|altera_merlin_slave_translator:scheduler_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|d_byteenable[0]~reg0                                                                                                                                                                                                                                                                         ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[10]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|readdata[3]                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|A_slow_inst_result[6]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|D_iw[31]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|A_inst_result[2]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|A_inst_result[0]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_mem_byte_en[0]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                        ;
; 8:1                ; 26 bits   ; 130 LEs       ; 26 LEs               ; 104 LEs                ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|scheduler_adapter:Adapter_block|readdata[19]                                                                                                                                                                                                                                                       ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|scheduler_adapter:Adapter_block|readdata[3]                                                                                                                                                                                                                                                        ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|MonDReg[13]                                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|MonDReg[12]                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|d_writedata[21]~reg0                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_src2[29]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|readdata[0]                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_counter[7]                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_st_data[26]                                                                                                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|sr[5]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck|sr[20] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_found_tid[1]                                                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_stid_found[2]                                                                                                                                                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[0]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|MonAReg[10]                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_src1[13]                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_break:the_arquitetura_nios2_qsys_0_nios2_oci_break|break_readreg[2]                                                                                                             ;
; 6:1                ; 19 bits   ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_pipe_flush_waddr[16]                                                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|M_mem_byte_en[3]                                                                                                                                                                                                                                                                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                                                                                                                                                                                                                                                     ;
; 18:1               ; 28 bits   ; 336 LEs       ; 28 LEs               ; 308 LEs                ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_quantum_ticks[4]                                                                                                                                                                                                                                                       ;
; 12:1               ; 4 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_quantum_ticks[2]                                                                                                                                                                                                                                                       ;
; 12:1               ; 4 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_running_tid[3]                                                                                                                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_command_tid[3]                                                                                                                                                                                                                                                         ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_free_tid[1]                                                                                                                                                                                                                                                            ;
; 22:1               ; 4 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_size[2]                                                                                                                                                                                                                                                                ;
; 22:1               ; 32 bits   ; 448 LEs       ; 32 LEs               ; 416 LEs                ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_obj_table[7][25]                                                                                                                                                                                                                                                       ;
; 22:1               ; 32 bits   ; 448 LEs       ; 32 LEs               ; 416 LEs                ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_obj_table[3][27]                                                                                                                                                                                                                                                       ;
; 22:1               ; 32 bits   ; 448 LEs       ; 32 LEs               ; 416 LEs                ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_obj_table[4][15]                                                                                                                                                                                                                                                       ;
; 22:1               ; 32 bits   ; 448 LEs       ; 32 LEs               ; 416 LEs                ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_obj_table[0][19]                                                                                                                                                                                                                                                       ;
; 22:1               ; 32 bits   ; 448 LEs       ; 32 LEs               ; 416 LEs                ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_obj_table[5][30]                                                                                                                                                                                                                                                       ;
; 22:1               ; 32 bits   ; 448 LEs       ; 32 LEs               ; 416 LEs                ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_obj_table[1][9]                                                                                                                                                                                                                                                        ;
; 22:1               ; 32 bits   ; 448 LEs       ; 32 LEs               ; 416 LEs                ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_obj_table[6][30]                                                                                                                                                                                                                                                       ;
; 22:1               ; 32 bits   ; 448 LEs       ; 32 LEs               ; 416 LEs                ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_obj_table[2][3]                                                                                                                                                                                                                                                        ;
; 23:1               ; 16 bits   ; 240 LEs       ; 16 LEs               ; 224 LEs                ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_order_table[7][1]                                                                                                                                                                                                                                                      ;
; 23:1               ; 16 bits   ; 240 LEs       ; 16 LEs               ; 224 LEs                ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_order_table[3][9]                                                                                                                                                                                                                                                      ;
; 23:1               ; 16 bits   ; 240 LEs       ; 16 LEs               ; 224 LEs                ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_order_table[4][3]                                                                                                                                                                                                                                                      ;
; 23:1               ; 16 bits   ; 240 LEs       ; 16 LEs               ; 224 LEs                ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_order_table[0][5]                                                                                                                                                                                                                                                      ;
; 23:1               ; 16 bits   ; 240 LEs       ; 16 LEs               ; 224 LEs                ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_order_table[5][11]                                                                                                                                                                                                                                                     ;
; 23:1               ; 16 bits   ; 240 LEs       ; 16 LEs               ; 224 LEs                ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_order_table[1][3]                                                                                                                                                                                                                                                      ;
; 23:1               ; 16 bits   ; 240 LEs       ; 16 LEs               ; 224 LEs                ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_order_table[6][4]                                                                                                                                                                                                                                                      ;
; 23:1               ; 16 bits   ; 240 LEs       ; 16 LEs               ; 224 LEs                ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_order_table[2][14]                                                                                                                                                                                                                                                     ;
; 24:1               ; 4 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_tail_tid[3]                                                                                                                                                                                                                                                            ;
; 25:1               ; 4 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_head_tid[0]                                                                                                                                                                                                                                                            ;
; 41:1               ; 27 bits   ; 729 LEs       ; 162 LEs              ; 567 LEs                ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_return[16]                                                                                                                                                                                                                                                             ;
; 42:1               ; 4 bits    ; 112 LEs       ; 32 LEs               ; 80 LEs                 ; Yes        ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_return[2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |toFPGA|arquitetura:U0|arquitetura_addr_router_001:addr_router_001|src_channel[1]                                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|E_logic_result[6]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|F_iw[0]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|dc_data_rd_port_addr[0]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|dc_data_wr_port_addr[7]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|dc_data_wr_port_data[22]                                                                                                                                                                                                                                                                     ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|Mux792                                                                                                                                                                                                                                                                   ;
; 8:1                ; 9 bits    ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; No         ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|Mux704                                                                                                                                                                                                                                                                   ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|Mux711                                                                                                                                                                                                                                                                   ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|Mux749                                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |toFPGA|arquitetura:U0|arquitetura_addr_router_001:addr_router_001|src_channel[3]                                                                                                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[3]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|dc_data_wr_port_byte_en[0]                                                                                                                                                                                                                                                                   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|Mux769                                                                                                                                                                                                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|D_src2_reg[21]                                                                                                                                                                                                                                                                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|A_wr_data_unfiltered[31]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|A_wr_data_unfiltered[10]                                                                                                                                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|A_wr_data_unfiltered[1]                                                                                                                                                                                                                                                                      ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]                                                                                                                                                                                                                                                                      ;
; 23:1               ; 4 bits    ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; No         ; |toFPGA|arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_state                                                                                                                                                                                                                                                                  ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |toFPGA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2dd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for arquitetura:U0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------+
; Assignment        ; Value ; From ; To                                        ;
+-------------------+-------+------+-------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]    ;
+-------------------+-------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arquitetura:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arquitetura:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for arquitetura:U0|arquitetura_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for arquitetura:U0|arquitetura_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                     ;
+-----------------+-------+------+--------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                  ;
+-----------------+-------+------+--------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for arquitetura:U0|arquitetura_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for arquitetura:U0|arquitetura_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------------------------+
; Assignment      ; Value ; From ; To                                                 ;
+-----------------+-------+------+----------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                              ;
+-----------------+-------+------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for arquitetura:U0|arquitetura_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                     ;
+-----------------+-------+------+--------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                  ;
+-----------------+-------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for arquitetura:U0|arquitetura_rsp_xbar_demux_002:rsp_xbar_demux_003 ;
+-----------------+-------+------+--------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                     ;
+-----------------+-------+------+--------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                  ;
+-----------------+-------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0 ;
+----------------+----------------------------------+-------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                  ;
+----------------+----------------------------------+-------------------------------------------------------+
; INIT_FILE      ; arquitetura_onchip_memory2_0.hex ; String                                                ;
+----------------+----------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                        ;
+------------------------------------+----------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT                      ; Untyped                                                     ;
; WIDTH_A                            ; 32                               ; Signed Integer                                              ;
; WIDTHAD_A                          ; 13                               ; Signed Integer                                              ;
; NUMWORDS_A                         ; 8192                             ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                     ;
; WIDTH_B                            ; 1                                ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                                ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                                ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 4                                ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                                ; Signed Integer                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                     ;
; INIT_FILE                          ; arquitetura_onchip_memory2_0.hex ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 8192                             ; Signed Integer                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II                       ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_2dd1                  ; Untyped                                                     ;
+------------------------------------+----------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|scheduler_interface:scheduler_0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; c_max_threads  ; 8     ; Signed Integer                                                     ;
; c_dwidth       ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|scheduler_interface:scheduler_0|scheduler_adapter:Adapter_block ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; c_max_threads  ; 8     ; Signed Integer                                                                                     ;
; c_dwidth       ; 32    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; c_max_threads  ; 8     ; Signed Integer                                                                               ;
; c_dwidth       ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 22    ; Signed Integer                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                   ;
; UAV_ADDRESS_W               ; 22    ; Signed Integer                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 22    ; Signed Integer                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                            ;
; UAV_ADDRESS_W               ; 22    ; Signed Integer                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                              ;
; UAV_ADDRESS_W                  ; 22    ; Signed Integer                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                   ;
; UAV_ADDRESS_W                  ; 22    ; Signed Integer                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                             ;
; UAV_ADDRESS_W                  ; 22    ; Signed Integer                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_translator:scheduler_0_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                          ;
; UAV_ADDRESS_W                  ; 22    ; Signed Integer                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 78    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 78    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 76    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 76    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 75    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 75    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 77    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 67    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 66    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 64    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 57    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 74    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 73    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 63    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 62    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 58    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 59    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 60    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 61    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 79    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 22    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 78    ; Signed Integer                                                                                                         ;
; PKT_QOS_L                 ; 78    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 76    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 76    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 75    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 75    ; Signed Integer                                                                                                         ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                         ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                         ;
; PKT_BEGIN_BURST           ; 77    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 67    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 66    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 64    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 57    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_H          ; 74    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_L          ; 73    ; Signed Integer                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 63    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 62    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 58    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 59    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 60    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 61    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 79    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                         ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_ADDR_W                ; 22    ; Signed Integer                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 77    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 57    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 62    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 58    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 59    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 60    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 61    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 79    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 67    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 66    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 64    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 22    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 22    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 77    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 57    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 62    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 58    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 59    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 60    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 61    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 79    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 67    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 66    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 64    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 22    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 22    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 77    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 57    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 62    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 58    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 59    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 60    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 61    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 79    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 67    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 66    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 64    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 22    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 22    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_agent:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 77    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 57    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 62    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 58    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 59    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 60    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 61    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 79    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 67    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 66    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 64    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 22    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_slave_agent:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 22    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_addr_router:addr_router|arquitetura_addr_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_addr_router_001:addr_router_001|arquitetura_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                           ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_id_router:id_router|arquitetura_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_id_router:id_router_001|arquitetura_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                             ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_id_router_002:id_router_002|arquitetura_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_id_router_002:id_router_003|arquitetura_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+---------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                          ;
+---------------------------+-------+---------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 59    ; Signed Integer                                                ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                ;
; PKT_BYTE_CNT_H            ; 66    ; Signed Integer                                                ;
; PKT_BYTE_CNT_L            ; 64    ; Signed Integer                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                ;
; PKT_TRANS_WRITE           ; 60    ; Signed Integer                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                ;
+---------------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_merlin_traffic_limiter:limiter_001 ;
+---------------------------+-------+-------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                              ;
+---------------------------+-------+-------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 59    ; Signed Integer                                                    ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                    ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                    ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                    ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                    ;
; PIPELINED                 ; 0     ; Signed Integer                                                    ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                    ;
; PKT_BYTE_CNT_H            ; 66    ; Signed Integer                                                    ;
; PKT_BYTE_CNT_L            ; 64    ; Signed Integer                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                    ;
; PKT_TRANS_WRITE           ; 60    ; Signed Integer                                                    ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                    ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                    ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                    ;
+---------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_reset_controller:rst_controller ;
+-------------------------+----------+---------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                          ;
+-------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                        ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT   ; 1        ; Signed Integer                                                ;
+-------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_reset_controller:rst_controller_001 ;
+-------------------------+----------+-------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                              ;
+-------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                            ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                                    ;
+-------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arquitetura:U0|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                      ;
; Entity Instance                           ; arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 8192                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                     ;
; Entity Instance            ; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
; Entity Instance            ; arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|arquitetura_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|altera_reset_controller:rst_controller_001" ;
+------------+--------+----------+------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                              ;
+------------+--------+----------+------------------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                               ;
; reset_in1  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                         ;
+------------+--------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|altera_reset_controller:rst_controller" ;
+------------+-------+----------+---------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                           ;
+------------+-------+----------+---------------------------------------------------+
; reset_in2  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                      ;
+------------+-------+----------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|arquitetura_id_router_002:id_router_002|arquitetura_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|arquitetura_id_router:id_router|arquitetura_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|arquitetura_addr_router_001:addr_router_001|arquitetura_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|arquitetura_addr_router:addr_router|arquitetura_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|altera_avalon_sc_fifo:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|altera_merlin_slave_agent:scheduler_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                     ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                        ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                         ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                   ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                              ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                               ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                         ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                         ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                          ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                    ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                     ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                            ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|altera_merlin_slave_translator:scheduler_0_avalon_slave_0_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                          ;
+--------------------------+--------+----------+------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                           ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                     ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                     ;
+--------------------------+--------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                             ;
+--------------------------+--------+----------+---------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                              ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                              ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                        ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                              ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                        ;
+--------------------------+--------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                   ;
+--------------------------+--------+----------+-----------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                    ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                    ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                    ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                    ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                              ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                              ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                    ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                    ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                              ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                    ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                    ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                    ;
; av_response              ; Input  ; Info     ; Stuck at GND                                              ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                              ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                    ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                    ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                              ;
+--------------------------+--------+----------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                              ;
+--------------------------+--------+----------+----------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                               ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                               ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                               ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                         ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                               ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                               ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                               ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                               ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                               ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                               ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                         ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                         ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                               ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                               ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                         ;
+--------------------------+--------+----------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                         ;
+--------------------------+--------+----------+-----------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                    ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                    ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                    ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                    ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                    ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                          ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                    ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                    ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                          ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                          ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                    ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                    ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                          ;
+--------------------------+--------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                ;
+--------------------------+--------+----------+------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                           ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                           ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                           ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                           ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                           ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                           ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                           ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                           ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                           ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                 ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                           ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                           ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                 ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                 ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                           ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                           ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                 ;
+--------------------------+--------+----------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic"                                        ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0"                                                               ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0" ;
+--------------+--------+----------+-----------------------------------------------+
; Port         ; Type   ; Severity ; Details                                       ;
+--------------+--------+----------+-----------------------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected                        ;
+--------------+--------+----------+-----------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:24     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 01 14:06:52 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toFPGA -c toFPGA
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/arquitetura.v
    Info (12023): Found entity 1: arquitetura
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_irq_mapper.sv
    Info (12023): Found entity 1: arquitetura_irq_mapper
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: arquitetura_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_rsp_xbar_mux.sv
    Info (12023): Found entity 1: arquitetura_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: arquitetura_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_rsp_xbar_demux.sv
    Info (12023): Found entity 1: arquitetura_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_cmd_xbar_mux.sv
    Info (12023): Found entity 1: arquitetura_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: arquitetura_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_cmd_xbar_demux.sv
    Info (12023): Found entity 1: arquitetura_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/arquitetura_id_router_002.sv
    Info (12023): Found entity 1: arquitetura_id_router_002_default_decode
    Info (12023): Found entity 2: arquitetura_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/arquitetura_id_router.sv
    Info (12023): Found entity 1: arquitetura_id_router_default_decode
    Info (12023): Found entity 2: arquitetura_id_router
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/arquitetura_addr_router_001.sv
    Info (12023): Found entity 1: arquitetura_addr_router_001_default_decode
    Info (12023): Found entity 2: arquitetura_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/arquitetura_addr_router.sv
    Info (12023): Found entity 1: arquitetura_addr_router_default_decode
    Info (12023): Found entity 2: arquitetura_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/scheduler.vhd
    Info (12022): Found design unit 1: Scheduler-Behavioral
    Info (12023): Found entity 1: Scheduler
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/scheduler_adapter.vhd
    Info (12022): Found design unit 1: scheduler_adapter-Structure
    Info (12023): Found entity 1: scheduler_adapter
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/submodules/scheduler_interface.vhd
    Info (12022): Found design unit 1: scheduler_interface-Structure
    Info (12023): Found entity 1: scheduler_interface
Info (12021): Found 5 design units, including 5 entities, in source file synthesis/submodules/arquitetura_jtag_uart_0.v
    Info (12023): Found entity 1: arquitetura_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: arquitetura_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: arquitetura_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: arquitetura_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: arquitetura_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_onchip_memory2_0.v
    Info (12023): Found entity 1: arquitetura_onchip_memory2_0
Info (12021): Found 27 design units, including 27 entities, in source file synthesis/submodules/arquitetura_nios2_qsys_0.v
    Info (12023): Found entity 1: arquitetura_nios2_qsys_0_ic_data_module
    Info (12023): Found entity 2: arquitetura_nios2_qsys_0_ic_tag_module
    Info (12023): Found entity 3: arquitetura_nios2_qsys_0_bht_module
    Info (12023): Found entity 4: arquitetura_nios2_qsys_0_register_bank_a_module
    Info (12023): Found entity 5: arquitetura_nios2_qsys_0_register_bank_b_module
    Info (12023): Found entity 6: arquitetura_nios2_qsys_0_dc_tag_module
    Info (12023): Found entity 7: arquitetura_nios2_qsys_0_dc_data_module
    Info (12023): Found entity 8: arquitetura_nios2_qsys_0_dc_victim_module
    Info (12023): Found entity 9: arquitetura_nios2_qsys_0_nios2_oci_debug
    Info (12023): Found entity 10: arquitetura_nios2_qsys_0_ociram_sp_ram_module
    Info (12023): Found entity 11: arquitetura_nios2_qsys_0_nios2_ocimem
    Info (12023): Found entity 12: arquitetura_nios2_qsys_0_nios2_avalon_reg
    Info (12023): Found entity 13: arquitetura_nios2_qsys_0_nios2_oci_break
    Info (12023): Found entity 14: arquitetura_nios2_qsys_0_nios2_oci_xbrk
    Info (12023): Found entity 15: arquitetura_nios2_qsys_0_nios2_oci_dbrk
    Info (12023): Found entity 16: arquitetura_nios2_qsys_0_nios2_oci_itrace
    Info (12023): Found entity 17: arquitetura_nios2_qsys_0_nios2_oci_td_mode
    Info (12023): Found entity 18: arquitetura_nios2_qsys_0_nios2_oci_dtrace
    Info (12023): Found entity 19: arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 20: arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 21: arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 22: arquitetura_nios2_qsys_0_nios2_oci_fifo
    Info (12023): Found entity 23: arquitetura_nios2_qsys_0_nios2_oci_pib
    Info (12023): Found entity 24: arquitetura_nios2_qsys_0_nios2_oci_im
    Info (12023): Found entity 25: arquitetura_nios2_qsys_0_nios2_performance_monitors
    Info (12023): Found entity 26: arquitetura_nios2_qsys_0_nios2_oci
    Info (12023): Found entity 27: arquitetura_nios2_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: arquitetura_nios2_qsys_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: arquitetura_nios2_qsys_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: arquitetura_nios2_qsys_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_nios2_qsys_0_mult_cell.v
    Info (12023): Found entity 1: arquitetura_nios2_qsys_0_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: arquitetura_nios2_qsys_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: arquitetura_nios2_qsys_0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file tofpga.v
    Info (12023): Found entity 1: toFPGA
Warning (10037): Verilog HDL or VHDL warning at arquitetura_nios2_qsys_0.v(2074): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at arquitetura_nios2_qsys_0.v(2076): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at arquitetura_nios2_qsys_0.v(2232): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at arquitetura_nios2_qsys_0.v(3060): conditional expression evaluates to a constant
Info (12127): Elaborating entity "toFPGA" for the top level hierarchy
Warning (10034): Output port "LEDG[8..1]" at toFPGA.v(4) has no driver
Info (12128): Elaborating entity "arquitetura" for hierarchy "arquitetura:U0"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_test_bench" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_test_bench:the_arquitetura_nios2_qsys_0_test_bench"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_ic_data_module" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf
    Info (12023): Found entity 1: altsyncram_qed1
Info (12128): Elaborating entity "altsyncram_qed1" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_ic_tag_module" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_15i1.tdf
    Info (12023): Found entity 1: altsyncram_15i1
Info (12128): Elaborating entity "altsyncram_15i1" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_15i1:auto_generated"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_bht_module" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_bht_module:arquitetura_nios2_qsys_0_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_bht_module:arquitetura_nios2_qsys_0_bht|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_goh1.tdf
    Info (12023): Found entity 1: altsyncram_goh1
Info (12128): Elaborating entity "altsyncram_goh1" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_bht_module:arquitetura_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_goh1:auto_generated"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_register_bank_a_module" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g6h1.tdf
    Info (12023): Found entity 1: altsyncram_g6h1
Info (12128): Elaborating entity "altsyncram_g6h1" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_register_bank_b_module" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h6h1.tdf
    Info (12023): Found entity 1: altsyncram_h6h1
Info (12128): Elaborating entity "altsyncram_h6h1" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_dc_tag_module" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4dh1.tdf
    Info (12023): Found entity 1: altsyncram_4dh1
Info (12128): Elaborating entity "altsyncram_4dh1" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4dh1:auto_generated"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_dc_data_module" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_29f1.tdf
    Info (12023): Found entity 1: altsyncram_29f1
Info (12128): Elaborating entity "altsyncram_29f1" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_dc_victim_module" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim"
Info (12128): Elaborating entity "altsyncram" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9vc1.tdf
    Info (12023): Found entity 1: altsyncram_9vc1
Info (12128): Elaborating entity "altsyncram_9vc1" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_mult_cell" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v
    Info (12023): Found entity 1: altera_mult_add_mpt2
Info (12128): Elaborating entity "altera_mult_add_mpt2" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned
Info (12128): Elaborating entity "ama_register_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split"
Info (12128): Elaborating entity "ama_register_with_ext_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split"
Info (12128): Elaborating entity "ama_register_with_ext_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block"
Info (12128): Elaborating entity "ama_scanchain" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v
    Info (12023): Found entity 1: altera_mult_add_opt2
Info (12128): Elaborating entity "altera_mult_add_opt2" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_nios2_oci" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_nios2_oci_debug" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_debug:the_arquitetura_nios2_qsys_0_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_debug:the_arquitetura_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_nios2_ocimem" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_ociram_sp_ram_module" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bn81.tdf
    Info (12023): Found entity 1: altsyncram_bn81
Info (12128): Elaborating entity "altsyncram_bn81" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_nios2_avalon_reg" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_nios2_oci_break" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_break:the_arquitetura_nios2_qsys_0_nios2_oci_break"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_nios2_oci_xbrk" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_xbrk:the_arquitetura_nios2_qsys_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_nios2_oci_dbrk" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_dbrk:the_arquitetura_nios2_qsys_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_nios2_oci_itrace" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_itrace:the_arquitetura_nios2_qsys_0_nios2_oci_itrace"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_nios2_oci_dtrace" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_dtrace:the_arquitetura_nios2_qsys_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_nios2_oci_td_mode" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_dtrace:the_arquitetura_nios2_qsys_0_nios2_oci_dtrace|arquitetura_nios2_qsys_0_nios2_oci_td_mode:arquitetura_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_nios2_oci_fifo" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo|arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count:arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo|arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc:arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo|arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc:arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_oci_test_bench" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo|arquitetura_nios2_qsys_0_oci_test_bench:the_arquitetura_nios2_qsys_0_oci_test_bench"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_nios2_oci_pib" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_pib:the_arquitetura_nios2_qsys_0_nios2_oci_pib"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_nios2_oci_im" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_im:the_arquitetura_nios2_qsys_0_nios2_oci_im"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_jtag_debug_module_wrapper" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_jtag_debug_module_tck" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "arquitetura_nios2_qsys_0_jtag_debug_module_sysclk" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|arquitetura_nios2_qsys_0_jtag_debug_module_sysclk:the_arquitetura_nios2_qsys_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:arquitetura_nios2_qsys_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:arquitetura_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12128): Elaborating entity "arquitetura_onchip_memory2_0" for hierarchy "arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "arquitetura_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2dd1.tdf
    Info (12023): Found entity 1: altsyncram_2dd1
Info (12128): Elaborating entity "altsyncram_2dd1" for hierarchy "arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2dd1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info (12023): Found entity 1: decode_1oa
Info (12128): Elaborating entity "decode_1oa" for hierarchy "arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2dd1:auto_generated|decode_1oa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf
    Info (12023): Found entity 1: mux_ujb
Info (12128): Elaborating entity "mux_ujb" for hierarchy "arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2dd1:auto_generated|mux_ujb:mux2"
Info (12128): Elaborating entity "arquitetura_jtag_uart_0" for hierarchy "arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "arquitetura_jtag_uart_0_scfifo_w" for hierarchy "arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info (12023): Found entity 1: scfifo_1n21
Info (12128): Elaborating entity "scfifo_1n21" for hierarchy "arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info (12023): Found entity 1: a_dpfifo_8t21
Info (12128): Elaborating entity "a_dpfifo_8t21" for hierarchy "arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info (12023): Found entity 1: cntr_rj7
Info (12128): Elaborating entity "cntr_rj7" for hierarchy "arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info (12023): Found entity 1: dpram_5h21
Info (12128): Elaborating entity "dpram_5h21" for hierarchy "arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info (12023): Found entity 1: altsyncram_9tl1
Info (12128): Elaborating entity "altsyncram_9tl1" for hierarchy "arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info (12023): Found entity 1: cntr_fjb
Info (12128): Elaborating entity "cntr_fjb" for hierarchy "arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info (12128): Elaborating entity "arquitetura_jtag_uart_0_scfifo_r" for hierarchy "arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "scheduler_interface" for hierarchy "arquitetura:U0|scheduler_interface:scheduler_0"
Info (12128): Elaborating entity "scheduler_adapter" for hierarchy "arquitetura:U0|scheduler_interface:scheduler_0|scheduler_adapter:Adapter_block"
Info (12128): Elaborating entity "Scheduler" for hierarchy "arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "arquitetura:U0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "arquitetura:U0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "arquitetura:U0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "arquitetura:U0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "arquitetura:U0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "arquitetura:U0|altera_merlin_slave_translator:scheduler_0_avalon_slave_0_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "arquitetura:U0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "arquitetura:U0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "arquitetura:U0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "arquitetura:U0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "arquitetura:U0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "arquitetura_addr_router" for hierarchy "arquitetura:U0|arquitetura_addr_router:addr_router"
Info (12128): Elaborating entity "arquitetura_addr_router_default_decode" for hierarchy "arquitetura:U0|arquitetura_addr_router:addr_router|arquitetura_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "arquitetura_addr_router_001" for hierarchy "arquitetura:U0|arquitetura_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "arquitetura_addr_router_001_default_decode" for hierarchy "arquitetura:U0|arquitetura_addr_router_001:addr_router_001|arquitetura_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "arquitetura_id_router" for hierarchy "arquitetura:U0|arquitetura_id_router:id_router"
Info (12128): Elaborating entity "arquitetura_id_router_default_decode" for hierarchy "arquitetura:U0|arquitetura_id_router:id_router|arquitetura_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "arquitetura_id_router_002" for hierarchy "arquitetura:U0|arquitetura_id_router_002:id_router_002"
Info (12128): Elaborating entity "arquitetura_id_router_002_default_decode" for hierarchy "arquitetura:U0|arquitetura_id_router_002:id_router_002|arquitetura_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "arquitetura:U0|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "arquitetura:U0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "arquitetura:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "arquitetura:U0|altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "arquitetura_cmd_xbar_demux" for hierarchy "arquitetura:U0|arquitetura_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "arquitetura_cmd_xbar_demux_001" for hierarchy "arquitetura:U0|arquitetura_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "arquitetura_cmd_xbar_mux" for hierarchy "arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "arquitetura:U0|arquitetura_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "arquitetura_rsp_xbar_demux" for hierarchy "arquitetura:U0|arquitetura_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "arquitetura_rsp_xbar_demux_002" for hierarchy "arquitetura:U0|arquitetura_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "arquitetura_rsp_xbar_mux" for hierarchy "arquitetura:U0|arquitetura_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "arquitetura:U0|arquitetura_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "arquitetura_rsp_xbar_mux_001" for hierarchy "arquitetura:U0|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "arquitetura:U0|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "arquitetura:U0|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "arquitetura_irq_mapper" for hierarchy "arquitetura:U0|arquitetura_irq_mapper:irq_mapper"
Warning (12020): Port "jdo" on the entity instantiation of "the_arquitetura_nios2_qsys_0_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Info (278001): Inferred 3 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|Add18"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
Info (12130): Elaborated megafunction instantiation "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|lpm_add_sub:Add18"
Info (12133): Instantiated megafunction "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|lpm_add_sub:Add18" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf
    Info (12023): Found entity 1: add_sub_8ri
Info (12130): Elaborated megafunction instantiation "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1l01.tdf
    Info (12023): Found entity 1: mult_1l01
Info (12130): Elaborated megafunction instantiation "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1s01.tdf
    Info (12023): Found entity 1: mult_1s01
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/output_files/toFPGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 6431 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 6103 logic cells
    Info (21064): Implemented 305 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 632 megabytes
    Info: Processing ended: Thu Dec 01 14:07:43 2016
    Info: Elapsed time: 00:00:51
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/output_files/toFPGA.map.smsg.


