;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 13/2/2019 16:05:08
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF000EF78  	GOTO        240
0x0004	0x0000      	NOP
0x0006	0x0000      	NOP
0x0008	0xF000EF00  	GOTO        0
0x000C	0x0000      	NOP
0x000E	0x0000      	NOP
0x0010	0x0000      	NOP
0x0012	0x0000      	NOP
0x0014	0x0000      	NOP
0x0016	0x0000      	NOP
0x0018	0xD7F3      	BRA         0
_SPI1_Init_Advanced:
;__Lib_SPI_c345b123.c,43 :: 		
;__Lib_SPI_c345b123.c,44 :: 		
0x001C	0x9AC6      	BCF         SSP1CON1, 5 
;__Lib_SPI_c345b123.c,45 :: 		
0x001E	0x0EFF      	MOVLW       _SPI1_Read
0x0020	0x6E17      	MOVWF       _SPI_Rd_Ptr 
0x0022	0x0EFF      	MOVLW       hi_addr(_SPI1_Read)
0x0024	0x6E18      	MOVWF       _SPI_Rd_Ptr+1 
0x0026	0x0EFF      	MOVLW       FARG_SPI1_Read_buffer
0x0028	0x6E19      	MOVWF       _SPI_Rd_Ptr+2 
0x002A	0x0EFF      	MOVLW       hi_addr(FARG_SPI1_Read_buffer)
0x002C	0x6E1A      	MOVWF       _SPI_Rd_Ptr+3 
;__Lib_SPI_c345b123.c,46 :: 		
0x002E	0x0EFF      	MOVLW       _SPI1_Write
0x0030	0x6E1E      	MOVWF       _SPI_Wr_Ptr 
0x0032	0x0EFF      	MOVLW       hi_addr(_SPI1_Write)
0x0034	0x6E1F      	MOVWF       _SPI_Wr_Ptr+1 
0x0036	0x0EFF      	MOVLW       FARG_SPI1_Write_data_
0x0038	0x6E20      	MOVWF       _SPI_Wr_Ptr+2 
0x003A	0x0EFF      	MOVLW       hi_addr(FARG_SPI1_Write_data_)
0x003C	0x6E21      	MOVWF       _SPI_Wr_Ptr+3 
;__Lib_SPI_c345b123.c,48 :: 		
0x003E	0x9A94      	BCF         TRISC5_bit, BitPos(TRISC5_bit+0) 
;__Lib_SPI_c345b123.c,49 :: 		
0x0040	0x5022      	MOVF        FARG_SPI1_Init_Advanced_master, 0 
0x0042	0x0A04      	XORLW       4
0x0044	0xE102      	BNZ         L_SPI1_Init_Advanced0
0x0046	0x8694      	BSF         TRISC3_bit, BitPos(TRISC3_bit+0) 
0x0048	0xD001      	BRA         L_SPI1_Init_Advanced1
L_SPI1_Init_Advanced0:
;__Lib_SPI_c345b123.c,50 :: 		
0x004A	0x9694      	BCF         TRISC3_bit, BitPos(TRISC3_bit+0) 
L_SPI1_Init_Advanced1:
;__Lib_SPI_c345b123.c,51 :: 		
0x004C	0x8894      	BSF         TRISC4_bit, BitPos(TRISC4_bit+0) 
;__Lib_SPI_c345b123.c,53 :: 		
0x004E	0x6AC6      	CLRF        SSP1CON1 
;__Lib_SPI_c345b123.c,54 :: 		
0x0050	0x5022      	MOVF        FARG_SPI1_Init_Advanced_master, 0 
0x0052	0x12C6      	IORWF       SSP1CON1, 1 
;__Lib_SPI_c345b123.c,55 :: 		
0x0054	0x5024      	MOVF        FARG_SPI1_Init_Advanced_clock_idle, 0 
0x0056	0x12C6      	IORWF       SSP1CON1, 1 
;__Lib_SPI_c345b123.c,56 :: 		
0x0058	0x5023      	MOVF        FARG_SPI1_Init_Advanced_data_sample, 0 
0x005A	0x12C7      	IORWF       SSP1STAT, 1 
;__Lib_SPI_c345b123.c,58 :: 		
0x005C	0x5224      	MOVF        FARG_SPI1_Init_Advanced_clock_idle, 1 
0x005E	0xE005      	BZ          L_SPI1_Init_Advanced2
;__Lib_SPI_c345b123.c,59 :: 		
0x0060	0x5025      	MOVF        FARG_SPI1_Init_Advanced_transmit_edge, 0 
0x0062	0x0A00      	XORLW       0
0x0064	0xB4D8      	BTFSC       STATUS, 2 
;__Lib_SPI_c345b123.c,60 :: 		
0x0066	0x8CC7      	BSF         SSP1STAT, 6 
L_SPI1_Init_Advanced3:
;__Lib_SPI_c345b123.c,61 :: 		
0x0068	0xD003      	BRA         L_SPI1_Init_Advanced4
L_SPI1_Init_Advanced2:
;__Lib_SPI_c345b123.c,63 :: 		
0x006A	0x5225      	MOVF        FARG_SPI1_Init_Advanced_transmit_edge, 1 
0x006C	0xA4D8      	BTFSS       STATUS, 2 
;__Lib_SPI_c345b123.c,64 :: 		
0x006E	0x8CC7      	BSF         SSP1STAT, 6 
L_SPI1_Init_Advanced5:
;__Lib_SPI_c345b123.c,65 :: 		
L_SPI1_Init_Advanced4:
;__Lib_SPI_c345b123.c,66 :: 		
0x0070	0x8AC6      	BSF         SSP1CON1, 5 
;__Lib_SPI_c345b123.c,67 :: 		
L_end_SPI1_Init_Advanced:
0x0072	0x0012      	RETURN      0
; end of _SPI1_Init_Advanced
_ProbarSPI:
;RPi_Simulacion.c,72 :: 		void ProbarSPI(){
;RPi_Simulacion.c,74 :: 		CS = 0;
0x0074	0x9482      	BCF         RC2_bit, BitPos(RC2_bit+0) 
;RPi_Simulacion.c,75 :: 		SSPBUF = 0xB0;
0x0076	0x0EB0      	MOVLW       176
0x0078	0x6EC9      	MOVWF       SSPBUF 
;RPi_Simulacion.c,76 :: 		Delay_us(100);
0x007A	0x0EA6      	MOVLW       166
0x007C	0x6E0D      	MOVWF       R13, 0
L_ProbarSPI1:
0x007E	0x2E0D      	DECFSZ      R13, 1, 0
0x0080	0xD7FE      	BRA         L_ProbarSPI1
0x0082	0x0000      	NOP
;RPi_Simulacion.c,77 :: 		for (x=0;x<6;x++){
0x0084	0x6A1C      	CLRF        _x 
L_ProbarSPI2:
0x0086	0x0E80      	MOVLW       128
0x0088	0x181C      	XORWF       _x, 0 
0x008A	0x6E00      	MOVWF       R0 
0x008C	0x0E80      	MOVLW       128
0x008E	0x0A06      	XORLW       6
0x0090	0x5C00      	SUBWF       R0, 0 
0x0092	0xE209      	BC          L_ProbarSPI3
;RPi_Simulacion.c,78 :: 		SSPBUF = 0xBB;
0x0094	0x0EBB      	MOVLW       187
0x0096	0x6EC9      	MOVWF       SSPBUF 
;RPi_Simulacion.c,79 :: 		Delay_us(100);
0x0098	0x0EA6      	MOVLW       166
0x009A	0x6E0D      	MOVWF       R13, 0
L_ProbarSPI5:
0x009C	0x2E0D      	DECFSZ      R13, 1, 0
0x009E	0xD7FE      	BRA         L_ProbarSPI5
0x00A0	0x0000      	NOP
;RPi_Simulacion.c,77 :: 		for (x=0;x<6;x++){
0x00A2	0x2A1C      	INCF        _x, 1 
;RPi_Simulacion.c,80 :: 		}
0x00A4	0xD7F0      	BRA         L_ProbarSPI2
L_ProbarSPI3:
;RPi_Simulacion.c,81 :: 		SSPBUF = 0xB1;
0x00A6	0x0EB1      	MOVLW       177
0x00A8	0x6EC9      	MOVWF       SSPBUF 
;RPi_Simulacion.c,82 :: 		Delay_us(100);
0x00AA	0x0EA6      	MOVLW       166
0x00AC	0x6E0D      	MOVWF       R13, 0
L_ProbarSPI6:
0x00AE	0x2E0D      	DECFSZ      R13, 1, 0
0x00B0	0xD7FE      	BRA         L_ProbarSPI6
0x00B2	0x0000      	NOP
;RPi_Simulacion.c,83 :: 		CS = 1;
0x00B4	0x8482      	BSF         RC2_bit, BitPos(RC2_bit+0) 
;RPi_Simulacion.c,84 :: 		}
L_end_ProbarSPI:
0x00B6	0x0012      	RETURN      0
; end of _ProbarSPI
_ConfiguracionPrincipal:
;RPi_Simulacion.c,53 :: 		void ConfiguracionPrincipal(){
;RPi_Simulacion.c,55 :: 		ANSELB = 0;                                        //Configura PORTB como digital
0x00B8	0x010F      	MOVLB       15
0x00BA	0x6B39      	CLRF        ANSELB, 1
;RPi_Simulacion.c,56 :: 		ANSELC = 0;                                        //Configura PORTC como digital
0x00BC	0x6B3A      	CLRF        ANSELC, 1
;RPi_Simulacion.c,58 :: 		TRISB0_bit = 1;
0x00BE	0x8093      	BSF         TRISB0_bit, BitPos(TRISB0_bit+0) 
;RPi_Simulacion.c,59 :: 		TRISB1_bit = 1;
0x00C0	0x8293      	BSF         TRISB1_bit, BitPos(TRISB1_bit+0) 
;RPi_Simulacion.c,60 :: 		TRISC2_bit = 0;
0x00C2	0x9494      	BCF         TRISC2_bit, BitPos(TRISC2_bit+0) 
;RPi_Simulacion.c,63 :: 		SPI1_Init_Advanced(_SPI_MASTER_OSC_DIV4,_SPI_DATA_SAMPLE_END,_SPI_CLK_IDLE_HIGH,_SPI_HIGH_2_LOW);
0x00C4	0x6A22      	CLRF        FARG_SPI1_Init_Advanced_master 
0x00C6	0x0E80      	MOVLW       128
0x00C8	0x6E23      	MOVWF       FARG_SPI1_Init_Advanced_data_sample 
0x00CA	0x0E10      	MOVLW       16
0x00CC	0x6E24      	MOVWF       FARG_SPI1_Init_Advanced_clock_idle 
0x00CE	0x6A25      	CLRF        FARG_SPI1_Init_Advanced_transmit_edge 
0x00D0	0xDFA5      	RCALL       _SPI1_Init_Advanced
;RPi_Simulacion.c,65 :: 		Delay_ms(100);                                     //Espera hasta que se estabilicen los cambios
0x00D2	0x0E03      	MOVLW       3
0x00D4	0x6E0B      	MOVWF       R11, 0
0x00D6	0x0E8A      	MOVLW       138
0x00D8	0x6E0C      	MOVWF       R12, 0
0x00DA	0x0E55      	MOVLW       85
0x00DC	0x6E0D      	MOVWF       R13, 0
L_ConfiguracionPrincipal0:
0x00DE	0x2E0D      	DECFSZ      R13, 1, 0
0x00E0	0xD7FE      	BRA         L_ConfiguracionPrincipal0
0x00E2	0x2E0C      	DECFSZ      R12, 1, 0
0x00E4	0xD7FC      	BRA         L_ConfiguracionPrincipal0
0x00E6	0x2E0B      	DECFSZ      R11, 1, 0
0x00E8	0xD7FA      	BRA         L_ConfiguracionPrincipal0
0x00EA	0x0000      	NOP
0x00EC	0x0000      	NOP
;RPi_Simulacion.c,67 :: 		}
L_end_ConfiguracionPrincipal:
0x00EE	0x0012      	RETURN      0
; end of _ConfiguracionPrincipal
_main:
;RPi_Simulacion.c,88 :: 		void main() {
;RPi_Simulacion.c,90 :: 		ConfiguracionPrincipal();
0x00F0	0xDFE3      	RCALL       _ConfiguracionPrincipal
;RPi_Simulacion.c,91 :: 		CS = 1;
0x00F2	0x8482      	BSF         RC2_bit, BitPos(RC2_bit+0) 
;RPi_Simulacion.c,92 :: 		byteTrama = 0;                                       //Limpia la variable del byte de la trama de peticion
0x00F4	0x6A1D      	CLRF        _byteTrama 
;RPi_Simulacion.c,93 :: 		banTI = 0;                                           //Limpia la bandera de inicio de trama
0x00F6	0x6A1B      	CLRF        _banTI 
;RPi_Simulacion.c,94 :: 		banTC = 0;                                           //Limpia la bandera de trama completa
0x00F8	0x6A15      	CLRF        _banTC 
;RPi_Simulacion.c,95 :: 		banTF = 0;                                           //Limpia la bandera de final de trama
0x00FA	0x6A16      	CLRF        _banTF 
;RPi_Simulacion.c,97 :: 		while(1){
L_main7:
;RPi_Simulacion.c,99 :: 		ProbarSPI();
0x00FC	0xDFBB      	RCALL       _ProbarSPI
;RPi_Simulacion.c,100 :: 		Delay_ms(1000);
0x00FE	0x0E1A      	MOVLW       26
0x0100	0x6E0B      	MOVWF       R11, 0
0x0102	0x0E5E      	MOVLW       94
0x0104	0x6E0C      	MOVWF       R12, 0
0x0106	0x0E6E      	MOVLW       110
0x0108	0x6E0D      	MOVWF       R13, 0
L_main9:
0x010A	0x2E0D      	DECFSZ      R13, 1, 0
0x010C	0xD7FE      	BRA         L_main9
0x010E	0x2E0C      	DECFSZ      R12, 1, 0
0x0110	0xD7FC      	BRA         L_main9
0x0112	0x2E0B      	DECFSZ      R11, 1, 0
0x0114	0xD7FA      	BRA         L_main9
0x0116	0x0000      	NOP
;RPi_Simulacion.c,102 :: 		}
0x0118	0xD7F1      	BRA         L_main7
;RPi_Simulacion.c,104 :: 		}
L_end_main:
0x011A	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x001C      [88]    _SPI1_Init_Advanced
0x0074      [68]    _ProbarSPI
0x00B8      [56]    _ConfiguracionPrincipal
0x00F0      [44]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    SPI1_Write_tmp_L0
0x0000       [1]    R0
0x0000       [1]    SPI2_Write_tmp_L0
0x0001       [1]    R1
0x0002       [1]    R2
0x0003       [1]    R3
0x0004       [1]    R4
0x0005       [1]    R5
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015       [1]    _banTC
0x0016       [1]    _banTF
0x0017       [4]    _SPI_Rd_Ptr
0x001B       [1]    _banTI
0x001C       [1]    _x
0x001D       [1]    _byteTrama
0x001E       [4]    _SPI_Wr_Ptr
0x0022       [1]    FARG_SPI1_Init_Advanced_master
0x0023       [1]    FARG_SPI1_Init_Advanced_data_sample
0x0024       [1]    FARG_SPI1_Init_Advanced_clock_idle
0x0025       [1]    FARG_SPI1_Init_Advanced_transmit_edge
0x0F39       [1]    ANSELB
0x0F3A       [1]    ANSELC
0x0F82       [0]    RC2_bit
0x0F82       [0]    CS
0x0F93       [0]    TRISB1_bit
0x0F93       [0]    TRISB0_bit
0x0F94       [0]    TRISC3_bit
0x0F94       [0]    TRISC4_bit
0x0F94       [0]    TRISC2_bit
0x0F94       [0]    TRISC5_bit
0x0FC6       [1]    SSP1CON1
0x0FC7       [1]    SSP1STAT
0x0FC9       [1]    SSPBUF
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
