
synthesis -f "KanalogBuffer_Real_kabuf_Real_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Thu Mar 14 22:59:14 2019


Command Line:  synthesis -f KanalogBuffer_Real_kabuf_Real_lattice.synproj -gui -msgset C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = kbuf_top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard (searchpath added)
-p C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/kabuf_Real (searchpath added)
-p C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard (searchpath added)
Verilog design file = C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/kbuf_top.v
Verilog design file = C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/edge_det.v
Verilog design file = C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/sig_sync.v
Verilog design file = C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/SR_Latch.v
Verilog design file = C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/delay.v
Verilog design file = C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/Latch_SR_N.v
NGD file = KanalogBuffer_Real_kabuf_Real.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/kbuf_top.v. VERI-1482
Analyzing Verilog file c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/edge_det.v. VERI-1482
Analyzing Verilog file c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/sig_sync.v. VERI-1482
Analyzing Verilog file c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/sr_latch.v. VERI-1482
Analyzing Verilog file c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/delay.v. VERI-1482
Analyzing Verilog file c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/latch_sr_n.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): kbuf_top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/kbuf_top.v(1): " arg1="kbuf_top" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/kbuf_top.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): " arg1="OSCH(NOM_FREQ=&quot;66.50&quot;)" arg2="C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1793"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/delay.v(1): " arg1="delay" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/delay.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/edge_det.v(1): " arg1="edge_det" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/edge_det.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/sig_sync.v(1): " arg1="sig_sync" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/sig_sync.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/sr_latch.v(1): " arg1="SR_Latch_N" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/sr_latch.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/sr_latch.v(1): " arg1="SR_Latch_N(N=24)" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/sr_latch.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/latch_sr_n.v(1): " arg1="Latch_SR_N" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/latch_sr_n.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82): " arg1="BB" arg2="C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="82"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/kbuf_top.v(261): " arg1="32" arg2="3" arg3="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/kbuf_top.v" arg4="261"  />
Last elaborated design is kbuf_top()
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = kbuf_top.
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/kbuf_top.v(228): " arg1="_88" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/kbuf_top.v" arg3="228"  />
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/kbuf_top.v(229): " arg1="_89" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/kbuf_top.v" arg3="229"  />
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/kbuf_top.v(230): " arg1="_90" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/kbuf_top.v" arg3="230"  />
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/kbuf_top.v(231): " arg1="_91" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/kbuf_top.v" arg3="231"  />
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/kbuf_top.v(232): " arg1="_92" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/kbuf_top.v" arg3="232"  />
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/kbuf_top.v(233): " arg1="_93" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/kbuf_top.v" arg3="233"  />
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/kbuf_top.v(234): " arg1="_94" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/kbuf_top.v" arg3="234"  />
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/kbuf_top.v(235): " arg1="" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer_realboard/kbuf_top.v" arg3="235"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="AinDout"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="AinDoutBuff"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="k_in[15]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="k_in[14]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="k_in[13]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="k_in[12]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="k_in[11]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="k_in[10]"  />



    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="AinDout"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="AinDoutBuff"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="k_in[15]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="k_in[14]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="k_in[13]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="k_in[12]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="k_in[11]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="k_in[10]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="kdata_io[7]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="kdata_io[6]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="kdata_io[5]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="kdata_io[4]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="kdata_io[3]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="kdata_io[2]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="kdata_io[1]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="kdata_io[0]"  />
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in kbuf_top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="k_in[15]" arg2="k_in[15]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="k_in[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="k_in[14]" arg2="k_in[14]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="k_in[14]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="k_in[13]" arg2="k_in[13]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="k_in[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="k_in[12]" arg2="k_in[12]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="k_in[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="k_in[11]" arg2="k_in[11]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="k_in[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="k_in[10]" arg2="k_in[10]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="k_in[10]"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="12"  />

Design Results:
    289 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file KanalogBuffer_Real_kabuf_Real.ngd.

################### Begin Area Report (kbuf_top)######################
Number of register bits => 116 of 7209 (1 % )
BB => 8
FD1P3IX => 101
FD1S3AX => 2
FD1S3IX => 13
GSR => 1
IB => 41
LUT4 => 66
OB => 45
OSCH => 1
PFUMX => 8
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : fpga_clk, loads : 116
Clock Enable Nets
Number of Clock Enables: 11
Top 10 highest fanout Clock Enables:
  Net : fpga_clk_enable_46, loads : 8
  Net : fpga_clk_enable_55, loads : 8
  Net : fpga_clk_enable_38, loads : 8
  Net : fpga_clk_enable_48, loads : 3
  Net : fpga_clk_enable_1, loads : 1
  Net : fpga_clk_enable_101, loads : 1
  Net : fpga_clk_enable_31, loads : 1
  Net : fpga_clk_enable_100, loads : 1
  Net : fpga_clk_enable_87, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n1265, loads : 102
  Net : state_cnt_0, loads : 23
  Net : r_edge/fpga_clk_enable_80, loads : 23
  Net : state_cnt_1, loads : 22
  Net : sr1/dac_out_c_2, loads : 19
  Net : state_cnt_2, loads : 17
  Net : ser_load_edge/resync, loads : 17
  Net : fpga_clk_enable_100, loads : 16
  Net : fpga_clk_enable_101, loads : 16
  Net : kreset_c, loads : 12
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets fpga_clk]                |  200.000 MHz|  133.494 MHz|     4 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 59.258  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.608  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial   "KanalogBuffer_Real_kabuf_Real.ngd" -o "KanalogBuffer_Real_kabuf_Real_map.ncd" -pr "KanalogBuffer_Real_kabuf_Real.prf" -mp "KanalogBuffer_Real_kabuf_Real.mrp" -lpf "C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/kabuf_Real/KanalogBuffer_Real_kabuf_Real.lpf" -lpf "C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/KanalogBuffer_Real.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: KanalogBuffer_Real_kabuf_Real.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 4.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="k_in[15]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="k_in[14]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="k_in[13]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="k_in[12]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="k_in[11]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="k_in[10]"  />
Removing unused logic...

Optimizing...

    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="k_in[23:0](15)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="k_in[23:0](14)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="k_in[23:0](13)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="k_in[23:0](12)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="k_in[23:0](11)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="k_in[23:0](10)"  />



Design Summary:
   Number of registers:    116 out of  7209 (2%)
      PFU registers:          116 out of  6864 (2%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        65 out of  3432 (2%)
      SLICEs as Logic/ROM:     65 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:         65 out of  6864 (1%)
      Number used as logic LUTs:         65
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 94 + 4(JTAG) out of 115 (85%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net fpga_clk: 65 loads, 65 rising, 0 falling (Driver: rc_oscillator )
   Number of Clock Enables:  11
     Net fpga_clk_enable_1: 1 loads, 1 LSLICEs
     Net fpga_clk_enable_38: 4 loads, 4 LSLICEs
     Net fpga_clk_enable_48: 2 loads, 2 LSLICEs
     Net fpga_clk_enable_55: 8 loads, 8 LSLICEs
     Net fpga_clk_enable_6: 1 loads, 1 LSLICEs
     Net fpga_clk_enable_80: 12 loads, 12 LSLICEs
     Net fpga_clk_enable_101: 8 loads, 8 LSLICEs
     Net fpga_clk_enable_31: 4 loads, 4 LSLICEs
     Net fpga_clk_enable_87: 4 loads, 4 LSLICEs
     Net fpga_clk_enable_46: 4 loads, 4 LSLICEs
     Net fpga_clk_enable_100: 9 loads, 9 LSLICEs
   Number of LSRs:  4
     Net kreset_c: 53 loads, 53 LSLICEs
     Net n640: 8 loads, 8 LSLICEs
     Net n630: 2 loads, 2 LSLICEs
     Net n1260: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net kreset_c: 64 loads
     Net state_cnt_0: 23 loads
     Net state_cnt_1: 22 loads
     Net dac_out_c_2: 20 loads
     Net resync_adj_236: 18 loads
     Net state_cnt_2: 17 loads
     Net fpga_clk_enable_80: 12 loads
     Net fpga_clk_enable_100: 9 loads
     Net tp4_N_61: 9 loads
     Net fpga_clk_enable_101: 8 loads
 

   Number of warnings:  12
   Number of errors:    0



Total CPU Time: 1 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 59 MB

Dumping design to file KanalogBuffer_Real_kabuf_Real_map.ncd.

ncd2vdb "KanalogBuffer_Real_kabuf_Real_map.ncd" ".vdbs/KanalogBuffer_Real_kabuf_Real_map.vdb"

Loading device for application ncd2vdb from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.

trce -f "KanalogBuffer_Real_kabuf_Real.mt" -o "KanalogBuffer_Real_kabuf_Real.tw1" "KanalogBuffer_Real_kabuf_Real_map.ncd" "KanalogBuffer_Real_kabuf_Real.prf"
trce:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file kanalogbuffer_real_kabuf_real_map.ncd.
Design name: kbuf_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2
Thu Mar 14 22:59:20 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o KanalogBuffer_Real_kabuf_Real.tw1 -gui -msgset C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/promote.xml KanalogBuffer_Real_kabuf_Real_map.ncd KanalogBuffer_Real_kabuf_Real.prf 
Design file:     kanalogbuffer_real_kabuf_real_map.ncd
Preference file: kanalogbuffer_real_kabuf_real.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 494 paths, 1 nets, and 443 connections (74.96% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2
Thu Mar 14 22:59:20 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o KanalogBuffer_Real_kabuf_Real.tw1 -gui -msgset C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/promote.xml KanalogBuffer_Real_kabuf_Real_map.ncd KanalogBuffer_Real_kabuf_Real.prf 
Design file:     kanalogbuffer_real_kabuf_real_map.ncd
Preference file: kanalogbuffer_real_kabuf_real.prf
Device,speed:    LCMXO2-7000HE,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 494 paths, 1 nets, and 443 connections (74.96% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 0 secs 

mpartrce -p "KanalogBuffer_Real_kabuf_Real.p2t" -f "KanalogBuffer_Real_kabuf_Real.p3t" -tf "KanalogBuffer_Real_kabuf_Real.pt" "KanalogBuffer_Real_kabuf_Real_map.ncd" "KanalogBuffer_Real_kabuf_Real.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "KanalogBuffer_Real_kabuf_Real_map.ncd"
Thu Mar 14 22:59:21 2019

PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset "C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/promote.xml" -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF KanalogBuffer_Real_kabuf_Real_map.ncd KanalogBuffer_Real_kabuf_Real.dir/5_1.ncd KanalogBuffer_Real_kabuf_Real.prf
Preference file: KanalogBuffer_Real_kabuf_Real.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file KanalogBuffer_Real_kabuf_Real_map.ncd.
Design name: kbuf_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   94+4(JTAG)/336     29% used
                  94+4(JTAG)/115     85% bonded

   SLICE             65/3432          1% used

   OSC                1/1           100% used


Number of Signals: 223
Number of Connections: 591

Pin Constraint Summary:
   92 out of 94 pins locked (97% locked).

The following 1 signal is selected to use the primary clock routing resources:
    fpga_clk (driver: rc_oscillator, clk load #: 65)


The following 2 signals are selected to use the secondary clock routing resources:
    kreset_c (driver: kreset, clk load #: 0, sr load #: 53, ce load #: 0)
    fpga_clk_enable_80 (driver: SLICE_79, clk load #: 0, sr load #: 0, ce load #: 12)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="kreset_c" arg1="Secondary" arg2="kreset" arg3="94" arg4="Secondary"  />
No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 3 secs 

Starting Placer Phase 1.
....................
Placer score = 103343.
Finished Placer Phase 1.  REAL time: 6 secs 

Starting Placer Phase 2.
.
Placer score =  103312
Finished Placer Phase 2.  REAL time: 6 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 336 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "fpga_clk" from OSC on comp "rc_oscillator" on site "OSC", clk load = 65
  SECONDARY "kreset_c" from comp "kreset" on PIO site "94 (PR11A)", clk load = 0, ce load = 0, sr load = 53
  SECONDARY "fpga_clk_enable_80" from F0 on comp "SLICE_79" on site "R21C20D", clk load = 0, ce load = 12, sr load = 0

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 2 out of 8 (25%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   94 + 4(JTAG) out of 336 (29.2%) PIO sites used.
   94 + 4(JTAG) out of 115 (85.2%) bonded PIO sites used.
   Number of PIO comps: 94; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 18 / 28 ( 64%) | 3.3V       | -         |
| 1        | 20 / 29 ( 68%) | 3.3V       | -         |
| 2        | 29 / 29 (100%) | 3.3V       | -         |
| 3        | 8 / 9 ( 88%)   | 3.3V       | -         |
| 4        | 9 / 10 ( 90%)  | 3.3V       | -         |
| 5        | 10 / 10 (100%) | 3.3V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 4 secs 

Dumping design to file KanalogBuffer_Real_kabuf_Real.dir/5_1.ncd.

0 connections routed; 591 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 12 secs 

Start NBR router at 22:59:33 03/14/19

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 22:59:33 03/14/19

Start NBR section for initial routing at 22:59:33 03/14/19
Level 1, iteration 1
0(0.00%) conflict; 429(72.59%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.347ns/0.000ns; real time: 12 secs 
Level 2, iteration 1
0(0.00%) conflict; 423(71.57%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.530ns/0.000ns; real time: 13 secs 
Level 3, iteration 1
0(0.00%) conflict; 420(71.07%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.706ns/0.000ns; real time: 13 secs 
Level 4, iteration 1
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.484ns/0.000ns; real time: 13 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 22:59:34 03/14/19
Level 4, iteration 1
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.492ns/0.000ns; real time: 13 secs 
Level 4, iteration 2
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.492ns/0.000ns; real time: 13 secs 
Level 4, iteration 3
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.492ns/0.000ns; real time: 13 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.492ns/0.000ns; real time: 13 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 22:59:34 03/14/19

Start NBR section for re-routing at 22:59:34 03/14/19
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.492ns/0.000ns; real time: 13 secs 

Start NBR section for post-routing at 22:59:34 03/14/19

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 8.492ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 11 secs 
Total REAL time: 13 secs 
Completely routed.
End of route.  591 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file KanalogBuffer_Real_kabuf_Real.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 8.492
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.304
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 11 secs 
Total REAL time to completion: 13 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "KanalogBuffer_Real_kabuf_Real.pt" -o "KanalogBuffer_Real_kabuf_Real.twr" "KanalogBuffer_Real_kabuf_Real.ncd" "KanalogBuffer_Real_kabuf_Real.prf"
trce:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file kanalogbuffer_real_kabuf_real.ncd.
Design name: kbuf_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2
Thu Mar 14 22:59:35 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o KanalogBuffer_Real_kabuf_Real.twr -gui -msgset C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/promote.xml KanalogBuffer_Real_kabuf_Real.ncd KanalogBuffer_Real_kabuf_Real.prf 
Design file:     kanalogbuffer_real_kabuf_real.ncd
Preference file: kanalogbuffer_real_kabuf_real.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 494 paths, 1 nets, and 443 connections (74.96% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2
Thu Mar 14 22:59:35 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o KanalogBuffer_Real_kabuf_Real.twr -gui -msgset C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/promote.xml KanalogBuffer_Real_kabuf_Real.ncd KanalogBuffer_Real_kabuf_Real.prf 
Design file:     kanalogbuffer_real_kabuf_real.ncd
Preference file: kanalogbuffer_real_kabuf_real.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 494 paths, 1 nets, and 443 connections (74.96% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 0 secs 

iotiming  "KanalogBuffer_Real_kabuf_Real.ncd" "KanalogBuffer_Real_kabuf_Real.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file kanalogbuffer_real_kabuf_real.ncd.
Design name: kbuf_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application iotiming from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 4
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file kanalogbuffer_real_kabuf_real.ncd.
Design name: kbuf_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file kanalogbuffer_real_kabuf_real.ncd.
Design name: kbuf_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 6
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file kanalogbuffer_real_kabuf_real.ncd.
Design name: kbuf_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: M
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

bitgen -f "KanalogBuffer_Real_kabuf_Real.t2b" -w "KanalogBuffer_Real_kabuf_Real.ncd" "KanalogBuffer_Real_kabuf_Real.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file KanalogBuffer_Real_kabuf_Real.ncd.
Design name: kbuf_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from KanalogBuffer_Real_kabuf_Real.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "KanalogBuffer_Real_kabuf_Real.bit".

bitgen -f "KanalogBuffer_Real_kabuf_Real.t2b" -w "KanalogBuffer_Real_kabuf_Real.ncd" -jedec "KanalogBuffer_Real_kabuf_Real.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file KanalogBuffer_Real_kabuf_Real.ncd.
Design name: kbuf_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from KanalogBuffer_Real_kabuf_Real.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "KanalogBuffer_Real_kabuf_Real.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
