
# Intel IPPï¼ˆIntegrated Performance Primitivesï¼‰ç°¡ä»‹èˆ‡ CPU å¯¦ä½œæ¶æ§‹

Intel IPP æ˜¯ä¸€å¥—é‡å° Intel CPU æ¶æ§‹é«˜åº¦æœ€ä½³åŒ–çš„å‡½å¼åº«ï¼Œæä¾› SIMD åŒ–çš„ä½éšé‹ç®—åŸèªï¼ˆprimitive functionsï¼‰ï¼Œå»£æ³›æ‡‰ç”¨æ–¼å½±åƒè™•ç†ã€è¨Šè™Ÿè™•ç†ã€åŠ å¯†ã€å£“ç¸®ç­‰é«˜æ•ˆèƒ½é ˜åŸŸã€‚

---

## ğŸ¯ ç›®æ¨™èˆ‡é©ç”¨å¹³å°

- **å¹³å°é™å®š**ï¼šx86 / x86_64 æ¶æ§‹ CPU
- **æœ€ä½³åŒ–æŒ‡ä»¤é›†**ï¼š
  - SSE2 / SSSE3
  - AVX / AVX2
  - AVX-512ï¼ˆå–æ±ºæ–¼ CPU æ”¯æ´ï¼‰

---

## ğŸ“¦ æ¨¡çµ„åˆ†é¡

| æ¨¡çµ„åç¨± | åŠŸèƒ½é¡åˆ¥ |
|----------|----------|
| `ipps`   | è¨Šè™Ÿè™•ç†ï¼Œå¦‚ FIRã€FFTã€æ¿¾æ³¢ç­‰ |
| `ippi`   | å½±åƒè™•ç†ï¼Œå¦‚ Resizeã€è‰²å½©è½‰æ› |
| `ippcv`  | Computer Visionï¼Œå¦‚é‚Šç·£åµæ¸¬ã€å½¢æ…‹å­¸ |
| `ippdc`  | è³‡æ–™å£“ç¸®ï¼Œå¦‚ Deflate / Zlib |
| `ippcp`  | åŠ è§£å¯†ï¼Œå¦‚ AESã€SHAã€RSA |

---

## âš™ï¸ åº•å±¤å¯¦ä½œåŸç†

- ä½¿ç”¨ **æ‰‹å¯« SIMD intrinsics æˆ– assembly** å¯¦ä½œ
- é€é CPU feature æª¢æ¸¬ï¼Œåœ¨åŸ·è¡Œéšæ®µé€²è¡Œ **dispatching**ï¼š
  - AVX-512 > AVX2 > SSE2ï¼ˆæ ¹æ“šæ”¯æ´æƒ…æ³è‡ªå‹• fallbackï¼‰
- æ”¯æ´ thread-safe åŸ·è¡Œï¼Œä½† IPP æœ¬èº«ä¸å…§å»ºå¤šåŸ·è¡Œç·’

---

## ğŸ§ª ä½¿ç”¨ç¯„ä¾‹ï¼šRGB è½‰ç°éš

```cpp
#include <ipp.h>

void convert_to_grayscale(const Ipp8u* pSrc, int srcStep, Ipp8u* pDst, int dstStep, IppiSize size) {
    IppStatus status = ippiRGBToGray_8u_C3C1R(pSrc, srcStep, pDst, dstStep, size);
    if (status != ippStsNoErr) {
        printf("IPP Error: %d\\n", status);
    }
}
ğŸ“Œ æ­¤å‡½å¼æœƒè‡ªå‹•é¸æ“‡æœ€ä½³å¯¦ä½œç‰ˆæœ¬ï¼ˆå¦‚ AVX2 / SSE2ï¼‰

ğŸš€ æ•ˆèƒ½å„ªå‹¢
SIMD å‘é‡é‹ç®—ï¼ˆ128 / 256 / 512-bit å¯¬è³‡æ–™ï¼‰

é«˜åº¦æœ€ä½³åŒ–çš„è¨˜æ†¶é«”å°é½Šèˆ‡ cache-aware è¨­è¨ˆ

é‡å°å„ä»£ Intel æ¶æ§‹æ·±åº¦å„ªåŒ–ï¼ˆç‰¹åˆ¥æ˜¯ AVX2 èˆ‡ AVX-512ï¼‰

âš ï¸ é™åˆ¶èˆ‡æ³¨æ„äº‹é …
åƒ…é™æ–¼ x86 CPUï¼Œä¸æ”¯æ´ ARM

ç„¡ GPU ç‰ˆæœ¬ï¼ˆå¦‚ CUDA / OpenCLï¼‰

è³‡æ–™æ ¼å¼èˆ‡ memory alignment è¦æ±‚é«˜

ç›¸å° OpenCVã€Halide ç­‰è¼ƒåº•å±¤ã€ä¸æä¾›å°è£çš„é«˜éšç‰©ä»¶ä»‹é¢

ğŸ§  è‡ªè¡Œå¯¦ä½œ IPP é¢¨æ ¼ç¯„ä¾‹ï¼ˆC++ï¼‰
```cpp
namespace simd {
    void add_float_avx2(const float* a, const float* b, float* out, size_t size);
    void add_float_sse(const float* a, const float* b, float* out, size_t size);
}

void add_float(const float* a, const float* b, float* out, size_t size) {
    if (cpu_supports_avx2()) {
        simd::add_float_avx2(a, b, out, size);
    } else {
        simd::add_float_sse(a, b, out, size);
    }
}
```

âœ… èˆ‡ IPP å…§éƒ¨ dispatching æ©Ÿåˆ¶ä¸€è‡´ï¼šå¤šç‰ˆæœ¬å¯¦ä½œã€runtime CPU æª¢æ¸¬ã€è‡ªå‹•é¸æ“‡æœ€ä½³ç‰ˆæœ¬

ğŸ“š å»¶ä¼¸è³‡æº
Intel IPP å®˜æ–¹ç¶²ç«™

Intel IPP API Reference

Linux å®‰è£å¥—ä»¶ï¼ˆOneAPIï¼‰ï¼š

``` bash
sudo apt install intel-oneapi-ipp-devel
```
ğŸ§© è‹¥éœ€ IPP æ›¿ä»£æ–¹æ¡ˆ
æ›¿ä»£åº«	ç‰¹æ€§
OpenCV + Halide	é«˜éšå°è£ä½†å¯è‡ªé¸ SIMD / OpenCL
xsimd / Vc	Header-only çš„ SIMD æ³›å‹åº«
hand-written intrinsics	è‡ªè¡Œæ§åˆ¶æ•ˆèƒ½ / å¯æ§æ€§æœ€é«˜

æœ¬ç­†è¨˜é©ç”¨æ–¼ç†Ÿæ‚‰ SIMD èˆ‡é«˜æ•ˆèƒ½ C++ é–‹ç™¼è€…ã€å½±åƒè™•ç†ç³»çµ±é–‹ç™¼è€…ã€æˆ–è‡ªè¡Œè¨­è¨ˆé¡ä¼¼ IPP æ¶æ§‹çš„åŸå§‹ç¢¼ç´šå¯¦ä½œè€…ã€‚
# Intel IPPï¼ˆIntegrated Performance Primitivesï¼‰ç°¡ä»‹èˆ‡ CPU å¯¦ä½œæ¶æ§‹

Intel IPP æ˜¯ä¸€å¥—é‡å° Intel CPU æ¶æ§‹é«˜åº¦æœ€ä½³åŒ–çš„å‡½å¼åº«ï¼Œæä¾› SIMD åŒ–çš„ä½éšé‹ç®—åŸèªï¼ˆprimitive functionsï¼‰ï¼Œå»£æ³›æ‡‰ç”¨æ–¼å½±åƒè™•ç†ã€è¨Šè™Ÿè™•ç†ã€åŠ å¯†ã€å£“ç¸®ç­‰é«˜æ•ˆèƒ½é ˜åŸŸã€‚

---

## ğŸ¯ ç›®æ¨™èˆ‡é©ç”¨å¹³å°

- **å¹³å°é™å®š**ï¼šx86 / x86_64 æ¶æ§‹ CPU
- **æœ€ä½³åŒ–æŒ‡ä»¤é›†**ï¼š
  - SSE2 / SSSE3
  - AVX / AVX2
  - AVX-512ï¼ˆå–æ±ºæ–¼ CPU æ”¯æ´ï¼‰

---

## ğŸ“¦ æ¨¡çµ„åˆ†é¡

| æ¨¡çµ„åç¨± | åŠŸèƒ½é¡åˆ¥ |
|----------|----------|
| `ipps`   | è¨Šè™Ÿè™•ç†ï¼Œå¦‚ FIRã€FFTã€æ¿¾æ³¢ç­‰ |
| `ippi`   | å½±åƒè™•ç†ï¼Œå¦‚ Resizeã€è‰²å½©è½‰æ› |
| `ippcv`  | Computer Visionï¼Œå¦‚é‚Šç·£åµæ¸¬ã€å½¢æ…‹å­¸ |
| `ippdc`  | è³‡æ–™å£“ç¸®ï¼Œå¦‚ Deflate / Zlib |
| `ippcp`  | åŠ è§£å¯†ï¼Œå¦‚ AESã€SHAã€RSA |

---

## âš™ï¸ åº•å±¤å¯¦ä½œåŸç†

- ä½¿ç”¨ **æ‰‹å¯« SIMD intrinsics æˆ– assembly** å¯¦ä½œ
- é€é CPU feature æª¢æ¸¬ï¼Œåœ¨åŸ·è¡Œéšæ®µé€²è¡Œ **dispatching**ï¼š
  - AVX-512 > AVX2 > SSE2ï¼ˆæ ¹æ“šæ”¯æ´æƒ…æ³è‡ªå‹• fallbackï¼‰
- æ”¯æ´ thread-safe åŸ·è¡Œï¼Œä½† IPP æœ¬èº«ä¸å…§å»ºå¤šåŸ·è¡Œç·’

---

## ğŸ§ª ä½¿ç”¨ç¯„ä¾‹ï¼šRGB è½‰ç°éš

```cpp
#include <ipp.h>

void convert_to_grayscale(const Ipp8u* pSrc, int srcStep, Ipp8u* pDst, int dstStep, IppiSize size) {
    IppStatus status = ippiRGBToGray_8u_C3C1R(pSrc, srcStep, pDst, dstStep, size);
    if (status != ippStsNoErr) {
        printf("IPP Error: %d\\n", status);
    }
}
```
ğŸ“Œ æ­¤å‡½å¼æœƒè‡ªå‹•é¸æ“‡æœ€ä½³å¯¦ä½œç‰ˆæœ¬ï¼ˆå¦‚ AVX2 / SSE2ï¼‰

ğŸš€ æ•ˆèƒ½å„ªå‹¢
SIMD å‘é‡é‹ç®—ï¼ˆ128 / 256 / 512-bit å¯¬è³‡æ–™ï¼‰

é«˜åº¦æœ€ä½³åŒ–çš„è¨˜æ†¶é«”å°é½Šèˆ‡ cache-aware è¨­è¨ˆ

é‡å°å„ä»£ Intel æ¶æ§‹æ·±åº¦å„ªåŒ–ï¼ˆç‰¹åˆ¥æ˜¯ AVX2 èˆ‡ AVX-512ï¼‰

âš ï¸ é™åˆ¶èˆ‡æ³¨æ„äº‹é …
åƒ…é™æ–¼ x86 CPUï¼Œä¸æ”¯æ´ ARM

ç„¡ GPU ç‰ˆæœ¬ï¼ˆå¦‚ CUDA / OpenCLï¼‰

è³‡æ–™æ ¼å¼èˆ‡ memory alignment è¦æ±‚é«˜

ç›¸å° OpenCVã€Halide ç­‰è¼ƒåº•å±¤ã€ä¸æä¾›å°è£çš„é«˜éšç‰©ä»¶ä»‹é¢

ğŸ§  è‡ªè¡Œå¯¦ä½œ IPP é¢¨æ ¼ç¯„ä¾‹ï¼ˆC++ï¼‰
``` cpp
namespace simd {
    void add_float_avx2(const float* a, const float* b, float* out, size_t size);
    void add_float_sse(const float* a, const float* b, float* out, size_t size);
}

void add_float(const float* a, const float* b, float* out, size_t size) {
    if (cpu_supports_avx2()) {
        simd::add_float_avx2(a, b, out, size);
    } else {
        simd::add_float_sse(a, b, out, size);
    }
}
```
âœ… èˆ‡ IPP å…§éƒ¨ dispatching æ©Ÿåˆ¶ä¸€è‡´ï¼šå¤šç‰ˆæœ¬å¯¦ä½œã€runtime CPU æª¢æ¸¬ã€è‡ªå‹•é¸æ“‡æœ€ä½³ç‰ˆæœ¬

ğŸ“š å»¶ä¼¸è³‡æº
Intel IPP å®˜æ–¹ç¶²ç«™

Intel IPP API Reference

Linux å®‰è£å¥—ä»¶ï¼ˆOneAPIï¼‰ï¼š

``` bash
sudo apt install intel-oneapi-ipp-devel
```
ğŸ§© è‹¥éœ€ IPP æ›¿ä»£æ–¹æ¡ˆ
æ›¿ä»£åº«	ç‰¹æ€§
OpenCV + Halide	é«˜éšå°è£ä½†å¯è‡ªé¸ SIMD / OpenCL
xsimd / Vc	Header-only çš„ SIMD æ³›å‹åº«
hand-written intrinsics	è‡ªè¡Œæ§åˆ¶æ•ˆèƒ½ / å¯æ§æ€§æœ€é«˜

æœ¬ç­†è¨˜é©ç”¨æ–¼ç†Ÿæ‚‰ SIMD èˆ‡é«˜æ•ˆèƒ½ C++ é–‹ç™¼è€…ã€å½±åƒè™•ç†ç³»çµ±é–‹ç™¼è€…ã€æˆ–è‡ªè¡Œè¨­è¨ˆé¡ä¼¼ IPP æ¶æ§‹çš„åŸå§‹ç¢¼ç´šå¯¦ä½œè€…ã€‚

# Intel IPPï¼ˆIntegrated Performance Primitivesï¼‰ç°¡ä»‹èˆ‡ CPU å¯¦ä½œæ¶æ§‹

Intel IPP æ˜¯ä¸€å¥—é‡å° Intel CPU æ¶æ§‹é«˜åº¦æœ€ä½³åŒ–çš„å‡½å¼åº«ï¼Œæä¾› SIMD åŒ–çš„ä½éšé‹ç®—åŸèªï¼ˆprimitive functionsï¼‰ï¼Œå»£æ³›æ‡‰ç”¨æ–¼å½±åƒè™•ç†ã€è¨Šè™Ÿè™•ç†ã€åŠ å¯†ã€å£“ç¸®ç­‰é«˜æ•ˆèƒ½é ˜åŸŸã€‚

---

## ğŸ¯ ç›®æ¨™èˆ‡é©ç”¨å¹³å°

- **å¹³å°é™å®š**ï¼šx86 / x86_64 æ¶æ§‹ CPU
- **æœ€ä½³åŒ–æŒ‡ä»¤é›†**ï¼š
  - SSE2 / SSSE3
  - AVX / AVX2
  - AVX-512ï¼ˆå–æ±ºæ–¼ CPU æ”¯æ´ï¼‰

---

## ğŸ“¦ æ¨¡çµ„åˆ†é¡

| æ¨¡çµ„åç¨± | åŠŸèƒ½é¡åˆ¥ |
|----------|----------|
| `ipps`   | è¨Šè™Ÿè™•ç†ï¼Œå¦‚ FIRã€FFTã€æ¿¾æ³¢ç­‰ |
| `ippi`   | å½±åƒè™•ç†ï¼Œå¦‚ Resizeã€è‰²å½©è½‰æ› |
| `ippcv`  | Computer Visionï¼Œå¦‚é‚Šç·£åµæ¸¬ã€å½¢æ…‹å­¸ |
| `ippdc`  | è³‡æ–™å£“ç¸®ï¼Œå¦‚ Deflate / Zlib |
| `ippcp`  | åŠ è§£å¯†ï¼Œå¦‚ AESã€SHAã€RSA |

---

## âš™ï¸ åº•å±¤å¯¦ä½œåŸç†

- ä½¿ç”¨ **æ‰‹å¯« SIMD intrinsics æˆ– assembly** å¯¦ä½œ
- é€é CPU feature æª¢æ¸¬ï¼Œåœ¨åŸ·è¡Œéšæ®µé€²è¡Œ **dispatching**ï¼š
  - AVX-512 > AVX2 > SSE2ï¼ˆæ ¹æ“šæ”¯æ´æƒ…æ³è‡ªå‹• fallbackï¼‰
- æ”¯æ´ thread-safe åŸ·è¡Œï¼Œä½† IPP æœ¬èº«ä¸å…§å»ºå¤šåŸ·è¡Œç·’

---

## ğŸ§ª ä½¿ç”¨ç¯„ä¾‹ï¼šRGB è½‰ç°éš

```cpp
#include <ipp.h>

void convert_to_grayscale(const Ipp8u* pSrc, int srcStep, Ipp8u* pDst, int dstStep, IppiSize size) {
    IppStatus status = ippiRGBToGray_8u_C3C1R(pSrc, srcStep, pDst, dstStep, size);
    if (status != ippStsNoErr) {
        printf("IPP Error: %d\n", status);
    }
}
ğŸ“Œ æ­¤å‡½å¼æœƒè‡ªå‹•é¸æ“‡æœ€ä½³å¯¦ä½œç‰ˆæœ¬ï¼ˆå¦‚ AVX2 / SSE2ï¼‰

ğŸš€ æ•ˆèƒ½å„ªå‹¢
SIMD å‘é‡é‹ç®—ï¼ˆ128 / 256 / 512-bit å¯¬è³‡æ–™ï¼‰

é«˜åº¦æœ€ä½³åŒ–çš„è¨˜æ†¶é«”å°é½Šèˆ‡ cache-aware è¨­è¨ˆ

é‡å°å„ä»£ Intel æ¶æ§‹æ·±åº¦å„ªåŒ–ï¼ˆç‰¹åˆ¥æ˜¯ AVX2 èˆ‡ AVX-512ï¼‰

âš ï¸ é™åˆ¶èˆ‡æ³¨æ„äº‹é …
åƒ…é™æ–¼ x86 CPUï¼Œä¸æ”¯æ´ ARM

ç„¡ GPU ç‰ˆæœ¬ï¼ˆå¦‚ CUDA / OpenCLï¼‰

è³‡æ–™æ ¼å¼èˆ‡ memory alignment è¦æ±‚é«˜

ç›¸å° OpenCVã€Halide ç­‰è¼ƒåº•å±¤ã€ä¸æä¾›å°è£çš„é«˜éšç‰©ä»¶ä»‹é¢

ğŸ§  è‡ªè¡Œå¯¦ä½œ IPP é¢¨æ ¼ç¯„ä¾‹ï¼ˆC++ï¼‰
`` cpp
namespace simd {
    void add_float_avx2(const float* a, const float* b, float* out, size_t size);
    void add_float_sse(const float* a, const float* b, float* out, size_t size);
}

void add_float(const float* a, const float* b, float* out, size_t size) {
    if (cpu_supports_avx2()) {
        simd::add_float_avx2(a, b, out, size);
    } else {
        simd::add_float_sse(a, b, out, size);
    }
}
```
âœ… èˆ‡ IPP å…§éƒ¨ dispatching æ©Ÿåˆ¶ä¸€è‡´ï¼šå¤šç‰ˆæœ¬å¯¦ä½œã€runtime CPU æª¢æ¸¬ã€è‡ªå‹•é¸æ“‡æœ€ä½³ç‰ˆæœ¬

ğŸ“š å»¶ä¼¸è³‡æº
Intel IPP å®˜æ–¹ç¶²ç«™

Intel IPP API Reference

Linux å®‰è£å¥—ä»¶ï¼ˆOneAPIï¼‰ï¼š

```bash
sudo apt install intel-oneapi-ipp-devel
```
ğŸ§© è‹¥éœ€ IPP æ›¿ä»£æ–¹æ¡ˆ
æ›¿ä»£åº«	ç‰¹æ€§
OpenCV + Halide	é«˜éšå°è£ä½†å¯è‡ªé¸ SIMD / OpenCL
xsimd / Vc	Header-only çš„ SIMD æ³›å‹åº«
hand-written intrinsics	è‡ªè¡Œæ§åˆ¶æ•ˆèƒ½ / å¯æ§æ€§æœ€é«˜