/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [21:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [16:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  reg [15:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [16:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(in_data[70] | celloutsig_0_0z);
  assign celloutsig_0_46z = ~(celloutsig_0_4z | celloutsig_0_34z[4]);
  assign celloutsig_1_5z = ~(celloutsig_1_2z | celloutsig_1_4z[3]);
  assign celloutsig_0_5z = ~(celloutsig_0_4z | celloutsig_0_4z);
  assign celloutsig_1_9z = ~(celloutsig_1_4z[3] | celloutsig_1_5z);
  assign celloutsig_1_15z = ~(celloutsig_1_13z[2] | in_data[129]);
  assign celloutsig_0_6z = ~(celloutsig_0_2z[3] | celloutsig_0_5z);
  assign celloutsig_0_12z = ~(celloutsig_0_4z | celloutsig_0_11z[1]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | in_data[7]);
  assign celloutsig_0_13z = ~(celloutsig_0_12z | celloutsig_0_9z[6]);
  assign celloutsig_0_0z = ~(in_data[78] ^ in_data[58]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[0] ^ in_data[99]);
  assign celloutsig_1_19z = ~(celloutsig_1_14z ^ celloutsig_1_2z);
  assign celloutsig_0_10z = ~(celloutsig_0_1z ^ celloutsig_0_4z);
  assign celloutsig_0_7z = { in_data[81], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z } / { 1'h1, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_7z } / { 1'h1, celloutsig_0_9z[3:0], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[67:51] / { 1'h1, in_data[33:20], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_47z = celloutsig_0_19z[4] & ~(celloutsig_0_34z[2]);
  assign celloutsig_0_28z = celloutsig_0_8z[8] & ~(celloutsig_0_4z);
  assign celloutsig_0_29z = celloutsig_0_17z[3] & ~(celloutsig_0_15z[1]);
  assign celloutsig_0_3z = { in_data[45:42], celloutsig_0_0z } % { 1'h1, in_data[84], celloutsig_0_0z, celloutsig_0_1z, in_data[0] };
  assign celloutsig_1_4z = { celloutsig_1_0z[3:1], celloutsig_1_1z } % { 1'h1, in_data[146:144] };
  assign celloutsig_1_16z = { in_data[151:143], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_15z } % { 1'h1, in_data[139:135], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z } % { 1'h1, celloutsig_0_2z[10:9] };
  assign celloutsig_0_16z = celloutsig_0_15z % { 1'h1, celloutsig_0_2z[12:7], celloutsig_0_7z };
  assign celloutsig_0_17z = { celloutsig_0_15z[6], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_10z } % { 1'h1, celloutsig_0_2z[14:12] };
  assign celloutsig_0_19z = { celloutsig_0_3z[1:0], celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_15z } % { 1'h1, celloutsig_0_17z[1], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_0z = - in_data[177:174];
  assign celloutsig_1_6z = ~ { in_data[181:172], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_24z = ~ { in_data[59:54], celloutsig_0_15z };
  assign celloutsig_1_2z = in_data[101] & celloutsig_1_0z[1];
  assign celloutsig_1_8z = celloutsig_1_6z[12] & celloutsig_1_1z;
  assign celloutsig_1_14z = celloutsig_1_4z[3] & celloutsig_1_9z;
  assign celloutsig_1_18z = celloutsig_1_16z[15] & celloutsig_1_15z;
  assign celloutsig_1_10z = { celloutsig_1_4z[1:0], celloutsig_1_5z } >>> { celloutsig_1_0z[2:1], celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_10z } >>> { in_data[125:123], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_9z = celloutsig_0_8z[13:4] >>> { celloutsig_0_8z[11:8], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_14z[8:4], celloutsig_0_3z, celloutsig_0_4z } >>> { celloutsig_0_8z[15:7], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_34z = { celloutsig_0_24z[12:10], celloutsig_0_28z, celloutsig_0_13z } >>> { celloutsig_0_29z, celloutsig_0_17z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_8z = 16'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_8z = { in_data[15:6], celloutsig_0_6z, celloutsig_0_3z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
