-- File: m_flatten.vhd
-- Generated by MyHDL 0.9dev
-- Date: Sun Mar 15 06:22:40 2015


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use std.textio.all;

use work.pck_myhdl_09.all;

entity m_flatten is
    port (
        flat: out unsigned(255 downto 0)
    );
end entity m_flatten;


architecture MyHDL of m_flatten is





signal _flat: unsigned(255 downto 0);
signal mcol: unsigned(15 downto 0);

begin

mcol <= to_unsigned(0, 16);

_flat(256-1 downto 240) <= None;
_flat(240-1 downto 224) <= None;
_flat(224-1 downto 208) <= None;
_flat(208-1 downto 192) <= None;
_flat(192-1 downto 176) <= None;
_flat(176-1 downto 160) <= None;
_flat(160-1 downto 144) <= None;
_flat(144-1 downto 128) <= None;
_flat(128-1 downto 112) <= None;
_flat(112-1 downto 96) <= None;
_flat(96-1 downto 80) <= None;
_flat(80-1 downto 64) <= None;
_flat(64-1 downto 48) <= None;
_flat(48-1 downto 32) <= None;
_flat(32-1 downto 16) <= None;
_flat(16-1 downto 0) <= mcol(16-1 downto 0);



flat <= _flat;

end architecture MyHDL;
