Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sun May 14 10:17:28 2023
| Host             : DESKTOP-QANELNN running 64-bit major release  (build 9200)
| Command          : report_power -file Multi_Channel_top_power_routed.rpt -pb Multi_Channel_top_power_summary_routed.pb -rpx Multi_Channel_top_power_routed.rpx
| Design           : Multi_Channel_top
| Device           : xc7a35tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 20.211       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 20.046       |
| Device Static (W)        | 0.164        |
| Effective TJA (C/W)      | 2.8          |
| Max Ambient (C)          | 28.2         |
| Junction Temperature (C) | 81.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     3.773 |     4603 |       --- |             --- |
|   LUT as Logic |     3.313 |     1930 |     20800 |            9.28 |
|   Register     |     0.261 |     2275 |     41600 |            5.47 |
|   CARRY4       |     0.193 |      102 |      8150 |            1.25 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       86 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |        1 |     32600 |           <0.01 |
| Signals        |     7.012 |     4027 |       --- |             --- |
| Block RAM      |     0.031 |        2 |        50 |            4.00 |
| DSPs           |     6.644 |        8 |        90 |            8.89 |
| I/O            |     2.588 |       38 |       250 |           15.20 |
| Static Power   |     0.164 |          |           |                 |
| Total          |    20.211 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    17.619 |      17.534 |      0.085 |
| Vccaux    |       1.800 |     0.113 |       0.092 |      0.021 |
| Vcco33    |       3.300 |     0.712 |       0.711 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------+-----------+
| Name                                                                            | Power (W) |
+---------------------------------------------------------------------------------+-----------+
| Multi_Channel_top                                                               |    20.046 |
|   AD7606_1                                                                      |     1.030 |
|     volt_cal_1                                                                  |     0.094 |
|   Control_new                                                                   |     0.747 |
|   DAC_1                                                                         |     0.755 |
|     DAC_fifo_new                                                                |     0.039 |
|       U0                                                                        |     0.039 |
|         inst_fifo_gen                                                           |     0.039 |
|           gconvfifo.rf                                                          |     0.039 |
|             grf.rf                                                              |     0.039 |
|               gntv_or_sync_fifo.gl0.rd                                          |     0.016 |
|                 grss.rsts                                                       |     0.014 |
|                 rpntr                                                           |     0.002 |
|               gntv_or_sync_fifo.gl0.wr                                          |     0.021 |
|                 gwss.wsts                                                       |     0.002 |
|                 wpntr                                                           |     0.020 |
|               gntv_or_sync_fifo.mem                                             |     0.002 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                        |     0.002 |
|                   inst_blk_mem_gen                                              |     0.002 |
|                     gnbram.gnativebmg.native_blk_mem_gen                        |     0.002 |
|                       valid.cstr                                                |     0.002 |
|                         ramloop[0].ram.r                                        |     0.002 |
|                           prim_noinit.ram                                       |     0.002 |
|     SPI_Master_new                                                              |     0.175 |
|   DAC_2                                                                         |     0.829 |
|     DAC_fifo_new                                                                |     0.038 |
|       U0                                                                        |     0.038 |
|         inst_fifo_gen                                                           |     0.038 |
|           gconvfifo.rf                                                          |     0.038 |
|             grf.rf                                                              |     0.038 |
|               gntv_or_sync_fifo.gl0.rd                                          |     0.009 |
|                 grss.rsts                                                       |     0.007 |
|                 rpntr                                                           |     0.002 |
|               gntv_or_sync_fifo.gl0.wr                                          |     0.027 |
|                 gwss.wsts                                                       |     0.002 |
|                 wpntr                                                           |     0.026 |
|               gntv_or_sync_fifo.mem                                             |     0.002 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                        |     0.002 |
|                   inst_blk_mem_gen                                              |     0.002 |
|                     gnbram.gnativebmg.native_blk_mem_gen                        |     0.002 |
|                       valid.cstr                                                |     0.002 |
|                         ramloop[0].ram.r                                        |     0.002 |
|                           prim_noinit.ram                                       |     0.002 |
|     SPI_Master_new                                                              |     0.188 |
|   Uart_Output_new                                                               |     0.202 |
|   Voltage2Temp                                                                  |     2.114 |
|     MULTI_Voltage2temp_new                                                      |     1.086 |
|       U0                                                                        |     1.086 |
|         i_synth                                                                 |     1.086 |
|           device_supports_dsp.use_multadd_dsp                                   |     1.086 |
|             dsp48_multadd.multadd_usecase_inst                                  |     1.086 |
|               i_synth_option.i_synth_model                                      |     1.086 |
|                 opt_vx7.i_uniwrap                                               |     1.086 |
|   u_pid_contorl                                                                 |    11.028 |
|     Mul_P                                                                       |     0.982 |
|       U0                                                                        |     0.982 |
|         i_mult                                                                  |     0.982 |
|           gDSP.gDSP_only.iDSP                                                   |     0.982 |
|     Mul_PID_D                                                                   |     3.703 |
|       U0                                                                        |     3.703 |
|         i_synth                                                                 |     3.703 |
|           device_supports_dsp.use_multadd_dsp                                   |     3.703 |
|             dsp48s_multadd.separate.add                                         |     1.612 |
|               two_dsps.addsub0                                                  |     1.317 |
|                 i_synth_option.i_synth_model                                    |     1.317 |
|                   opt_vx7.i_uniwrap                                             |     1.317 |
|               two_dsps.pipelined1.addsub0_balance_reg                           |     0.295 |
|             dsp48s_multadd.separate.mult                                        |     2.091 |
|               gDSP.gDSP_only.iDSP                                               |     2.091 |
|                 use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |     0.115 |
|     Mul_PID_I                                                                   |     3.939 |
|       U0                                                                        |     3.939 |
|         i_synth                                                                 |     3.939 |
|           device_supports_dsp.use_multadd_dsp                                   |     3.939 |
|             dsp48s_multadd.separate.add                                         |     1.840 |
|               two_dsps.addsub0                                                  |     1.159 |
|                 i_synth_option.i_synth_model                                    |     1.159 |
|                   opt_vx7.i_uniwrap                                             |     1.159 |
|               two_dsps.pipelined1.addsub0_balance_reg                           |     0.681 |
|             dsp48s_multadd.separate.mult                                        |     2.099 |
|               gDSP.gDSP_only.iDSP                                               |     2.099 |
|                 use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |     0.110 |
|     PID_SUB_1_d                                                                 |     0.314 |
|       U0                                                                        |     0.314 |
|         xst_addsub                                                              |     0.314 |
|           i_baseblox.i_baseblox_addsub                                          |     0.314 |
|             no_pipelining.the_addsub                                            |     0.314 |
|               i_lut6.i_lut6_addsub                                              |     0.314 |
|                 i_q.i_simple.qreg                                               |     0.312 |
|     PID_SUB_2_d                                                                 |     0.310 |
|       U0                                                                        |     0.310 |
|         xst_addsub                                                              |     0.310 |
|           i_baseblox.i_baseblox_addsub                                          |     0.310 |
|             no_pipelining.the_addsub                                            |     0.310 |
|               i_lut6.i_lut6_addsub                                              |     0.310 |
|                 i_q.i_simple.qreg                                               |     0.243 |
|     PID_adder                                                                   |     0.386 |
|       U0                                                                        |     0.386 |
|         xst_addsub                                                              |     0.386 |
|           i_baseblox.i_baseblox_addsub                                          |     0.386 |
|             no_pipelining.the_addsub                                            |     0.386 |
|               i_lut6.i_lut6_addsub                                              |     0.386 |
|                 i_q.i_simple.qreg                                               |     0.252 |
|   uart_top_new                                                                  |     0.417 |
|     uart_send_fifo_new                                                          |     0.089 |
|       U0                                                                        |     0.089 |
|         inst_fifo_gen                                                           |     0.089 |
|           gconvfifo.rf                                                          |     0.089 |
|             grf.rf                                                              |     0.089 |
|               gntv_or_sync_fifo.gl0.rd                                          |     0.055 |
|                 grss.rsts                                                       |     0.023 |
|                   c1                                                            |    <0.001 |
|                   c2                                                            |     0.004 |
|                 rpntr                                                           |     0.032 |
|               gntv_or_sync_fifo.gl0.wr                                          |     0.006 |
|                 gwss.wsts                                                       |    <0.001 |
|                 wpntr                                                           |     0.005 |
|               gntv_or_sync_fifo.mem                                             |     0.028 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                        |     0.028 |
|                   inst_blk_mem_gen                                              |     0.028 |
|                     gnbram.gnativebmg.native_blk_mem_gen                        |     0.028 |
|                       valid.cstr                                                |     0.028 |
|                         ramloop[0].ram.r                                        |     0.028 |
|                           prim_noinit.ram                                       |     0.028 |
|     uart_sub_1                                                                  |     0.214 |
|       uart_rx_inst                                                              |     0.167 |
|       uart_tx_inst                                                              |     0.047 |
+---------------------------------------------------------------------------------+-----------+


