const e=JSON.parse('{"key":"v-6d2bdb57","path":"/en/train/eda/chip-circuit/Part_3-chip_flow/3_5_routing.html","title":"3.5 布线阶段","lang":"en-US","frontmatter":{"title":"3.5 布线阶段","order":5},"headers":[{"level":2,"title":"1. Gcell Grid","slug":"_1-gcell-grid","link":"#_1-gcell-grid","children":[]},{"level":2,"title":"2 Global Routing","slug":"_2-global-routing","link":"#_2-global-routing","children":[]},{"level":2,"title":"3 Track Assignment","slug":"_3-track-assignment","link":"#_3-track-assignment","children":[]},{"level":2,"title":"4 Detail Route","slug":"_4-detail-route","link":"#_4-detail-route","children":[]},{"level":2,"title":"5 Search and repair","slug":"_5-search-and-repair","link":"#_5-search-and-repair","children":[]},{"level":2,"title":"引用","slug":"引用","link":"#引用","children":[]}],"git":{"createdTime":1723131714000,"updatedTime":1723131714000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":1}]},"readingTime":{"minutes":4.06,"words":1217},"filePathRelative":"en/train/eda/chip-circuit/Part_3-chip_flow/3_5_routing.md","localizedDate":"August 8, 2024","excerpt":"<p>布局和时钟树综合之后进行布线操作。主要内容：完成标准单元的信号线的连接，布线工具需要考虑到布线拥塞消除、优化时序、减小耦合效应、消除窜扰、降低功耗、保证信号完整性等问题。<strong>由于电路规模庞大（百万，千万条），布线问题复杂，直接求解时间复杂度高，所以将布线分为全局布线和详细布线。</strong></p>\\n<h2> 1. Gcell Grid</h2>\\n<p>Gcell Grid是一个网格结构，用于在芯片布局中进行网格化的管理。它将芯片表面划分为一系列规则的方形或正交网格单元，每个单元称为一个Gcell。Gcell Grid的目的是简化布局、布线和实现流程，确保设计的时序和布线规则得到满足。</p>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{e as data};
