Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 29 01:12:05 2024
| Host         : hiccup running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     85.354        0.000                      0                16023        0.012        0.000                      0                16023        3.750        0.000                       0                 15585  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        85.354        0.000                      0                16023        0.012        0.000                      0                16023        3.750        0.000                       0                 15585  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       85.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.354ns  (required time - arrival time)
  Source:                 kbc/x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            kbc/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.600ns  (logic 6.621ns (45.349%)  route 7.979ns (54.651%))
  Logic Levels:           20  (CARRY4=10 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 104.858 - 100.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.638     5.159    kbc/clk_IBUF_BUFG
    SLICE_X3Y45          FDSE                                         r  kbc/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDSE (Prop_fdse_C_Q)         0.456     5.615 f  kbc/x_reg[1]/Q
                         net (fo=88, routed)          1.343     6.959    kbc/keyboard_x[1]
    SLICE_X2Y39          LUT3 (Prop_lut3_I0_O)        0.124     7.083 r  kbc/x[2]_i_135/O
                         net (fo=4, routed)           0.757     7.840    kbc/x[2]_i_135_n_0
    SLICE_X4Y37          LUT4 (Prop_lut4_I0_O)        0.124     7.964 r  kbc/x[2]_i_214/O
                         net (fo=1, routed)           0.000     7.964    kbc/x[2]_i_214_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.514 r  kbc/x_reg[2]_i_173/CO[3]
                         net (fo=1, routed)           0.000     8.514    kbc/x_reg[2]_i_173_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.742 r  kbc/x_reg[2]_i_141/CO[2]
                         net (fo=42, routed)          1.027     9.769    kbc/x_reg[2]_i_141_n_1
    SLICE_X1Y40          LUT2 (Prop_lut2_I1_O)        0.313    10.082 r  kbc/x[2]_i_169/O
                         net (fo=1, routed)           0.000    10.082    kbc/x[2]_i_169_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.480 r  kbc/x_reg[2]_i_122/CO[3]
                         net (fo=1, routed)           0.000    10.480    kbc/x_reg[2]_i_122_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.594 r  kbc/x_reg[2]_i_67/CO[3]
                         net (fo=1, routed)           0.000    10.594    kbc/x_reg[2]_i_67_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.928 r  kbc/x_reg[2]_i_49/O[1]
                         net (fo=3, routed)           0.846    11.774    kbc/x_reg[2]_i_49_n_6
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.331    12.105 r  kbc/x[2]_i_66/O
                         net (fo=2, routed)           1.032    13.137    kbc/x[2]_i_66_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I4_O)        0.352    13.489 r  kbc/x[2]_i_38/O
                         net (fo=2, routed)           0.961    14.451    kbc/x[2]_i_38_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I0_O)        0.348    14.799 r  kbc/x[2]_i_42/O
                         net (fo=1, routed)           0.000    14.799    kbc/x[2]_i_42_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.197 r  kbc/x_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.197    kbc/x_reg[2]_i_22_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.311 r  kbc/x_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.311    kbc/x_reg[2]_i_18_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.645 r  kbc/x_reg[2]_i_19/O[1]
                         net (fo=2, routed)           0.570    16.215    kbc/x_reg[2]_i_19_n_6
    SLICE_X1Y46          LUT2 (Prop_lut2_I0_O)        0.303    16.518 r  kbc/x[2]_i_21/O
                         net (fo=1, routed)           0.000    16.518    kbc/x[2]_i_21_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.098 r  kbc/x_reg[2]_i_17/O[2]
                         net (fo=1, routed)           0.497    17.595    kbc/x_reg[2]_i_17_n_5
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.302    17.897 r  kbc/x[2]_i_11/O
                         net (fo=1, routed)           0.000    17.897    kbc/x[2]_i_11_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    18.152 r  kbc/x_reg[2]_i_4/O[3]
                         net (fo=3, routed)           0.634    18.786    kbc/x_reg[2]_i_4_n_4
    SLICE_X3Y45          LUT4 (Prop_lut4_I3_O)        0.336    19.122 r  kbc/x[0]_i_2/O
                         net (fo=1, routed)           0.311    19.432    kbc/nolabel_line24/x_reg[0]_2
    SLICE_X4Y45          LUT5 (Prop_lut5_I2_O)        0.327    19.759 r  kbc/nolabel_line24/x[0]_i_1/O
                         net (fo=1, routed)           0.000    19.759    kbc/nolabel_line24_n_10
    SLICE_X4Y45          FDRE                                         r  kbc/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.517   104.858    kbc/clk_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  kbc/x_reg[0]/C
                         clock pessimism              0.260   105.118    
                         clock uncertainty           -0.035   105.083    
    SLICE_X4Y45          FDRE (Setup_fdre_C_D)        0.031   105.114    kbc/x_reg[0]
  -------------------------------------------------------------------
                         required time                        105.114    
                         arrival time                         -19.759    
  -------------------------------------------------------------------
                         slack                                 85.354    

Slack (MET) :             85.362ns  (required time - arrival time)
  Source:                 kbc/x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            kbc/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.634ns  (logic 6.389ns (43.660%)  route 8.245ns (56.340%))
  Logic Levels:           20  (CARRY4=10 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 104.860 - 100.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.638     5.159    kbc/clk_IBUF_BUFG
    SLICE_X3Y45          FDSE                                         r  kbc/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDSE (Prop_fdse_C_Q)         0.456     5.615 f  kbc/x_reg[1]/Q
                         net (fo=88, routed)          1.343     6.959    kbc/keyboard_x[1]
    SLICE_X2Y39          LUT3 (Prop_lut3_I0_O)        0.124     7.083 r  kbc/x[2]_i_135/O
                         net (fo=4, routed)           0.757     7.840    kbc/x[2]_i_135_n_0
    SLICE_X4Y37          LUT4 (Prop_lut4_I0_O)        0.124     7.964 r  kbc/x[2]_i_214/O
                         net (fo=1, routed)           0.000     7.964    kbc/x[2]_i_214_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.514 r  kbc/x_reg[2]_i_173/CO[3]
                         net (fo=1, routed)           0.000     8.514    kbc/x_reg[2]_i_173_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.742 r  kbc/x_reg[2]_i_141/CO[2]
                         net (fo=42, routed)          1.027     9.769    kbc/x_reg[2]_i_141_n_1
    SLICE_X1Y40          LUT2 (Prop_lut2_I1_O)        0.313    10.082 r  kbc/x[2]_i_169/O
                         net (fo=1, routed)           0.000    10.082    kbc/x[2]_i_169_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.480 r  kbc/x_reg[2]_i_122/CO[3]
                         net (fo=1, routed)           0.000    10.480    kbc/x_reg[2]_i_122_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.594 r  kbc/x_reg[2]_i_67/CO[3]
                         net (fo=1, routed)           0.000    10.594    kbc/x_reg[2]_i_67_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.928 r  kbc/x_reg[2]_i_49/O[1]
                         net (fo=3, routed)           0.846    11.774    kbc/x_reg[2]_i_49_n_6
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.331    12.105 r  kbc/x[2]_i_66/O
                         net (fo=2, routed)           1.032    13.137    kbc/x[2]_i_66_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I4_O)        0.352    13.489 r  kbc/x[2]_i_38/O
                         net (fo=2, routed)           0.961    14.451    kbc/x[2]_i_38_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I0_O)        0.348    14.799 r  kbc/x[2]_i_42/O
                         net (fo=1, routed)           0.000    14.799    kbc/x[2]_i_42_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.197 r  kbc/x_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.197    kbc/x_reg[2]_i_22_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.311 r  kbc/x_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.311    kbc/x_reg[2]_i_18_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.645 r  kbc/x_reg[2]_i_19/O[1]
                         net (fo=2, routed)           0.570    16.215    kbc/x_reg[2]_i_19_n_6
    SLICE_X1Y46          LUT2 (Prop_lut2_I0_O)        0.303    16.518 r  kbc/x[2]_i_21/O
                         net (fo=1, routed)           0.000    16.518    kbc/x[2]_i_21_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.098 r  kbc/x_reg[2]_i_17/O[2]
                         net (fo=1, routed)           0.497    17.595    kbc/x_reg[2]_i_17_n_5
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.302    17.897 r  kbc/x[2]_i_11/O
                         net (fo=1, routed)           0.000    17.897    kbc/x[2]_i_11_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    18.152 r  kbc/x_reg[2]_i_4/O[3]
                         net (fo=3, routed)           0.637    18.789    kbc/nolabel_line24/O[3]
    SLICE_X3Y45          LUT5 (Prop_lut5_I0_O)        0.307    19.096 r  kbc/nolabel_line24/x[2]_i_2/O
                         net (fo=1, routed)           0.573    19.669    kbc/nolabel_line24/x[2]_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124    19.793 r  kbc/nolabel_line24/x[2]_i_1/O
                         net (fo=1, routed)           0.000    19.793    kbc/nolabel_line24_n_0
    SLICE_X3Y45          FDRE                                         r  kbc/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.519   104.860    kbc/clk_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  kbc/x_reg[2]/C
                         clock pessimism              0.299   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X3Y45          FDRE (Setup_fdre_C_D)        0.031   105.155    kbc/x_reg[2]
  -------------------------------------------------------------------
                         required time                        105.155    
                         arrival time                         -19.793    
  -------------------------------------------------------------------
                         slack                                 85.362    

Slack (MET) :             85.782ns  (required time - arrival time)
  Source:                 kbc/x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            kbc/x_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.212ns  (logic 6.389ns (44.956%)  route 7.823ns (55.044%))
  Logic Levels:           20  (CARRY4=10 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 104.860 - 100.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.638     5.159    kbc/clk_IBUF_BUFG
    SLICE_X3Y45          FDSE                                         r  kbc/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDSE (Prop_fdse_C_Q)         0.456     5.615 f  kbc/x_reg[1]/Q
                         net (fo=88, routed)          1.343     6.959    kbc/keyboard_x[1]
    SLICE_X2Y39          LUT3 (Prop_lut3_I0_O)        0.124     7.083 r  kbc/x[2]_i_135/O
                         net (fo=4, routed)           0.757     7.840    kbc/x[2]_i_135_n_0
    SLICE_X4Y37          LUT4 (Prop_lut4_I0_O)        0.124     7.964 r  kbc/x[2]_i_214/O
                         net (fo=1, routed)           0.000     7.964    kbc/x[2]_i_214_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.514 r  kbc/x_reg[2]_i_173/CO[3]
                         net (fo=1, routed)           0.000     8.514    kbc/x_reg[2]_i_173_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.742 r  kbc/x_reg[2]_i_141/CO[2]
                         net (fo=42, routed)          1.027     9.769    kbc/x_reg[2]_i_141_n_1
    SLICE_X1Y40          LUT2 (Prop_lut2_I1_O)        0.313    10.082 r  kbc/x[2]_i_169/O
                         net (fo=1, routed)           0.000    10.082    kbc/x[2]_i_169_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.480 r  kbc/x_reg[2]_i_122/CO[3]
                         net (fo=1, routed)           0.000    10.480    kbc/x_reg[2]_i_122_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.594 r  kbc/x_reg[2]_i_67/CO[3]
                         net (fo=1, routed)           0.000    10.594    kbc/x_reg[2]_i_67_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.928 r  kbc/x_reg[2]_i_49/O[1]
                         net (fo=3, routed)           0.846    11.774    kbc/x_reg[2]_i_49_n_6
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.331    12.105 r  kbc/x[2]_i_66/O
                         net (fo=2, routed)           1.032    13.137    kbc/x[2]_i_66_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I4_O)        0.352    13.489 r  kbc/x[2]_i_38/O
                         net (fo=2, routed)           0.961    14.451    kbc/x[2]_i_38_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I0_O)        0.348    14.799 r  kbc/x[2]_i_42/O
                         net (fo=1, routed)           0.000    14.799    kbc/x[2]_i_42_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.197 r  kbc/x_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.197    kbc/x_reg[2]_i_22_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.311 r  kbc/x_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.311    kbc/x_reg[2]_i_18_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.645 r  kbc/x_reg[2]_i_19/O[1]
                         net (fo=2, routed)           0.570    16.215    kbc/x_reg[2]_i_19_n_6
    SLICE_X1Y46          LUT2 (Prop_lut2_I0_O)        0.303    16.518 r  kbc/x[2]_i_21/O
                         net (fo=1, routed)           0.000    16.518    kbc/x[2]_i_21_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.098 r  kbc/x_reg[2]_i_17/O[2]
                         net (fo=1, routed)           0.497    17.595    kbc/x_reg[2]_i_17_n_5
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.302    17.897 r  kbc/x[2]_i_11/O
                         net (fo=1, routed)           0.000    17.897    kbc/x[2]_i_11_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    18.152 r  kbc/x_reg[2]_i_4/O[3]
                         net (fo=3, routed)           0.634    18.786    kbc/x_reg[2]_i_4_n_4
    SLICE_X3Y45          LUT4 (Prop_lut4_I0_O)        0.307    19.093 r  kbc/x[1]_i_2/O
                         net (fo=1, routed)           0.154    19.247    kbc/nolabel_line24/x_reg[1]_1
    SLICE_X3Y45          LUT6 (Prop_lut6_I3_O)        0.124    19.371 r  kbc/nolabel_line24/x[1]_i_1/O
                         net (fo=1, routed)           0.000    19.371    kbc/nolabel_line24_n_9
    SLICE_X3Y45          FDSE                                         r  kbc/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.519   104.860    kbc/clk_IBUF_BUFG
    SLICE_X3Y45          FDSE                                         r  kbc/x_reg[1]/C
                         clock pessimism              0.299   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X3Y45          FDSE (Setup_fdse_C_D)        0.029   105.153    kbc/x_reg[1]
  -------------------------------------------------------------------
                         required time                        105.153    
                         arrival time                         -19.371    
  -------------------------------------------------------------------
                         slack                                 85.782    

Slack (MET) :             90.573ns  (required time - arrival time)
  Source:                 fsmc/pwme/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            fsmc/pwme/current_clk_cycles_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 8.532ns (91.576%)  route 0.785ns (8.424%))
  Logic Levels:           64  (CARRY4=64)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.635     5.156    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  fsmc/pwme/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.775     6.387    fsmc/pwme/current_clk_cycles_reg[1]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  fsmc/pwme/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.061    fsmc/pwme/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  fsmc/pwme/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    fsmc/pwme/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  fsmc/pwme/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    fsmc/pwme/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  fsmc/pwme/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    fsmc/pwme/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  fsmc/pwme/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    fsmc/pwme/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  fsmc/pwme/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.631    fsmc/pwme/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  fsmc/pwme/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.745    fsmc/pwme/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  fsmc/pwme/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.859    fsmc/pwme/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  fsmc/pwme/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.973    fsmc/pwme/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  fsmc/pwme/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.087    fsmc/pwme/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.201 r  fsmc/pwme/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.201    fsmc/pwme/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  fsmc/pwme/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.315    fsmc/pwme/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  fsmc/pwme/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.429    fsmc/pwme/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  fsmc/pwme/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    fsmc/pwme/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  fsmc/pwme/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.657    fsmc/pwme/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  fsmc/pwme/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.771    fsmc/pwme/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.885 r  fsmc/pwme/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    fsmc/pwme/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  fsmc/pwme/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.999    fsmc/pwme/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  fsmc/pwme/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.113    fsmc/pwme/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  fsmc/pwme/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    fsmc/pwme/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  fsmc/pwme/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.350    fsmc/pwme/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  fsmc/pwme/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.464    fsmc/pwme/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  fsmc/pwme/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    fsmc/pwme/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  fsmc/pwme/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    fsmc/pwme/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  fsmc/pwme/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    fsmc/pwme/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  fsmc/pwme/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    fsmc/pwme/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  fsmc/pwme/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.034    fsmc/pwme/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  fsmc/pwme/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.148    fsmc/pwme/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.262 r  fsmc/pwme/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    fsmc/pwme/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.376 r  fsmc/pwme/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.376    fsmc/pwme/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.490 r  fsmc/pwme/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.490    fsmc/pwme/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.604 r  fsmc/pwme/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.604    fsmc/pwme/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.718 r  fsmc/pwme/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.718    fsmc/pwme/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.832 r  fsmc/pwme/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.832    fsmc/pwme/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.946 r  fsmc/pwme/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.946    fsmc/pwme/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.060 r  fsmc/pwme/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.060    fsmc/pwme/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.174 r  fsmc/pwme/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.174    fsmc/pwme/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.288 r  fsmc/pwme/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.288    fsmc/pwme/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.402 r  fsmc/pwme/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.402    fsmc/pwme/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.516 r  fsmc/pwme/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.516    fsmc/pwme/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.630 r  fsmc/pwme/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.630    fsmc/pwme/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.744 r  fsmc/pwme/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.744    fsmc/pwme/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.858 r  fsmc/pwme/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.858    fsmc/pwme/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.972 r  fsmc/pwme/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.972    fsmc/pwme/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.086 r  fsmc/pwme/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.086    fsmc/pwme/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.200 r  fsmc/pwme/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.201    fsmc/pwme/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.315 r  fsmc/pwme/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.315    fsmc/pwme/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.429 r  fsmc/pwme/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.429    fsmc/pwme/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.543 r  fsmc/pwme/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.543    fsmc/pwme/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.657 r  fsmc/pwme/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.657    fsmc/pwme/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.771 r  fsmc/pwme/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.771    fsmc/pwme/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.885 r  fsmc/pwme/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.885    fsmc/pwme/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.999 r  fsmc/pwme/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.999    fsmc/pwme/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.113 r  fsmc/pwme/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.113    fsmc/pwme/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.227 r  fsmc/pwme/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.227    fsmc/pwme/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.341 r  fsmc/pwme/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.341    fsmc/pwme/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.455 r  fsmc/pwme/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.455    fsmc/pwme/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.569 r  fsmc/pwme/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.569    fsmc/pwme/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.683 r  fsmc/pwme/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.683    fsmc/pwme/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.797 r  fsmc/pwme/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.797    fsmc/pwme/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.911 r  fsmc/pwme/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.911    fsmc/pwme/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.025 r  fsmc/pwme/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    fsmc/pwme/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  fsmc/pwme/current_clk_cycles_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.139    fsmc/pwme/current_clk_cycles_reg[248]_i_1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.473 r  fsmc/pwme/current_clk_cycles_reg[252]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.473    fsmc/pwme/current_clk_cycles_reg[252]_i_1_n_6
    SLICE_X7Y67          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.499   104.840    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[253]/C
                         clock pessimism              0.180   105.020    
                         clock uncertainty           -0.035   104.984    
    SLICE_X7Y67          FDRE (Setup_fdre_C_D)        0.062   105.046    fsmc/pwme/current_clk_cycles_reg[253]
  -------------------------------------------------------------------
                         required time                        105.046    
                         arrival time                         -14.473    
  -------------------------------------------------------------------
                         slack                                 90.573    

Slack (MET) :             90.594ns  (required time - arrival time)
  Source:                 fsmc/pwme/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            fsmc/pwme/current_clk_cycles_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.296ns  (logic 8.511ns (91.557%)  route 0.785ns (8.443%))
  Logic Levels:           64  (CARRY4=64)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.635     5.156    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  fsmc/pwme/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.775     6.387    fsmc/pwme/current_clk_cycles_reg[1]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  fsmc/pwme/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.061    fsmc/pwme/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  fsmc/pwme/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    fsmc/pwme/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  fsmc/pwme/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    fsmc/pwme/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  fsmc/pwme/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    fsmc/pwme/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  fsmc/pwme/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    fsmc/pwme/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  fsmc/pwme/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.631    fsmc/pwme/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  fsmc/pwme/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.745    fsmc/pwme/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  fsmc/pwme/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.859    fsmc/pwme/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  fsmc/pwme/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.973    fsmc/pwme/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  fsmc/pwme/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.087    fsmc/pwme/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.201 r  fsmc/pwme/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.201    fsmc/pwme/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  fsmc/pwme/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.315    fsmc/pwme/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  fsmc/pwme/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.429    fsmc/pwme/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  fsmc/pwme/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    fsmc/pwme/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  fsmc/pwme/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.657    fsmc/pwme/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  fsmc/pwme/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.771    fsmc/pwme/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.885 r  fsmc/pwme/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    fsmc/pwme/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  fsmc/pwme/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.999    fsmc/pwme/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  fsmc/pwme/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.113    fsmc/pwme/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  fsmc/pwme/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    fsmc/pwme/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  fsmc/pwme/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.350    fsmc/pwme/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  fsmc/pwme/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.464    fsmc/pwme/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  fsmc/pwme/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    fsmc/pwme/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  fsmc/pwme/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    fsmc/pwme/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  fsmc/pwme/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    fsmc/pwme/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  fsmc/pwme/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    fsmc/pwme/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  fsmc/pwme/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.034    fsmc/pwme/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  fsmc/pwme/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.148    fsmc/pwme/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.262 r  fsmc/pwme/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    fsmc/pwme/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.376 r  fsmc/pwme/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.376    fsmc/pwme/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.490 r  fsmc/pwme/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.490    fsmc/pwme/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.604 r  fsmc/pwme/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.604    fsmc/pwme/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.718 r  fsmc/pwme/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.718    fsmc/pwme/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.832 r  fsmc/pwme/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.832    fsmc/pwme/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.946 r  fsmc/pwme/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.946    fsmc/pwme/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.060 r  fsmc/pwme/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.060    fsmc/pwme/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.174 r  fsmc/pwme/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.174    fsmc/pwme/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.288 r  fsmc/pwme/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.288    fsmc/pwme/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.402 r  fsmc/pwme/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.402    fsmc/pwme/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.516 r  fsmc/pwme/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.516    fsmc/pwme/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.630 r  fsmc/pwme/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.630    fsmc/pwme/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.744 r  fsmc/pwme/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.744    fsmc/pwme/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.858 r  fsmc/pwme/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.858    fsmc/pwme/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.972 r  fsmc/pwme/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.972    fsmc/pwme/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.086 r  fsmc/pwme/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.086    fsmc/pwme/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.200 r  fsmc/pwme/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.201    fsmc/pwme/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.315 r  fsmc/pwme/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.315    fsmc/pwme/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.429 r  fsmc/pwme/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.429    fsmc/pwme/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.543 r  fsmc/pwme/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.543    fsmc/pwme/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.657 r  fsmc/pwme/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.657    fsmc/pwme/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.771 r  fsmc/pwme/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.771    fsmc/pwme/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.885 r  fsmc/pwme/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.885    fsmc/pwme/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.999 r  fsmc/pwme/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.999    fsmc/pwme/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.113 r  fsmc/pwme/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.113    fsmc/pwme/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.227 r  fsmc/pwme/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.227    fsmc/pwme/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.341 r  fsmc/pwme/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.341    fsmc/pwme/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.455 r  fsmc/pwme/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.455    fsmc/pwme/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.569 r  fsmc/pwme/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.569    fsmc/pwme/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.683 r  fsmc/pwme/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.683    fsmc/pwme/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.797 r  fsmc/pwme/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.797    fsmc/pwme/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.911 r  fsmc/pwme/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.911    fsmc/pwme/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.025 r  fsmc/pwme/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    fsmc/pwme/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  fsmc/pwme/current_clk_cycles_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.139    fsmc/pwme/current_clk_cycles_reg[248]_i_1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.452 r  fsmc/pwme/current_clk_cycles_reg[252]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.452    fsmc/pwme/current_clk_cycles_reg[252]_i_1_n_4
    SLICE_X7Y67          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.499   104.840    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[255]/C
                         clock pessimism              0.180   105.020    
                         clock uncertainty           -0.035   104.984    
    SLICE_X7Y67          FDRE (Setup_fdre_C_D)        0.062   105.046    fsmc/pwme/current_clk_cycles_reg[255]
  -------------------------------------------------------------------
                         required time                        105.046    
                         arrival time                         -14.452    
  -------------------------------------------------------------------
                         slack                                 90.594    

Slack (MET) :             90.668ns  (required time - arrival time)
  Source:                 fsmc/pwme/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            fsmc/pwme/current_clk_cycles_reg[254]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 8.437ns (91.489%)  route 0.785ns (8.510%))
  Logic Levels:           64  (CARRY4=64)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.635     5.156    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  fsmc/pwme/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.775     6.387    fsmc/pwme/current_clk_cycles_reg[1]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  fsmc/pwme/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.061    fsmc/pwme/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  fsmc/pwme/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    fsmc/pwme/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  fsmc/pwme/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    fsmc/pwme/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  fsmc/pwme/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    fsmc/pwme/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  fsmc/pwme/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    fsmc/pwme/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  fsmc/pwme/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.631    fsmc/pwme/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  fsmc/pwme/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.745    fsmc/pwme/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  fsmc/pwme/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.859    fsmc/pwme/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  fsmc/pwme/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.973    fsmc/pwme/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  fsmc/pwme/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.087    fsmc/pwme/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.201 r  fsmc/pwme/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.201    fsmc/pwme/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  fsmc/pwme/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.315    fsmc/pwme/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  fsmc/pwme/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.429    fsmc/pwme/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  fsmc/pwme/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    fsmc/pwme/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  fsmc/pwme/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.657    fsmc/pwme/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  fsmc/pwme/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.771    fsmc/pwme/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.885 r  fsmc/pwme/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    fsmc/pwme/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  fsmc/pwme/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.999    fsmc/pwme/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  fsmc/pwme/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.113    fsmc/pwme/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  fsmc/pwme/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    fsmc/pwme/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  fsmc/pwme/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.350    fsmc/pwme/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  fsmc/pwme/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.464    fsmc/pwme/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  fsmc/pwme/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    fsmc/pwme/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  fsmc/pwme/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    fsmc/pwme/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  fsmc/pwme/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    fsmc/pwme/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  fsmc/pwme/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    fsmc/pwme/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  fsmc/pwme/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.034    fsmc/pwme/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  fsmc/pwme/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.148    fsmc/pwme/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.262 r  fsmc/pwme/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    fsmc/pwme/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.376 r  fsmc/pwme/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.376    fsmc/pwme/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.490 r  fsmc/pwme/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.490    fsmc/pwme/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.604 r  fsmc/pwme/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.604    fsmc/pwme/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.718 r  fsmc/pwme/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.718    fsmc/pwme/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.832 r  fsmc/pwme/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.832    fsmc/pwme/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.946 r  fsmc/pwme/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.946    fsmc/pwme/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.060 r  fsmc/pwme/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.060    fsmc/pwme/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.174 r  fsmc/pwme/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.174    fsmc/pwme/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.288 r  fsmc/pwme/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.288    fsmc/pwme/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.402 r  fsmc/pwme/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.402    fsmc/pwme/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.516 r  fsmc/pwme/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.516    fsmc/pwme/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.630 r  fsmc/pwme/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.630    fsmc/pwme/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.744 r  fsmc/pwme/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.744    fsmc/pwme/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.858 r  fsmc/pwme/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.858    fsmc/pwme/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.972 r  fsmc/pwme/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.972    fsmc/pwme/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.086 r  fsmc/pwme/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.086    fsmc/pwme/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.200 r  fsmc/pwme/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.201    fsmc/pwme/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.315 r  fsmc/pwme/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.315    fsmc/pwme/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.429 r  fsmc/pwme/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.429    fsmc/pwme/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.543 r  fsmc/pwme/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.543    fsmc/pwme/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.657 r  fsmc/pwme/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.657    fsmc/pwme/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.771 r  fsmc/pwme/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.771    fsmc/pwme/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.885 r  fsmc/pwme/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.885    fsmc/pwme/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.999 r  fsmc/pwme/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.999    fsmc/pwme/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.113 r  fsmc/pwme/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.113    fsmc/pwme/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.227 r  fsmc/pwme/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.227    fsmc/pwme/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.341 r  fsmc/pwme/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.341    fsmc/pwme/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.455 r  fsmc/pwme/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.455    fsmc/pwme/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.569 r  fsmc/pwme/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.569    fsmc/pwme/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.683 r  fsmc/pwme/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.683    fsmc/pwme/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.797 r  fsmc/pwme/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.797    fsmc/pwme/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.911 r  fsmc/pwme/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.911    fsmc/pwme/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.025 r  fsmc/pwme/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    fsmc/pwme/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  fsmc/pwme/current_clk_cycles_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.139    fsmc/pwme/current_clk_cycles_reg[248]_i_1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.378 r  fsmc/pwme/current_clk_cycles_reg[252]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.378    fsmc/pwme/current_clk_cycles_reg[252]_i_1_n_5
    SLICE_X7Y67          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.499   104.840    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[254]/C
                         clock pessimism              0.180   105.020    
                         clock uncertainty           -0.035   104.984    
    SLICE_X7Y67          FDRE (Setup_fdre_C_D)        0.062   105.046    fsmc/pwme/current_clk_cycles_reg[254]
  -------------------------------------------------------------------
                         required time                        105.046    
                         arrival time                         -14.378    
  -------------------------------------------------------------------
                         slack                                 90.668    

Slack (MET) :             90.684ns  (required time - arrival time)
  Source:                 fsmc/pwme/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            fsmc/pwme/current_clk_cycles_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 8.421ns (91.475%)  route 0.785ns (8.525%))
  Logic Levels:           64  (CARRY4=64)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.635     5.156    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  fsmc/pwme/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.775     6.387    fsmc/pwme/current_clk_cycles_reg[1]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  fsmc/pwme/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.061    fsmc/pwme/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  fsmc/pwme/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    fsmc/pwme/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  fsmc/pwme/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    fsmc/pwme/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  fsmc/pwme/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    fsmc/pwme/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  fsmc/pwme/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    fsmc/pwme/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  fsmc/pwme/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.631    fsmc/pwme/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  fsmc/pwme/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.745    fsmc/pwme/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  fsmc/pwme/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.859    fsmc/pwme/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  fsmc/pwme/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.973    fsmc/pwme/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  fsmc/pwme/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.087    fsmc/pwme/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.201 r  fsmc/pwme/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.201    fsmc/pwme/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  fsmc/pwme/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.315    fsmc/pwme/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  fsmc/pwme/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.429    fsmc/pwme/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  fsmc/pwme/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    fsmc/pwme/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  fsmc/pwme/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.657    fsmc/pwme/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  fsmc/pwme/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.771    fsmc/pwme/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.885 r  fsmc/pwme/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    fsmc/pwme/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  fsmc/pwme/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.999    fsmc/pwme/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  fsmc/pwme/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.113    fsmc/pwme/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  fsmc/pwme/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    fsmc/pwme/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  fsmc/pwme/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.350    fsmc/pwme/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  fsmc/pwme/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.464    fsmc/pwme/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  fsmc/pwme/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    fsmc/pwme/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  fsmc/pwme/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    fsmc/pwme/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  fsmc/pwme/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    fsmc/pwme/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  fsmc/pwme/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    fsmc/pwme/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  fsmc/pwme/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.034    fsmc/pwme/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  fsmc/pwme/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.148    fsmc/pwme/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.262 r  fsmc/pwme/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    fsmc/pwme/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.376 r  fsmc/pwme/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.376    fsmc/pwme/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.490 r  fsmc/pwme/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.490    fsmc/pwme/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.604 r  fsmc/pwme/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.604    fsmc/pwme/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.718 r  fsmc/pwme/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.718    fsmc/pwme/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.832 r  fsmc/pwme/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.832    fsmc/pwme/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.946 r  fsmc/pwme/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.946    fsmc/pwme/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.060 r  fsmc/pwme/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.060    fsmc/pwme/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.174 r  fsmc/pwme/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.174    fsmc/pwme/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.288 r  fsmc/pwme/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.288    fsmc/pwme/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.402 r  fsmc/pwme/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.402    fsmc/pwme/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.516 r  fsmc/pwme/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.516    fsmc/pwme/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.630 r  fsmc/pwme/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.630    fsmc/pwme/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.744 r  fsmc/pwme/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.744    fsmc/pwme/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.858 r  fsmc/pwme/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.858    fsmc/pwme/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.972 r  fsmc/pwme/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.972    fsmc/pwme/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.086 r  fsmc/pwme/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.086    fsmc/pwme/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.200 r  fsmc/pwme/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.201    fsmc/pwme/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.315 r  fsmc/pwme/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.315    fsmc/pwme/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.429 r  fsmc/pwme/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.429    fsmc/pwme/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.543 r  fsmc/pwme/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.543    fsmc/pwme/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.657 r  fsmc/pwme/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.657    fsmc/pwme/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.771 r  fsmc/pwme/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.771    fsmc/pwme/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.885 r  fsmc/pwme/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.885    fsmc/pwme/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.999 r  fsmc/pwme/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.999    fsmc/pwme/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.113 r  fsmc/pwme/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.113    fsmc/pwme/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.227 r  fsmc/pwme/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.227    fsmc/pwme/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.341 r  fsmc/pwme/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.341    fsmc/pwme/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.455 r  fsmc/pwme/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.455    fsmc/pwme/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.569 r  fsmc/pwme/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.569    fsmc/pwme/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.683 r  fsmc/pwme/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.683    fsmc/pwme/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.797 r  fsmc/pwme/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.797    fsmc/pwme/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.911 r  fsmc/pwme/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.911    fsmc/pwme/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.025 r  fsmc/pwme/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    fsmc/pwme/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  fsmc/pwme/current_clk_cycles_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.139    fsmc/pwme/current_clk_cycles_reg[248]_i_1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.362 r  fsmc/pwme/current_clk_cycles_reg[252]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.362    fsmc/pwme/current_clk_cycles_reg[252]_i_1_n_7
    SLICE_X7Y67          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.499   104.840    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[252]/C
                         clock pessimism              0.180   105.020    
                         clock uncertainty           -0.035   104.984    
    SLICE_X7Y67          FDRE (Setup_fdre_C_D)        0.062   105.046    fsmc/pwme/current_clk_cycles_reg[252]
  -------------------------------------------------------------------
                         required time                        105.046    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                 90.684    

Slack (MET) :             90.688ns  (required time - arrival time)
  Source:                 fsmc/pwme/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            fsmc/pwme/current_clk_cycles_reg[249]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 8.418ns (91.472%)  route 0.785ns (8.528%))
  Logic Levels:           63  (CARRY4=63)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.635     5.156    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  fsmc/pwme/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.775     6.387    fsmc/pwme/current_clk_cycles_reg[1]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  fsmc/pwme/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.061    fsmc/pwme/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  fsmc/pwme/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    fsmc/pwme/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  fsmc/pwme/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    fsmc/pwme/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  fsmc/pwme/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    fsmc/pwme/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  fsmc/pwme/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    fsmc/pwme/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  fsmc/pwme/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.631    fsmc/pwme/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  fsmc/pwme/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.745    fsmc/pwme/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  fsmc/pwme/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.859    fsmc/pwme/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  fsmc/pwme/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.973    fsmc/pwme/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  fsmc/pwme/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.087    fsmc/pwme/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.201 r  fsmc/pwme/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.201    fsmc/pwme/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  fsmc/pwme/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.315    fsmc/pwme/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  fsmc/pwme/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.429    fsmc/pwme/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  fsmc/pwme/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    fsmc/pwme/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  fsmc/pwme/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.657    fsmc/pwme/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  fsmc/pwme/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.771    fsmc/pwme/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.885 r  fsmc/pwme/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    fsmc/pwme/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  fsmc/pwme/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.999    fsmc/pwme/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  fsmc/pwme/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.113    fsmc/pwme/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  fsmc/pwme/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    fsmc/pwme/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  fsmc/pwme/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.350    fsmc/pwme/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  fsmc/pwme/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.464    fsmc/pwme/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  fsmc/pwme/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    fsmc/pwme/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  fsmc/pwme/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    fsmc/pwme/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  fsmc/pwme/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    fsmc/pwme/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  fsmc/pwme/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    fsmc/pwme/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  fsmc/pwme/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.034    fsmc/pwme/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  fsmc/pwme/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.148    fsmc/pwme/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.262 r  fsmc/pwme/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    fsmc/pwme/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.376 r  fsmc/pwme/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.376    fsmc/pwme/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.490 r  fsmc/pwme/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.490    fsmc/pwme/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.604 r  fsmc/pwme/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.604    fsmc/pwme/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.718 r  fsmc/pwme/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.718    fsmc/pwme/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.832 r  fsmc/pwme/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.832    fsmc/pwme/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.946 r  fsmc/pwme/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.946    fsmc/pwme/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.060 r  fsmc/pwme/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.060    fsmc/pwme/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.174 r  fsmc/pwme/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.174    fsmc/pwme/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.288 r  fsmc/pwme/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.288    fsmc/pwme/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.402 r  fsmc/pwme/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.402    fsmc/pwme/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.516 r  fsmc/pwme/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.516    fsmc/pwme/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.630 r  fsmc/pwme/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.630    fsmc/pwme/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.744 r  fsmc/pwme/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.744    fsmc/pwme/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.858 r  fsmc/pwme/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.858    fsmc/pwme/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.972 r  fsmc/pwme/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.972    fsmc/pwme/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.086 r  fsmc/pwme/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.086    fsmc/pwme/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.200 r  fsmc/pwme/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.201    fsmc/pwme/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.315 r  fsmc/pwme/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.315    fsmc/pwme/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.429 r  fsmc/pwme/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.429    fsmc/pwme/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.543 r  fsmc/pwme/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.543    fsmc/pwme/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.657 r  fsmc/pwme/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.657    fsmc/pwme/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.771 r  fsmc/pwme/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.771    fsmc/pwme/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.885 r  fsmc/pwme/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.885    fsmc/pwme/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.999 r  fsmc/pwme/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.999    fsmc/pwme/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.113 r  fsmc/pwme/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.113    fsmc/pwme/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.227 r  fsmc/pwme/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.227    fsmc/pwme/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.341 r  fsmc/pwme/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.341    fsmc/pwme/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.455 r  fsmc/pwme/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.455    fsmc/pwme/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.569 r  fsmc/pwme/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.569    fsmc/pwme/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.683 r  fsmc/pwme/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.683    fsmc/pwme/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.797 r  fsmc/pwme/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.797    fsmc/pwme/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.911 r  fsmc/pwme/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.911    fsmc/pwme/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.025 r  fsmc/pwme/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    fsmc/pwme/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.359 r  fsmc/pwme/current_clk_cycles_reg[248]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.359    fsmc/pwme/current_clk_cycles_reg[248]_i_1_n_6
    SLICE_X7Y66          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.500   104.841    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[249]/C
                         clock pessimism              0.180   105.021    
                         clock uncertainty           -0.035   104.985    
    SLICE_X7Y66          FDRE (Setup_fdre_C_D)        0.062   105.047    fsmc/pwme/current_clk_cycles_reg[249]
  -------------------------------------------------------------------
                         required time                        105.047    
                         arrival time                         -14.359    
  -------------------------------------------------------------------
                         slack                                 90.688    

Slack (MET) :             90.709ns  (required time - arrival time)
  Source:                 fsmc/pwme/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            fsmc/pwme/current_clk_cycles_reg[251]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.182ns  (logic 8.397ns (91.452%)  route 0.785ns (8.547%))
  Logic Levels:           63  (CARRY4=63)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.635     5.156    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  fsmc/pwme/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.775     6.387    fsmc/pwme/current_clk_cycles_reg[1]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  fsmc/pwme/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.061    fsmc/pwme/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  fsmc/pwme/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    fsmc/pwme/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  fsmc/pwme/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    fsmc/pwme/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  fsmc/pwme/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    fsmc/pwme/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  fsmc/pwme/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    fsmc/pwme/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  fsmc/pwme/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.631    fsmc/pwme/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  fsmc/pwme/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.745    fsmc/pwme/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  fsmc/pwme/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.859    fsmc/pwme/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  fsmc/pwme/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.973    fsmc/pwme/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  fsmc/pwme/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.087    fsmc/pwme/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.201 r  fsmc/pwme/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.201    fsmc/pwme/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  fsmc/pwme/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.315    fsmc/pwme/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  fsmc/pwme/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.429    fsmc/pwme/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  fsmc/pwme/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    fsmc/pwme/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  fsmc/pwme/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.657    fsmc/pwme/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  fsmc/pwme/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.771    fsmc/pwme/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.885 r  fsmc/pwme/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    fsmc/pwme/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  fsmc/pwme/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.999    fsmc/pwme/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  fsmc/pwme/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.113    fsmc/pwme/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  fsmc/pwme/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    fsmc/pwme/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  fsmc/pwme/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.350    fsmc/pwme/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  fsmc/pwme/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.464    fsmc/pwme/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  fsmc/pwme/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    fsmc/pwme/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  fsmc/pwme/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    fsmc/pwme/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  fsmc/pwme/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    fsmc/pwme/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  fsmc/pwme/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    fsmc/pwme/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  fsmc/pwme/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.034    fsmc/pwme/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  fsmc/pwme/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.148    fsmc/pwme/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.262 r  fsmc/pwme/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    fsmc/pwme/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.376 r  fsmc/pwme/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.376    fsmc/pwme/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.490 r  fsmc/pwme/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.490    fsmc/pwme/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.604 r  fsmc/pwme/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.604    fsmc/pwme/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.718 r  fsmc/pwme/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.718    fsmc/pwme/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.832 r  fsmc/pwme/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.832    fsmc/pwme/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.946 r  fsmc/pwme/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.946    fsmc/pwme/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.060 r  fsmc/pwme/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.060    fsmc/pwme/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.174 r  fsmc/pwme/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.174    fsmc/pwme/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.288 r  fsmc/pwme/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.288    fsmc/pwme/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.402 r  fsmc/pwme/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.402    fsmc/pwme/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.516 r  fsmc/pwme/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.516    fsmc/pwme/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.630 r  fsmc/pwme/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.630    fsmc/pwme/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.744 r  fsmc/pwme/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.744    fsmc/pwme/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.858 r  fsmc/pwme/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.858    fsmc/pwme/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.972 r  fsmc/pwme/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.972    fsmc/pwme/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.086 r  fsmc/pwme/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.086    fsmc/pwme/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.200 r  fsmc/pwme/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.201    fsmc/pwme/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.315 r  fsmc/pwme/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.315    fsmc/pwme/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.429 r  fsmc/pwme/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.429    fsmc/pwme/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.543 r  fsmc/pwme/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.543    fsmc/pwme/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.657 r  fsmc/pwme/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.657    fsmc/pwme/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.771 r  fsmc/pwme/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.771    fsmc/pwme/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.885 r  fsmc/pwme/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.885    fsmc/pwme/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.999 r  fsmc/pwme/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.999    fsmc/pwme/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.113 r  fsmc/pwme/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.113    fsmc/pwme/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.227 r  fsmc/pwme/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.227    fsmc/pwme/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.341 r  fsmc/pwme/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.341    fsmc/pwme/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.455 r  fsmc/pwme/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.455    fsmc/pwme/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.569 r  fsmc/pwme/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.569    fsmc/pwme/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.683 r  fsmc/pwme/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.683    fsmc/pwme/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.797 r  fsmc/pwme/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.797    fsmc/pwme/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.911 r  fsmc/pwme/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.911    fsmc/pwme/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.025 r  fsmc/pwme/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    fsmc/pwme/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.338 r  fsmc/pwme/current_clk_cycles_reg[248]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.338    fsmc/pwme/current_clk_cycles_reg[248]_i_1_n_4
    SLICE_X7Y66          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.500   104.841    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[251]/C
                         clock pessimism              0.180   105.021    
                         clock uncertainty           -0.035   104.985    
    SLICE_X7Y66          FDRE (Setup_fdre_C_D)        0.062   105.047    fsmc/pwme/current_clk_cycles_reg[251]
  -------------------------------------------------------------------
                         required time                        105.047    
                         arrival time                         -14.338    
  -------------------------------------------------------------------
                         slack                                 90.709    

Slack (MET) :             90.783ns  (required time - arrival time)
  Source:                 fsmc/pwme/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            fsmc/pwme/current_clk_cycles_reg[250]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.108ns  (logic 8.323ns (91.383%)  route 0.785ns (8.617%))
  Logic Levels:           63  (CARRY4=63)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.635     5.156    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  fsmc/pwme/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.775     6.387    fsmc/pwme/current_clk_cycles_reg[1]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  fsmc/pwme/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.061    fsmc/pwme/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  fsmc/pwme/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    fsmc/pwme/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  fsmc/pwme/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    fsmc/pwme/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  fsmc/pwme/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    fsmc/pwme/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  fsmc/pwme/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    fsmc/pwme/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  fsmc/pwme/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.631    fsmc/pwme/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  fsmc/pwme/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.745    fsmc/pwme/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  fsmc/pwme/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.859    fsmc/pwme/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  fsmc/pwme/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.973    fsmc/pwme/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  fsmc/pwme/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.087    fsmc/pwme/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.201 r  fsmc/pwme/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.201    fsmc/pwme/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  fsmc/pwme/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.315    fsmc/pwme/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  fsmc/pwme/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.429    fsmc/pwme/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  fsmc/pwme/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    fsmc/pwme/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  fsmc/pwme/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.657    fsmc/pwme/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  fsmc/pwme/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.771    fsmc/pwme/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.885 r  fsmc/pwme/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    fsmc/pwme/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  fsmc/pwme/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.999    fsmc/pwme/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  fsmc/pwme/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.113    fsmc/pwme/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  fsmc/pwme/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    fsmc/pwme/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  fsmc/pwme/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.350    fsmc/pwme/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  fsmc/pwme/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.464    fsmc/pwme/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  fsmc/pwme/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    fsmc/pwme/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  fsmc/pwme/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    fsmc/pwme/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  fsmc/pwme/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    fsmc/pwme/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  fsmc/pwme/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    fsmc/pwme/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  fsmc/pwme/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.034    fsmc/pwme/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  fsmc/pwme/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.148    fsmc/pwme/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.262 r  fsmc/pwme/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    fsmc/pwme/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.376 r  fsmc/pwme/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.376    fsmc/pwme/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.490 r  fsmc/pwme/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.490    fsmc/pwme/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.604 r  fsmc/pwme/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.604    fsmc/pwme/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.718 r  fsmc/pwme/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.718    fsmc/pwme/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.832 r  fsmc/pwme/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.832    fsmc/pwme/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.946 r  fsmc/pwme/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.946    fsmc/pwme/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.060 r  fsmc/pwme/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.060    fsmc/pwme/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.174 r  fsmc/pwme/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.174    fsmc/pwme/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.288 r  fsmc/pwme/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.288    fsmc/pwme/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.402 r  fsmc/pwme/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.402    fsmc/pwme/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.516 r  fsmc/pwme/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.516    fsmc/pwme/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.630 r  fsmc/pwme/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.630    fsmc/pwme/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.744 r  fsmc/pwme/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.744    fsmc/pwme/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.858 r  fsmc/pwme/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.858    fsmc/pwme/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.972 r  fsmc/pwme/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.972    fsmc/pwme/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.086 r  fsmc/pwme/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.086    fsmc/pwme/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.200 r  fsmc/pwme/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.201    fsmc/pwme/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.315 r  fsmc/pwme/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.315    fsmc/pwme/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.429 r  fsmc/pwme/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.429    fsmc/pwme/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.543 r  fsmc/pwme/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.543    fsmc/pwme/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.657 r  fsmc/pwme/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.657    fsmc/pwme/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.771 r  fsmc/pwme/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.771    fsmc/pwme/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.885 r  fsmc/pwme/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.885    fsmc/pwme/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.999 r  fsmc/pwme/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.999    fsmc/pwme/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.113 r  fsmc/pwme/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.113    fsmc/pwme/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.227 r  fsmc/pwme/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.227    fsmc/pwme/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.341 r  fsmc/pwme/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.341    fsmc/pwme/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.455 r  fsmc/pwme/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.455    fsmc/pwme/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.569 r  fsmc/pwme/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.569    fsmc/pwme/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.683 r  fsmc/pwme/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.683    fsmc/pwme/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.797 r  fsmc/pwme/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.797    fsmc/pwme/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.911 r  fsmc/pwme/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.911    fsmc/pwme/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.025 r  fsmc/pwme/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    fsmc/pwme/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.264 r  fsmc/pwme/current_clk_cycles_reg[248]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.264    fsmc/pwme/current_clk_cycles_reg[248]_i_1_n_5
    SLICE_X7Y66          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.500   104.841    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[250]/C
                         clock pessimism              0.180   105.021    
                         clock uncertainty           -0.035   104.985    
    SLICE_X7Y66          FDRE (Setup_fdre_C_D)        0.062   105.047    fsmc/pwme/current_clk_cycles_reg[250]
  -------------------------------------------------------------------
                         required time                        105.047    
                         arrival time                         -14.264    
  -------------------------------------------------------------------
                         slack                                 90.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 s_reg_r_6749/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            s_reg_r_6750/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.069%)  route 0.144ns (52.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.569     1.452    clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  s_reg_r_6749/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.128     1.580 r  s_reg_r_6749/Q
                         net (fo=1, routed)           0.144     1.724    s_reg_r_6749_n_0
    SLICE_X57Y50         FDRE                                         r  s_reg_r_6750/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.835     1.963    clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  s_reg_r_6750/C
                         clock pessimism             -0.244     1.719    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)        -0.007     1.712    s_reg_r_6750
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 s_reg_r_382/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            s_reg_r_383/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.300%)  route 0.182ns (58.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.560     1.443    clk_IBUF_BUFG
    SLICE_X35Y10         FDRE                                         r  s_reg_r_382/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  s_reg_r_382/Q
                         net (fo=1, routed)           0.182     1.753    s_reg_r_382_n_0
    SLICE_X37Y10         FDRE                                         r  s_reg_r_383/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.830     1.957    clk_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  s_reg_r_383/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.017     1.725    s_reg_r_383
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 s_reg_r_305/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            s_reg_r_306/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.300%)  route 0.182ns (58.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.556     1.439    clk_IBUF_BUFG
    SLICE_X35Y17         FDRE                                         r  s_reg_r_305/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  s_reg_r_305/Q
                         net (fo=1, routed)           0.182     1.749    s_reg_r_305_n_0
    SLICE_X37Y17         FDRE                                         r  s_reg_r_306/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.824     1.951    clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  s_reg_r_306/C
                         clock pessimism             -0.249     1.702    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.017     1.719    s_reg_r_306
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 s_reg_r_6453/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            s_reg_r_6454/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.140%)  route 0.162ns (55.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.558     1.441    clk_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  s_reg_r_6453/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  s_reg_r_6453/Q
                         net (fo=1, routed)           0.162     1.731    s_reg_r_6453_n_0
    SLICE_X36Y15         FDRE                                         r  s_reg_r_6454/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.826     1.953    clk_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  s_reg_r_6454/C
                         clock pessimism             -0.249     1.704    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)        -0.007     1.697    s_reg_r_6454
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 s_reg_r_2535/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            s_reg_r_2536/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.609%)  route 0.234ns (62.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.562     1.445    clk_IBUF_BUFG
    SLICE_X32Y9          FDRE                                         r  s_reg_r_2535/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  s_reg_r_2535/Q
                         net (fo=1, routed)           0.234     1.820    s_reg_r_2535_n_0
    SLICE_X36Y9          FDRE                                         r  s_reg_r_2536/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  s_reg_r_2536/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.070     1.779    s_reg_r_2536
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 s_reg_r_6169/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            s_reg_r_6170/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.948%)  route 0.209ns (62.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.554     1.437    clk_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  s_reg_r_6169/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  s_reg_r_6169/Q
                         net (fo=1, routed)           0.209     1.775    s_reg_r_6169_n_0
    SLICE_X37Y65         FDRE                                         r  s_reg_r_6170/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.823     1.951    clk_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  s_reg_r_6170/C
                         clock pessimism             -0.249     1.702    
    SLICE_X37Y65         FDRE (Hold_fdre_C_D)         0.017     1.719    s_reg_r_6170
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 s_reg_r_6323/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            s_reg_r_6324/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.806%)  route 0.264ns (65.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.563     1.446    clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  s_reg_r_6323/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  s_reg_r_6323/Q
                         net (fo=1, routed)           0.264     1.851    s_reg_r_6323_n_0
    SLICE_X45Y44         FDRE                                         r  s_reg_r_6324/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.834     1.961    clk_IBUF_BUFG
    SLICE_X45Y44         FDRE                                         r  s_reg_r_6324/C
                         clock pessimism             -0.244     1.717    
    SLICE_X45Y44         FDRE (Hold_fdre_C_D)         0.070     1.787    s_reg_r_6324
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 s_reg_r_6320/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            s_reg_r_6321/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.169%)  route 0.199ns (60.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.565     1.448    clk_IBUF_BUFG
    SLICE_X45Y48         FDRE                                         r  s_reg_r_6320/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.128     1.576 r  s_reg_r_6320/Q
                         net (fo=1, routed)           0.199     1.775    s_reg_r_6320_n_0
    SLICE_X45Y50         FDRE                                         r  s_reg_r_6321/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.833     1.960    clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  s_reg_r_6321/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)        -0.006     1.710    s_reg_r_6321
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 s_reg_r_7995/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            s_reg_r_7996/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.574%)  route 0.267ns (65.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.558     1.441    clk_IBUF_BUFG
    SLICE_X35Y36         FDRE                                         r  s_reg_r_7995/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  s_reg_r_7995/Q
                         net (fo=1, routed)           0.267     1.849    s_reg_r_7995_n_0
    SLICE_X37Y33         FDRE                                         r  s_reg_r_7996/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.825     1.952    clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  s_reg_r_7996/C
                         clock pessimism             -0.249     1.703    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.070     1.773    s_reg_r_7996
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 s_reg_r_2019/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            s_reg_r_2020/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.564%)  route 0.232ns (64.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.563     1.446    clk_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  s_reg_r_2019/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.128     1.574 r  s_reg_r_2019/Q
                         net (fo=1, routed)           0.232     1.806    s_reg_r_2019_n_0
    SLICE_X37Y4          FDRE                                         r  s_reg_r_2020/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.832     1.959    clk_IBUF_BUFG
    SLICE_X37Y4          FDRE                                         r  s_reg_r_2020/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y4          FDRE (Hold_fdre_C_D)         0.019     1.729    s_reg_r_2020
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X13Y31   oldDin_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X13Y36   oldDin_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X13Y36   oldDin_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X13Y39   oldDin_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X13Y39   oldDin_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X13Y37   oldDin_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X13Y37   oldDin_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X13Y31   oldDin_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X13Y32   oldDin_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X2Y47    kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X2Y47    kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X2Y47    kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X2Y47    kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X2Y47    kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X2Y47    kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X2Y47    kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X2Y47    kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X2Y47    kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X2Y47    kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y47    kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y47    kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y47    kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y47    kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y47    kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y47    kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y47    kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y47    kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y47    kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y47    kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsmc/led_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.275ns  (logic 3.977ns (48.064%)  route 4.298ns (51.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.624     5.145    fsmc/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  fsmc/led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  fsmc/led_reg[15]/Q
                         net (fo=1, routed)           4.298     9.899    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.420 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.420    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.183ns  (logic 3.974ns (48.563%)  route 4.209ns (51.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.635     5.156    fsmc/clk_IBUF_BUFG
    SLICE_X4Y46          FDSE                                         r  fsmc/led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDSE (Prop_fdse_C_Q)         0.456     5.612 r  fsmc/led_reg[12]/Q
                         net (fo=1, routed)           4.209     9.821    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.340 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.340    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.010ns  (logic 3.963ns (49.482%)  route 4.046ns (50.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.624     5.145    fsmc/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  fsmc/led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  fsmc/led_reg[13]/Q
                         net (fo=1, routed)           4.046     9.647    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.155 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.155    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 3.960ns (50.470%)  route 3.886ns (49.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.636     5.157    fsmc/clk_IBUF_BUFG
    SLICE_X5Y47          FDRE                                         r  fsmc/led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  fsmc/led_reg[11]/Q
                         net (fo=1, routed)           3.886     9.499    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    13.003 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.003    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.711ns  (logic 4.043ns (52.439%)  route 3.667ns (47.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.635     5.156    fsmc/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  fsmc/led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  fsmc/led_reg[10]/Q
                         net (fo=1, routed)           3.667     9.341    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.867 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.867    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.666ns  (logic 4.033ns (52.614%)  route 3.633ns (47.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.570     5.091    fsmc/clk_IBUF_BUFG
    SLICE_X8Y47          FDRE                                         r  fsmc/led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  fsmc/led_reg[14]/Q
                         net (fo=1, routed)           3.633     9.242    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.757 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.757    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.499ns  (logic 3.964ns (52.862%)  route 3.535ns (47.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.636     5.157    fsmc/clk_IBUF_BUFG
    SLICE_X5Y47          FDRE                                         r  fsmc/led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  fsmc/led_reg[9]/Q
                         net (fo=1, routed)           3.535     9.148    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.657 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.657    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.238ns  (logic 4.108ns (56.765%)  route 3.129ns (43.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.638     5.159    fsmc/clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  fsmc/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  fsmc/led_reg[5]/Q
                         net (fo=1, routed)           3.129     8.707    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.689    12.397 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.397    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.096ns  (logic 3.962ns (55.834%)  route 3.134ns (44.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.637     5.158    fsmc/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  fsmc/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  fsmc/led_reg[6]/Q
                         net (fo=1, routed)           3.134     8.748    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.255 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.255    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.921ns  (logic 3.961ns (57.230%)  route 2.960ns (42.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.634     5.155    fsmc/clk_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  fsmc/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  fsmc/led_reg[0]/Q
                         net (fo=1, routed)           2.960     8.571    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.076 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.076    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsmc/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.372ns (80.504%)  route 0.332ns (19.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.593     1.476    fsmc/clk_IBUF_BUFG
    SLICE_X5Y43          FDRE                                         r  fsmc/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  fsmc/led_reg[1]/Q
                         net (fo=1, routed)           0.332     1.949    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.180 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.180    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/shoulderPWM/servo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            shoulder_servo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.350ns (68.981%)  route 0.607ns (31.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.594     1.477    fsmc/shoulderPWM/clk_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  fsmc/shoulderPWM/servo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  fsmc/shoulderPWM/servo_reg/Q
                         net (fo=1, routed)           0.607     2.225    shoulder_servo_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.209     3.434 r  shoulder_servo_OBUF_inst/O
                         net (fo=0)                   0.000     3.434    shoulder_servo
    M18                                                               r  shoulder_servo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.343ns (67.433%)  route 0.649ns (32.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.592     1.475    fsmc/clk_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  fsmc/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  fsmc/led_reg[2]/Q
                         net (fo=1, routed)           0.649     2.265    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.467 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.467    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.351ns (66.175%)  route 0.691ns (33.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.594     1.477    fsmc/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  fsmc/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  fsmc/led_reg[3]/Q
                         net (fo=1, routed)           0.691     2.309    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.519 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.519    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/elbowPWM/servo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            elbow_servo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.379ns (66.740%)  route 0.687ns (33.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.594     1.477    fsmc/elbowPWM/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  fsmc/elbowPWM/servo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  fsmc/elbowPWM/servo_reg/Q
                         net (fo=1, routed)           0.687     2.305    elbow_servo_OBUF
    K17                  OBUF (Prop_obuf_I_O)         1.238     3.543 r  elbow_servo_OBUF_inst/O
                         net (fo=0)                   0.000     3.543    elbow_servo
    K17                                                               r  elbow_servo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.343ns (63.086%)  route 0.786ns (36.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.593     1.476    fsmc/clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  fsmc/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  fsmc/led_reg[7]/Q
                         net (fo=1, routed)           0.786     2.403    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.605 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.605    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.351ns (62.962%)  route 0.795ns (37.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.595     1.478    fsmc/clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  fsmc/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  fsmc/led_reg[4]/Q
                         net (fo=1, routed)           0.795     2.414    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.623 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.623    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.347ns (60.051%)  route 0.896ns (39.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.592     1.475    fsmc/clk_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  fsmc/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  fsmc/led_reg[0]/Q
                         net (fo=1, routed)           0.896     2.512    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.718 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.718    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.348ns (58.005%)  route 0.976ns (41.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.594     1.477    fsmc/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  fsmc/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  fsmc/led_reg[6]/Q
                         net (fo=1, routed)           0.976     2.594    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.802 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.802    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.398ns (59.073%)  route 0.968ns (40.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.595     1.478    fsmc/clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  fsmc/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.128     1.606 r  fsmc/led_reg[5]/Q
                         net (fo=1, routed)           0.968     2.574    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.270     3.844 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.844    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         15577 Endpoints
Min Delay         15577 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg[1264][0]_srl32___s_reg_r_8734/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.899ns  (logic 1.565ns (3.736%)  route 40.333ns (96.264%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=10197, routed)      16.397    17.839    reset_IBUF
    SLICE_X56Y60         LUT1 (Prop_lut1_I0_O)        0.124    17.963 r  s_reg[9968][15]_srl32___s_reg_r_30_i_1/O
                         net (fo=5024, routed)       23.936    41.899    s_reg[9968][15]_srl32___s_reg_r_30_i_1_n_0
    SLICE_X14Y30         SRLC32E                                      r  s_reg[1264][0]_srl32___s_reg_r_8734/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.439     4.780    clk_IBUF_BUFG
    SLICE_X14Y30         SRLC32E                                      r  s_reg[1264][0]_srl32___s_reg_r_8734/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg[1296][0]_srl32___s_reg_r_8702/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.899ns  (logic 1.565ns (3.736%)  route 40.333ns (96.264%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=10197, routed)      16.397    17.839    reset_IBUF
    SLICE_X56Y60         LUT1 (Prop_lut1_I0_O)        0.124    17.963 r  s_reg[9968][15]_srl32___s_reg_r_30_i_1/O
                         net (fo=5024, routed)       23.936    41.899    s_reg[9968][15]_srl32___s_reg_r_30_i_1_n_0
    SLICE_X14Y30         SRLC32E                                      r  s_reg[1296][0]_srl32___s_reg_r_8702/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.439     4.780    clk_IBUF_BUFG
    SLICE_X14Y30         SRLC32E                                      r  s_reg[1296][0]_srl32___s_reg_r_8702/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg[1328][0]_srl32___s_reg_r_8670/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.899ns  (logic 1.565ns (3.736%)  route 40.333ns (96.264%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=10197, routed)      16.397    17.839    reset_IBUF
    SLICE_X56Y60         LUT1 (Prop_lut1_I0_O)        0.124    17.963 r  s_reg[9968][15]_srl32___s_reg_r_30_i_1/O
                         net (fo=5024, routed)       23.936    41.899    s_reg[9968][15]_srl32___s_reg_r_30_i_1_n_0
    SLICE_X14Y30         SRLC32E                                      r  s_reg[1328][0]_srl32___s_reg_r_8670/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.439     4.780    clk_IBUF_BUFG
    SLICE_X14Y30         SRLC32E                                      r  s_reg[1328][0]_srl32___s_reg_r_8670/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg[1360][0]_srl32___s_reg_r_8638/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.899ns  (logic 1.565ns (3.736%)  route 40.333ns (96.264%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=10197, routed)      16.397    17.839    reset_IBUF
    SLICE_X56Y60         LUT1 (Prop_lut1_I0_O)        0.124    17.963 r  s_reg[9968][15]_srl32___s_reg_r_30_i_1/O
                         net (fo=5024, routed)       23.936    41.899    s_reg[9968][15]_srl32___s_reg_r_30_i_1_n_0
    SLICE_X14Y30         SRLC32E                                      r  s_reg[1360][0]_srl32___s_reg_r_8638/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.439     4.780    clk_IBUF_BUFG
    SLICE_X14Y30         SRLC32E                                      r  s_reg[1360][0]_srl32___s_reg_r_8638/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg[1392][0]_srl32___s_reg_r_8606/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.759ns  (logic 1.565ns (3.748%)  route 40.194ns (96.252%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=10197, routed)      16.397    17.839    reset_IBUF
    SLICE_X56Y60         LUT1 (Prop_lut1_I0_O)        0.124    17.963 r  s_reg[9968][15]_srl32___s_reg_r_30_i_1/O
                         net (fo=5024, routed)       23.796    41.759    s_reg[9968][15]_srl32___s_reg_r_30_i_1_n_0
    SLICE_X14Y29         SRLC32E                                      r  s_reg[1392][0]_srl32___s_reg_r_8606/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.439     4.780    clk_IBUF_BUFG
    SLICE_X14Y29         SRLC32E                                      r  s_reg[1392][0]_srl32___s_reg_r_8606/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg[1424][0]_srl32___s_reg_r_8574/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.759ns  (logic 1.565ns (3.748%)  route 40.194ns (96.252%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=10197, routed)      16.397    17.839    reset_IBUF
    SLICE_X56Y60         LUT1 (Prop_lut1_I0_O)        0.124    17.963 r  s_reg[9968][15]_srl32___s_reg_r_30_i_1/O
                         net (fo=5024, routed)       23.796    41.759    s_reg[9968][15]_srl32___s_reg_r_30_i_1_n_0
    SLICE_X14Y29         SRLC32E                                      r  s_reg[1424][0]_srl32___s_reg_r_8574/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.439     4.780    clk_IBUF_BUFG
    SLICE_X14Y29         SRLC32E                                      r  s_reg[1424][0]_srl32___s_reg_r_8574/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg[1456][0]_srl32___s_reg_r_8542/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.759ns  (logic 1.565ns (3.748%)  route 40.194ns (96.252%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=10197, routed)      16.397    17.839    reset_IBUF
    SLICE_X56Y60         LUT1 (Prop_lut1_I0_O)        0.124    17.963 r  s_reg[9968][15]_srl32___s_reg_r_30_i_1/O
                         net (fo=5024, routed)       23.796    41.759    s_reg[9968][15]_srl32___s_reg_r_30_i_1_n_0
    SLICE_X14Y29         SRLC32E                                      r  s_reg[1456][0]_srl32___s_reg_r_8542/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.439     4.780    clk_IBUF_BUFG
    SLICE_X14Y29         SRLC32E                                      r  s_reg[1456][0]_srl32___s_reg_r_8542/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg[1488][0]_srl32___s_reg_r_8510/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.759ns  (logic 1.565ns (3.748%)  route 40.194ns (96.252%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=10197, routed)      16.397    17.839    reset_IBUF
    SLICE_X56Y60         LUT1 (Prop_lut1_I0_O)        0.124    17.963 r  s_reg[9968][15]_srl32___s_reg_r_30_i_1/O
                         net (fo=5024, routed)       23.796    41.759    s_reg[9968][15]_srl32___s_reg_r_30_i_1_n_0
    SLICE_X14Y29         SRLC32E                                      r  s_reg[1488][0]_srl32___s_reg_r_8510/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.439     4.780    clk_IBUF_BUFG
    SLICE_X14Y29         SRLC32E                                      r  s_reg[1488][0]_srl32___s_reg_r_8510/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg[1008][4]_srl32___s_reg_r_8990/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.609ns  (logic 1.565ns (3.762%)  route 40.044ns (96.238%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=10197, routed)      16.397    17.839    reset_IBUF
    SLICE_X56Y60         LUT1 (Prop_lut1_I0_O)        0.124    17.963 r  s_reg[9968][15]_srl32___s_reg_r_30_i_1/O
                         net (fo=5024, routed)       23.646    41.609    s_reg[9968][15]_srl32___s_reg_r_30_i_1_n_0
    SLICE_X14Y28         SRLC32E                                      r  s_reg[1008][4]_srl32___s_reg_r_8990/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.438     4.779    clk_IBUF_BUFG
    SLICE_X14Y28         SRLC32E                                      r  s_reg[1008][4]_srl32___s_reg_r_8990/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg[1040][4]_srl32___s_reg_r_8958/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.609ns  (logic 1.565ns (3.762%)  route 40.044ns (96.238%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=10197, routed)      16.397    17.839    reset_IBUF
    SLICE_X56Y60         LUT1 (Prop_lut1_I0_O)        0.124    17.963 r  s_reg[9968][15]_srl32___s_reg_r_30_i_1/O
                         net (fo=5024, routed)       23.646    41.609    s_reg[9968][15]_srl32___s_reg_r_30_i_1_n_0
    SLICE_X14Y28         SRLC32E                                      r  s_reg[1040][4]_srl32___s_reg_r_8958/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       1.438     4.779    clk_IBUF_BUFG
    SLICE_X14Y28         SRLC32E                                      r  s_reg[1040][4]_srl32___s_reg_r_8958/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg_r_1557/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.210ns (31.375%)  route 0.458ns (68.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=10197, routed)       0.458     0.668    reset_IBUF
    SLICE_X1Y12          FDRE                                         r  s_reg_r_1557/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.862     1.989    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  s_reg_r_1557/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg_r_1558/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.210ns (31.375%)  route 0.458ns (68.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=10197, routed)       0.458     0.668    reset_IBUF
    SLICE_X1Y12          FDRE                                         r  s_reg_r_1558/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.862     1.989    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  s_reg_r_1558/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg_r_1559/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.210ns (31.375%)  route 0.458ns (68.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=10197, routed)       0.458     0.668    reset_IBUF
    SLICE_X1Y12          FDRE                                         r  s_reg_r_1559/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.862     1.989    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  s_reg_r_1559/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg_r_1560/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.210ns (31.375%)  route 0.458ns (68.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=10197, routed)       0.458     0.668    reset_IBUF
    SLICE_X1Y12          FDRE                                         r  s_reg_r_1560/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.862     1.989    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  s_reg_r_1560/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg_r_1561/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.210ns (31.375%)  route 0.458ns (68.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=10197, routed)       0.458     0.668    reset_IBUF
    SLICE_X1Y12          FDRE                                         r  s_reg_r_1561/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.862     1.989    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  s_reg_r_1561/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg_r_1562/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.210ns (31.375%)  route 0.458ns (68.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=10197, routed)       0.458     0.668    reset_IBUF
    SLICE_X1Y12          FDRE                                         r  s_reg_r_1562/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.862     1.989    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  s_reg_r_1562/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg_r_1563/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.210ns (31.375%)  route 0.458ns (68.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=10197, routed)       0.458     0.668    reset_IBUF
    SLICE_X1Y12          FDRE                                         r  s_reg_r_1563/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.862     1.989    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  s_reg_r_1563/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg_r_1564/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.210ns (31.375%)  route 0.458ns (68.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=10197, routed)       0.458     0.668    reset_IBUF
    SLICE_X1Y12          FDRE                                         r  s_reg_r_1564/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.862     1.989    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  s_reg_r_1564/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg_r_1316/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.210ns (31.172%)  route 0.463ns (68.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=10197, routed)       0.463     0.672    reset_IBUF
    SLICE_X0Y12          FDRE                                         r  s_reg_r_1316/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.862     1.989    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  s_reg_r_1316/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg_r_1317/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.210ns (31.172%)  route 0.463ns (68.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=10197, routed)       0.463     0.672    reset_IBUF
    SLICE_X0Y12          FDRE                                         r  s_reg_r_1317/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15584, routed)       0.862     1.989    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  s_reg_r_1317/C





