=============================================================
Add Reuse Report -- Thu Dec 04 15:21:37 2014

=============================================================
Design File: Minion_1_SiC780A_Rev01.pcb
Reuse  File: 2.reu
Reuse  Date: Thu Dec 04 15:21:15 2014

=============Checking reuse/design compatibility=============
=============================================================
Total ERRORS:   0
Total WARNINGS: 0
=============================================================

============= Adding reuse  to design =======================

Non component pin reuse signal 1.8V merged with design signal 1.8V
Non component pin reuse signal 0.9V merged with design signal 0.9V
2 signal in reuse definition file
=============================================================
Numbers of WARNINGS on adding reuse component stage: 0
=============================================================

============== REPORT ON REUSE RULES ============

REUSE FILE: D:\Home\GTA\Desktop\2.reu
[METRIC]

DESIGN RULES :
RULE_SET (1)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER All Layers
CLEARANCE_RULE :
{
TRACK_TO_TRACK 0.14
VIA_TO_TRACK 0.11
VIA_TO_VIA 0.11
PAD_TO_TRACK 0.2
PAD_TO_VIA 0.2
PAD_TO_PAD 0.2
SMD_TO_TRACK 0.11
SMD_TO_VIA 0.11
SMD_TO_PAD 0.15
SMD_TO_SMD 0.15
COPPER_TO_TRACK 0.3
COPPER_TO_VIA 0.3
COPPER_TO_PAD 0.3
COPPER_TO_SMD 0.3
COPPER_TO_COPPER 0.3
TEXT_TO_TRACK 0.25
TEXT_TO_VIA 0.25
TEXT_TO_PAD 0.25
TEXT_TO_SMD 0.25
OUTLINE_TO_TRACK 1
OUTLINE_TO_VIA 1
OUTLINE_TO_PAD 1
OUTLINE_TO_SMD 1
OUTLINE_TO_COPPER 1
DRILL_TO_TRACK 0.25
DRILL_TO_VIA 0.25
DRILL_TO_PAD 0.25
DRILL_TO_SMD 0.2
DRILL_TO_COPPER 0.3
SAME_NET_SMD_TO_VIA 0.1
SAME_NET_SMD_TO_CRN 0.1
SAME_NET_VIA_TO_VIA 0.1
SAME_NET_PAD_TO_CRN 0.1
MIN_TRACK_WIDTH 0.11
REC_TRACK_WIDTH 0.25
MAX_TRACK_WIDTH 3
DRILL_TO_DRILL 0.3
BODY_TO_BODY 0
SAME_NET_TRACK_TO_CRN 0.1
}
}
RULE_SET (2)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER All Layers
HIGH_SPEED_RULE :
{
MIN_LENGTH 0
MAX_LENGTH 1270
STUB_LENGTH 25.4
PARALLEL_LENGTH 25.4
PARALLEL_GAP 5.08
TANDEM_LENGTH 25.4
TANDEM_GAP 5.08
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 5.08
MATCH_LENGTH_TOLERANCE 5.08
}
}
RULE_SET (3)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER All Layers
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE Total Length
COPPER_SHARE OFF
AUTO_ROUTE OFF
RIPUP OFF
SHOVE OFF
SHOVE_PROTECTED OFF
VIA_SHARE Y
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED Y
ROUTE_PRIORITY 3
MAX_NUMBER_OF_VIAS -0
VALID_LAYER L1
VALID_LAYER L2
VALID_LAYER L3
VALID_LAYER L4
VALID_VIA_TYPE VIA60-30-85
VALID_VIA_TYPE VIA45H20
}
}
RULE_SET (4)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER L2
CLEARANCE_RULE :
{
TRACK_TO_TRACK 0.25
VIA_TO_TRACK 0.25
VIA_TO_VIA 0.25
PAD_TO_TRACK 0.25
PAD_TO_VIA 0.25
PAD_TO_PAD 0.25
SMD_TO_TRACK 0.15
SMD_TO_VIA 0.15
SMD_TO_PAD 0.15
SMD_TO_SMD 0.15
COPPER_TO_TRACK 0.3
COPPER_TO_VIA 0.3
COPPER_TO_PAD 0.3
COPPER_TO_SMD 0.3
COPPER_TO_COPPER 0.3
TEXT_TO_TRACK 0.25
TEXT_TO_VIA 0.25
TEXT_TO_PAD 0.25
TEXT_TO_SMD 0.25
OUTLINE_TO_TRACK 1
OUTLINE_TO_VIA 1
OUTLINE_TO_PAD 1
OUTLINE_TO_SMD 1
OUTLINE_TO_COPPER 1
DRILL_TO_TRACK 0.25
DRILL_TO_VIA 0.25
DRILL_TO_PAD 0.25
DRILL_TO_SMD 0.25
DRILL_TO_COPPER 0.3
SAME_NET_SMD_TO_VIA 0.1
SAME_NET_SMD_TO_CRN 0.1
SAME_NET_VIA_TO_VIA 0.1
SAME_NET_PAD_TO_CRN 0.1
MIN_TRACK_WIDTH 0.25
REC_TRACK_WIDTH 0.3
MAX_TRACK_WIDTH 3
SAME_NET_TRACK_TO_CRN 0.1
}
}
RULE_SET (5)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER L3
CLEARANCE_RULE :
{
TRACK_TO_TRACK 0.25
VIA_TO_TRACK 0.25
VIA_TO_VIA 0.25
PAD_TO_TRACK 0.25
PAD_TO_VIA 0.25
PAD_TO_PAD 0.25
SMD_TO_TRACK 0.15
SMD_TO_VIA 0.15
SMD_TO_PAD 0.15
SMD_TO_SMD 0.15
COPPER_TO_TRACK 0.3
COPPER_TO_VIA 0.3
COPPER_TO_PAD 0.3
COPPER_TO_SMD 0.3
COPPER_TO_COPPER 0.3
TEXT_TO_TRACK 0.25
TEXT_TO_VIA 0.25
TEXT_TO_PAD 0.25
TEXT_TO_SMD 0.25
OUTLINE_TO_TRACK 1
OUTLINE_TO_VIA 1
OUTLINE_TO_PAD 1
OUTLINE_TO_SMD 1
OUTLINE_TO_COPPER 1
DRILL_TO_TRACK 0.25
DRILL_TO_VIA 0.25
DRILL_TO_PAD 0.25
DRILL_TO_SMD 0.25
DRILL_TO_COPPER 0.3
SAME_NET_SMD_TO_VIA 0.1
SAME_NET_SMD_TO_CRN 0.1
SAME_NET_VIA_TO_VIA 0.1
SAME_NET_PAD_TO_CRN 0.1
MIN_TRACK_WIDTH 0.25
REC_TRACK_WIDTH 0.3
MAX_TRACK_WIDTH 3
SAME_NET_TRACK_TO_CRN 0.1
}
}

============= END OF REUSE RULES REPORT =============

================= RULES DIFFERENCE REPORT ====================
DIFFERENCES FORMAT: <Parmeter> <reuse rule value> <[design rule value]>

CLEARANCE_RULE :  REUSE RULE (1) AND DESIGN RULE
 FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER All Layers
}
DIFFERENCE :
{
OUTLINE_TO_TRACK 1 [0.5]
OUTLINE_TO_VIA 1 [0.5]
OUTLINE_TO_PAD 1 [0.5]
OUTLINE_TO_SMD 1 [0.5]
OUTLINE_TO_COPPER 1 [0.5]
DRILL_TO_COPPER 0.3 [0.25]
REC_TRACK_WIDTH 0.25 [0.5]
}

ROUTE_RULE :  REUSE RULE (3) AND DESIGN RULE
 FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER All Layers
}
DIFFERENCE :
{
Parameter VALID_VIA_TYPE  value sets differ.
}

CLEARANCE_RULE :  REUSE RULE (4) AND DESIGN RULE
 FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER L2
}
DIFFERENCE :
{
OUTLINE_TO_TRACK 1 [0.5]
OUTLINE_TO_VIA 1 [0.5]
OUTLINE_TO_PAD 1 [0.5]
OUTLINE_TO_SMD 1 [0.5]
OUTLINE_TO_COPPER 1 [0.5]
DRILL_TO_COPPER 0.3 [0.25]
}

CLEARANCE_RULE :  REUSE RULE (5) AND DESIGN RULE
 FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER L3
}
DIFFERENCE :
{
OUTLINE_TO_TRACK 1 [0.5]
OUTLINE_TO_VIA 1 [0.5]
OUTLINE_TO_PAD 1 [0.5]
OUTLINE_TO_SMD 1 [0.5]
OUTLINE_TO_COPPER 1 [0.5]
DRILL_TO_COPPER 0.3 [0.25]
}


***************** 4 RULE DIFFERENCES FOUND ********************

================= END OF RULES DIFFERENCE REPORT ====================
