Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 25 15:00:34 2024
| Host         : Brandons-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 180 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.069        0.000                      0                  448        0.048        0.000                      0                  448        3.000        0.000                       0                   186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         33.069        0.000                      0                  448        0.211        0.000                      0                  448       19.363        0.000                       0                   182  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       33.085        0.000                      0                  448        0.211        0.000                      0                  448       19.363        0.000                       0                   182  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         33.069        0.000                      0                  448        0.048        0.000                      0                  448  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       33.069        0.000                      0                  448        0.048        0.000                      0                  448  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.069ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 1.306ns (20.893%)  route 4.945ns (79.107%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 38.148 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.674     5.263    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y125         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.715    38.148    Pong/datapath/clk_out1
    SLICE_X1Y125         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/C
                         clock pessimism              0.554    38.701    
                         clock uncertainty           -0.164    38.538    
    SLICE_X1Y125         FDSE (Setup_fdse_C_CE)      -0.205    38.333    Pong/datapath/rightPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.333    
                         arrival time                          -5.263    
  -------------------------------------------------------------------
                         slack                                 33.069    

Slack (MET) :             33.069ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 1.306ns (20.893%)  route 4.945ns (79.107%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 38.148 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.674     5.263    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y125         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.715    38.148    Pong/datapath/clk_out1
    SLICE_X1Y125         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/C
                         clock pessimism              0.554    38.701    
                         clock uncertainty           -0.164    38.538    
    SLICE_X1Y125         FDSE (Setup_fdse_C_CE)      -0.205    38.333    Pong/datapath/rightPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         38.333    
                         arrival time                          -5.263    
  -------------------------------------------------------------------
                         slack                                 33.069    

Slack (MET) :             33.169ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.306ns (21.166%)  route 4.864ns (78.834%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.153 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.593     5.182    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y121         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.720    38.153    Pong/datapath/clk_out1
    SLICE_X1Y121         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
                         clock pessimism              0.568    38.720    
                         clock uncertainty           -0.164    38.557    
    SLICE_X1Y121         FDRE (Setup_fdre_C_CE)      -0.205    38.352    Pong/datapath/rightPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                 33.169    

Slack (MET) :             33.169ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.306ns (21.166%)  route 4.864ns (78.834%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.153 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.593     5.182    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y121         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.720    38.153    Pong/datapath/clk_out1
    SLICE_X1Y121         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
                         clock pessimism              0.568    38.720    
                         clock uncertainty           -0.164    38.557    
    SLICE_X1Y121         FDSE (Setup_fdse_C_CE)      -0.205    38.352    Pong/datapath/rightPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                 33.169    

Slack (MET) :             33.213ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 1.306ns (21.330%)  route 4.817ns (78.670%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.150 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.546     5.135    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y123         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.717    38.150    Pong/datapath/clk_out1
    SLICE_X1Y123         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/C
                         clock pessimism              0.568    38.717    
                         clock uncertainty           -0.164    38.554    
    SLICE_X1Y123         FDSE (Setup_fdse_C_CE)      -0.205    38.349    Pong/datapath/rightPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.349    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                 33.213    

Slack (MET) :             33.274ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.306ns (21.471%)  route 4.777ns (78.529%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 38.148 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.506     5.095    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.715    38.148    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
                         clock pessimism              0.590    38.737    
                         clock uncertainty           -0.164    38.574    
    SLICE_X1Y124         FDSE (Setup_fdse_C_CE)      -0.205    38.369    Pong/datapath/rightPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.369    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 33.274    

Slack (MET) :             33.274ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.306ns (21.471%)  route 4.777ns (78.529%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 38.148 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.506     5.095    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.715    38.148    Pong/datapath/clk_out1
    SLICE_X1Y124         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/C
                         clock pessimism              0.590    38.737    
                         clock uncertainty           -0.164    38.574    
    SLICE_X1Y124         FDRE (Setup_fdre_C_CE)      -0.205    38.369    Pong/datapath/rightPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         38.369    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 33.274    

Slack (MET) :             33.358ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.306ns (21.836%)  route 4.675ns (78.164%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.153 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.404     4.993    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X0Y121         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.720    38.153    Pong/datapath/clk_out1
    SLICE_X0Y121         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/C
                         clock pessimism              0.568    38.720    
                         clock uncertainty           -0.164    38.557    
    SLICE_X0Y121         FDRE (Setup_fdre_C_CE)      -0.205    38.352    Pong/datapath/rightPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 33.358    

Slack (MET) :             33.403ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 1.306ns (22.010%)  route 4.628ns (77.990%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.150 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.357     4.946    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.717    38.150    Pong/datapath/clk_out1
    SLICE_X0Y123         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
                         clock pessimism              0.568    38.717    
                         clock uncertainty           -0.164    38.554    
    SLICE_X0Y123         FDRE (Setup_fdre_C_CE)      -0.205    38.349    Pong/datapath/rightPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.349    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 33.403    

Slack (MET) :             33.403ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 1.306ns (22.010%)  route 4.628ns (77.990%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.150 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.357     4.946    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  Pong/datapath/rightPaddle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.717    38.150    Pong/datapath/clk_out1
    SLICE_X0Y123         FDRE                                         r  Pong/datapath/rightPaddle_reg[8]/C
                         clock pessimism              0.568    38.717    
                         clock uncertainty           -0.164    38.554    
    SLICE_X0Y123         FDRE (Setup_fdre_C_CE)      -0.205    38.349    Pong/datapath/rightPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         38.349    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 33.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.047%)  route 0.123ns (42.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.649    -0.651    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/Q
                         net (fo=2, routed)           0.123    -0.363    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[12]
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/C
                         clock pessimism              0.242    -0.651    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.076    -0.575    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Pong/datapath/old_NES_Left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.648    -0.652    Pong/datapath/clk_out1
    SLICE_X0Y118         FDRE                                         r  Pong/datapath/old_NES_Left_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.511 f  Pong/datapath/old_NES_Left_reg[2]/Q
                         net (fo=1, routed)           0.137    -0.374    Pong/datapath/old_NES_Left[2]
    SLICE_X1Y118         LUT2 (Prop_lut2_I0_O)        0.045    -0.329 r  Pong/datapath/NES_activity_Left[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    Pong/datapath/NES_activity_Left[2]_i_1_n_0
    SLICE_X1Y118         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.920    -0.894    Pong/datapath/clk_out1
    SLICE_X1Y118         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[2]/C
                         clock pessimism              0.255    -0.639    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.092    -0.547    Pong/datapath/NES_activity_Left_reg[2]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Pong/datapath/old_NES_Left_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.646    -0.654    Pong/datapath/clk_out1
    SLICE_X1Y129         FDRE                                         r  Pong/datapath/old_NES_Left_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  Pong/datapath/old_NES_Left_reg[5]/Q
                         net (fo=1, routed)           0.137    -0.376    Pong/datapath/old_NES_Left[5]
    SLICE_X0Y129         LUT2 (Prop_lut2_I0_O)        0.045    -0.331 r  Pong/datapath/NES_activity_Left[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    Pong/datapath/NES_activity_Left[5]_i_1_n_0
    SLICE_X0Y129         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.918    -0.896    Pong/datapath/clk_out1
    SLICE_X0Y129         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[5]/C
                         clock pessimism              0.255    -0.641    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.092    -0.549    Pong/datapath/NES_activity_Left_reg[5]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.649    -0.651    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/Q
                         net (fo=2, routed)           0.121    -0.366    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[13]
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/C
                         clock pessimism              0.242    -0.651    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.060    -0.591    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.649    -0.651    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X3Y132         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  Pong/datapath/NES_counter_left/processQ_reg[7]/Q
                         net (fo=3, routed)           0.134    -0.376    Pong/datapath/NES_counter_left/processQ_reg_n_0_[7]
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  Pong/datapath/NES_counter_left/processQ[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.331    Pong/datapath/NES_counter_left/p_0_in__1[7]
    SLICE_X3Y132         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X3Y132         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
                         clock pessimism              0.242    -0.651    
    SLICE_X3Y132         FDRE (Hold_fdre_C_D)         0.092    -0.559    Pong/datapath/NES_counter_left/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Pong/datapath/old_NES_Right_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Right_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.645    -0.655    Pong/datapath/clk_out1
    SLICE_X5Y129         FDRE                                         r  Pong/datapath/old_NES_Right_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.514 f  Pong/datapath/old_NES_Right_reg[5]/Q
                         net (fo=1, routed)           0.146    -0.368    Pong/datapath/old_NES_Right[5]
    SLICE_X4Y129         LUT2 (Prop_lut2_I0_O)        0.045    -0.323 r  Pong/datapath/NES_activity_Right[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    Pong/datapath/NES_activity_Right[5]_i_1_n_0
    SLICE_X4Y129         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.917    -0.897    Pong/datapath/clk_out1
    SLICE_X4Y129         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[5]/C
                         clock pessimism              0.255    -0.642    
    SLICE_X4Y129         FDRE (Hold_fdre_C_D)         0.091    -0.551    Pong/datapath/NES_activity_Right_reg[5]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.651    -0.649    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X1Y136         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  Pong/datapath/NES_counter_right/processQ_reg[3]/Q
                         net (fo=7, routed)           0.179    -0.328    Pong/datapath/NES_counter_right/processQ_reg_n_0_[3]
    SLICE_X2Y136         LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  Pong/datapath/NES_counter_right/processQ[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.283    Pong/datapath/NES_counter_right/p_0_in__2[7]
    SLICE_X2Y136         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.924    -0.890    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X2Y136         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/C
                         clock pessimism              0.256    -0.634    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.121    -0.513    Pong/datapath/NES_counter_right/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Pong/datapath/sw_ballMovement_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.472%)  route 0.149ns (44.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.644    -0.656    Pong/datapath/clk_out1
    SLICE_X7Y128         FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.515 f  Pong/datapath/sw_ballMovement_reg_reg[0]/Q
                         net (fo=3, routed)           0.149    -0.365    Pong/datapath/sw_ballMovement[0]
    SLICE_X7Y127         LUT5 (Prop_lut5_I2_O)        0.045    -0.320 r  Pong/datapath/FSM_sequential_state_ballMovement[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]_1
    SLICE_X7Y127         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.915    -0.899    Pong/control_unit/clk_out1
    SLICE_X7Y127         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
                         clock pessimism              0.256    -0.643    
    SLICE_X7Y127         FDRE (Hold_fdre_C_D)         0.092    -0.551    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.534%)  route 0.182ns (49.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.617    -0.683    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X13Y121        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.542 r  Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/Q
                         net (fo=27, routed)          0.182    -0.360    Pong/datapath/video/vga/Row_Counter/row_s[1]
    SLICE_X14Y120        LUT6 (Prop_lut6_I1_O)        0.045    -0.315 r  Pong/datapath/video/vga/Row_Counter/processQ[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.315    Pong/datapath/video/vga/Row_Counter/p_0_in__0[5]
    SLICE_X14Y120        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.888    -0.926    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X14Y120        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism              0.258    -0.668    
    SLICE_X14Y120        FDRE (Hold_fdre_C_D)         0.121    -0.547    Pong/datapath/video/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.528%)  route 0.154ns (48.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.649    -0.651    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/Q
                         net (fo=2, routed)           0.154    -0.333    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[11]
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/C
                         clock pessimism              0.242    -0.651    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.083    -0.568    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X7Y127     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X7Y127     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X7Y127     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.725      38.725     SLICE_X4Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X5Y132     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X6Y132     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X4Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y130     Pong/datapath/NES_wire_Left_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y130     Pong/datapath/NES_wire_Left_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y130     Pong/datapath/NES_wire_Right_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y130     Pong/datapath/NES_wire_Right_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y127     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y127     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y127     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y127     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y127     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y127     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X4Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X5Y132     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.085ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 1.306ns (20.893%)  route 4.945ns (79.107%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 38.148 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.674     5.263    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y125         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.715    38.148    Pong/datapath/clk_out1
    SLICE_X1Y125         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/C
                         clock pessimism              0.554    38.701    
                         clock uncertainty           -0.148    38.553    
    SLICE_X1Y125         FDSE (Setup_fdse_C_CE)      -0.205    38.348    Pong/datapath/rightPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.348    
                         arrival time                          -5.263    
  -------------------------------------------------------------------
                         slack                                 33.085    

Slack (MET) :             33.085ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 1.306ns (20.893%)  route 4.945ns (79.107%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 38.148 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.674     5.263    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y125         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.715    38.148    Pong/datapath/clk_out1
    SLICE_X1Y125         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/C
                         clock pessimism              0.554    38.701    
                         clock uncertainty           -0.148    38.553    
    SLICE_X1Y125         FDSE (Setup_fdse_C_CE)      -0.205    38.348    Pong/datapath/rightPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         38.348    
                         arrival time                          -5.263    
  -------------------------------------------------------------------
                         slack                                 33.085    

Slack (MET) :             33.185ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.306ns (21.166%)  route 4.864ns (78.834%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.153 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.593     5.182    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y121         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.720    38.153    Pong/datapath/clk_out1
    SLICE_X1Y121         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
                         clock pessimism              0.568    38.720    
                         clock uncertainty           -0.148    38.572    
    SLICE_X1Y121         FDRE (Setup_fdre_C_CE)      -0.205    38.367    Pong/datapath/rightPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         38.367    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                 33.185    

Slack (MET) :             33.185ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.306ns (21.166%)  route 4.864ns (78.834%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.153 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.593     5.182    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y121         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.720    38.153    Pong/datapath/clk_out1
    SLICE_X1Y121         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
                         clock pessimism              0.568    38.720    
                         clock uncertainty           -0.148    38.572    
    SLICE_X1Y121         FDSE (Setup_fdse_C_CE)      -0.205    38.367    Pong/datapath/rightPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.367    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                 33.185    

Slack (MET) :             33.229ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 1.306ns (21.330%)  route 4.817ns (78.670%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.150 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.546     5.135    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y123         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.717    38.150    Pong/datapath/clk_out1
    SLICE_X1Y123         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/C
                         clock pessimism              0.568    38.717    
                         clock uncertainty           -0.148    38.569    
    SLICE_X1Y123         FDSE (Setup_fdse_C_CE)      -0.205    38.364    Pong/datapath/rightPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.364    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                 33.229    

Slack (MET) :             33.289ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.306ns (21.471%)  route 4.777ns (78.529%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 38.148 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.506     5.095    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.715    38.148    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
                         clock pessimism              0.590    38.737    
                         clock uncertainty           -0.148    38.589    
    SLICE_X1Y124         FDSE (Setup_fdse_C_CE)      -0.205    38.384    Pong/datapath/rightPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.384    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 33.289    

Slack (MET) :             33.289ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.306ns (21.471%)  route 4.777ns (78.529%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 38.148 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.506     5.095    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.715    38.148    Pong/datapath/clk_out1
    SLICE_X1Y124         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/C
                         clock pessimism              0.590    38.737    
                         clock uncertainty           -0.148    38.589    
    SLICE_X1Y124         FDRE (Setup_fdre_C_CE)      -0.205    38.384    Pong/datapath/rightPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         38.384    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 33.289    

Slack (MET) :             33.374ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.306ns (21.836%)  route 4.675ns (78.164%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.153 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.404     4.993    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X0Y121         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.720    38.153    Pong/datapath/clk_out1
    SLICE_X0Y121         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/C
                         clock pessimism              0.568    38.720    
                         clock uncertainty           -0.148    38.572    
    SLICE_X0Y121         FDRE (Setup_fdre_C_CE)      -0.205    38.367    Pong/datapath/rightPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.367    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 33.374    

Slack (MET) :             33.418ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 1.306ns (22.010%)  route 4.628ns (77.990%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.150 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.357     4.946    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.717    38.150    Pong/datapath/clk_out1
    SLICE_X0Y123         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
                         clock pessimism              0.568    38.717    
                         clock uncertainty           -0.148    38.569    
    SLICE_X0Y123         FDRE (Setup_fdre_C_CE)      -0.205    38.364    Pong/datapath/rightPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.364    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 33.418    

Slack (MET) :             33.418ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 1.306ns (22.010%)  route 4.628ns (77.990%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.150 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.357     4.946    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  Pong/datapath/rightPaddle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.717    38.150    Pong/datapath/clk_out1
    SLICE_X0Y123         FDRE                                         r  Pong/datapath/rightPaddle_reg[8]/C
                         clock pessimism              0.568    38.717    
                         clock uncertainty           -0.148    38.569    
    SLICE_X0Y123         FDRE (Setup_fdre_C_CE)      -0.205    38.364    Pong/datapath/rightPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         38.364    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 33.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.047%)  route 0.123ns (42.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.649    -0.651    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/Q
                         net (fo=2, routed)           0.123    -0.363    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[12]
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/C
                         clock pessimism              0.242    -0.651    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.076    -0.575    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Pong/datapath/old_NES_Left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.648    -0.652    Pong/datapath/clk_out1
    SLICE_X0Y118         FDRE                                         r  Pong/datapath/old_NES_Left_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.511 f  Pong/datapath/old_NES_Left_reg[2]/Q
                         net (fo=1, routed)           0.137    -0.374    Pong/datapath/old_NES_Left[2]
    SLICE_X1Y118         LUT2 (Prop_lut2_I0_O)        0.045    -0.329 r  Pong/datapath/NES_activity_Left[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    Pong/datapath/NES_activity_Left[2]_i_1_n_0
    SLICE_X1Y118         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.920    -0.894    Pong/datapath/clk_out1
    SLICE_X1Y118         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[2]/C
                         clock pessimism              0.255    -0.639    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.092    -0.547    Pong/datapath/NES_activity_Left_reg[2]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Pong/datapath/old_NES_Left_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.646    -0.654    Pong/datapath/clk_out1
    SLICE_X1Y129         FDRE                                         r  Pong/datapath/old_NES_Left_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  Pong/datapath/old_NES_Left_reg[5]/Q
                         net (fo=1, routed)           0.137    -0.376    Pong/datapath/old_NES_Left[5]
    SLICE_X0Y129         LUT2 (Prop_lut2_I0_O)        0.045    -0.331 r  Pong/datapath/NES_activity_Left[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    Pong/datapath/NES_activity_Left[5]_i_1_n_0
    SLICE_X0Y129         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.918    -0.896    Pong/datapath/clk_out1
    SLICE_X0Y129         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[5]/C
                         clock pessimism              0.255    -0.641    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.092    -0.549    Pong/datapath/NES_activity_Left_reg[5]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.649    -0.651    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/Q
                         net (fo=2, routed)           0.121    -0.366    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[13]
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/C
                         clock pessimism              0.242    -0.651    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.060    -0.591    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.649    -0.651    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X3Y132         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  Pong/datapath/NES_counter_left/processQ_reg[7]/Q
                         net (fo=3, routed)           0.134    -0.376    Pong/datapath/NES_counter_left/processQ_reg_n_0_[7]
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  Pong/datapath/NES_counter_left/processQ[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.331    Pong/datapath/NES_counter_left/p_0_in__1[7]
    SLICE_X3Y132         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X3Y132         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
                         clock pessimism              0.242    -0.651    
    SLICE_X3Y132         FDRE (Hold_fdre_C_D)         0.092    -0.559    Pong/datapath/NES_counter_left/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Pong/datapath/old_NES_Right_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Right_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.645    -0.655    Pong/datapath/clk_out1
    SLICE_X5Y129         FDRE                                         r  Pong/datapath/old_NES_Right_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.514 f  Pong/datapath/old_NES_Right_reg[5]/Q
                         net (fo=1, routed)           0.146    -0.368    Pong/datapath/old_NES_Right[5]
    SLICE_X4Y129         LUT2 (Prop_lut2_I0_O)        0.045    -0.323 r  Pong/datapath/NES_activity_Right[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    Pong/datapath/NES_activity_Right[5]_i_1_n_0
    SLICE_X4Y129         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.917    -0.897    Pong/datapath/clk_out1
    SLICE_X4Y129         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[5]/C
                         clock pessimism              0.255    -0.642    
    SLICE_X4Y129         FDRE (Hold_fdre_C_D)         0.091    -0.551    Pong/datapath/NES_activity_Right_reg[5]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.651    -0.649    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X1Y136         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  Pong/datapath/NES_counter_right/processQ_reg[3]/Q
                         net (fo=7, routed)           0.179    -0.328    Pong/datapath/NES_counter_right/processQ_reg_n_0_[3]
    SLICE_X2Y136         LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  Pong/datapath/NES_counter_right/processQ[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.283    Pong/datapath/NES_counter_right/p_0_in__2[7]
    SLICE_X2Y136         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.924    -0.890    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X2Y136         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/C
                         clock pessimism              0.256    -0.634    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.121    -0.513    Pong/datapath/NES_counter_right/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Pong/datapath/sw_ballMovement_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.472%)  route 0.149ns (44.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.644    -0.656    Pong/datapath/clk_out1
    SLICE_X7Y128         FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.515 f  Pong/datapath/sw_ballMovement_reg_reg[0]/Q
                         net (fo=3, routed)           0.149    -0.365    Pong/datapath/sw_ballMovement[0]
    SLICE_X7Y127         LUT5 (Prop_lut5_I2_O)        0.045    -0.320 r  Pong/datapath/FSM_sequential_state_ballMovement[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]_1
    SLICE_X7Y127         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.915    -0.899    Pong/control_unit/clk_out1
    SLICE_X7Y127         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
                         clock pessimism              0.256    -0.643    
    SLICE_X7Y127         FDRE (Hold_fdre_C_D)         0.092    -0.551    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.534%)  route 0.182ns (49.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.617    -0.683    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X13Y121        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.542 r  Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/Q
                         net (fo=27, routed)          0.182    -0.360    Pong/datapath/video/vga/Row_Counter/row_s[1]
    SLICE_X14Y120        LUT6 (Prop_lut6_I1_O)        0.045    -0.315 r  Pong/datapath/video/vga/Row_Counter/processQ[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.315    Pong/datapath/video/vga/Row_Counter/p_0_in__0[5]
    SLICE_X14Y120        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.888    -0.926    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X14Y120        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism              0.258    -0.668    
    SLICE_X14Y120        FDRE (Hold_fdre_C_D)         0.121    -0.547    Pong/datapath/video/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.528%)  route 0.154ns (48.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.649    -0.651    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/Q
                         net (fo=2, routed)           0.154    -0.333    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[11]
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/C
                         clock pessimism              0.242    -0.651    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.083    -0.568    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X7Y127     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X7Y127     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X7Y127     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.725      38.725     SLICE_X4Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X5Y132     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X6Y132     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X4Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y130     Pong/datapath/NES_wire_Left_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y130     Pong/datapath/NES_wire_Left_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y130     Pong/datapath/NES_wire_Right_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y130     Pong/datapath/NES_wire_Right_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y127     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y127     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y127     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y127     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y127     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y127     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X4Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X5Y132     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.069ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 1.306ns (20.893%)  route 4.945ns (79.107%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 38.148 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.674     5.263    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y125         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.715    38.148    Pong/datapath/clk_out1
    SLICE_X1Y125         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/C
                         clock pessimism              0.554    38.701    
                         clock uncertainty           -0.164    38.538    
    SLICE_X1Y125         FDSE (Setup_fdse_C_CE)      -0.205    38.333    Pong/datapath/rightPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.333    
                         arrival time                          -5.263    
  -------------------------------------------------------------------
                         slack                                 33.069    

Slack (MET) :             33.069ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 1.306ns (20.893%)  route 4.945ns (79.107%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 38.148 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.674     5.263    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y125         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.715    38.148    Pong/datapath/clk_out1
    SLICE_X1Y125         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/C
                         clock pessimism              0.554    38.701    
                         clock uncertainty           -0.164    38.538    
    SLICE_X1Y125         FDSE (Setup_fdse_C_CE)      -0.205    38.333    Pong/datapath/rightPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         38.333    
                         arrival time                          -5.263    
  -------------------------------------------------------------------
                         slack                                 33.069    

Slack (MET) :             33.169ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.306ns (21.166%)  route 4.864ns (78.834%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.153 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.593     5.182    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y121         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.720    38.153    Pong/datapath/clk_out1
    SLICE_X1Y121         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
                         clock pessimism              0.568    38.720    
                         clock uncertainty           -0.164    38.557    
    SLICE_X1Y121         FDRE (Setup_fdre_C_CE)      -0.205    38.352    Pong/datapath/rightPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                 33.169    

Slack (MET) :             33.169ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.306ns (21.166%)  route 4.864ns (78.834%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.153 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.593     5.182    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y121         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.720    38.153    Pong/datapath/clk_out1
    SLICE_X1Y121         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
                         clock pessimism              0.568    38.720    
                         clock uncertainty           -0.164    38.557    
    SLICE_X1Y121         FDSE (Setup_fdse_C_CE)      -0.205    38.352    Pong/datapath/rightPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                 33.169    

Slack (MET) :             33.213ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 1.306ns (21.330%)  route 4.817ns (78.670%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.150 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.546     5.135    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y123         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.717    38.150    Pong/datapath/clk_out1
    SLICE_X1Y123         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/C
                         clock pessimism              0.568    38.717    
                         clock uncertainty           -0.164    38.554    
    SLICE_X1Y123         FDSE (Setup_fdse_C_CE)      -0.205    38.349    Pong/datapath/rightPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.349    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                 33.213    

Slack (MET) :             33.274ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.306ns (21.471%)  route 4.777ns (78.529%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 38.148 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.506     5.095    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.715    38.148    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
                         clock pessimism              0.590    38.737    
                         clock uncertainty           -0.164    38.574    
    SLICE_X1Y124         FDSE (Setup_fdse_C_CE)      -0.205    38.369    Pong/datapath/rightPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.369    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 33.274    

Slack (MET) :             33.274ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.306ns (21.471%)  route 4.777ns (78.529%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 38.148 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.506     5.095    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.715    38.148    Pong/datapath/clk_out1
    SLICE_X1Y124         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/C
                         clock pessimism              0.590    38.737    
                         clock uncertainty           -0.164    38.574    
    SLICE_X1Y124         FDRE (Setup_fdre_C_CE)      -0.205    38.369    Pong/datapath/rightPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         38.369    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 33.274    

Slack (MET) :             33.358ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.306ns (21.836%)  route 4.675ns (78.164%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.153 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.404     4.993    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X0Y121         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.720    38.153    Pong/datapath/clk_out1
    SLICE_X0Y121         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/C
                         clock pessimism              0.568    38.720    
                         clock uncertainty           -0.164    38.557    
    SLICE_X0Y121         FDRE (Setup_fdre_C_CE)      -0.205    38.352    Pong/datapath/rightPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 33.358    

Slack (MET) :             33.403ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 1.306ns (22.010%)  route 4.628ns (77.990%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.150 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.357     4.946    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.717    38.150    Pong/datapath/clk_out1
    SLICE_X0Y123         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
                         clock pessimism              0.568    38.717    
                         clock uncertainty           -0.164    38.554    
    SLICE_X0Y123         FDRE (Setup_fdre_C_CE)      -0.205    38.349    Pong/datapath/rightPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.349    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 33.403    

Slack (MET) :             33.403ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 1.306ns (22.010%)  route 4.628ns (77.990%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.150 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.357     4.946    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  Pong/datapath/rightPaddle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.717    38.150    Pong/datapath/clk_out1
    SLICE_X0Y123         FDRE                                         r  Pong/datapath/rightPaddle_reg[8]/C
                         clock pessimism              0.568    38.717    
                         clock uncertainty           -0.164    38.554    
    SLICE_X0Y123         FDRE (Setup_fdre_C_CE)      -0.205    38.349    Pong/datapath/rightPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         38.349    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 33.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.047%)  route 0.123ns (42.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.649    -0.651    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/Q
                         net (fo=2, routed)           0.123    -0.363    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[12]
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/C
                         clock pessimism              0.242    -0.651    
                         clock uncertainty            0.164    -0.487    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.076    -0.411    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Pong/datapath/old_NES_Left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.648    -0.652    Pong/datapath/clk_out1
    SLICE_X0Y118         FDRE                                         r  Pong/datapath/old_NES_Left_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.511 f  Pong/datapath/old_NES_Left_reg[2]/Q
                         net (fo=1, routed)           0.137    -0.374    Pong/datapath/old_NES_Left[2]
    SLICE_X1Y118         LUT2 (Prop_lut2_I0_O)        0.045    -0.329 r  Pong/datapath/NES_activity_Left[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    Pong/datapath/NES_activity_Left[2]_i_1_n_0
    SLICE_X1Y118         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.920    -0.894    Pong/datapath/clk_out1
    SLICE_X1Y118         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[2]/C
                         clock pessimism              0.255    -0.639    
                         clock uncertainty            0.164    -0.475    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.092    -0.383    Pong/datapath/NES_activity_Left_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Pong/datapath/old_NES_Left_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.646    -0.654    Pong/datapath/clk_out1
    SLICE_X1Y129         FDRE                                         r  Pong/datapath/old_NES_Left_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  Pong/datapath/old_NES_Left_reg[5]/Q
                         net (fo=1, routed)           0.137    -0.376    Pong/datapath/old_NES_Left[5]
    SLICE_X0Y129         LUT2 (Prop_lut2_I0_O)        0.045    -0.331 r  Pong/datapath/NES_activity_Left[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    Pong/datapath/NES_activity_Left[5]_i_1_n_0
    SLICE_X0Y129         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.918    -0.896    Pong/datapath/clk_out1
    SLICE_X0Y129         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[5]/C
                         clock pessimism              0.255    -0.641    
                         clock uncertainty            0.164    -0.477    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.092    -0.385    Pong/datapath/NES_activity_Left_reg[5]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.649    -0.651    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/Q
                         net (fo=2, routed)           0.121    -0.366    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[13]
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/C
                         clock pessimism              0.242    -0.651    
                         clock uncertainty            0.164    -0.487    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.060    -0.427    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.649    -0.651    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X3Y132         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  Pong/datapath/NES_counter_left/processQ_reg[7]/Q
                         net (fo=3, routed)           0.134    -0.376    Pong/datapath/NES_counter_left/processQ_reg_n_0_[7]
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  Pong/datapath/NES_counter_left/processQ[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.331    Pong/datapath/NES_counter_left/p_0_in__1[7]
    SLICE_X3Y132         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X3Y132         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
                         clock pessimism              0.242    -0.651    
                         clock uncertainty            0.164    -0.487    
    SLICE_X3Y132         FDRE (Hold_fdre_C_D)         0.092    -0.395    Pong/datapath/NES_counter_left/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Pong/datapath/old_NES_Right_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Right_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.645    -0.655    Pong/datapath/clk_out1
    SLICE_X5Y129         FDRE                                         r  Pong/datapath/old_NES_Right_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.514 f  Pong/datapath/old_NES_Right_reg[5]/Q
                         net (fo=1, routed)           0.146    -0.368    Pong/datapath/old_NES_Right[5]
    SLICE_X4Y129         LUT2 (Prop_lut2_I0_O)        0.045    -0.323 r  Pong/datapath/NES_activity_Right[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    Pong/datapath/NES_activity_Right[5]_i_1_n_0
    SLICE_X4Y129         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.917    -0.897    Pong/datapath/clk_out1
    SLICE_X4Y129         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[5]/C
                         clock pessimism              0.255    -0.642    
                         clock uncertainty            0.164    -0.478    
    SLICE_X4Y129         FDRE (Hold_fdre_C_D)         0.091    -0.387    Pong/datapath/NES_activity_Right_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.651    -0.649    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X1Y136         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  Pong/datapath/NES_counter_right/processQ_reg[3]/Q
                         net (fo=7, routed)           0.179    -0.328    Pong/datapath/NES_counter_right/processQ_reg_n_0_[3]
    SLICE_X2Y136         LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  Pong/datapath/NES_counter_right/processQ[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.283    Pong/datapath/NES_counter_right/p_0_in__2[7]
    SLICE_X2Y136         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.924    -0.890    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X2Y136         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/C
                         clock pessimism              0.256    -0.634    
                         clock uncertainty            0.164    -0.470    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.121    -0.349    Pong/datapath/NES_counter_right/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Pong/datapath/sw_ballMovement_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.472%)  route 0.149ns (44.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.644    -0.656    Pong/datapath/clk_out1
    SLICE_X7Y128         FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.515 f  Pong/datapath/sw_ballMovement_reg_reg[0]/Q
                         net (fo=3, routed)           0.149    -0.365    Pong/datapath/sw_ballMovement[0]
    SLICE_X7Y127         LUT5 (Prop_lut5_I2_O)        0.045    -0.320 r  Pong/datapath/FSM_sequential_state_ballMovement[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]_1
    SLICE_X7Y127         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.915    -0.899    Pong/control_unit/clk_out1
    SLICE_X7Y127         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
                         clock pessimism              0.256    -0.643    
                         clock uncertainty            0.164    -0.479    
    SLICE_X7Y127         FDRE (Hold_fdre_C_D)         0.092    -0.387    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.534%)  route 0.182ns (49.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.617    -0.683    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X13Y121        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.542 r  Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/Q
                         net (fo=27, routed)          0.182    -0.360    Pong/datapath/video/vga/Row_Counter/row_s[1]
    SLICE_X14Y120        LUT6 (Prop_lut6_I1_O)        0.045    -0.315 r  Pong/datapath/video/vga/Row_Counter/processQ[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.315    Pong/datapath/video/vga/Row_Counter/p_0_in__0[5]
    SLICE_X14Y120        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.888    -0.926    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X14Y120        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism              0.258    -0.668    
                         clock uncertainty            0.164    -0.504    
    SLICE_X14Y120        FDRE (Hold_fdre_C_D)         0.121    -0.383    Pong/datapath/video/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.528%)  route 0.154ns (48.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.649    -0.651    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/Q
                         net (fo=2, routed)           0.154    -0.333    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[11]
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/C
                         clock pessimism              0.242    -0.651    
                         clock uncertainty            0.164    -0.487    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.083    -0.404    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.072    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.069ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 1.306ns (20.893%)  route 4.945ns (79.107%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 38.148 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.674     5.263    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y125         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.715    38.148    Pong/datapath/clk_out1
    SLICE_X1Y125         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/C
                         clock pessimism              0.554    38.701    
                         clock uncertainty           -0.164    38.538    
    SLICE_X1Y125         FDSE (Setup_fdse_C_CE)      -0.205    38.333    Pong/datapath/rightPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.333    
                         arrival time                          -5.263    
  -------------------------------------------------------------------
                         slack                                 33.069    

Slack (MET) :             33.069ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 1.306ns (20.893%)  route 4.945ns (79.107%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 38.148 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.674     5.263    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y125         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.715    38.148    Pong/datapath/clk_out1
    SLICE_X1Y125         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/C
                         clock pessimism              0.554    38.701    
                         clock uncertainty           -0.164    38.538    
    SLICE_X1Y125         FDSE (Setup_fdse_C_CE)      -0.205    38.333    Pong/datapath/rightPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         38.333    
                         arrival time                          -5.263    
  -------------------------------------------------------------------
                         slack                                 33.069    

Slack (MET) :             33.169ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.306ns (21.166%)  route 4.864ns (78.834%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.153 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.593     5.182    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y121         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.720    38.153    Pong/datapath/clk_out1
    SLICE_X1Y121         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
                         clock pessimism              0.568    38.720    
                         clock uncertainty           -0.164    38.557    
    SLICE_X1Y121         FDRE (Setup_fdre_C_CE)      -0.205    38.352    Pong/datapath/rightPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                 33.169    

Slack (MET) :             33.169ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.306ns (21.166%)  route 4.864ns (78.834%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.153 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.593     5.182    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y121         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.720    38.153    Pong/datapath/clk_out1
    SLICE_X1Y121         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
                         clock pessimism              0.568    38.720    
                         clock uncertainty           -0.164    38.557    
    SLICE_X1Y121         FDSE (Setup_fdse_C_CE)      -0.205    38.352    Pong/datapath/rightPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                 33.169    

Slack (MET) :             33.213ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 1.306ns (21.330%)  route 4.817ns (78.670%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.150 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.546     5.135    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y123         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.717    38.150    Pong/datapath/clk_out1
    SLICE_X1Y123         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/C
                         clock pessimism              0.568    38.717    
                         clock uncertainty           -0.164    38.554    
    SLICE_X1Y123         FDSE (Setup_fdse_C_CE)      -0.205    38.349    Pong/datapath/rightPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.349    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                 33.213    

Slack (MET) :             33.274ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.306ns (21.471%)  route 4.777ns (78.529%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 38.148 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.506     5.095    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.715    38.148    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
                         clock pessimism              0.590    38.737    
                         clock uncertainty           -0.164    38.574    
    SLICE_X1Y124         FDSE (Setup_fdse_C_CE)      -0.205    38.369    Pong/datapath/rightPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.369    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 33.274    

Slack (MET) :             33.274ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.306ns (21.471%)  route 4.777ns (78.529%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 38.148 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.506     5.095    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.715    38.148    Pong/datapath/clk_out1
    SLICE_X1Y124         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/C
                         clock pessimism              0.590    38.737    
                         clock uncertainty           -0.164    38.574    
    SLICE_X1Y124         FDRE (Setup_fdre_C_CE)      -0.205    38.369    Pong/datapath/rightPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         38.369    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 33.274    

Slack (MET) :             33.358ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.306ns (21.836%)  route 4.675ns (78.164%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.153 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.404     4.993    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X0Y121         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.720    38.153    Pong/datapath/clk_out1
    SLICE_X0Y121         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/C
                         clock pessimism              0.568    38.720    
                         clock uncertainty           -0.164    38.557    
    SLICE_X0Y121         FDRE (Setup_fdre_C_CE)      -0.205    38.352    Pong/datapath/rightPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 33.358    

Slack (MET) :             33.403ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 1.306ns (22.010%)  route 4.628ns (77.990%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.150 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.357     4.946    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.717    38.150    Pong/datapath/clk_out1
    SLICE_X0Y123         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
                         clock pessimism              0.568    38.717    
                         clock uncertainty           -0.164    38.554    
    SLICE_X0Y123         FDRE (Setup_fdre_C_CE)      -0.205    38.349    Pong/datapath/rightPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.349    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 33.403    

Slack (MET) :             33.403ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 1.306ns (22.010%)  route 4.628ns (77.990%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.150 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.831    -0.988    Pong/datapath/clk_out1
    SLICE_X1Y124         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.456    -0.532 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.543     1.011    Pong/datapath/rightPaddle[4]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     1.135 r  Pong/datapath/rightPaddle[6]_i_2/O
                         net (fo=4, routed)           1.041     2.177    Pong/datapath/rightPaddle[6]_i_2_n_0
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.152     2.329 r  Pong/datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.449     2.778    Pong/datapath/rightPaddle[7]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.326     3.104 r  Pong/datapath/rightPaddle[7]_i_4/O
                         net (fo=2, routed)           0.445     3.549    Pong/datapath/rightPaddle[7]_i_4_n_0
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.124     3.673 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.792     4.465    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y121         LUT4 (Prop_lut4_I3_O)        0.124     4.589 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.357     4.946    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  Pong/datapath/rightPaddle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.717    38.150    Pong/datapath/clk_out1
    SLICE_X0Y123         FDRE                                         r  Pong/datapath/rightPaddle_reg[8]/C
                         clock pessimism              0.568    38.717    
                         clock uncertainty           -0.164    38.554    
    SLICE_X0Y123         FDRE (Setup_fdre_C_CE)      -0.205    38.349    Pong/datapath/rightPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         38.349    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 33.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.047%)  route 0.123ns (42.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.649    -0.651    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/Q
                         net (fo=2, routed)           0.123    -0.363    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[12]
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/C
                         clock pessimism              0.242    -0.651    
                         clock uncertainty            0.164    -0.487    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.076    -0.411    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Pong/datapath/old_NES_Left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.648    -0.652    Pong/datapath/clk_out1
    SLICE_X0Y118         FDRE                                         r  Pong/datapath/old_NES_Left_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.511 f  Pong/datapath/old_NES_Left_reg[2]/Q
                         net (fo=1, routed)           0.137    -0.374    Pong/datapath/old_NES_Left[2]
    SLICE_X1Y118         LUT2 (Prop_lut2_I0_O)        0.045    -0.329 r  Pong/datapath/NES_activity_Left[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    Pong/datapath/NES_activity_Left[2]_i_1_n_0
    SLICE_X1Y118         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.920    -0.894    Pong/datapath/clk_out1
    SLICE_X1Y118         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[2]/C
                         clock pessimism              0.255    -0.639    
                         clock uncertainty            0.164    -0.475    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.092    -0.383    Pong/datapath/NES_activity_Left_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Pong/datapath/old_NES_Left_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.646    -0.654    Pong/datapath/clk_out1
    SLICE_X1Y129         FDRE                                         r  Pong/datapath/old_NES_Left_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  Pong/datapath/old_NES_Left_reg[5]/Q
                         net (fo=1, routed)           0.137    -0.376    Pong/datapath/old_NES_Left[5]
    SLICE_X0Y129         LUT2 (Prop_lut2_I0_O)        0.045    -0.331 r  Pong/datapath/NES_activity_Left[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    Pong/datapath/NES_activity_Left[5]_i_1_n_0
    SLICE_X0Y129         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.918    -0.896    Pong/datapath/clk_out1
    SLICE_X0Y129         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[5]/C
                         clock pessimism              0.255    -0.641    
                         clock uncertainty            0.164    -0.477    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.092    -0.385    Pong/datapath/NES_activity_Left_reg[5]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.649    -0.651    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/Q
                         net (fo=2, routed)           0.121    -0.366    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[13]
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/C
                         clock pessimism              0.242    -0.651    
                         clock uncertainty            0.164    -0.487    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.060    -0.427    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.649    -0.651    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X3Y132         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  Pong/datapath/NES_counter_left/processQ_reg[7]/Q
                         net (fo=3, routed)           0.134    -0.376    Pong/datapath/NES_counter_left/processQ_reg_n_0_[7]
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  Pong/datapath/NES_counter_left/processQ[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.331    Pong/datapath/NES_counter_left/p_0_in__1[7]
    SLICE_X3Y132         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X3Y132         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
                         clock pessimism              0.242    -0.651    
                         clock uncertainty            0.164    -0.487    
    SLICE_X3Y132         FDRE (Hold_fdre_C_D)         0.092    -0.395    Pong/datapath/NES_counter_left/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Pong/datapath/old_NES_Right_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Right_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.645    -0.655    Pong/datapath/clk_out1
    SLICE_X5Y129         FDRE                                         r  Pong/datapath/old_NES_Right_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.514 f  Pong/datapath/old_NES_Right_reg[5]/Q
                         net (fo=1, routed)           0.146    -0.368    Pong/datapath/old_NES_Right[5]
    SLICE_X4Y129         LUT2 (Prop_lut2_I0_O)        0.045    -0.323 r  Pong/datapath/NES_activity_Right[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    Pong/datapath/NES_activity_Right[5]_i_1_n_0
    SLICE_X4Y129         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.917    -0.897    Pong/datapath/clk_out1
    SLICE_X4Y129         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[5]/C
                         clock pessimism              0.255    -0.642    
                         clock uncertainty            0.164    -0.478    
    SLICE_X4Y129         FDRE (Hold_fdre_C_D)         0.091    -0.387    Pong/datapath/NES_activity_Right_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.651    -0.649    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X1Y136         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  Pong/datapath/NES_counter_right/processQ_reg[3]/Q
                         net (fo=7, routed)           0.179    -0.328    Pong/datapath/NES_counter_right/processQ_reg_n_0_[3]
    SLICE_X2Y136         LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  Pong/datapath/NES_counter_right/processQ[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.283    Pong/datapath/NES_counter_right/p_0_in__2[7]
    SLICE_X2Y136         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.924    -0.890    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X2Y136         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/C
                         clock pessimism              0.256    -0.634    
                         clock uncertainty            0.164    -0.470    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.121    -0.349    Pong/datapath/NES_counter_right/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Pong/datapath/sw_ballMovement_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.472%)  route 0.149ns (44.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.644    -0.656    Pong/datapath/clk_out1
    SLICE_X7Y128         FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.515 f  Pong/datapath/sw_ballMovement_reg_reg[0]/Q
                         net (fo=3, routed)           0.149    -0.365    Pong/datapath/sw_ballMovement[0]
    SLICE_X7Y127         LUT5 (Prop_lut5_I2_O)        0.045    -0.320 r  Pong/datapath/FSM_sequential_state_ballMovement[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]_1
    SLICE_X7Y127         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.915    -0.899    Pong/control_unit/clk_out1
    SLICE_X7Y127         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
                         clock pessimism              0.256    -0.643    
                         clock uncertainty            0.164    -0.479    
    SLICE_X7Y127         FDRE (Hold_fdre_C_D)         0.092    -0.387    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.534%)  route 0.182ns (49.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.617    -0.683    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X13Y121        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.542 r  Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/Q
                         net (fo=27, routed)          0.182    -0.360    Pong/datapath/video/vga/Row_Counter/row_s[1]
    SLICE_X14Y120        LUT6 (Prop_lut6_I1_O)        0.045    -0.315 r  Pong/datapath/video/vga/Row_Counter/processQ[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.315    Pong/datapath/video/vga/Row_Counter/p_0_in__0[5]
    SLICE_X14Y120        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.888    -0.926    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X14Y120        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism              0.258    -0.668    
                         clock uncertainty            0.164    -0.504    
    SLICE_X14Y120        FDRE (Hold_fdre_C_D)         0.121    -0.383    Pong/datapath/video/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.528%)  route 0.154ns (48.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.649    -0.651    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/Q
                         net (fo=2, routed)           0.154    -0.333    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[11]
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/C
                         clock pessimism              0.242    -0.651    
                         clock uncertainty            0.164    -0.487    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.083    -0.404    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.072    





