INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_D.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_H
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_top_lvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_top_lvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_lvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sim_1/new/top_lvl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_lvl_tb
