Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/user/6/.base/vincentn/home/Documents/Ensimag-TP/TP/archi/TP5/src_etd/vhd/CPU_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "/user/6/.base/vincentn/home/Documents/Ensimag-TP/TP/archi/TP5/src_etd/vhd/prog_data.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "/user/6/.base/vincentn/home/Documents/Ensimag-TP/TP/archi/TP5/src_etd/vhd/RAM8.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'RAM8'
INFO: [VRFC 10-163] Analyzing VHDL file "/user/6/.base/vincentn/home/Documents/Ensimag-TP/TP/archi/TP5/src_etd/vhd/periph.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'periph'
INFO: [VRFC 10-163] Analyzing VHDL file "/user/6/.base/vincentn/home/Documents/Ensimag-TP/TP/archi/TP5/src_etd/vhd/po.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'PO'
INFO: [VRFC 10-163] Analyzing VHDL file "/user/6/.base/vincentn/home/Documents/Ensimag-TP/TP/archi/TP5/src_etd/vhd/pc.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'PC'
INFO: [VRFC 10-163] Analyzing VHDL file "/user/6/.base/vincentn/home/Documents/Ensimag-TP/TP/archi/TP5/src_etd/vhd/system.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'system'
INFO: [VRFC 10-163] Analyzing VHDL file "/user/6/.base/vincentn/home/Documents/Ensimag-TP/TP/archi/TP5/src_etd/vhd/tb_system.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'tb_system'
