
*** Running vivado
    with args -log HdmiColorBarDemo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HdmiColorBarDemo.tcl


WARNING: Default location for XILINX_HLS not found

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Oct 23 21:20:50 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source HdmiColorBarDemo.tcl -notrace
Command: synth_design -top HdmiColorBarDemo -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 69260
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1000.328 ; gain = 465.637
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'HdmiColorBarDemo' [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/HdmiColorBarDemo.v:1]
INFO: [Synth 8-6157] synthesizing module 'ColorBarPixelGenerator' [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/ColorBarPixelGenerator.v:4]
INFO: [Synth 8-6157] synthesizing module 'cordic_1' [E:/desktop/HdmiColorBar/HdmiColorBarDemo.runs/synth_1/.Xil/Vivado-5620-LAPTOP-UISPT8T4/realtime/cordic_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_1' (0#1) [E:/desktop/HdmiColorBar/HdmiColorBarDemo.runs/synth_1/.Xil/Vivado-5620-LAPTOP-UISPT8T4/realtime/cordic_1_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_dout_tdata' does not match port width (32) of module 'cordic_1' [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/ColorBarPixelGenerator.v:257]
INFO: [Synth 8-226] default block is never used [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/ColorBarPixelGenerator.v:307]
INFO: [Synth 8-6155] done synthesizing module 'ColorBarPixelGenerator' (0#1) [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/ColorBarPixelGenerator.v:4]
INFO: [Synth 8-6157] synthesizing module 'VideoClockSynthesizer' [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/VideoClockSynthesizer.v:65]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/vivado/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/vivado/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/vivado/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/vivado/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/vivado/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/vivado/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'VideoClockSynthesizer' (0#1) [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/VideoClockSynthesizer.v:65]
WARNING: [Synth 8-7071] port 'locked' of module 'VideoClockSynthesizer' is unconnected for instance 'video_clock' [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/HdmiColorBarDemo.v:30]
WARNING: [Synth 8-7023] instance 'video_clock' of module 'VideoClockSynthesizer' has 5 connections declared, but only 4 given [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/HdmiColorBarDemo.v:30]
INFO: [Synth 8-638] synthesizing module 'InterfaceLogicConverter' [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/InterfaceLogicConverter.vhd:44]
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/ResetBridge.vhd:22]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/SyncAsync.vhd:24]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (0#1) [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/SyncAsync.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (0#1) [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/ResetBridge.vhd:22]
INFO: [Synth 8-638] synthesizing module 'OutputSERDES' [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/OutputSERDES.vhd:30]
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-113] binding component instance 'OutputBuffer' to cell 'OBUFDS' [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/OutputSERDES.vhd:37]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerMaster' to cell 'OSERDESE2' [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/OutputSERDES.vhd:46]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerSlave' to cell 'OSERDESE2' [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/OutputSERDES.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'OutputSERDES' (0#1) [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/OutputSERDES.vhd:30]
INFO: [Synth 8-638] synthesizing module 'TMDS_Encoder' [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/TMDS_Encoder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Encoder' (0#1) [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/TMDS_Encoder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'InterfaceLogicConverter' (0#1) [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/InterfaceLogicConverter.vhd:44]
INFO: [Synth 8-6155] done synthesizing module 'HdmiColorBarDemo' (0#1) [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/HdmiColorBarDemo.v:1]
WARNING: [Synth 8-7129] Port SerialClk in module TMDS_Encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port aRst in module TMDS_Encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port aRst in module InterfaceLogicConverter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.391 ; gain = 574.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.391 ; gain = 574.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.391 ; gain = 574.699
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1109.391 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/desktop/HdmiColorBar/HdmiColorBarDemo.gen/sources_1/ip/cordic_1_1/cordic_1/cordic_1_in_context.xdc] for cell 'color_bar/cordic_inst'
Finished Parsing XDC File [e:/desktop/HdmiColorBar/HdmiColorBarDemo.gen/sources_1/ip/cordic_1_1/cordic_1/cordic_1_in_context.xdc] for cell 'color_bar/cordic_inst'
Parsing XDC File [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/constrs_1/HdmiColorBarDemo.xdc]
Finished Parsing XDC File [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/constrs_1/HdmiColorBarDemo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/constrs_1/HdmiColorBarDemo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/HdmiColorBarDemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/HdmiColorBarDemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1138.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1138.387 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1138.387 ; gain = 603.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1138.387 ; gain = 603.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for color_bar/cordic_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1138.387 ; gain = 603.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1138.387 ; gain = 603.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 4     
	   3 Input    5 Bit       Adders := 9     
	   4 Input    5 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   4 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 3     
	   8 Input    8 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP tmp_x_src_mult, operation Mode is: A*(B:0x280).
DSP Report: operator tmp_x_src_mult is absorbed into DSP tmp_x_src_mult.
DSP Report: Generating DSP phase_mult, operation Mode is: (A:0x6488)*B.
DSP Report: operator phase_mult is absorbed into DSP phase_mult.
WARNING: [Synth 8-7129] Port aRst in module InterfaceLogicConverter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1163.957 ; gain = 629.266
---------------------------------------------------------------------------------
 Sort Area is  phase_mult_2 : 0 0 : 703 703 : Used 1 time 0
 Sort Area is  tmp_x_src_mult_0 : 0 0 : 268 268 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ColorBarPixelGenerator | A*(B:0x280)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ColorBarPixelGenerator | (A:0x6488)*B | 13     | 16     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1343.902 ; gain = 809.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1344.570 ; gain = 809.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1361.055 ; gain = 826.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.934 ; gain = 1033.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.934 ; gain = 1033.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.934 ; gain = 1033.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.934 ; gain = 1033.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.934 ; gain = 1033.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.934 ; gain = 1033.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|HdmiColorBarDemo | color_bar/video_pipe_reg[19]                          | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|HdmiColorBarDemo | interface_logic/DataEncoders[0].DataEncoder/pC0_2_reg | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-----------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ColorBarPixelGenerator | A*B         | 30     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ColorBarPixelGenerator | A*B         | 30     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cordic_1      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |cordic     |     1|
|2     |BUFG       |     3|
|3     |CARRY4     |   137|
|4     |DSP48E1    |     2|
|5     |LUT1       |    64|
|6     |LUT2       |   130|
|7     |LUT3       |   102|
|8     |LUT4       |    67|
|9     |LUT5       |    87|
|10    |LUT6       |   306|
|11    |MMCME2_ADV |     1|
|12    |OSERDESE2  |     8|
|14    |SRL16E     |     2|
|15    |SRLC32E    |     1|
|16    |FDPE       |     2|
|17    |FDRE       |    92|
|18    |FDSE       |     9|
|19    |IBUF       |     1|
|20    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.934 ; gain = 1033.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1567.934 ; gain = 1004.246
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.934 ; gain = 1033.242
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1567.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ecc8243d
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1567.934 ; gain = 1189.812
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1567.934 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/desktop/HdmiColorBar/HdmiColorBarDemo.runs/synth_1/HdmiColorBarDemo.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file HdmiColorBarDemo_utilization_synth.rpt -pb HdmiColorBarDemo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 23 21:21:20 2025...
