# MEMORY_TILE_MODULE / DMA/BD
# 384 register(s)
#
# Format: NAME @ OFFSET [WIDTH TYPE reset=VALUE] "DESCRIPTION"
#   BITS    FIELD_NAME                   TYPE  "DESCRIPTION"

DMA_BD0_0 @ 0x00000A0000 [32 30:28] "DMA BD0 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD0_1 @ 0x00000A0004 [32 rw] "DMA BD0 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD0_2 @ 0x00000A0008 [32 rw] "DMA BD0 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD0_3 @ 0x00000A000C [32 rw] "DMA BD0 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD0_4 @ 0x00000A0010 [32 rw] "DMA BD0 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD0_5 @ 0x00000A0014 [32 rw] "DMA BD0 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD0_6 @ 0x00000A0018 [32 rw] "DMA BD0 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD0_7 @ 0x00000A001C [32 rw] "DMA BD0 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD1_0 @ 0x00000A0020 [32 30:28] "DMA BD1 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD1_1 @ 0x00000A0024 [32 rw] "DMA BD1 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD1_2 @ 0x00000A0028 [32 rw] "DMA BD1 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD1_3 @ 0x00000A002C [32 rw] "DMA BD1 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD1_4 @ 0x00000A0030 [32 rw] "DMA BD1 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD1_5 @ 0x00000A0034 [32 rw] "DMA BD1 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD1_6 @ 0x00000A0038 [32 rw] "DMA BD1 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD1_7 @ 0x00000A003C [32 rw] "DMA BD1 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD2_0 @ 0x00000A0040 [32 30:28] "DMA BD2 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD2_1 @ 0x00000A0044 [32 rw] "DMA BD2 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD2_2 @ 0x00000A0048 [32 rw] "DMA BD2 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD2_3 @ 0x00000A004C [32 rw] "DMA BD2 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD2_4 @ 0x00000A0050 [32 rw] "DMA BD2 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD2_5 @ 0x00000A0054 [32 rw] "DMA BD2 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD2_6 @ 0x00000A0058 [32 rw] "DMA BD2 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD2_7 @ 0x00000A005C [32 rw] "DMA BD2 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD3_0 @ 0x00000A0060 [32 30:28] "DMA BD3 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD3_1 @ 0x00000A0064 [32 rw] "DMA BD3 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD3_2 @ 0x00000A0068 [32 rw] "DMA BD3 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD3_3 @ 0x00000A006C [32 rw] "DMA BD3 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD3_4 @ 0x00000A0070 [32 rw] "DMA BD3 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD3_5 @ 0x00000A0074 [32 rw] "DMA BD3 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD3_6 @ 0x00000A0078 [32 rw] "DMA BD3 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD3_7 @ 0x00000A007C [32 rw] "DMA BD3 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD4_0 @ 0x00000A0080 [32 30:28] "DMA BD4 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD4_1 @ 0x00000A0084 [32 rw] "DMA BD4 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD4_2 @ 0x00000A0088 [32 rw] "DMA BD4 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD4_3 @ 0x00000A008C [32 rw] "DMA BD4 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD4_4 @ 0x00000A0090 [32 rw] "DMA BD4 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD4_5 @ 0x00000A0094 [32 rw] "DMA BD4 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD4_6 @ 0x00000A0098 [32 rw] "DMA BD4 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD4_7 @ 0x00000A009C [32 rw] "DMA BD4 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD5_0 @ 0x00000A00A0 [32 30:28] "DMA BD5 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD5_1 @ 0x00000A00A4 [32 rw] "DMA BD5 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD5_2 @ 0x00000A00A8 [32 rw] "DMA BD5 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD5_3 @ 0x00000A00AC [32 rw] "DMA BD5 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD5_4 @ 0x00000A00B0 [32 rw] "DMA BD5 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD5_5 @ 0x00000A00B4 [32 rw] "DMA BD5 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD5_6 @ 0x00000A00B8 [32 rw] "DMA BD5 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD5_7 @ 0x00000A00BC [32 rw] "DMA BD5 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD6_0 @ 0x00000A00C0 [32 30:28] "DMA BD6 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD6_1 @ 0x00000A00C4 [32 rw] "DMA BD6 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD6_2 @ 0x00000A00C8 [32 rw] "DMA BD6 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD6_3 @ 0x00000A00CC [32 rw] "DMA BD6 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD6_4 @ 0x00000A00D0 [32 rw] "DMA BD6 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD6_5 @ 0x00000A00D4 [32 rw] "DMA BD6 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD6_6 @ 0x00000A00D8 [32 rw] "DMA BD6 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD6_7 @ 0x00000A00DC [32 rw] "DMA BD6 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD7_0 @ 0x00000A00E0 [32 30:28] "DMA BD7 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD7_1 @ 0x00000A00E4 [32 rw] "DMA BD7 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD7_2 @ 0x00000A00E8 [32 rw] "DMA BD7 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD7_3 @ 0x00000A00EC [32 rw] "DMA BD7 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD7_4 @ 0x00000A00F0 [32 rw] "DMA BD7 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD7_5 @ 0x00000A00F4 [32 rw] "DMA BD7 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD7_6 @ 0x00000A00F8 [32 rw] "DMA BD7 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD7_7 @ 0x00000A00FC [32 rw] "DMA BD7 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD8_0 @ 0x00000A0100 [32 30:28] "DMA BD8 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD8_1 @ 0x00000A0104 [32 rw] "DMA BD8 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD8_2 @ 0x00000A0108 [32 rw] "DMA BD8 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD8_3 @ 0x00000A010C [32 rw] "DMA BD8 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD8_4 @ 0x00000A0110 [32 rw] "DMA BD8 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD8_5 @ 0x00000A0114 [32 rw] "DMA BD8 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD8_6 @ 0x00000A0118 [32 rw] "DMA BD8 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD8_7 @ 0x00000A011C [32 rw] "DMA BD8 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD9_0 @ 0x00000A0120 [32 30:28] "DMA BD9 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD9_1 @ 0x00000A0124 [32 rw] "DMA BD9 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD9_2 @ 0x00000A0128 [32 rw] "DMA BD9 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD9_3 @ 0x00000A012C [32 rw] "DMA BD9 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD9_4 @ 0x00000A0130 [32 rw] "DMA BD9 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD9_5 @ 0x00000A0134 [32 rw] "DMA BD9 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD9_6 @ 0x00000A0138 [32 rw] "DMA BD9 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD9_7 @ 0x00000A013C [32 rw] "DMA BD9 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD10_0 @ 0x00000A0140 [32 30:28] "DMA BD10 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD10_1 @ 0x00000A0144 [32 rw] "DMA BD10 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD10_2 @ 0x00000A0148 [32 rw] "DMA BD10 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD10_3 @ 0x00000A014C [32 rw] "DMA BD10 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD10_4 @ 0x00000A0150 [32 rw] "DMA BD10 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD10_5 @ 0x00000A0154 [32 rw] "DMA BD10 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD10_6 @ 0x00000A0158 [32 rw] "DMA BD10 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD10_7 @ 0x00000A015C [32 rw] "DMA BD10 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD11_0 @ 0x00000A0160 [32 30:28] "DMA BD11 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD11_1 @ 0x00000A0164 [32 rw] "DMA BD11 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD11_2 @ 0x00000A0168 [32 rw] "DMA BD11 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD11_3 @ 0x00000A016C [32 rw] "DMA BD11 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD11_4 @ 0x00000A0170 [32 rw] "DMA BD11 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD11_5 @ 0x00000A0174 [32 rw] "DMA BD11 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD11_6 @ 0x00000A0178 [32 rw] "DMA BD11 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD11_7 @ 0x00000A017C [32 rw] "DMA BD11 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD12_0 @ 0x00000A0180 [32 30:28] "DMA BD12 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD12_1 @ 0x00000A0184 [32 rw] "DMA BD12 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD12_2 @ 0x00000A0188 [32 rw] "DMA BD12 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD12_3 @ 0x00000A018C [32 rw] "DMA BD12 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD12_4 @ 0x00000A0190 [32 rw] "DMA BD12 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD12_5 @ 0x00000A0194 [32 rw] "DMA BD12 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD12_6 @ 0x00000A0198 [32 rw] "DMA BD12 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD12_7 @ 0x00000A019C [32 rw] "DMA BD12 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD13_0 @ 0x00000A01A0 [32 30:28] "DMA BD13 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD13_1 @ 0x00000A01A4 [32 rw] "DMA BD13 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD13_2 @ 0x00000A01A8 [32 rw] "DMA BD13 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD13_3 @ 0x00000A01AC [32 rw] "DMA BD13 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD13_4 @ 0x00000A01B0 [32 rw] "DMA BD13 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD13_5 @ 0x00000A01B4 [32 rw] "DMA BD13 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD13_6 @ 0x00000A01B8 [32 rw] "DMA BD13 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD13_7 @ 0x00000A01BC [32 rw] "DMA BD13 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD14_0 @ 0x00000A01C0 [32 30:28] "DMA BD14 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD14_1 @ 0x00000A01C4 [32 rw] "DMA BD14 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD14_2 @ 0x00000A01C8 [32 rw] "DMA BD14 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD14_3 @ 0x00000A01CC [32 rw] "DMA BD14 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD14_4 @ 0x00000A01D0 [32 rw] "DMA BD14 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD14_5 @ 0x00000A01D4 [32 rw] "DMA BD14 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD14_6 @ 0x00000A01D8 [32 rw] "DMA BD14 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD14_7 @ 0x00000A01DC [32 rw] "DMA BD14 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD15_0 @ 0x00000A01E0 [32 30:28] "DMA BD15 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD15_1 @ 0x00000A01E4 [32 rw] "DMA BD15 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD15_2 @ 0x00000A01E8 [32 rw] "DMA BD15 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD15_3 @ 0x00000A01EC [32 rw] "DMA BD15 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD15_4 @ 0x00000A01F0 [32 rw] "DMA BD15 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD15_5 @ 0x00000A01F4 [32 rw] "DMA BD15 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD15_6 @ 0x00000A01F8 [32 rw] "DMA BD15 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD15_7 @ 0x00000A01FC [32 rw] "DMA BD15 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD16_0 @ 0x00000A0200 [32 30:28] "DMA BD16 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD16_1 @ 0x00000A0204 [32 rw] "DMA BD16 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD16_2 @ 0x00000A0208 [32 rw] "DMA BD16 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD16_3 @ 0x00000A020C [32 rw] "DMA BD16 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD16_4 @ 0x00000A0210 [32 rw] "DMA BD16 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD16_5 @ 0x00000A0214 [32 rw] "DMA BD16 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD16_6 @ 0x00000A0218 [32 rw] "DMA BD16 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD16_7 @ 0x00000A021C [32 rw] "DMA BD16 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD17_0 @ 0x00000A0220 [32 30:28] "DMA BD17 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD17_1 @ 0x00000A0224 [32 rw] "DMA BD17 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD17_2 @ 0x00000A0228 [32 rw] "DMA BD17 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD17_3 @ 0x00000A022C [32 rw] "DMA BD17 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD17_4 @ 0x00000A0230 [32 rw] "DMA BD17 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD17_5 @ 0x00000A0234 [32 rw] "DMA BD17 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD17_6 @ 0x00000A0238 [32 rw] "DMA BD17 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD17_7 @ 0x00000A023C [32 rw] "DMA BD17 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD18_0 @ 0x00000A0240 [32 30:28] "DMA BD18 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD18_1 @ 0x00000A0244 [32 rw] "DMA BD18 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD18_2 @ 0x00000A0248 [32 rw] "DMA BD18 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD18_3 @ 0x00000A024C [32 rw] "DMA BD18 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD18_4 @ 0x00000A0250 [32 rw] "DMA BD18 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD18_5 @ 0x00000A0254 [32 rw] "DMA BD18 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD18_6 @ 0x00000A0258 [32 rw] "DMA BD18 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD18_7 @ 0x00000A025C [32 rw] "DMA BD18 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD19_0 @ 0x00000A0260 [32 30:28] "DMA BD19 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD19_1 @ 0x00000A0264 [32 rw] "DMA BD19 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD19_2 @ 0x00000A0268 [32 rw] "DMA BD19 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD19_3 @ 0x00000A026C [32 rw] "DMA BD19 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD19_4 @ 0x00000A0270 [32 rw] "DMA BD19 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD19_5 @ 0x00000A0274 [32 rw] "DMA BD19 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD19_6 @ 0x00000A0278 [32 rw] "DMA BD19 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD19_7 @ 0x00000A027C [32 rw] "DMA BD19 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD20_0 @ 0x00000A0280 [32 30:28] "DMA BD20 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD20_1 @ 0x00000A0284 [32 rw] "DMA BD20 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD20_2 @ 0x00000A0288 [32 rw] "DMA BD20 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD20_3 @ 0x00000A028C [32 rw] "DMA BD20 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD20_4 @ 0x00000A0290 [32 rw] "DMA BD20 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD20_5 @ 0x00000A0294 [32 rw] "DMA BD20 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD20_6 @ 0x00000A0298 [32 rw] "DMA BD20 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD20_7 @ 0x00000A029C [32 rw] "DMA BD20 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD21_0 @ 0x00000A02A0 [32 30:28] "DMA BD21 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD21_1 @ 0x00000A02A4 [32 rw] "DMA BD21 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD21_2 @ 0x00000A02A8 [32 rw] "DMA BD21 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD21_3 @ 0x00000A02AC [32 rw] "DMA BD21 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD21_4 @ 0x00000A02B0 [32 rw] "DMA BD21 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD21_5 @ 0x00000A02B4 [32 rw] "DMA BD21 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD21_6 @ 0x00000A02B8 [32 rw] "DMA BD21 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD21_7 @ 0x00000A02BC [32 rw] "DMA BD21 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD22_0 @ 0x00000A02C0 [32 30:28] "DMA BD22 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD22_1 @ 0x00000A02C4 [32 rw] "DMA BD22 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD22_2 @ 0x00000A02C8 [32 rw] "DMA BD22 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD22_3 @ 0x00000A02CC [32 rw] "DMA BD22 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD22_4 @ 0x00000A02D0 [32 rw] "DMA BD22 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD22_5 @ 0x00000A02D4 [32 rw] "DMA BD22 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD22_6 @ 0x00000A02D8 [32 rw] "DMA BD22 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD22_7 @ 0x00000A02DC [32 rw] "DMA BD22 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD23_0 @ 0x00000A02E0 [32 30:28] "DMA BD23 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD23_1 @ 0x00000A02E4 [32 rw] "DMA BD23 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD23_2 @ 0x00000A02E8 [32 rw] "DMA BD23 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD23_3 @ 0x00000A02EC [32 rw] "DMA BD23 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD23_4 @ 0x00000A02F0 [32 rw] "DMA BD23 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD23_5 @ 0x00000A02F4 [32 rw] "DMA BD23 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD23_6 @ 0x00000A02F8 [32 rw] "DMA BD23 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD23_7 @ 0x00000A02FC [32 rw] "DMA BD23 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD24_0 @ 0x00000A0300 [32 30:28] "DMA BD24 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD24_1 @ 0x00000A0304 [32 rw] "DMA BD24 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD24_2 @ 0x00000A0308 [32 rw] "DMA BD24 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD24_3 @ 0x00000A030C [32 rw] "DMA BD24 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD24_4 @ 0x00000A0310 [32 rw] "DMA BD24 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD24_5 @ 0x00000A0314 [32 rw] "DMA BD24 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD24_6 @ 0x00000A0318 [32 rw] "DMA BD24 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD24_7 @ 0x00000A031C [32 rw] "DMA BD24 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD25_0 @ 0x00000A0320 [32 30:28] "DMA BD25 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD25_1 @ 0x00000A0324 [32 rw] "DMA BD25 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD25_2 @ 0x00000A0328 [32 rw] "DMA BD25 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD25_3 @ 0x00000A032C [32 rw] "DMA BD25 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD25_4 @ 0x00000A0330 [32 rw] "DMA BD25 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD25_5 @ 0x00000A0334 [32 rw] "DMA BD25 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD25_6 @ 0x00000A0338 [32 rw] "DMA BD25 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD25_7 @ 0x00000A033C [32 rw] "DMA BD25 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD26_0 @ 0x00000A0340 [32 30:28] "DMA BD26 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD26_1 @ 0x00000A0344 [32 rw] "DMA BD26 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD26_2 @ 0x00000A0348 [32 rw] "DMA BD26 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD26_3 @ 0x00000A034C [32 rw] "DMA BD26 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD26_4 @ 0x00000A0350 [32 rw] "DMA BD26 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD26_5 @ 0x00000A0354 [32 rw] "DMA BD26 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD26_6 @ 0x00000A0358 [32 rw] "DMA BD26 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD26_7 @ 0x00000A035C [32 rw] "DMA BD26 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD27_0 @ 0x00000A0360 [32 30:28] "DMA BD27 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD27_1 @ 0x00000A0364 [32 rw] "DMA BD27 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD27_2 @ 0x00000A0368 [32 rw] "DMA BD27 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD27_3 @ 0x00000A036C [32 rw] "DMA BD27 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD27_4 @ 0x00000A0370 [32 rw] "DMA BD27 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD27_5 @ 0x00000A0374 [32 rw] "DMA BD27 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD27_6 @ 0x00000A0378 [32 rw] "DMA BD27 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD27_7 @ 0x00000A037C [32 rw] "DMA BD27 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD28_0 @ 0x00000A0380 [32 30:28] "DMA BD28 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD28_1 @ 0x00000A0384 [32 rw] "DMA BD28 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD28_2 @ 0x00000A0388 [32 rw] "DMA BD28 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD28_3 @ 0x00000A038C [32 rw] "DMA BD28 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD28_4 @ 0x00000A0390 [32 rw] "DMA BD28 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD28_5 @ 0x00000A0394 [32 rw] "DMA BD28 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD28_6 @ 0x00000A0398 [32 rw] "DMA BD28 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD28_7 @ 0x00000A039C [32 rw] "DMA BD28 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD29_0 @ 0x00000A03A0 [32 30:28] "DMA BD29 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD29_1 @ 0x00000A03A4 [32 rw] "DMA BD29 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD29_2 @ 0x00000A03A8 [32 rw] "DMA BD29 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD29_3 @ 0x00000A03AC [32 rw] "DMA BD29 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD29_4 @ 0x00000A03B0 [32 rw] "DMA BD29 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD29_5 @ 0x00000A03B4 [32 rw] "DMA BD29 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD29_6 @ 0x00000A03B8 [32 rw] "DMA BD29 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD29_7 @ 0x00000A03BC [32 rw] "DMA BD29 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD30_0 @ 0x00000A03C0 [32 30:28] "DMA BD30 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD30_1 @ 0x00000A03C4 [32 rw] "DMA BD30 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD30_2 @ 0x00000A03C8 [32 rw] "DMA BD30 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD30_3 @ 0x00000A03CC [32 rw] "DMA BD30 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD30_4 @ 0x00000A03D0 [32 rw] "DMA BD30 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD30_5 @ 0x00000A03D4 [32 rw] "DMA BD30 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD30_6 @ 0x00000A03D8 [32 rw] "DMA BD30 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD30_7 @ 0x00000A03DC [32 rw] "DMA BD30 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD31_0 @ 0x00000A03E0 [32 30:28] "DMA BD31 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD31_1 @ 0x00000A03E4 [32 rw] "DMA BD31 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD31_2 @ 0x00000A03E8 [32 rw] "DMA BD31 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD31_3 @ 0x00000A03EC [32 rw] "DMA BD31 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD31_4 @ 0x00000A03F0 [32 rw] "DMA BD31 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD31_5 @ 0x00000A03F4 [32 rw] "DMA BD31 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD31_6 @ 0x00000A03F8 [32 rw] "DMA BD31 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD31_7 @ 0x00000A03FC [32 rw] "DMA BD31 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD32_0 @ 0x00000A0400 [32 30:28] "DMA BD32 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD32_1 @ 0x00000A0404 [32 rw] "DMA BD32 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD32_2 @ 0x00000A0408 [32 rw] "DMA BD32 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD32_3 @ 0x00000A040C [32 rw] "DMA BD32 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD32_4 @ 0x00000A0410 [32 rw] "DMA BD32 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD32_5 @ 0x00000A0414 [32 rw] "DMA BD32 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD32_6 @ 0x00000A0418 [32 rw] "DMA BD32 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD32_7 @ 0x00000A041C [32 rw] "DMA BD32 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD33_0 @ 0x00000A0420 [32 30:28] "DMA BD33 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD33_1 @ 0x00000A0424 [32 rw] "DMA BD33 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD33_2 @ 0x00000A0428 [32 rw] "DMA BD33 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD33_3 @ 0x00000A042C [32 rw] "DMA BD33 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD33_4 @ 0x00000A0430 [32 rw] "DMA BD33 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD33_5 @ 0x00000A0434 [32 rw] "DMA BD33 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD33_6 @ 0x00000A0438 [32 rw] "DMA BD33 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD33_7 @ 0x00000A043C [32 rw] "DMA BD33 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD34_0 @ 0x00000A0440 [32 30:28] "DMA BD34 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD34_1 @ 0x00000A0444 [32 rw] "DMA BD34 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD34_2 @ 0x00000A0448 [32 rw] "DMA BD34 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD34_3 @ 0x00000A044C [32 rw] "DMA BD34 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD34_4 @ 0x00000A0450 [32 rw] "DMA BD34 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD34_5 @ 0x00000A0454 [32 rw] "DMA BD34 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD34_6 @ 0x00000A0458 [32 rw] "DMA BD34 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD34_7 @ 0x00000A045C [32 rw] "DMA BD34 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD35_0 @ 0x00000A0460 [32 30:28] "DMA BD35 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD35_1 @ 0x00000A0464 [32 rw] "DMA BD35 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD35_2 @ 0x00000A0468 [32 rw] "DMA BD35 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD35_3 @ 0x00000A046C [32 rw] "DMA BD35 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD35_4 @ 0x00000A0470 [32 rw] "DMA BD35 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD35_5 @ 0x00000A0474 [32 rw] "DMA BD35 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD35_6 @ 0x00000A0478 [32 rw] "DMA BD35 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD35_7 @ 0x00000A047C [32 rw] "DMA BD35 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD36_0 @ 0x00000A0480 [32 30:28] "DMA BD36 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD36_1 @ 0x00000A0484 [32 rw] "DMA BD36 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD36_2 @ 0x00000A0488 [32 rw] "DMA BD36 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD36_3 @ 0x00000A048C [32 rw] "DMA BD36 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD36_4 @ 0x00000A0490 [32 rw] "DMA BD36 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD36_5 @ 0x00000A0494 [32 rw] "DMA BD36 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD36_6 @ 0x00000A0498 [32 rw] "DMA BD36 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD36_7 @ 0x00000A049C [32 rw] "DMA BD36 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD37_0 @ 0x00000A04A0 [32 30:28] "DMA BD37 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD37_1 @ 0x00000A04A4 [32 rw] "DMA BD37 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD37_2 @ 0x00000A04A8 [32 rw] "DMA BD37 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD37_3 @ 0x00000A04AC [32 rw] "DMA BD37 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD37_4 @ 0x00000A04B0 [32 rw] "DMA BD37 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD37_5 @ 0x00000A04B4 [32 rw] "DMA BD37 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD37_6 @ 0x00000A04B8 [32 rw] "DMA BD37 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD37_7 @ 0x00000A04BC [32 rw] "DMA BD37 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD38_0 @ 0x00000A04C0 [32 30:28] "DMA BD38 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD38_1 @ 0x00000A04C4 [32 rw] "DMA BD38 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD38_2 @ 0x00000A04C8 [32 rw] "DMA BD38 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD38_3 @ 0x00000A04CC [32 rw] "DMA BD38 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD38_4 @ 0x00000A04D0 [32 rw] "DMA BD38 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD38_5 @ 0x00000A04D4 [32 rw] "DMA BD38 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD38_6 @ 0x00000A04D8 [32 rw] "DMA BD38 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD38_7 @ 0x00000A04DC [32 rw] "DMA BD38 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD39_0 @ 0x00000A04E0 [32 30:28] "DMA BD39 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD39_1 @ 0x00000A04E4 [32 rw] "DMA BD39 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD39_2 @ 0x00000A04E8 [32 rw] "DMA BD39 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD39_3 @ 0x00000A04EC [32 rw] "DMA BD39 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD39_4 @ 0x00000A04F0 [32 rw] "DMA BD39 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD39_5 @ 0x00000A04F4 [32 rw] "DMA BD39 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD39_6 @ 0x00000A04F8 [32 rw] "DMA BD39 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD39_7 @ 0x00000A04FC [32 rw] "DMA BD39 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD40_0 @ 0x00000A0500 [32 30:28] "DMA BD40 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD40_1 @ 0x00000A0504 [32 rw] "DMA BD40 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD40_2 @ 0x00000A0508 [32 rw] "DMA BD40 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD40_3 @ 0x00000A050C [32 rw] "DMA BD40 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD40_4 @ 0x00000A0510 [32 rw] "DMA BD40 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD40_5 @ 0x00000A0514 [32 rw] "DMA BD40 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD40_6 @ 0x00000A0518 [32 rw] "DMA BD40 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD40_7 @ 0x00000A051C [32 rw] "DMA BD40 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD41_0 @ 0x00000A0520 [32 30:28] "DMA BD41 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD41_1 @ 0x00000A0524 [32 rw] "DMA BD41 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD41_2 @ 0x00000A0528 [32 rw] "DMA BD41 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD41_3 @ 0x00000A052C [32 rw] "DMA BD41 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD41_4 @ 0x00000A0530 [32 rw] "DMA BD41 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD41_5 @ 0x00000A0534 [32 rw] "DMA BD41 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD41_6 @ 0x00000A0538 [32 rw] "DMA BD41 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD41_7 @ 0x00000A053C [32 rw] "DMA BD41 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD42_0 @ 0x00000A0540 [32 30:28] "DMA BD42 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD42_1 @ 0x00000A0544 [32 rw] "DMA BD42 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD42_2 @ 0x00000A0548 [32 rw] "DMA BD42 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD42_3 @ 0x00000A054C [32 rw] "DMA BD42 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD42_4 @ 0x00000A0550 [32 rw] "DMA BD42 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD42_5 @ 0x00000A0554 [32 rw] "DMA BD42 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD42_6 @ 0x00000A0558 [32 rw] "DMA BD42 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD42_7 @ 0x00000A055C [32 rw] "DMA BD42 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD43_0 @ 0x00000A0560 [32 30:28] "DMA BD43 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD43_1 @ 0x00000A0564 [32 rw] "DMA BD43 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD43_2 @ 0x00000A0568 [32 rw] "DMA BD43 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD43_3 @ 0x00000A056C [32 rw] "DMA BD43 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD43_4 @ 0x00000A0570 [32 rw] "DMA BD43 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD43_5 @ 0x00000A0574 [32 rw] "DMA BD43 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD43_6 @ 0x00000A0578 [32 rw] "DMA BD43 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD43_7 @ 0x00000A057C [32 rw] "DMA BD43 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD44_0 @ 0x00000A0580 [32 30:28] "DMA BD44 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD44_1 @ 0x00000A0584 [32 rw] "DMA BD44 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD44_2 @ 0x00000A0588 [32 rw] "DMA BD44 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD44_3 @ 0x00000A058C [32 rw] "DMA BD44 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD44_4 @ 0x00000A0590 [32 rw] "DMA BD44 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD44_5 @ 0x00000A0594 [32 rw] "DMA BD44 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD44_6 @ 0x00000A0598 [32 rw] "DMA BD44 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD44_7 @ 0x00000A059C [32 rw] "DMA BD44 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD45_0 @ 0x00000A05A0 [32 30:28] "DMA BD45 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD45_1 @ 0x00000A05A4 [32 rw] "DMA BD45 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD45_2 @ 0x00000A05A8 [32 rw] "DMA BD45 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD45_3 @ 0x00000A05AC [32 rw] "DMA BD45 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD45_4 @ 0x00000A05B0 [32 rw] "DMA BD45 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD45_5 @ 0x00000A05B4 [32 rw] "DMA BD45 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD45_6 @ 0x00000A05B8 [32 rw] "DMA BD45 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD45_7 @ 0x00000A05BC [32 rw] "DMA BD45 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD46_0 @ 0x00000A05C0 [32 30:28] "DMA BD46 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD46_1 @ 0x00000A05C4 [32 rw] "DMA BD46 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD46_2 @ 0x00000A05C8 [32 rw] "DMA BD46 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD46_3 @ 0x00000A05CC [32 rw] "DMA BD46 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD46_4 @ 0x00000A05D0 [32 rw] "DMA BD46 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD46_5 @ 0x00000A05D4 [32 rw] "DMA BD46 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD46_6 @ 0x00000A05D8 [32 rw] "DMA BD46 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD46_7 @ 0x00000A05DC [32 rw] "DMA BD46 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"

DMA_BD47_0 @ 0x00000A05E0 [32 30:28] "DMA BD47 0"
  31      Enable_Packet                rw  "Enable adding packet header at start of transfer (MM2S only)"
  30:28   Packet_Type                  rw  "Value of inserted Packet Type field in packet header (MM2S only)"
  27:23   Packet_ID                    rw  "Value of inserted Packet ID field in packet header (MM2S only)"
  22:17   Out_Of_Order_BD_ID           rw  "Insert Out of Order ID field in packet header (MM2S only)"
  16:0    Buffer_Length                rw  "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"

DMA_BD47_1 @ 0x00000A05E4 [32 rw] "DMA BD47 1"
  31:26   D0_Zero_Before               rw  "Add this many zeros (32-bit words) before dim0 (MM2S only)"
  25:20   Next_BD                      rw  "Next BD to continue with; BD ID [0-23] only"
  19      Use_Next_BD                  rw  "Continue with next BD after completion of current BD or stop"
  18:0    Base_Address                 rw  "Base Address (32-bit word address)"

DMA_BD47_2 @ 0x00000A05E8 [32 rw] "DMA BD47 2"
  31      TLAST_Suppress               rw  "MM2S channel - when set suppress assert of TLAST at the end of transfer"
  26:17   D0_Wrap                      rw  "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
  16:0    D0_Stepsize                  rw  "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD47_3 @ 0x00000A05EC [32 rw] "DMA BD47 3"
  31:27   D1_Zero_Before               rw  "Add this many zero wraps of dim0 before dim1 (MM2S only)"
  26:17   D1_Wrap                      rw  "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
  16:0    D1_Stepsize                  rw  "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD47_4 @ 0x00000A05F0 [32 rw] "DMA BD47 4"
  31      Enable_Compression           rw  "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
  30:27   D2_Zero_Before               rw  "Add this many zero wraps of dim1 before dim2 (MM2S only)"
  26:17   D2_Wrap                      rw  "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
  16:0    D2_Stepsize                  rw  "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD47_5 @ 0x00000A05F4 [32 rw] "DMA BD47 5"
  31:28   D2_Zero_After                rw  "Add this many zero wraps of dim1 after dim2 (MM2S only)"
  27:23   D1_Zero_After                rw  "Add this many zero wraps of dim0 after dim1 (MM2S only)"
  22:17   D0_Zero_After                rw  "Add this many zeros (32-bit words) after dim0 (MM2S only)"
  16:0    D3_Stepsize                  rw  "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD47_6 @ 0x00000A05F8 [32 rw] "DMA BD47 6"
  28:23   Iteration_Current            rw  "Current iteration step. Field incremented after BD loaded"
  22:17   Iteration_Wrap               rw  "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
  16:0    Iteration_Stepsize           rw  "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"

DMA_BD47_7 @ 0x00000A05FC [32 rw] "DMA BD47 7"
  31      Valid_BD                     rw  "Defines if BD is valid or not"
  30:24   Lock_Rel_Value               rw  "Lock release value (signed). 0 = do not release a lock"
  23:16   Lock_Rel_ID                  rw  "ID of lock to release"
  15      Lock_Acq_Enable              rw  "Enable lock acquire. 0 = do not acquire a lock"
  14:8    Lock_Acq_Value               rw  "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
  7:0     Lock_Acq_ID                  rw  "ID of lock to acquire"
