;redcode
;assert 1
	SPL 0, <753
	CMP -205, <-128
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -205, <-128
	SUB @127, 106
	SUB @127, 106
	MOV -1, <-20
	SUB 30, 300
	DJN <-30, 9
	MOV -1, <-20
	CMP @121, 103
	DJN -1, @-20
	JMP -1, @-20
	ADD -1, <-20
	SUB @127, 106
	ADD -1, <-20
	CMP @121, 103
	SUB -0, 0
	CMP @121, 106
	SUB 30, 300
	SUB @121, 106
	SUB #0, -9
	SPL 0, <753
	ADD @121, 103
	SUB @0, @2
	JMZ -1, @-320
	JMZ -1, @-320
	SUB #0, -9
	SUB -0, 0
	DJN -8, @-20
	MOV -1, <-20
	SUB @121, 103
	SUB @121, 106
	MOV -7, <-20
	SUB @127, 106
	SUB -0, 0
	CMP @-125, 100
	MOV -1, <-20
	SUB <-3, 0
	ADD 270, 60
	SPL 0, <753
	ADD 270, 60
	JMN -7, @-20
	CMP @-125, 100
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -7, <-20
